
STM32F407_First_DEMO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008204  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  08008398  08008398  00018398  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008818  08008818  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008818  08008818  00018818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008820  08008820  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008820  08008820  00018820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008824  08008824  00018824  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08008828  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d8  2**0
                  CONTENTS
 10 .bss          000001c4  200001d8  200001d8  000201d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000039c  2000039c  000201d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 14 .debug_info   000094a9  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001f54  00000000  00000000  000296f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000848  00000000  00000000  0002b648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000062b  00000000  00000000  0002be90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00021a36  00000000  00000000  0002c4bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000c755  00000000  00000000  0004def1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c4d81  00000000  00000000  0005a646  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003428  00000000  00000000  0011f3c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  001227f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800837c 	.word	0x0800837c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800837c 	.word	0x0800837c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08c      	sub	sp, #48	; 0x30
 8000ff4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff6:	f107 031c 	add.w	r3, r7, #28
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	605a      	str	r2, [r3, #4]
 8001000:	609a      	str	r2, [r3, #8]
 8001002:	60da      	str	r2, [r3, #12]
 8001004:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001006:	2300      	movs	r3, #0
 8001008:	61bb      	str	r3, [r7, #24]
 800100a:	4b50      	ldr	r3, [pc, #320]	; (800114c <MX_GPIO_Init+0x15c>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100e:	4a4f      	ldr	r2, [pc, #316]	; (800114c <MX_GPIO_Init+0x15c>)
 8001010:	f043 0310 	orr.w	r3, r3, #16
 8001014:	6313      	str	r3, [r2, #48]	; 0x30
 8001016:	4b4d      	ldr	r3, [pc, #308]	; (800114c <MX_GPIO_Init+0x15c>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101a:	f003 0310 	and.w	r3, r3, #16
 800101e:	61bb      	str	r3, [r7, #24]
 8001020:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	617b      	str	r3, [r7, #20]
 8001026:	4b49      	ldr	r3, [pc, #292]	; (800114c <MX_GPIO_Init+0x15c>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102a:	4a48      	ldr	r2, [pc, #288]	; (800114c <MX_GPIO_Init+0x15c>)
 800102c:	f043 0304 	orr.w	r3, r3, #4
 8001030:	6313      	str	r3, [r2, #48]	; 0x30
 8001032:	4b46      	ldr	r3, [pc, #280]	; (800114c <MX_GPIO_Init+0x15c>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001036:	f003 0304 	and.w	r3, r3, #4
 800103a:	617b      	str	r3, [r7, #20]
 800103c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	613b      	str	r3, [r7, #16]
 8001042:	4b42      	ldr	r3, [pc, #264]	; (800114c <MX_GPIO_Init+0x15c>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	4a41      	ldr	r2, [pc, #260]	; (800114c <MX_GPIO_Init+0x15c>)
 8001048:	f043 0320 	orr.w	r3, r3, #32
 800104c:	6313      	str	r3, [r2, #48]	; 0x30
 800104e:	4b3f      	ldr	r3, [pc, #252]	; (800114c <MX_GPIO_Init+0x15c>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001052:	f003 0320 	and.w	r3, r3, #32
 8001056:	613b      	str	r3, [r7, #16]
 8001058:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800105a:	2300      	movs	r3, #0
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	4b3b      	ldr	r3, [pc, #236]	; (800114c <MX_GPIO_Init+0x15c>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001062:	4a3a      	ldr	r2, [pc, #232]	; (800114c <MX_GPIO_Init+0x15c>)
 8001064:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001068:	6313      	str	r3, [r2, #48]	; 0x30
 800106a:	4b38      	ldr	r3, [pc, #224]	; (800114c <MX_GPIO_Init+0x15c>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	60bb      	str	r3, [r7, #8]
 800107a:	4b34      	ldr	r3, [pc, #208]	; (800114c <MX_GPIO_Init+0x15c>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	4a33      	ldr	r2, [pc, #204]	; (800114c <MX_GPIO_Init+0x15c>)
 8001080:	f043 0301 	orr.w	r3, r3, #1
 8001084:	6313      	str	r3, [r2, #48]	; 0x30
 8001086:	4b31      	ldr	r3, [pc, #196]	; (800114c <MX_GPIO_Init+0x15c>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	f003 0301 	and.w	r3, r3, #1
 800108e:	60bb      	str	r3, [r7, #8]
 8001090:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	607b      	str	r3, [r7, #4]
 8001096:	4b2d      	ldr	r3, [pc, #180]	; (800114c <MX_GPIO_Init+0x15c>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109a:	4a2c      	ldr	r2, [pc, #176]	; (800114c <MX_GPIO_Init+0x15c>)
 800109c:	f043 0302 	orr.w	r3, r3, #2
 80010a0:	6313      	str	r3, [r2, #48]	; 0x30
 80010a2:	4b2a      	ldr	r3, [pc, #168]	; (800114c <MX_GPIO_Init+0x15c>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	f003 0302 	and.w	r3, r3, #2
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2101      	movs	r1, #1
 80010b2:	4827      	ldr	r0, [pc, #156]	; (8001150 <MX_GPIO_Init+0x160>)
 80010b4:	f000 ffa6 	bl	8002004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED0_Pin|LED1_Pin, GPIO_PIN_SET);
 80010b8:	2201      	movs	r2, #1
 80010ba:	2103      	movs	r1, #3
 80010bc:	4825      	ldr	r0, [pc, #148]	; (8001154 <MX_GPIO_Init+0x164>)
 80010be:	f000 ffa1 	bl	8002004 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin|KEY2_Pin;
 80010c2:	231c      	movs	r3, #28
 80010c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010c6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80010ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010cc:	2301      	movs	r3, #1
 80010ce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010d0:	f107 031c 	add.w	r3, r7, #28
 80010d4:	4619      	mov	r1, r3
 80010d6:	481f      	ldr	r0, [pc, #124]	; (8001154 <MX_GPIO_Init+0x164>)
 80010d8:	f000 fde0 	bl	8001c9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 80010dc:	2301      	movs	r3, #1
 80010de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e0:	2301      	movs	r3, #1
 80010e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010e4:	2301      	movs	r3, #1
 80010e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010e8:	2302      	movs	r3, #2
 80010ea:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 80010ec:	f107 031c 	add.w	r3, r7, #28
 80010f0:	4619      	mov	r1, r3
 80010f2:	4817      	ldr	r0, [pc, #92]	; (8001150 <MX_GPIO_Init+0x160>)
 80010f4:	f000 fdd2 	bl	8001c9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin;
 80010f8:	2303      	movs	r3, #3
 80010fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010fc:	2301      	movs	r3, #1
 80010fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001104:	2302      	movs	r3, #2
 8001106:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001108:	f107 031c 	add.w	r3, r7, #28
 800110c:	4619      	mov	r1, r3
 800110e:	4811      	ldr	r0, [pc, #68]	; (8001154 <MX_GPIO_Init+0x164>)
 8001110:	f000 fdc4 	bl	8001c9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 2, 0);
 8001114:	2200      	movs	r2, #0
 8001116:	2102      	movs	r1, #2
 8001118:	2008      	movs	r0, #8
 800111a:	f000 fcf6 	bl	8001b0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800111e:	2008      	movs	r0, #8
 8001120:	f000 fd0f 	bl	8001b42 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	2102      	movs	r1, #2
 8001128:	2009      	movs	r0, #9
 800112a:	f000 fcee 	bl	8001b0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800112e:	2009      	movs	r0, #9
 8001130:	f000 fd07 	bl	8001b42 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 2, 0);
 8001134:	2200      	movs	r2, #0
 8001136:	2102      	movs	r1, #2
 8001138:	200a      	movs	r0, #10
 800113a:	f000 fce6 	bl	8001b0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800113e:	200a      	movs	r0, #10
 8001140:	f000 fcff 	bl	8001b42 <HAL_NVIC_EnableIRQ>

}
 8001144:	bf00      	nop
 8001146:	3730      	adds	r7, #48	; 0x30
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	40023800 	.word	0x40023800
 8001150:	40021400 	.word	0x40021400
 8001154:	40021000 	.word	0x40021000

08001158 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800115c:	4b09      	ldr	r3, [pc, #36]	; (8001184 <MX_IWDG_Init+0x2c>)
 800115e:	4a0a      	ldr	r2, [pc, #40]	; (8001188 <MX_IWDG_Init+0x30>)
 8001160:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 8001162:	4b08      	ldr	r3, [pc, #32]	; (8001184 <MX_IWDG_Init+0x2c>)
 8001164:	2202      	movs	r2, #2
 8001166:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2000;
 8001168:	4b06      	ldr	r3, [pc, #24]	; (8001184 <MX_IWDG_Init+0x2c>)
 800116a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800116e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001170:	4804      	ldr	r0, [pc, #16]	; (8001184 <MX_IWDG_Init+0x2c>)
 8001172:	f000 ff79 	bl	8002068 <HAL_IWDG_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 800117c:	f000 f8d4 	bl	8001328 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	200001f4 	.word	0x200001f4
 8001188:	40003000 	.word	0x40003000

0800118c <iwdg_feed>:
* @brief 
* @param 
* @retval 
*/
void iwdg_feed(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
HAL_IWDG_Refresh(&hiwdg); /*  */
 8001190:	4802      	ldr	r0, [pc, #8]	; (800119c <iwdg_feed+0x10>)
 8001192:	f000 ffab 	bl	80020ec <HAL_IWDG_Refresh>
}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	200001f4 	.word	0x200001f4

080011a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b088      	sub	sp, #32
 80011a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t key=0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	77fb      	strb	r3, [r7, #31]
	uint8_t sendbuf[5]={0x41, 0x42, 0x43, 0x44, 0x45};
 80011aa:	4a23      	ldr	r2, [pc, #140]	; (8001238 <main+0x98>)
 80011ac:	f107 0314 	add.w	r3, r7, #20
 80011b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011b4:	6018      	str	r0, [r3, #0]
 80011b6:	3304      	adds	r3, #4
 80011b8:	7019      	strb	r1, [r3, #0]
	uint8_t sendchar[]="asadfhjhdj";
 80011ba:	4a20      	ldr	r2, [pc, #128]	; (800123c <main+0x9c>)
 80011bc:	f107 0308 	add.w	r3, r7, #8
 80011c0:	ca07      	ldmia	r2, {r0, r1, r2}
 80011c2:	c303      	stmia	r3!, {r0, r1}
 80011c4:	801a      	strh	r2, [r3, #0]
 80011c6:	3302      	adds	r3, #2
 80011c8:	0c12      	lsrs	r2, r2, #16
 80011ca:	701a      	strb	r2, [r3, #0]
	uint8_t revbuf[6];
    uint8_t len;
    uint16_t times = 0;
 80011cc:	2300      	movs	r3, #0
 80011ce:	83bb      	strh	r3, [r7, #28]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011d0:	f000 fb2a 	bl	8001828 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011d4:	f000 f83c 	bl	8001250 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011d8:	f7ff ff0a 	bl	8000ff0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80011dc:	f000 fa06 	bl	80015ec <MX_USART1_UART_Init>
  MX_IWDG_Init();
 80011e0:	f7ff ffba 	bl	8001158 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
 // HAL_UART_Transmit(&huart1, sendchar, sizeof(sendchar), 1000);
  if(__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST)!=RESET)
 80011e4:	4b16      	ldr	r3, [pc, #88]	; (8001240 <main+0xa0>)
 80011e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80011e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d009      	beq.n	8001204 <main+0x64>
  {
	  printf("!!\r\n");
 80011f0:	4814      	ldr	r0, [pc, #80]	; (8001244 <main+0xa4>)
 80011f2:	f003 fc1f 	bl	8004a34 <puts>
	  __HAL_RCC_CLEAR_RESET_FLAGS();
 80011f6:	4b12      	ldr	r3, [pc, #72]	; (8001240 <main+0xa0>)
 80011f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80011fa:	4a11      	ldr	r2, [pc, #68]	; (8001240 <main+0xa0>)
 80011fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001200:	6753      	str	r3, [r2, #116]	; 0x74
 8001202:	e002      	b.n	800120a <main+0x6a>
  }
  else
  {
	  printf("!!\r\n");
 8001204:	4810      	ldr	r0, [pc, #64]	; (8001248 <main+0xa8>)
 8001206:	f003 fc15 	bl	8004a34 <puts>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_Delay(100);
 800120a:	2064      	movs	r0, #100	; 0x64
 800120c:	f000 fb7e 	bl	800190c <HAL_Delay>
  LED0(0);
 8001210:	2200      	movs	r2, #0
 8001212:	2101      	movs	r1, #1
 8001214:	480d      	ldr	r0, [pc, #52]	; (800124c <main+0xac>)
 8001216:	f000 fef5 	bl	8002004 <HAL_GPIO_WritePin>
			  if (times % 30  == 0) LED0_TOGGLE(); /* LED,. */
              HAL_Delay(10);

		  }
#endif
		  key=key_scan(1);
 800121a:	2001      	movs	r0, #1
 800121c:	f000 fa9a 	bl	8001754 <key_scan>
 8001220:	4603      	mov	r3, r0
 8001222:	77fb      	strb	r3, [r7, #31]
		  if(key==KEY0_PRES)
 8001224:	7ffb      	ldrb	r3, [r7, #31]
 8001226:	2b01      	cmp	r3, #1
 8001228:	d101      	bne.n	800122e <main+0x8e>
		  {
			  iwdg_feed();
 800122a:	f7ff ffaf 	bl	800118c <iwdg_feed>
		  }
		  HAL_Delay(10);
 800122e:	200a      	movs	r0, #10
 8001230:	f000 fb6c 	bl	800190c <HAL_Delay>
		  key=key_scan(1);
 8001234:	e7f1      	b.n	800121a <main+0x7a>
 8001236:	bf00      	nop
 8001238:	080083c0 	.word	0x080083c0
 800123c:	080083c8 	.word	0x080083c8
 8001240:	40023800 	.word	0x40023800
 8001244:	08008398 	.word	0x08008398
 8001248:	080083ac 	.word	0x080083ac
 800124c:	40021000 	.word	0x40021000

08001250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b094      	sub	sp, #80	; 0x50
 8001254:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001256:	f107 0320 	add.w	r3, r7, #32
 800125a:	2230      	movs	r2, #48	; 0x30
 800125c:	2100      	movs	r1, #0
 800125e:	4618      	mov	r0, r3
 8001260:	f003 fce8 	bl	8004c34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001264:	f107 030c 	add.w	r3, r7, #12
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
 8001270:	60da      	str	r2, [r3, #12]
 8001272:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001274:	2300      	movs	r3, #0
 8001276:	60bb      	str	r3, [r7, #8]
 8001278:	4b29      	ldr	r3, [pc, #164]	; (8001320 <SystemClock_Config+0xd0>)
 800127a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127c:	4a28      	ldr	r2, [pc, #160]	; (8001320 <SystemClock_Config+0xd0>)
 800127e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001282:	6413      	str	r3, [r2, #64]	; 0x40
 8001284:	4b26      	ldr	r3, [pc, #152]	; (8001320 <SystemClock_Config+0xd0>)
 8001286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001288:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800128c:	60bb      	str	r3, [r7, #8]
 800128e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001290:	2300      	movs	r3, #0
 8001292:	607b      	str	r3, [r7, #4]
 8001294:	4b23      	ldr	r3, [pc, #140]	; (8001324 <SystemClock_Config+0xd4>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a22      	ldr	r2, [pc, #136]	; (8001324 <SystemClock_Config+0xd4>)
 800129a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800129e:	6013      	str	r3, [r2, #0]
 80012a0:	4b20      	ldr	r3, [pc, #128]	; (8001324 <SystemClock_Config+0xd4>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012a8:	607b      	str	r3, [r7, #4]
 80012aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80012ac:	2309      	movs	r3, #9
 80012ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012b4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80012b6:	2301      	movs	r3, #1
 80012b8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012ba:	2302      	movs	r3, #2
 80012bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012be:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80012c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80012c4:	2308      	movs	r3, #8
 80012c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80012c8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80012cc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012ce:	2302      	movs	r3, #2
 80012d0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012d2:	2304      	movs	r3, #4
 80012d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d6:	f107 0320 	add.w	r3, r7, #32
 80012da:	4618      	mov	r0, r3
 80012dc:	f000 ff16 	bl	800210c <HAL_RCC_OscConfig>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012e6:	f000 f81f 	bl	8001328 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ea:	230f      	movs	r3, #15
 80012ec:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ee:	2302      	movs	r3, #2
 80012f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012f2:	2300      	movs	r3, #0
 80012f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012f6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80012fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001300:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001302:	f107 030c 	add.w	r3, r7, #12
 8001306:	2105      	movs	r1, #5
 8001308:	4618      	mov	r0, r3
 800130a:	f001 f977 	bl	80025fc <HAL_RCC_ClockConfig>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001314:	f000 f808 	bl	8001328 <Error_Handler>
  }
}
 8001318:	bf00      	nop
 800131a:	3750      	adds	r7, #80	; 0x50
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40023800 	.word	0x40023800
 8001324:	40007000 	.word	0x40007000

08001328 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800132c:	b672      	cpsid	i
}
 800132e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001330:	e7fe      	b.n	8001330 <Error_Handler+0x8>
	...

08001334 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800133a:	2300      	movs	r3, #0
 800133c:	607b      	str	r3, [r7, #4]
 800133e:	4b10      	ldr	r3, [pc, #64]	; (8001380 <HAL_MspInit+0x4c>)
 8001340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001342:	4a0f      	ldr	r2, [pc, #60]	; (8001380 <HAL_MspInit+0x4c>)
 8001344:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001348:	6453      	str	r3, [r2, #68]	; 0x44
 800134a:	4b0d      	ldr	r3, [pc, #52]	; (8001380 <HAL_MspInit+0x4c>)
 800134c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800134e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001352:	607b      	str	r3, [r7, #4]
 8001354:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	603b      	str	r3, [r7, #0]
 800135a:	4b09      	ldr	r3, [pc, #36]	; (8001380 <HAL_MspInit+0x4c>)
 800135c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135e:	4a08      	ldr	r2, [pc, #32]	; (8001380 <HAL_MspInit+0x4c>)
 8001360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001364:	6413      	str	r3, [r2, #64]	; 0x40
 8001366:	4b06      	ldr	r3, [pc, #24]	; (8001380 <HAL_MspInit+0x4c>)
 8001368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800136e:	603b      	str	r3, [r7, #0]
 8001370:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	40023800 	.word	0x40023800

08001384 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001388:	e7fe      	b.n	8001388 <NMI_Handler+0x4>

0800138a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800138a:	b480      	push	{r7}
 800138c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800138e:	e7fe      	b.n	800138e <HardFault_Handler+0x4>

08001390 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001394:	e7fe      	b.n	8001394 <MemManage_Handler+0x4>

08001396 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001396:	b480      	push	{r7}
 8001398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800139a:	e7fe      	b.n	800139a <BusFault_Handler+0x4>

0800139c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013a0:	e7fe      	b.n	80013a0 <UsageFault_Handler+0x4>

080013a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013a2:	b480      	push	{r7}
 80013a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013a6:	bf00      	nop
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013b4:	bf00      	nop
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr

080013be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013be:	b480      	push	{r7}
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013c2:	bf00      	nop
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013d0:	f000 fa7c 	bl	80018cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013d4:	bf00      	nop
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY0_Pin);
 80013dc:	2004      	movs	r0, #4
 80013de:	f000 fe2b 	bl	8002038 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80013e2:	bf00      	nop
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80013e6:	b580      	push	{r7, lr}
 80013e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 80013ea:	2008      	movs	r0, #8
 80013ec:	f000 fe24 	bl	8002038 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80013f0:	bf00      	nop
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY2_Pin);
 80013f8:	2010      	movs	r0, #16
 80013fa:	f000 fe1d 	bl	8002038 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}
	...

08001404 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001408:	4802      	ldr	r0, [pc, #8]	; (8001414 <USART1_IRQHandler+0x10>)
 800140a:	f001 fc27 	bl	8002c5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000208 	.word	0x20000208

08001418 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  return 1;
 800141c:	2301      	movs	r3, #1
}
 800141e:	4618      	mov	r0, r3
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr

08001428 <_kill>:

int _kill(int pid, int sig)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001432:	f003 fc51 	bl	8004cd8 <__errno>
 8001436:	4603      	mov	r3, r0
 8001438:	2216      	movs	r2, #22
 800143a:	601a      	str	r2, [r3, #0]
  return -1;
 800143c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001440:	4618      	mov	r0, r3
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}

08001448 <_exit>:

void _exit (int status)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001450:	f04f 31ff 	mov.w	r1, #4294967295
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f7ff ffe7 	bl	8001428 <_kill>
  while (1) {}    /* Make sure we hang here */
 800145a:	e7fe      	b.n	800145a <_exit+0x12>

0800145c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001468:	2300      	movs	r3, #0
 800146a:	617b      	str	r3, [r7, #20]
 800146c:	e00a      	b.n	8001484 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800146e:	f3af 8000 	nop.w
 8001472:	4601      	mov	r1, r0
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	1c5a      	adds	r2, r3, #1
 8001478:	60ba      	str	r2, [r7, #8]
 800147a:	b2ca      	uxtb	r2, r1
 800147c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	3301      	adds	r3, #1
 8001482:	617b      	str	r3, [r7, #20]
 8001484:	697a      	ldr	r2, [r7, #20]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	429a      	cmp	r2, r3
 800148a:	dbf0      	blt.n	800146e <_read+0x12>
  }

  return len;
 800148c:	687b      	ldr	r3, [r7, #4]
}
 800148e:	4618      	mov	r0, r3
 8001490:	3718      	adds	r7, #24
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}

08001496 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b086      	sub	sp, #24
 800149a:	af00      	add	r7, sp, #0
 800149c:	60f8      	str	r0, [r7, #12]
 800149e:	60b9      	str	r1, [r7, #8]
 80014a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014a2:	2300      	movs	r3, #0
 80014a4:	617b      	str	r3, [r7, #20]
 80014a6:	e009      	b.n	80014bc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	1c5a      	adds	r2, r3, #1
 80014ac:	60ba      	str	r2, [r7, #8]
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f000 f889 	bl	80015c8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	3301      	adds	r3, #1
 80014ba:	617b      	str	r3, [r7, #20]
 80014bc:	697a      	ldr	r2, [r7, #20]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	dbf1      	blt.n	80014a8 <_write+0x12>
  }
  return len;
 80014c4:	687b      	ldr	r3, [r7, #4]
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3718      	adds	r7, #24
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <_close>:

int _close(int file)
{
 80014ce:	b480      	push	{r7}
 80014d0:	b083      	sub	sp, #12
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014da:	4618      	mov	r0, r3
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014e6:	b480      	push	{r7}
 80014e8:	b083      	sub	sp, #12
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
 80014ee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014f6:	605a      	str	r2, [r3, #4]
  return 0;
 80014f8:	2300      	movs	r3, #0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr

08001506 <_isatty>:

int _isatty(int file)
{
 8001506:	b480      	push	{r7}
 8001508:	b083      	sub	sp, #12
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800150e:	2301      	movs	r3, #1
}
 8001510:	4618      	mov	r0, r3
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001528:	2300      	movs	r3, #0
}
 800152a:	4618      	mov	r0, r3
 800152c:	3714      	adds	r7, #20
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
	...

08001538 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001540:	4a14      	ldr	r2, [pc, #80]	; (8001594 <_sbrk+0x5c>)
 8001542:	4b15      	ldr	r3, [pc, #84]	; (8001598 <_sbrk+0x60>)
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800154c:	4b13      	ldr	r3, [pc, #76]	; (800159c <_sbrk+0x64>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d102      	bne.n	800155a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001554:	4b11      	ldr	r3, [pc, #68]	; (800159c <_sbrk+0x64>)
 8001556:	4a12      	ldr	r2, [pc, #72]	; (80015a0 <_sbrk+0x68>)
 8001558:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800155a:	4b10      	ldr	r3, [pc, #64]	; (800159c <_sbrk+0x64>)
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4413      	add	r3, r2
 8001562:	693a      	ldr	r2, [r7, #16]
 8001564:	429a      	cmp	r2, r3
 8001566:	d207      	bcs.n	8001578 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001568:	f003 fbb6 	bl	8004cd8 <__errno>
 800156c:	4603      	mov	r3, r0
 800156e:	220c      	movs	r2, #12
 8001570:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001572:	f04f 33ff 	mov.w	r3, #4294967295
 8001576:	e009      	b.n	800158c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001578:	4b08      	ldr	r3, [pc, #32]	; (800159c <_sbrk+0x64>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800157e:	4b07      	ldr	r3, [pc, #28]	; (800159c <_sbrk+0x64>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4413      	add	r3, r2
 8001586:	4a05      	ldr	r2, [pc, #20]	; (800159c <_sbrk+0x64>)
 8001588:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800158a:	68fb      	ldr	r3, [r7, #12]
}
 800158c:	4618      	mov	r0, r3
 800158e:	3718      	adds	r7, #24
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	20020000 	.word	0x20020000
 8001598:	00000400 	.word	0x00000400
 800159c:	20000200 	.word	0x20000200
 80015a0:	200003a0 	.word	0x200003a0

080015a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015a8:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <SystemInit+0x20>)
 80015aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015ae:	4a05      	ldr	r2, [pc, #20]	; (80015c4 <SystemInit+0x20>)
 80015b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015b8:	bf00      	nop
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	e000ed00 	.word	0xe000ed00

080015c8 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
int __io_putchar(int ch)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
	// HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 1000);
	 HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80015d0:	1d39      	adds	r1, r7, #4
 80015d2:	f04f 33ff 	mov.w	r3, #4294967295
 80015d6:	2201      	movs	r2, #1
 80015d8:	4803      	ldr	r0, [pc, #12]	; (80015e8 <__io_putchar+0x20>)
 80015da:	f001 fa7c 	bl	8002ad6 <HAL_UART_Transmit>
	 return ch;
 80015de:	687b      	ldr	r3, [r7, #4]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000208 	.word	0x20000208

080015ec <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015f0:	4b13      	ldr	r3, [pc, #76]	; (8001640 <MX_USART1_UART_Init+0x54>)
 80015f2:	4a14      	ldr	r2, [pc, #80]	; (8001644 <MX_USART1_UART_Init+0x58>)
 80015f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015f6:	4b12      	ldr	r3, [pc, #72]	; (8001640 <MX_USART1_UART_Init+0x54>)
 80015f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015fe:	4b10      	ldr	r3, [pc, #64]	; (8001640 <MX_USART1_UART_Init+0x54>)
 8001600:	2200      	movs	r2, #0
 8001602:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001604:	4b0e      	ldr	r3, [pc, #56]	; (8001640 <MX_USART1_UART_Init+0x54>)
 8001606:	2200      	movs	r2, #0
 8001608:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800160a:	4b0d      	ldr	r3, [pc, #52]	; (8001640 <MX_USART1_UART_Init+0x54>)
 800160c:	2200      	movs	r2, #0
 800160e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001610:	4b0b      	ldr	r3, [pc, #44]	; (8001640 <MX_USART1_UART_Init+0x54>)
 8001612:	220c      	movs	r2, #12
 8001614:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001616:	4b0a      	ldr	r3, [pc, #40]	; (8001640 <MX_USART1_UART_Init+0x54>)
 8001618:	2200      	movs	r2, #0
 800161a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800161c:	4b08      	ldr	r3, [pc, #32]	; (8001640 <MX_USART1_UART_Init+0x54>)
 800161e:	2200      	movs	r2, #0
 8001620:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001622:	4807      	ldr	r0, [pc, #28]	; (8001640 <MX_USART1_UART_Init+0x54>)
 8001624:	f001 fa0a 	bl	8002a3c <HAL_UART_Init>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800162e:	f7ff fe7b 	bl	8001328 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* UART_IT_RXNE */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 8001632:	2201      	movs	r2, #1
 8001634:	4904      	ldr	r1, [pc, #16]	; (8001648 <MX_USART1_UART_Init+0x5c>)
 8001636:	4802      	ldr	r0, [pc, #8]	; (8001640 <MX_USART1_UART_Init+0x54>)
 8001638:	f001 fadf 	bl	8002bfa <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 800163c:	bf00      	nop
 800163e:	bd80      	pop	{r7, pc}
 8001640:	20000208 	.word	0x20000208
 8001644:	40011000 	.word	0x40011000
 8001648:	20000204 	.word	0x20000204

0800164c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b08a      	sub	sp, #40	; 0x28
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001654:	f107 0314 	add.w	r3, r7, #20
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	60da      	str	r2, [r3, #12]
 8001662:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a1d      	ldr	r2, [pc, #116]	; (80016e0 <HAL_UART_MspInit+0x94>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d133      	bne.n	80016d6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	613b      	str	r3, [r7, #16]
 8001672:	4b1c      	ldr	r3, [pc, #112]	; (80016e4 <HAL_UART_MspInit+0x98>)
 8001674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001676:	4a1b      	ldr	r2, [pc, #108]	; (80016e4 <HAL_UART_MspInit+0x98>)
 8001678:	f043 0310 	orr.w	r3, r3, #16
 800167c:	6453      	str	r3, [r2, #68]	; 0x44
 800167e:	4b19      	ldr	r3, [pc, #100]	; (80016e4 <HAL_UART_MspInit+0x98>)
 8001680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001682:	f003 0310 	and.w	r3, r3, #16
 8001686:	613b      	str	r3, [r7, #16]
 8001688:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	4b15      	ldr	r3, [pc, #84]	; (80016e4 <HAL_UART_MspInit+0x98>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001692:	4a14      	ldr	r2, [pc, #80]	; (80016e4 <HAL_UART_MspInit+0x98>)
 8001694:	f043 0302 	orr.w	r3, r3, #2
 8001698:	6313      	str	r3, [r2, #48]	; 0x30
 800169a:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <HAL_UART_MspInit+0x98>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016a6:	23c0      	movs	r3, #192	; 0xc0
 80016a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016aa:	2302      	movs	r3, #2
 80016ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b2:	2303      	movs	r3, #3
 80016b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016b6:	2307      	movs	r3, #7
 80016b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ba:	f107 0314 	add.w	r3, r7, #20
 80016be:	4619      	mov	r1, r3
 80016c0:	4809      	ldr	r0, [pc, #36]	; (80016e8 <HAL_UART_MspInit+0x9c>)
 80016c2:	f000 faeb 	bl	8001c9c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2101      	movs	r1, #1
 80016ca:	2025      	movs	r0, #37	; 0x25
 80016cc:	f000 fa1d 	bl	8001b0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80016d0:	2025      	movs	r0, #37	; 0x25
 80016d2:	f000 fa36 	bl	8001b42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80016d6:	bf00      	nop
 80016d8:	3728      	adds	r7, #40	; 0x28
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40011000 	.word	0x40011000
 80016e4:	40023800 	.word	0x40023800
 80016e8:	40020400 	.word	0x40020400

080016ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80016ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001724 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016f0:	480d      	ldr	r0, [pc, #52]	; (8001728 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80016f2:	490e      	ldr	r1, [pc, #56]	; (800172c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80016f4:	4a0e      	ldr	r2, [pc, #56]	; (8001730 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016f8:	e002      	b.n	8001700 <LoopCopyDataInit>

080016fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016fe:	3304      	adds	r3, #4

08001700 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001700:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001702:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001704:	d3f9      	bcc.n	80016fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001706:	4a0b      	ldr	r2, [pc, #44]	; (8001734 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001708:	4c0b      	ldr	r4, [pc, #44]	; (8001738 <LoopFillZerobss+0x26>)
  movs r3, #0
 800170a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800170c:	e001      	b.n	8001712 <LoopFillZerobss>

0800170e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800170e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001710:	3204      	adds	r2, #4

08001712 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001712:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001714:	d3fb      	bcc.n	800170e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001716:	f7ff ff45 	bl	80015a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800171a:	f003 fae3 	bl	8004ce4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800171e:	f7ff fd3f 	bl	80011a0 <main>
  bx  lr    
 8001722:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001724:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001728:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800172c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001730:	08008828 	.word	0x08008828
  ldr r2, =_sbss
 8001734:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001738:	2000039c 	.word	0x2000039c

0800173c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800173c:	e7fe      	b.n	800173c <ADC_IRQHandler>

0800173e <HAL_GPIO_EXTI_Callback>:
#include"led.h"
#include"beep.h"
#include"key.h"
#include"main.h"
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800173e:	b480      	push	{r7}
 8001740:	b083      	sub	sp, #12
 8001742:	af00      	add	r7, sp, #0
 8001744:	4603      	mov	r3, r0
 8001746:	80fb      	strh	r3, [r7, #6]
//  		 LED1_TOGGLE();
//  	  	 break;
//  	 }
//   }

}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <key_scan>:
 *              KEY0_PRES, 1, KEY0
 *              KEY1_PRES, 2, KEY1
 *              KEY2_PRES, 3, KEY2
 */
uint8_t key_scan(uint8_t mode)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	71fb      	strb	r3, [r7, #7]
    static uint8_t key_up = 1;  /*  */
    uint8_t keyval = 0;
 800175e:	2300      	movs	r3, #0
 8001760:	73fb      	strb	r3, [r7, #15]

    if (mode) key_up = 1;       /*  */
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d002      	beq.n	800176e <key_scan+0x1a>
 8001768:	4b2d      	ldr	r3, [pc, #180]	; (8001820 <key_scan+0xcc>)
 800176a:	2201      	movs	r2, #1
 800176c:	701a      	strb	r2, [r3, #0]

    if (key_up && (KEY0 == 0 || KEY1 == 0 || KEY2 == 0))  /* 1,  */
 800176e:	4b2c      	ldr	r3, [pc, #176]	; (8001820 <key_scan+0xcc>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d036      	beq.n	80017e4 <key_scan+0x90>
 8001776:	2104      	movs	r1, #4
 8001778:	482a      	ldr	r0, [pc, #168]	; (8001824 <key_scan+0xd0>)
 800177a:	f000 fc2b 	bl	8001fd4 <HAL_GPIO_ReadPin>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d00d      	beq.n	80017a0 <key_scan+0x4c>
 8001784:	2108      	movs	r1, #8
 8001786:	4827      	ldr	r0, [pc, #156]	; (8001824 <key_scan+0xd0>)
 8001788:	f000 fc24 	bl	8001fd4 <HAL_GPIO_ReadPin>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d006      	beq.n	80017a0 <key_scan+0x4c>
 8001792:	2110      	movs	r1, #16
 8001794:	4823      	ldr	r0, [pc, #140]	; (8001824 <key_scan+0xd0>)
 8001796:	f000 fc1d 	bl	8001fd4 <HAL_GPIO_ReadPin>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d121      	bne.n	80017e4 <key_scan+0x90>
    {
        HAL_Delay(10);       	/*  */
 80017a0:	200a      	movs	r0, #10
 80017a2:	f000 f8b3 	bl	800190c <HAL_Delay>
        key_up = 0;
 80017a6:	4b1e      	ldr	r3, [pc, #120]	; (8001820 <key_scan+0xcc>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	701a      	strb	r2, [r3, #0]

        if (KEY0 == 0)  keyval = KEY0_PRES;
 80017ac:	2104      	movs	r1, #4
 80017ae:	481d      	ldr	r0, [pc, #116]	; (8001824 <key_scan+0xd0>)
 80017b0:	f000 fc10 	bl	8001fd4 <HAL_GPIO_ReadPin>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d101      	bne.n	80017be <key_scan+0x6a>
 80017ba:	2301      	movs	r3, #1
 80017bc:	73fb      	strb	r3, [r7, #15]

        if (KEY1 == 0)  keyval = KEY1_PRES;
 80017be:	2108      	movs	r1, #8
 80017c0:	4818      	ldr	r0, [pc, #96]	; (8001824 <key_scan+0xd0>)
 80017c2:	f000 fc07 	bl	8001fd4 <HAL_GPIO_ReadPin>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d101      	bne.n	80017d0 <key_scan+0x7c>
 80017cc:	2302      	movs	r3, #2
 80017ce:	73fb      	strb	r3, [r7, #15]

        if (KEY2 == 0) keyval = KEY2_PRES;
 80017d0:	2110      	movs	r1, #16
 80017d2:	4814      	ldr	r0, [pc, #80]	; (8001824 <key_scan+0xd0>)
 80017d4:	f000 fbfe 	bl	8001fd4 <HAL_GPIO_ReadPin>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d11a      	bne.n	8001814 <key_scan+0xc0>
 80017de:	2303      	movs	r3, #3
 80017e0:	73fb      	strb	r3, [r7, #15]
 80017e2:	e017      	b.n	8001814 <key_scan+0xc0>
    }
    else if (KEY0 == 1 && KEY1 == 1 && KEY2 == 1) /* ,  */
 80017e4:	2104      	movs	r1, #4
 80017e6:	480f      	ldr	r0, [pc, #60]	; (8001824 <key_scan+0xd0>)
 80017e8:	f000 fbf4 	bl	8001fd4 <HAL_GPIO_ReadPin>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d110      	bne.n	8001814 <key_scan+0xc0>
 80017f2:	2108      	movs	r1, #8
 80017f4:	480b      	ldr	r0, [pc, #44]	; (8001824 <key_scan+0xd0>)
 80017f6:	f000 fbed 	bl	8001fd4 <HAL_GPIO_ReadPin>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d109      	bne.n	8001814 <key_scan+0xc0>
 8001800:	2110      	movs	r1, #16
 8001802:	4808      	ldr	r0, [pc, #32]	; (8001824 <key_scan+0xd0>)
 8001804:	f000 fbe6 	bl	8001fd4 <HAL_GPIO_ReadPin>
 8001808:	4603      	mov	r3, r0
 800180a:	2b01      	cmp	r3, #1
 800180c:	d102      	bne.n	8001814 <key_scan+0xc0>
    {
        key_up = 1;
 800180e:	4b04      	ldr	r3, [pc, #16]	; (8001820 <key_scan+0xcc>)
 8001810:	2201      	movs	r2, #1
 8001812:	701a      	strb	r2, [r3, #0]
    }

    return keyval;              /*  */
 8001814:	7bfb      	ldrb	r3, [r7, #15]
}
 8001816:	4618      	mov	r0, r3
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	20000004 	.word	0x20000004
 8001824:	40021000 	.word	0x40021000

08001828 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800182c:	4b0e      	ldr	r3, [pc, #56]	; (8001868 <HAL_Init+0x40>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a0d      	ldr	r2, [pc, #52]	; (8001868 <HAL_Init+0x40>)
 8001832:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001836:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001838:	4b0b      	ldr	r3, [pc, #44]	; (8001868 <HAL_Init+0x40>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a0a      	ldr	r2, [pc, #40]	; (8001868 <HAL_Init+0x40>)
 800183e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001842:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001844:	4b08      	ldr	r3, [pc, #32]	; (8001868 <HAL_Init+0x40>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a07      	ldr	r2, [pc, #28]	; (8001868 <HAL_Init+0x40>)
 800184a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800184e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001850:	2003      	movs	r0, #3
 8001852:	f000 f94f 	bl	8001af4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001856:	2002      	movs	r0, #2
 8001858:	f000 f808 	bl	800186c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800185c:	f7ff fd6a 	bl	8001334 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001860:	2300      	movs	r3, #0
}
 8001862:	4618      	mov	r0, r3
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	40023c00 	.word	0x40023c00

0800186c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001874:	4b12      	ldr	r3, [pc, #72]	; (80018c0 <HAL_InitTick+0x54>)
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	4b12      	ldr	r3, [pc, #72]	; (80018c4 <HAL_InitTick+0x58>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	4619      	mov	r1, r3
 800187e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001882:	fbb3 f3f1 	udiv	r3, r3, r1
 8001886:	fbb2 f3f3 	udiv	r3, r2, r3
 800188a:	4618      	mov	r0, r3
 800188c:	f000 f967 	bl	8001b5e <HAL_SYSTICK_Config>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e00e      	b.n	80018b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2b0f      	cmp	r3, #15
 800189e:	d80a      	bhi.n	80018b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018a0:	2200      	movs	r2, #0
 80018a2:	6879      	ldr	r1, [r7, #4]
 80018a4:	f04f 30ff 	mov.w	r0, #4294967295
 80018a8:	f000 f92f 	bl	8001b0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018ac:	4a06      	ldr	r2, [pc, #24]	; (80018c8 <HAL_InitTick+0x5c>)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018b2:	2300      	movs	r3, #0
 80018b4:	e000      	b.n	80018b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3708      	adds	r7, #8
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20000000 	.word	0x20000000
 80018c4:	2000000c 	.word	0x2000000c
 80018c8:	20000008 	.word	0x20000008

080018cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018d0:	4b06      	ldr	r3, [pc, #24]	; (80018ec <HAL_IncTick+0x20>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	461a      	mov	r2, r3
 80018d6:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <HAL_IncTick+0x24>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4413      	add	r3, r2
 80018dc:	4a04      	ldr	r2, [pc, #16]	; (80018f0 <HAL_IncTick+0x24>)
 80018de:	6013      	str	r3, [r2, #0]
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	2000000c 	.word	0x2000000c
 80018f0:	2000024c 	.word	0x2000024c

080018f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  return uwTick;
 80018f8:	4b03      	ldr	r3, [pc, #12]	; (8001908 <HAL_GetTick+0x14>)
 80018fa:	681b      	ldr	r3, [r3, #0]
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	2000024c 	.word	0x2000024c

0800190c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001914:	f7ff ffee 	bl	80018f4 <HAL_GetTick>
 8001918:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001924:	d005      	beq.n	8001932 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <HAL_Delay+0x44>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	461a      	mov	r2, r3
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	4413      	add	r3, r2
 8001930:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001932:	bf00      	nop
 8001934:	f7ff ffde 	bl	80018f4 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	68fa      	ldr	r2, [r7, #12]
 8001940:	429a      	cmp	r2, r3
 8001942:	d8f7      	bhi.n	8001934 <HAL_Delay+0x28>
  {
  }
}
 8001944:	bf00      	nop
 8001946:	bf00      	nop
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	2000000c 	.word	0x2000000c

08001954 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001954:	b480      	push	{r7}
 8001956:	b085      	sub	sp, #20
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f003 0307 	and.w	r3, r3, #7
 8001962:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001964:	4b0c      	ldr	r3, [pc, #48]	; (8001998 <__NVIC_SetPriorityGrouping+0x44>)
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800196a:	68ba      	ldr	r2, [r7, #8]
 800196c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001970:	4013      	ands	r3, r2
 8001972:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800197c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001980:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001984:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001986:	4a04      	ldr	r2, [pc, #16]	; (8001998 <__NVIC_SetPriorityGrouping+0x44>)
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	60d3      	str	r3, [r2, #12]
}
 800198c:	bf00      	nop
 800198e:	3714      	adds	r7, #20
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr
 8001998:	e000ed00 	.word	0xe000ed00

0800199c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019a0:	4b04      	ldr	r3, [pc, #16]	; (80019b4 <__NVIC_GetPriorityGrouping+0x18>)
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	0a1b      	lsrs	r3, r3, #8
 80019a6:	f003 0307 	and.w	r3, r3, #7
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr
 80019b4:	e000ed00 	.word	0xe000ed00

080019b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	db0b      	blt.n	80019e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	f003 021f 	and.w	r2, r3, #31
 80019d0:	4907      	ldr	r1, [pc, #28]	; (80019f0 <__NVIC_EnableIRQ+0x38>)
 80019d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d6:	095b      	lsrs	r3, r3, #5
 80019d8:	2001      	movs	r0, #1
 80019da:	fa00 f202 	lsl.w	r2, r0, r2
 80019de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019e2:	bf00      	nop
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	e000e100 	.word	0xe000e100

080019f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	6039      	str	r1, [r7, #0]
 80019fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	db0a      	blt.n	8001a1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	b2da      	uxtb	r2, r3
 8001a0c:	490c      	ldr	r1, [pc, #48]	; (8001a40 <__NVIC_SetPriority+0x4c>)
 8001a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a12:	0112      	lsls	r2, r2, #4
 8001a14:	b2d2      	uxtb	r2, r2
 8001a16:	440b      	add	r3, r1
 8001a18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a1c:	e00a      	b.n	8001a34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	b2da      	uxtb	r2, r3
 8001a22:	4908      	ldr	r1, [pc, #32]	; (8001a44 <__NVIC_SetPriority+0x50>)
 8001a24:	79fb      	ldrb	r3, [r7, #7]
 8001a26:	f003 030f 	and.w	r3, r3, #15
 8001a2a:	3b04      	subs	r3, #4
 8001a2c:	0112      	lsls	r2, r2, #4
 8001a2e:	b2d2      	uxtb	r2, r2
 8001a30:	440b      	add	r3, r1
 8001a32:	761a      	strb	r2, [r3, #24]
}
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr
 8001a40:	e000e100 	.word	0xe000e100
 8001a44:	e000ed00 	.word	0xe000ed00

08001a48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b089      	sub	sp, #36	; 0x24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	f003 0307 	and.w	r3, r3, #7
 8001a5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	f1c3 0307 	rsb	r3, r3, #7
 8001a62:	2b04      	cmp	r3, #4
 8001a64:	bf28      	it	cs
 8001a66:	2304      	movcs	r3, #4
 8001a68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	2b06      	cmp	r3, #6
 8001a70:	d902      	bls.n	8001a78 <NVIC_EncodePriority+0x30>
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	3b03      	subs	r3, #3
 8001a76:	e000      	b.n	8001a7a <NVIC_EncodePriority+0x32>
 8001a78:	2300      	movs	r3, #0
 8001a7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	fa02 f303 	lsl.w	r3, r2, r3
 8001a86:	43da      	mvns	r2, r3
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	401a      	ands	r2, r3
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a90:	f04f 31ff 	mov.w	r1, #4294967295
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9a:	43d9      	mvns	r1, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa0:	4313      	orrs	r3, r2
         );
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3724      	adds	r7, #36	; 0x24
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
	...

08001ab0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	3b01      	subs	r3, #1
 8001abc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ac0:	d301      	bcc.n	8001ac6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e00f      	b.n	8001ae6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ac6:	4a0a      	ldr	r2, [pc, #40]	; (8001af0 <SysTick_Config+0x40>)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	3b01      	subs	r3, #1
 8001acc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ace:	210f      	movs	r1, #15
 8001ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad4:	f7ff ff8e 	bl	80019f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ad8:	4b05      	ldr	r3, [pc, #20]	; (8001af0 <SysTick_Config+0x40>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ade:	4b04      	ldr	r3, [pc, #16]	; (8001af0 <SysTick_Config+0x40>)
 8001ae0:	2207      	movs	r2, #7
 8001ae2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	e000e010 	.word	0xe000e010

08001af4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f7ff ff29 	bl	8001954 <__NVIC_SetPriorityGrouping>
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b086      	sub	sp, #24
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	4603      	mov	r3, r0
 8001b12:	60b9      	str	r1, [r7, #8]
 8001b14:	607a      	str	r2, [r7, #4]
 8001b16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b1c:	f7ff ff3e 	bl	800199c <__NVIC_GetPriorityGrouping>
 8001b20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	68b9      	ldr	r1, [r7, #8]
 8001b26:	6978      	ldr	r0, [r7, #20]
 8001b28:	f7ff ff8e 	bl	8001a48 <NVIC_EncodePriority>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b32:	4611      	mov	r1, r2
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff ff5d 	bl	80019f4 <__NVIC_SetPriority>
}
 8001b3a:	bf00      	nop
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	4603      	mov	r3, r0
 8001b4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff ff31 	bl	80019b8 <__NVIC_EnableIRQ>
}
 8001b56:	bf00      	nop
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b082      	sub	sp, #8
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f7ff ffa2 	bl	8001ab0 <SysTick_Config>
 8001b6c:	4603      	mov	r3, r0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b084      	sub	sp, #16
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b82:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001b84:	f7ff feb6 	bl	80018f4 <HAL_GetTick>
 8001b88:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d008      	beq.n	8001ba8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2280      	movs	r2, #128	; 0x80
 8001b9a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e052      	b.n	8001c4e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f022 0216 	bic.w	r2, r2, #22
 8001bb6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	695a      	ldr	r2, [r3, #20]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001bc6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d103      	bne.n	8001bd8 <HAL_DMA_Abort+0x62>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d007      	beq.n	8001be8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f022 0208 	bic.w	r2, r2, #8
 8001be6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f022 0201 	bic.w	r2, r2, #1
 8001bf6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bf8:	e013      	b.n	8001c22 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001bfa:	f7ff fe7b 	bl	80018f4 <HAL_GetTick>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	2b05      	cmp	r3, #5
 8001c06:	d90c      	bls.n	8001c22 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2220      	movs	r2, #32
 8001c0c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2203      	movs	r2, #3
 8001c12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e015      	b.n	8001c4e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d1e4      	bne.n	8001bfa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c34:	223f      	movs	r2, #63	; 0x3f
 8001c36:	409a      	lsls	r2, r3
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3710      	adds	r7, #16
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c56:	b480      	push	{r7}
 8001c58:	b083      	sub	sp, #12
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d004      	beq.n	8001c74 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2280      	movs	r2, #128	; 0x80
 8001c6e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e00c      	b.n	8001c8e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2205      	movs	r2, #5
 8001c78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f022 0201 	bic.w	r2, r2, #1
 8001c8a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001c8c:	2300      	movs	r3, #0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
	...

08001c9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b089      	sub	sp, #36	; 0x24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001caa:	2300      	movs	r3, #0
 8001cac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61fb      	str	r3, [r7, #28]
 8001cb6:	e16b      	b.n	8001f90 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001cb8:	2201      	movs	r2, #1
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	697a      	ldr	r2, [r7, #20]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	f040 815a 	bne.w	8001f8a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f003 0303 	and.w	r3, r3, #3
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d005      	beq.n	8001cee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d130      	bne.n	8001d50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	2203      	movs	r2, #3
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	43db      	mvns	r3, r3
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	4013      	ands	r3, r2
 8001d04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	68da      	ldr	r2, [r3, #12]
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	005b      	lsls	r3, r3, #1
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	69ba      	ldr	r2, [r7, #24]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	69ba      	ldr	r2, [r7, #24]
 8001d1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d24:	2201      	movs	r2, #1
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	4013      	ands	r3, r2
 8001d32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	091b      	lsrs	r3, r3, #4
 8001d3a:	f003 0201 	and.w	r2, r3, #1
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f003 0303 	and.w	r3, r3, #3
 8001d58:	2b03      	cmp	r3, #3
 8001d5a:	d017      	beq.n	8001d8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	2203      	movs	r2, #3
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	4013      	ands	r3, r2
 8001d72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	689a      	ldr	r2, [r3, #8]
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f003 0303 	and.w	r3, r3, #3
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d123      	bne.n	8001de0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	08da      	lsrs	r2, r3, #3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3208      	adds	r2, #8
 8001da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001da4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	f003 0307 	and.w	r3, r3, #7
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	220f      	movs	r2, #15
 8001db0:	fa02 f303 	lsl.w	r3, r2, r3
 8001db4:	43db      	mvns	r3, r3
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	4013      	ands	r3, r2
 8001dba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	691a      	ldr	r2, [r3, #16]
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	08da      	lsrs	r2, r3, #3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	3208      	adds	r2, #8
 8001dda:	69b9      	ldr	r1, [r7, #24]
 8001ddc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	2203      	movs	r2, #3
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	43db      	mvns	r3, r3
 8001df2:	69ba      	ldr	r2, [r7, #24]
 8001df4:	4013      	ands	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 0203 	and.w	r2, r3, #3
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	fa02 f303 	lsl.w	r3, r2, r3
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	f000 80b4 	beq.w	8001f8a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	60fb      	str	r3, [r7, #12]
 8001e26:	4b60      	ldr	r3, [pc, #384]	; (8001fa8 <HAL_GPIO_Init+0x30c>)
 8001e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2a:	4a5f      	ldr	r2, [pc, #380]	; (8001fa8 <HAL_GPIO_Init+0x30c>)
 8001e2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e30:	6453      	str	r3, [r2, #68]	; 0x44
 8001e32:	4b5d      	ldr	r3, [pc, #372]	; (8001fa8 <HAL_GPIO_Init+0x30c>)
 8001e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e3e:	4a5b      	ldr	r2, [pc, #364]	; (8001fac <HAL_GPIO_Init+0x310>)
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	089b      	lsrs	r3, r3, #2
 8001e44:	3302      	adds	r3, #2
 8001e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	f003 0303 	and.w	r3, r3, #3
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	220f      	movs	r2, #15
 8001e56:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5a:	43db      	mvns	r3, r3
 8001e5c:	69ba      	ldr	r2, [r7, #24]
 8001e5e:	4013      	ands	r3, r2
 8001e60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a52      	ldr	r2, [pc, #328]	; (8001fb0 <HAL_GPIO_Init+0x314>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d02b      	beq.n	8001ec2 <HAL_GPIO_Init+0x226>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a51      	ldr	r2, [pc, #324]	; (8001fb4 <HAL_GPIO_Init+0x318>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d025      	beq.n	8001ebe <HAL_GPIO_Init+0x222>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a50      	ldr	r2, [pc, #320]	; (8001fb8 <HAL_GPIO_Init+0x31c>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d01f      	beq.n	8001eba <HAL_GPIO_Init+0x21e>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a4f      	ldr	r2, [pc, #316]	; (8001fbc <HAL_GPIO_Init+0x320>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d019      	beq.n	8001eb6 <HAL_GPIO_Init+0x21a>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a4e      	ldr	r2, [pc, #312]	; (8001fc0 <HAL_GPIO_Init+0x324>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d013      	beq.n	8001eb2 <HAL_GPIO_Init+0x216>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a4d      	ldr	r2, [pc, #308]	; (8001fc4 <HAL_GPIO_Init+0x328>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d00d      	beq.n	8001eae <HAL_GPIO_Init+0x212>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a4c      	ldr	r2, [pc, #304]	; (8001fc8 <HAL_GPIO_Init+0x32c>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d007      	beq.n	8001eaa <HAL_GPIO_Init+0x20e>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a4b      	ldr	r2, [pc, #300]	; (8001fcc <HAL_GPIO_Init+0x330>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d101      	bne.n	8001ea6 <HAL_GPIO_Init+0x20a>
 8001ea2:	2307      	movs	r3, #7
 8001ea4:	e00e      	b.n	8001ec4 <HAL_GPIO_Init+0x228>
 8001ea6:	2308      	movs	r3, #8
 8001ea8:	e00c      	b.n	8001ec4 <HAL_GPIO_Init+0x228>
 8001eaa:	2306      	movs	r3, #6
 8001eac:	e00a      	b.n	8001ec4 <HAL_GPIO_Init+0x228>
 8001eae:	2305      	movs	r3, #5
 8001eb0:	e008      	b.n	8001ec4 <HAL_GPIO_Init+0x228>
 8001eb2:	2304      	movs	r3, #4
 8001eb4:	e006      	b.n	8001ec4 <HAL_GPIO_Init+0x228>
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e004      	b.n	8001ec4 <HAL_GPIO_Init+0x228>
 8001eba:	2302      	movs	r3, #2
 8001ebc:	e002      	b.n	8001ec4 <HAL_GPIO_Init+0x228>
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e000      	b.n	8001ec4 <HAL_GPIO_Init+0x228>
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	69fa      	ldr	r2, [r7, #28]
 8001ec6:	f002 0203 	and.w	r2, r2, #3
 8001eca:	0092      	lsls	r2, r2, #2
 8001ecc:	4093      	lsls	r3, r2
 8001ece:	69ba      	ldr	r2, [r7, #24]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ed4:	4935      	ldr	r1, [pc, #212]	; (8001fac <HAL_GPIO_Init+0x310>)
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	089b      	lsrs	r3, r3, #2
 8001eda:	3302      	adds	r3, #2
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ee2:	4b3b      	ldr	r3, [pc, #236]	; (8001fd0 <HAL_GPIO_Init+0x334>)
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	43db      	mvns	r3, r3
 8001eec:	69ba      	ldr	r2, [r7, #24]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d003      	beq.n	8001f06 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001efe:	69ba      	ldr	r2, [r7, #24]
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f06:	4a32      	ldr	r2, [pc, #200]	; (8001fd0 <HAL_GPIO_Init+0x334>)
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f0c:	4b30      	ldr	r3, [pc, #192]	; (8001fd0 <HAL_GPIO_Init+0x334>)
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	43db      	mvns	r3, r3
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d003      	beq.n	8001f30 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f30:	4a27      	ldr	r2, [pc, #156]	; (8001fd0 <HAL_GPIO_Init+0x334>)
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f36:	4b26      	ldr	r3, [pc, #152]	; (8001fd0 <HAL_GPIO_Init+0x334>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	4013      	ands	r3, r2
 8001f44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d003      	beq.n	8001f5a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001f52:	69ba      	ldr	r2, [r7, #24]
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f5a:	4a1d      	ldr	r2, [pc, #116]	; (8001fd0 <HAL_GPIO_Init+0x334>)
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f60:	4b1b      	ldr	r3, [pc, #108]	; (8001fd0 <HAL_GPIO_Init+0x334>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d003      	beq.n	8001f84 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f84:	4a12      	ldr	r2, [pc, #72]	; (8001fd0 <HAL_GPIO_Init+0x334>)
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	61fb      	str	r3, [r7, #28]
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	2b0f      	cmp	r3, #15
 8001f94:	f67f ae90 	bls.w	8001cb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f98:	bf00      	nop
 8001f9a:	bf00      	nop
 8001f9c:	3724      	adds	r7, #36	; 0x24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	40023800 	.word	0x40023800
 8001fac:	40013800 	.word	0x40013800
 8001fb0:	40020000 	.word	0x40020000
 8001fb4:	40020400 	.word	0x40020400
 8001fb8:	40020800 	.word	0x40020800
 8001fbc:	40020c00 	.word	0x40020c00
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	40021400 	.word	0x40021400
 8001fc8:	40021800 	.word	0x40021800
 8001fcc:	40021c00 	.word	0x40021c00
 8001fd0:	40013c00 	.word	0x40013c00

08001fd4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	460b      	mov	r3, r1
 8001fde:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	691a      	ldr	r2, [r3, #16]
 8001fe4:	887b      	ldrh	r3, [r7, #2]
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d002      	beq.n	8001ff2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fec:	2301      	movs	r3, #1
 8001fee:	73fb      	strb	r3, [r7, #15]
 8001ff0:	e001      	b.n	8001ff6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3714      	adds	r7, #20
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	460b      	mov	r3, r1
 800200e:	807b      	strh	r3, [r7, #2]
 8002010:	4613      	mov	r3, r2
 8002012:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002014:	787b      	ldrb	r3, [r7, #1]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800201a:	887a      	ldrh	r2, [r7, #2]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002020:	e003      	b.n	800202a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002022:	887b      	ldrh	r3, [r7, #2]
 8002024:	041a      	lsls	r2, r3, #16
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	619a      	str	r2, [r3, #24]
}
 800202a:	bf00      	nop
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
	...

08002038 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002042:	4b08      	ldr	r3, [pc, #32]	; (8002064 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002044:	695a      	ldr	r2, [r3, #20]
 8002046:	88fb      	ldrh	r3, [r7, #6]
 8002048:	4013      	ands	r3, r2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d006      	beq.n	800205c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800204e:	4a05      	ldr	r2, [pc, #20]	; (8002064 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002050:	88fb      	ldrh	r3, [r7, #6]
 8002052:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002054:	88fb      	ldrh	r3, [r7, #6]
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff fb71 	bl	800173e <HAL_GPIO_EXTI_Callback>
  }
}
 800205c:	bf00      	nop
 800205e:	3708      	adds	r7, #8
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	40013c00 	.word	0x40013c00

08002068 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e034      	b.n	80020e4 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8002082:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f245 5255 	movw	r2, #21845	; 0x5555
 800208c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	6852      	ldr	r2, [r2, #4]
 8002096:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	687a      	ldr	r2, [r7, #4]
 800209e:	6892      	ldr	r2, [r2, #8]
 80020a0:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80020a2:	f7ff fc27 	bl	80018f4 <HAL_GetTick>
 80020a6:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80020a8:	e00f      	b.n	80020ca <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80020aa:	f7ff fc23 	bl	80018f4 <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	2b31      	cmp	r3, #49	; 0x31
 80020b6:	d908      	bls.n	80020ca <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	f003 0303 	and.w	r3, r3, #3
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e00c      	b.n	80020e4 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	f003 0303 	and.w	r3, r3, #3
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d1e8      	bne.n	80020aa <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80020e0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80020e2:	2300      	movs	r3, #0
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3710      	adds	r7, #16
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}

080020ec <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80020fc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b086      	sub	sp, #24
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d101      	bne.n	800211e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e267      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b00      	cmp	r3, #0
 8002128:	d075      	beq.n	8002216 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800212a:	4b88      	ldr	r3, [pc, #544]	; (800234c <HAL_RCC_OscConfig+0x240>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f003 030c 	and.w	r3, r3, #12
 8002132:	2b04      	cmp	r3, #4
 8002134:	d00c      	beq.n	8002150 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002136:	4b85      	ldr	r3, [pc, #532]	; (800234c <HAL_RCC_OscConfig+0x240>)
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800213e:	2b08      	cmp	r3, #8
 8002140:	d112      	bne.n	8002168 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002142:	4b82      	ldr	r3, [pc, #520]	; (800234c <HAL_RCC_OscConfig+0x240>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800214a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800214e:	d10b      	bne.n	8002168 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002150:	4b7e      	ldr	r3, [pc, #504]	; (800234c <HAL_RCC_OscConfig+0x240>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002158:	2b00      	cmp	r3, #0
 800215a:	d05b      	beq.n	8002214 <HAL_RCC_OscConfig+0x108>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d157      	bne.n	8002214 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e242      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002170:	d106      	bne.n	8002180 <HAL_RCC_OscConfig+0x74>
 8002172:	4b76      	ldr	r3, [pc, #472]	; (800234c <HAL_RCC_OscConfig+0x240>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a75      	ldr	r2, [pc, #468]	; (800234c <HAL_RCC_OscConfig+0x240>)
 8002178:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800217c:	6013      	str	r3, [r2, #0]
 800217e:	e01d      	b.n	80021bc <HAL_RCC_OscConfig+0xb0>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002188:	d10c      	bne.n	80021a4 <HAL_RCC_OscConfig+0x98>
 800218a:	4b70      	ldr	r3, [pc, #448]	; (800234c <HAL_RCC_OscConfig+0x240>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a6f      	ldr	r2, [pc, #444]	; (800234c <HAL_RCC_OscConfig+0x240>)
 8002190:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002194:	6013      	str	r3, [r2, #0]
 8002196:	4b6d      	ldr	r3, [pc, #436]	; (800234c <HAL_RCC_OscConfig+0x240>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a6c      	ldr	r2, [pc, #432]	; (800234c <HAL_RCC_OscConfig+0x240>)
 800219c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021a0:	6013      	str	r3, [r2, #0]
 80021a2:	e00b      	b.n	80021bc <HAL_RCC_OscConfig+0xb0>
 80021a4:	4b69      	ldr	r3, [pc, #420]	; (800234c <HAL_RCC_OscConfig+0x240>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a68      	ldr	r2, [pc, #416]	; (800234c <HAL_RCC_OscConfig+0x240>)
 80021aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021ae:	6013      	str	r3, [r2, #0]
 80021b0:	4b66      	ldr	r3, [pc, #408]	; (800234c <HAL_RCC_OscConfig+0x240>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a65      	ldr	r2, [pc, #404]	; (800234c <HAL_RCC_OscConfig+0x240>)
 80021b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d013      	beq.n	80021ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c4:	f7ff fb96 	bl	80018f4 <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021cc:	f7ff fb92 	bl	80018f4 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b64      	cmp	r3, #100	; 0x64
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e207      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021de:	4b5b      	ldr	r3, [pc, #364]	; (800234c <HAL_RCC_OscConfig+0x240>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d0f0      	beq.n	80021cc <HAL_RCC_OscConfig+0xc0>
 80021ea:	e014      	b.n	8002216 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ec:	f7ff fb82 	bl	80018f4 <HAL_GetTick>
 80021f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021f2:	e008      	b.n	8002206 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021f4:	f7ff fb7e 	bl	80018f4 <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	2b64      	cmp	r3, #100	; 0x64
 8002200:	d901      	bls.n	8002206 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e1f3      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002206:	4b51      	ldr	r3, [pc, #324]	; (800234c <HAL_RCC_OscConfig+0x240>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d1f0      	bne.n	80021f4 <HAL_RCC_OscConfig+0xe8>
 8002212:	e000      	b.n	8002216 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002214:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0302 	and.w	r3, r3, #2
 800221e:	2b00      	cmp	r3, #0
 8002220:	d063      	beq.n	80022ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002222:	4b4a      	ldr	r3, [pc, #296]	; (800234c <HAL_RCC_OscConfig+0x240>)
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	f003 030c 	and.w	r3, r3, #12
 800222a:	2b00      	cmp	r3, #0
 800222c:	d00b      	beq.n	8002246 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800222e:	4b47      	ldr	r3, [pc, #284]	; (800234c <HAL_RCC_OscConfig+0x240>)
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002236:	2b08      	cmp	r3, #8
 8002238:	d11c      	bne.n	8002274 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800223a:	4b44      	ldr	r3, [pc, #272]	; (800234c <HAL_RCC_OscConfig+0x240>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d116      	bne.n	8002274 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002246:	4b41      	ldr	r3, [pc, #260]	; (800234c <HAL_RCC_OscConfig+0x240>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0302 	and.w	r3, r3, #2
 800224e:	2b00      	cmp	r3, #0
 8002250:	d005      	beq.n	800225e <HAL_RCC_OscConfig+0x152>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	68db      	ldr	r3, [r3, #12]
 8002256:	2b01      	cmp	r3, #1
 8002258:	d001      	beq.n	800225e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e1c7      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800225e:	4b3b      	ldr	r3, [pc, #236]	; (800234c <HAL_RCC_OscConfig+0x240>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	00db      	lsls	r3, r3, #3
 800226c:	4937      	ldr	r1, [pc, #220]	; (800234c <HAL_RCC_OscConfig+0x240>)
 800226e:	4313      	orrs	r3, r2
 8002270:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002272:	e03a      	b.n	80022ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d020      	beq.n	80022be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800227c:	4b34      	ldr	r3, [pc, #208]	; (8002350 <HAL_RCC_OscConfig+0x244>)
 800227e:	2201      	movs	r2, #1
 8002280:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002282:	f7ff fb37 	bl	80018f4 <HAL_GetTick>
 8002286:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002288:	e008      	b.n	800229c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800228a:	f7ff fb33 	bl	80018f4 <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	2b02      	cmp	r3, #2
 8002296:	d901      	bls.n	800229c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e1a8      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800229c:	4b2b      	ldr	r3, [pc, #172]	; (800234c <HAL_RCC_OscConfig+0x240>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0302 	and.w	r3, r3, #2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d0f0      	beq.n	800228a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022a8:	4b28      	ldr	r3, [pc, #160]	; (800234c <HAL_RCC_OscConfig+0x240>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	691b      	ldr	r3, [r3, #16]
 80022b4:	00db      	lsls	r3, r3, #3
 80022b6:	4925      	ldr	r1, [pc, #148]	; (800234c <HAL_RCC_OscConfig+0x240>)
 80022b8:	4313      	orrs	r3, r2
 80022ba:	600b      	str	r3, [r1, #0]
 80022bc:	e015      	b.n	80022ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022be:	4b24      	ldr	r3, [pc, #144]	; (8002350 <HAL_RCC_OscConfig+0x244>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c4:	f7ff fb16 	bl	80018f4 <HAL_GetTick>
 80022c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022ca:	e008      	b.n	80022de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022cc:	f7ff fb12 	bl	80018f4 <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d901      	bls.n	80022de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e187      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022de:	4b1b      	ldr	r3, [pc, #108]	; (800234c <HAL_RCC_OscConfig+0x240>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0302 	and.w	r3, r3, #2
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d1f0      	bne.n	80022cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0308 	and.w	r3, r3, #8
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d036      	beq.n	8002364 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d016      	beq.n	800232c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022fe:	4b15      	ldr	r3, [pc, #84]	; (8002354 <HAL_RCC_OscConfig+0x248>)
 8002300:	2201      	movs	r2, #1
 8002302:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002304:	f7ff faf6 	bl	80018f4 <HAL_GetTick>
 8002308:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800230a:	e008      	b.n	800231e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800230c:	f7ff faf2 	bl	80018f4 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	2b02      	cmp	r3, #2
 8002318:	d901      	bls.n	800231e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e167      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800231e:	4b0b      	ldr	r3, [pc, #44]	; (800234c <HAL_RCC_OscConfig+0x240>)
 8002320:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d0f0      	beq.n	800230c <HAL_RCC_OscConfig+0x200>
 800232a:	e01b      	b.n	8002364 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800232c:	4b09      	ldr	r3, [pc, #36]	; (8002354 <HAL_RCC_OscConfig+0x248>)
 800232e:	2200      	movs	r2, #0
 8002330:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002332:	f7ff fadf 	bl	80018f4 <HAL_GetTick>
 8002336:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002338:	e00e      	b.n	8002358 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800233a:	f7ff fadb 	bl	80018f4 <HAL_GetTick>
 800233e:	4602      	mov	r2, r0
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	2b02      	cmp	r3, #2
 8002346:	d907      	bls.n	8002358 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e150      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
 800234c:	40023800 	.word	0x40023800
 8002350:	42470000 	.word	0x42470000
 8002354:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002358:	4b88      	ldr	r3, [pc, #544]	; (800257c <HAL_RCC_OscConfig+0x470>)
 800235a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d1ea      	bne.n	800233a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0304 	and.w	r3, r3, #4
 800236c:	2b00      	cmp	r3, #0
 800236e:	f000 8097 	beq.w	80024a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002372:	2300      	movs	r3, #0
 8002374:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002376:	4b81      	ldr	r3, [pc, #516]	; (800257c <HAL_RCC_OscConfig+0x470>)
 8002378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d10f      	bne.n	80023a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002382:	2300      	movs	r3, #0
 8002384:	60bb      	str	r3, [r7, #8]
 8002386:	4b7d      	ldr	r3, [pc, #500]	; (800257c <HAL_RCC_OscConfig+0x470>)
 8002388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238a:	4a7c      	ldr	r2, [pc, #496]	; (800257c <HAL_RCC_OscConfig+0x470>)
 800238c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002390:	6413      	str	r3, [r2, #64]	; 0x40
 8002392:	4b7a      	ldr	r3, [pc, #488]	; (800257c <HAL_RCC_OscConfig+0x470>)
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800239a:	60bb      	str	r3, [r7, #8]
 800239c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800239e:	2301      	movs	r3, #1
 80023a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023a2:	4b77      	ldr	r3, [pc, #476]	; (8002580 <HAL_RCC_OscConfig+0x474>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d118      	bne.n	80023e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023ae:	4b74      	ldr	r3, [pc, #464]	; (8002580 <HAL_RCC_OscConfig+0x474>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a73      	ldr	r2, [pc, #460]	; (8002580 <HAL_RCC_OscConfig+0x474>)
 80023b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023ba:	f7ff fa9b 	bl	80018f4 <HAL_GetTick>
 80023be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023c0:	e008      	b.n	80023d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023c2:	f7ff fa97 	bl	80018f4 <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d901      	bls.n	80023d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80023d0:	2303      	movs	r3, #3
 80023d2:	e10c      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023d4:	4b6a      	ldr	r3, [pc, #424]	; (8002580 <HAL_RCC_OscConfig+0x474>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d0f0      	beq.n	80023c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d106      	bne.n	80023f6 <HAL_RCC_OscConfig+0x2ea>
 80023e8:	4b64      	ldr	r3, [pc, #400]	; (800257c <HAL_RCC_OscConfig+0x470>)
 80023ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ec:	4a63      	ldr	r2, [pc, #396]	; (800257c <HAL_RCC_OscConfig+0x470>)
 80023ee:	f043 0301 	orr.w	r3, r3, #1
 80023f2:	6713      	str	r3, [r2, #112]	; 0x70
 80023f4:	e01c      	b.n	8002430 <HAL_RCC_OscConfig+0x324>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	2b05      	cmp	r3, #5
 80023fc:	d10c      	bne.n	8002418 <HAL_RCC_OscConfig+0x30c>
 80023fe:	4b5f      	ldr	r3, [pc, #380]	; (800257c <HAL_RCC_OscConfig+0x470>)
 8002400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002402:	4a5e      	ldr	r2, [pc, #376]	; (800257c <HAL_RCC_OscConfig+0x470>)
 8002404:	f043 0304 	orr.w	r3, r3, #4
 8002408:	6713      	str	r3, [r2, #112]	; 0x70
 800240a:	4b5c      	ldr	r3, [pc, #368]	; (800257c <HAL_RCC_OscConfig+0x470>)
 800240c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800240e:	4a5b      	ldr	r2, [pc, #364]	; (800257c <HAL_RCC_OscConfig+0x470>)
 8002410:	f043 0301 	orr.w	r3, r3, #1
 8002414:	6713      	str	r3, [r2, #112]	; 0x70
 8002416:	e00b      	b.n	8002430 <HAL_RCC_OscConfig+0x324>
 8002418:	4b58      	ldr	r3, [pc, #352]	; (800257c <HAL_RCC_OscConfig+0x470>)
 800241a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800241c:	4a57      	ldr	r2, [pc, #348]	; (800257c <HAL_RCC_OscConfig+0x470>)
 800241e:	f023 0301 	bic.w	r3, r3, #1
 8002422:	6713      	str	r3, [r2, #112]	; 0x70
 8002424:	4b55      	ldr	r3, [pc, #340]	; (800257c <HAL_RCC_OscConfig+0x470>)
 8002426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002428:	4a54      	ldr	r2, [pc, #336]	; (800257c <HAL_RCC_OscConfig+0x470>)
 800242a:	f023 0304 	bic.w	r3, r3, #4
 800242e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d015      	beq.n	8002464 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002438:	f7ff fa5c 	bl	80018f4 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800243e:	e00a      	b.n	8002456 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002440:	f7ff fa58 	bl	80018f4 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	f241 3288 	movw	r2, #5000	; 0x1388
 800244e:	4293      	cmp	r3, r2
 8002450:	d901      	bls.n	8002456 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e0cb      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002456:	4b49      	ldr	r3, [pc, #292]	; (800257c <HAL_RCC_OscConfig+0x470>)
 8002458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800245a:	f003 0302 	and.w	r3, r3, #2
 800245e:	2b00      	cmp	r3, #0
 8002460:	d0ee      	beq.n	8002440 <HAL_RCC_OscConfig+0x334>
 8002462:	e014      	b.n	800248e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002464:	f7ff fa46 	bl	80018f4 <HAL_GetTick>
 8002468:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800246a:	e00a      	b.n	8002482 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800246c:	f7ff fa42 	bl	80018f4 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	f241 3288 	movw	r2, #5000	; 0x1388
 800247a:	4293      	cmp	r3, r2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e0b5      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002482:	4b3e      	ldr	r3, [pc, #248]	; (800257c <HAL_RCC_OscConfig+0x470>)
 8002484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	2b00      	cmp	r3, #0
 800248c:	d1ee      	bne.n	800246c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800248e:	7dfb      	ldrb	r3, [r7, #23]
 8002490:	2b01      	cmp	r3, #1
 8002492:	d105      	bne.n	80024a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002494:	4b39      	ldr	r3, [pc, #228]	; (800257c <HAL_RCC_OscConfig+0x470>)
 8002496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002498:	4a38      	ldr	r2, [pc, #224]	; (800257c <HAL_RCC_OscConfig+0x470>)
 800249a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800249e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	699b      	ldr	r3, [r3, #24]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	f000 80a1 	beq.w	80025ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024aa:	4b34      	ldr	r3, [pc, #208]	; (800257c <HAL_RCC_OscConfig+0x470>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f003 030c 	and.w	r3, r3, #12
 80024b2:	2b08      	cmp	r3, #8
 80024b4:	d05c      	beq.n	8002570 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d141      	bne.n	8002542 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024be:	4b31      	ldr	r3, [pc, #196]	; (8002584 <HAL_RCC_OscConfig+0x478>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024c4:	f7ff fa16 	bl	80018f4 <HAL_GetTick>
 80024c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024ca:	e008      	b.n	80024de <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024cc:	f7ff fa12 	bl	80018f4 <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	2b02      	cmp	r3, #2
 80024d8:	d901      	bls.n	80024de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e087      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024de:	4b27      	ldr	r3, [pc, #156]	; (800257c <HAL_RCC_OscConfig+0x470>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d1f0      	bne.n	80024cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	69da      	ldr	r2, [r3, #28]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	431a      	orrs	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f8:	019b      	lsls	r3, r3, #6
 80024fa:	431a      	orrs	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002500:	085b      	lsrs	r3, r3, #1
 8002502:	3b01      	subs	r3, #1
 8002504:	041b      	lsls	r3, r3, #16
 8002506:	431a      	orrs	r2, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800250c:	061b      	lsls	r3, r3, #24
 800250e:	491b      	ldr	r1, [pc, #108]	; (800257c <HAL_RCC_OscConfig+0x470>)
 8002510:	4313      	orrs	r3, r2
 8002512:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002514:	4b1b      	ldr	r3, [pc, #108]	; (8002584 <HAL_RCC_OscConfig+0x478>)
 8002516:	2201      	movs	r2, #1
 8002518:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800251a:	f7ff f9eb 	bl	80018f4 <HAL_GetTick>
 800251e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002520:	e008      	b.n	8002534 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002522:	f7ff f9e7 	bl	80018f4 <HAL_GetTick>
 8002526:	4602      	mov	r2, r0
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	1ad3      	subs	r3, r2, r3
 800252c:	2b02      	cmp	r3, #2
 800252e:	d901      	bls.n	8002534 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002530:	2303      	movs	r3, #3
 8002532:	e05c      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002534:	4b11      	ldr	r3, [pc, #68]	; (800257c <HAL_RCC_OscConfig+0x470>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d0f0      	beq.n	8002522 <HAL_RCC_OscConfig+0x416>
 8002540:	e054      	b.n	80025ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002542:	4b10      	ldr	r3, [pc, #64]	; (8002584 <HAL_RCC_OscConfig+0x478>)
 8002544:	2200      	movs	r2, #0
 8002546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002548:	f7ff f9d4 	bl	80018f4 <HAL_GetTick>
 800254c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800254e:	e008      	b.n	8002562 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002550:	f7ff f9d0 	bl	80018f4 <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b02      	cmp	r3, #2
 800255c:	d901      	bls.n	8002562 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e045      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002562:	4b06      	ldr	r3, [pc, #24]	; (800257c <HAL_RCC_OscConfig+0x470>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800256a:	2b00      	cmp	r3, #0
 800256c:	d1f0      	bne.n	8002550 <HAL_RCC_OscConfig+0x444>
 800256e:	e03d      	b.n	80025ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	699b      	ldr	r3, [r3, #24]
 8002574:	2b01      	cmp	r3, #1
 8002576:	d107      	bne.n	8002588 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e038      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
 800257c:	40023800 	.word	0x40023800
 8002580:	40007000 	.word	0x40007000
 8002584:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002588:	4b1b      	ldr	r3, [pc, #108]	; (80025f8 <HAL_RCC_OscConfig+0x4ec>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d028      	beq.n	80025e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d121      	bne.n	80025e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d11a      	bne.n	80025e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025b2:	68fa      	ldr	r2, [r7, #12]
 80025b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80025b8:	4013      	ands	r3, r2
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80025be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d111      	bne.n	80025e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ce:	085b      	lsrs	r3, r3, #1
 80025d0:	3b01      	subs	r3, #1
 80025d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d107      	bne.n	80025e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d001      	beq.n	80025ec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e000      	b.n	80025ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80025ec:	2300      	movs	r3, #0
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3718      	adds	r7, #24
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	40023800 	.word	0x40023800

080025fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d101      	bne.n	8002610 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e0cc      	b.n	80027aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002610:	4b68      	ldr	r3, [pc, #416]	; (80027b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0307 	and.w	r3, r3, #7
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	429a      	cmp	r2, r3
 800261c:	d90c      	bls.n	8002638 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800261e:	4b65      	ldr	r3, [pc, #404]	; (80027b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	b2d2      	uxtb	r2, r2
 8002624:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002626:	4b63      	ldr	r3, [pc, #396]	; (80027b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0307 	and.w	r3, r3, #7
 800262e:	683a      	ldr	r2, [r7, #0]
 8002630:	429a      	cmp	r2, r3
 8002632:	d001      	beq.n	8002638 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e0b8      	b.n	80027aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d020      	beq.n	8002686 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0304 	and.w	r3, r3, #4
 800264c:	2b00      	cmp	r3, #0
 800264e:	d005      	beq.n	800265c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002650:	4b59      	ldr	r3, [pc, #356]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	4a58      	ldr	r2, [pc, #352]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002656:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800265a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0308 	and.w	r3, r3, #8
 8002664:	2b00      	cmp	r3, #0
 8002666:	d005      	beq.n	8002674 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002668:	4b53      	ldr	r3, [pc, #332]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	4a52      	ldr	r2, [pc, #328]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 800266e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002672:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002674:	4b50      	ldr	r3, [pc, #320]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	494d      	ldr	r1, [pc, #308]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002682:	4313      	orrs	r3, r2
 8002684:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	2b00      	cmp	r3, #0
 8002690:	d044      	beq.n	800271c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b01      	cmp	r3, #1
 8002698:	d107      	bne.n	80026aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800269a:	4b47      	ldr	r3, [pc, #284]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d119      	bne.n	80026da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e07f      	b.n	80027aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d003      	beq.n	80026ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026b6:	2b03      	cmp	r3, #3
 80026b8:	d107      	bne.n	80026ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026ba:	4b3f      	ldr	r3, [pc, #252]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d109      	bne.n	80026da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e06f      	b.n	80027aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026ca:	4b3b      	ldr	r3, [pc, #236]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d101      	bne.n	80026da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e067      	b.n	80027aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026da:	4b37      	ldr	r3, [pc, #220]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	f023 0203 	bic.w	r2, r3, #3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	4934      	ldr	r1, [pc, #208]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 80026e8:	4313      	orrs	r3, r2
 80026ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026ec:	f7ff f902 	bl	80018f4 <HAL_GetTick>
 80026f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026f2:	e00a      	b.n	800270a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026f4:	f7ff f8fe 	bl	80018f4 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002702:	4293      	cmp	r3, r2
 8002704:	d901      	bls.n	800270a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e04f      	b.n	80027aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800270a:	4b2b      	ldr	r3, [pc, #172]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f003 020c 	and.w	r2, r3, #12
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	429a      	cmp	r2, r3
 800271a:	d1eb      	bne.n	80026f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800271c:	4b25      	ldr	r3, [pc, #148]	; (80027b4 <HAL_RCC_ClockConfig+0x1b8>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0307 	and.w	r3, r3, #7
 8002724:	683a      	ldr	r2, [r7, #0]
 8002726:	429a      	cmp	r2, r3
 8002728:	d20c      	bcs.n	8002744 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800272a:	4b22      	ldr	r3, [pc, #136]	; (80027b4 <HAL_RCC_ClockConfig+0x1b8>)
 800272c:	683a      	ldr	r2, [r7, #0]
 800272e:	b2d2      	uxtb	r2, r2
 8002730:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002732:	4b20      	ldr	r3, [pc, #128]	; (80027b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0307 	and.w	r3, r3, #7
 800273a:	683a      	ldr	r2, [r7, #0]
 800273c:	429a      	cmp	r2, r3
 800273e:	d001      	beq.n	8002744 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e032      	b.n	80027aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0304 	and.w	r3, r3, #4
 800274c:	2b00      	cmp	r3, #0
 800274e:	d008      	beq.n	8002762 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002750:	4b19      	ldr	r3, [pc, #100]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	4916      	ldr	r1, [pc, #88]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 800275e:	4313      	orrs	r3, r2
 8002760:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0308 	and.w	r3, r3, #8
 800276a:	2b00      	cmp	r3, #0
 800276c:	d009      	beq.n	8002782 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800276e:	4b12      	ldr	r3, [pc, #72]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	691b      	ldr	r3, [r3, #16]
 800277a:	00db      	lsls	r3, r3, #3
 800277c:	490e      	ldr	r1, [pc, #56]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 800277e:	4313      	orrs	r3, r2
 8002780:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002782:	f000 f821 	bl	80027c8 <HAL_RCC_GetSysClockFreq>
 8002786:	4602      	mov	r2, r0
 8002788:	4b0b      	ldr	r3, [pc, #44]	; (80027b8 <HAL_RCC_ClockConfig+0x1bc>)
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	091b      	lsrs	r3, r3, #4
 800278e:	f003 030f 	and.w	r3, r3, #15
 8002792:	490a      	ldr	r1, [pc, #40]	; (80027bc <HAL_RCC_ClockConfig+0x1c0>)
 8002794:	5ccb      	ldrb	r3, [r1, r3]
 8002796:	fa22 f303 	lsr.w	r3, r2, r3
 800279a:	4a09      	ldr	r2, [pc, #36]	; (80027c0 <HAL_RCC_ClockConfig+0x1c4>)
 800279c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800279e:	4b09      	ldr	r3, [pc, #36]	; (80027c4 <HAL_RCC_ClockConfig+0x1c8>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7ff f862 	bl	800186c <HAL_InitTick>

  return HAL_OK;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3710      	adds	r7, #16
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	40023c00 	.word	0x40023c00
 80027b8:	40023800 	.word	0x40023800
 80027bc:	080083d4 	.word	0x080083d4
 80027c0:	20000000 	.word	0x20000000
 80027c4:	20000008 	.word	0x20000008

080027c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027cc:	b094      	sub	sp, #80	; 0x50
 80027ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80027d0:	2300      	movs	r3, #0
 80027d2:	647b      	str	r3, [r7, #68]	; 0x44
 80027d4:	2300      	movs	r3, #0
 80027d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80027d8:	2300      	movs	r3, #0
 80027da:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80027dc:	2300      	movs	r3, #0
 80027de:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80027e0:	4b79      	ldr	r3, [pc, #484]	; (80029c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	f003 030c 	and.w	r3, r3, #12
 80027e8:	2b08      	cmp	r3, #8
 80027ea:	d00d      	beq.n	8002808 <HAL_RCC_GetSysClockFreq+0x40>
 80027ec:	2b08      	cmp	r3, #8
 80027ee:	f200 80e1 	bhi.w	80029b4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d002      	beq.n	80027fc <HAL_RCC_GetSysClockFreq+0x34>
 80027f6:	2b04      	cmp	r3, #4
 80027f8:	d003      	beq.n	8002802 <HAL_RCC_GetSysClockFreq+0x3a>
 80027fa:	e0db      	b.n	80029b4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80027fc:	4b73      	ldr	r3, [pc, #460]	; (80029cc <HAL_RCC_GetSysClockFreq+0x204>)
 80027fe:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002800:	e0db      	b.n	80029ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002802:	4b73      	ldr	r3, [pc, #460]	; (80029d0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002804:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002806:	e0d8      	b.n	80029ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002808:	4b6f      	ldr	r3, [pc, #444]	; (80029c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002810:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002812:	4b6d      	ldr	r3, [pc, #436]	; (80029c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d063      	beq.n	80028e6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800281e:	4b6a      	ldr	r3, [pc, #424]	; (80029c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	099b      	lsrs	r3, r3, #6
 8002824:	2200      	movs	r2, #0
 8002826:	63bb      	str	r3, [r7, #56]	; 0x38
 8002828:	63fa      	str	r2, [r7, #60]	; 0x3c
 800282a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800282c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002830:	633b      	str	r3, [r7, #48]	; 0x30
 8002832:	2300      	movs	r3, #0
 8002834:	637b      	str	r3, [r7, #52]	; 0x34
 8002836:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800283a:	4622      	mov	r2, r4
 800283c:	462b      	mov	r3, r5
 800283e:	f04f 0000 	mov.w	r0, #0
 8002842:	f04f 0100 	mov.w	r1, #0
 8002846:	0159      	lsls	r1, r3, #5
 8002848:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800284c:	0150      	lsls	r0, r2, #5
 800284e:	4602      	mov	r2, r0
 8002850:	460b      	mov	r3, r1
 8002852:	4621      	mov	r1, r4
 8002854:	1a51      	subs	r1, r2, r1
 8002856:	6139      	str	r1, [r7, #16]
 8002858:	4629      	mov	r1, r5
 800285a:	eb63 0301 	sbc.w	r3, r3, r1
 800285e:	617b      	str	r3, [r7, #20]
 8002860:	f04f 0200 	mov.w	r2, #0
 8002864:	f04f 0300 	mov.w	r3, #0
 8002868:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800286c:	4659      	mov	r1, fp
 800286e:	018b      	lsls	r3, r1, #6
 8002870:	4651      	mov	r1, sl
 8002872:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002876:	4651      	mov	r1, sl
 8002878:	018a      	lsls	r2, r1, #6
 800287a:	4651      	mov	r1, sl
 800287c:	ebb2 0801 	subs.w	r8, r2, r1
 8002880:	4659      	mov	r1, fp
 8002882:	eb63 0901 	sbc.w	r9, r3, r1
 8002886:	f04f 0200 	mov.w	r2, #0
 800288a:	f04f 0300 	mov.w	r3, #0
 800288e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002892:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002896:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800289a:	4690      	mov	r8, r2
 800289c:	4699      	mov	r9, r3
 800289e:	4623      	mov	r3, r4
 80028a0:	eb18 0303 	adds.w	r3, r8, r3
 80028a4:	60bb      	str	r3, [r7, #8]
 80028a6:	462b      	mov	r3, r5
 80028a8:	eb49 0303 	adc.w	r3, r9, r3
 80028ac:	60fb      	str	r3, [r7, #12]
 80028ae:	f04f 0200 	mov.w	r2, #0
 80028b2:	f04f 0300 	mov.w	r3, #0
 80028b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80028ba:	4629      	mov	r1, r5
 80028bc:	024b      	lsls	r3, r1, #9
 80028be:	4621      	mov	r1, r4
 80028c0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80028c4:	4621      	mov	r1, r4
 80028c6:	024a      	lsls	r2, r1, #9
 80028c8:	4610      	mov	r0, r2
 80028ca:	4619      	mov	r1, r3
 80028cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028ce:	2200      	movs	r2, #0
 80028d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80028d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80028d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80028d8:	f7fe f9d6 	bl	8000c88 <__aeabi_uldivmod>
 80028dc:	4602      	mov	r2, r0
 80028de:	460b      	mov	r3, r1
 80028e0:	4613      	mov	r3, r2
 80028e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80028e4:	e058      	b.n	8002998 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028e6:	4b38      	ldr	r3, [pc, #224]	; (80029c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	099b      	lsrs	r3, r3, #6
 80028ec:	2200      	movs	r2, #0
 80028ee:	4618      	mov	r0, r3
 80028f0:	4611      	mov	r1, r2
 80028f2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80028f6:	623b      	str	r3, [r7, #32]
 80028f8:	2300      	movs	r3, #0
 80028fa:	627b      	str	r3, [r7, #36]	; 0x24
 80028fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002900:	4642      	mov	r2, r8
 8002902:	464b      	mov	r3, r9
 8002904:	f04f 0000 	mov.w	r0, #0
 8002908:	f04f 0100 	mov.w	r1, #0
 800290c:	0159      	lsls	r1, r3, #5
 800290e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002912:	0150      	lsls	r0, r2, #5
 8002914:	4602      	mov	r2, r0
 8002916:	460b      	mov	r3, r1
 8002918:	4641      	mov	r1, r8
 800291a:	ebb2 0a01 	subs.w	sl, r2, r1
 800291e:	4649      	mov	r1, r9
 8002920:	eb63 0b01 	sbc.w	fp, r3, r1
 8002924:	f04f 0200 	mov.w	r2, #0
 8002928:	f04f 0300 	mov.w	r3, #0
 800292c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002930:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002934:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002938:	ebb2 040a 	subs.w	r4, r2, sl
 800293c:	eb63 050b 	sbc.w	r5, r3, fp
 8002940:	f04f 0200 	mov.w	r2, #0
 8002944:	f04f 0300 	mov.w	r3, #0
 8002948:	00eb      	lsls	r3, r5, #3
 800294a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800294e:	00e2      	lsls	r2, r4, #3
 8002950:	4614      	mov	r4, r2
 8002952:	461d      	mov	r5, r3
 8002954:	4643      	mov	r3, r8
 8002956:	18e3      	adds	r3, r4, r3
 8002958:	603b      	str	r3, [r7, #0]
 800295a:	464b      	mov	r3, r9
 800295c:	eb45 0303 	adc.w	r3, r5, r3
 8002960:	607b      	str	r3, [r7, #4]
 8002962:	f04f 0200 	mov.w	r2, #0
 8002966:	f04f 0300 	mov.w	r3, #0
 800296a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800296e:	4629      	mov	r1, r5
 8002970:	028b      	lsls	r3, r1, #10
 8002972:	4621      	mov	r1, r4
 8002974:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002978:	4621      	mov	r1, r4
 800297a:	028a      	lsls	r2, r1, #10
 800297c:	4610      	mov	r0, r2
 800297e:	4619      	mov	r1, r3
 8002980:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002982:	2200      	movs	r2, #0
 8002984:	61bb      	str	r3, [r7, #24]
 8002986:	61fa      	str	r2, [r7, #28]
 8002988:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800298c:	f7fe f97c 	bl	8000c88 <__aeabi_uldivmod>
 8002990:	4602      	mov	r2, r0
 8002992:	460b      	mov	r3, r1
 8002994:	4613      	mov	r3, r2
 8002996:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002998:	4b0b      	ldr	r3, [pc, #44]	; (80029c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	0c1b      	lsrs	r3, r3, #16
 800299e:	f003 0303 	and.w	r3, r3, #3
 80029a2:	3301      	adds	r3, #1
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80029a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80029aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80029ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80029b2:	e002      	b.n	80029ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80029b4:	4b05      	ldr	r3, [pc, #20]	; (80029cc <HAL_RCC_GetSysClockFreq+0x204>)
 80029b6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80029b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3750      	adds	r7, #80	; 0x50
 80029c0:	46bd      	mov	sp, r7
 80029c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029c6:	bf00      	nop
 80029c8:	40023800 	.word	0x40023800
 80029cc:	00f42400 	.word	0x00f42400
 80029d0:	007a1200 	.word	0x007a1200

080029d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029d8:	4b03      	ldr	r3, [pc, #12]	; (80029e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80029da:	681b      	ldr	r3, [r3, #0]
}
 80029dc:	4618      	mov	r0, r3
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	20000000 	.word	0x20000000

080029ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80029f0:	f7ff fff0 	bl	80029d4 <HAL_RCC_GetHCLKFreq>
 80029f4:	4602      	mov	r2, r0
 80029f6:	4b05      	ldr	r3, [pc, #20]	; (8002a0c <HAL_RCC_GetPCLK1Freq+0x20>)
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	0a9b      	lsrs	r3, r3, #10
 80029fc:	f003 0307 	and.w	r3, r3, #7
 8002a00:	4903      	ldr	r1, [pc, #12]	; (8002a10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a02:	5ccb      	ldrb	r3, [r1, r3]
 8002a04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	40023800 	.word	0x40023800
 8002a10:	080083e4 	.word	0x080083e4

08002a14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002a18:	f7ff ffdc 	bl	80029d4 <HAL_RCC_GetHCLKFreq>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	4b05      	ldr	r3, [pc, #20]	; (8002a34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	0b5b      	lsrs	r3, r3, #13
 8002a24:	f003 0307 	and.w	r3, r3, #7
 8002a28:	4903      	ldr	r1, [pc, #12]	; (8002a38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a2a:	5ccb      	ldrb	r3, [r1, r3]
 8002a2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	40023800 	.word	0x40023800
 8002a38:	080083e4 	.word	0x080083e4

08002a3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d101      	bne.n	8002a4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e03f      	b.n	8002ace <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d106      	bne.n	8002a68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7fe fdf2 	bl	800164c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2224      	movs	r2, #36	; 0x24
 8002a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	68da      	ldr	r2, [r3, #12]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f000 fde9 	bl	8003658 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	691a      	ldr	r2, [r3, #16]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	695a      	ldr	r2, [r3, #20]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002aa4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	68da      	ldr	r2, [r3, #12]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ab4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2220      	movs	r2, #32
 8002ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2220      	movs	r2, #32
 8002ac8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b08a      	sub	sp, #40	; 0x28
 8002ada:	af02      	add	r7, sp, #8
 8002adc:	60f8      	str	r0, [r7, #12]
 8002ade:	60b9      	str	r1, [r7, #8]
 8002ae0:	603b      	str	r3, [r7, #0]
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	2b20      	cmp	r3, #32
 8002af4:	d17c      	bne.n	8002bf0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d002      	beq.n	8002b02 <HAL_UART_Transmit+0x2c>
 8002afc:	88fb      	ldrh	r3, [r7, #6]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e075      	b.n	8002bf2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d101      	bne.n	8002b14 <HAL_UART_Transmit+0x3e>
 8002b10:	2302      	movs	r3, #2
 8002b12:	e06e      	b.n	8002bf2 <HAL_UART_Transmit+0x11c>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2221      	movs	r2, #33	; 0x21
 8002b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b2a:	f7fe fee3 	bl	80018f4 <HAL_GetTick>
 8002b2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	88fa      	ldrh	r2, [r7, #6]
 8002b34:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	88fa      	ldrh	r2, [r7, #6]
 8002b3a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b44:	d108      	bne.n	8002b58 <HAL_UART_Transmit+0x82>
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d104      	bne.n	8002b58 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	61bb      	str	r3, [r7, #24]
 8002b56:	e003      	b.n	8002b60 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002b68:	e02a      	b.n	8002bc0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	9300      	str	r3, [sp, #0]
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	2200      	movs	r2, #0
 8002b72:	2180      	movs	r1, #128	; 0x80
 8002b74:	68f8      	ldr	r0, [r7, #12]
 8002b76:	f000 fb29 	bl	80031cc <UART_WaitOnFlagUntilTimeout>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d001      	beq.n	8002b84 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002b80:	2303      	movs	r3, #3
 8002b82:	e036      	b.n	8002bf2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d10b      	bne.n	8002ba2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	461a      	mov	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b98:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	3302      	adds	r3, #2
 8002b9e:	61bb      	str	r3, [r7, #24]
 8002ba0:	e007      	b.n	8002bb2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	781a      	ldrb	r2, [r3, #0]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	3301      	adds	r3, #1
 8002bb0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	3b01      	subs	r3, #1
 8002bba:	b29a      	uxth	r2, r3
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1cf      	bne.n	8002b6a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	9300      	str	r3, [sp, #0]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	2140      	movs	r1, #64	; 0x40
 8002bd4:	68f8      	ldr	r0, [r7, #12]
 8002bd6:	f000 faf9 	bl	80031cc <UART_WaitOnFlagUntilTimeout>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d001      	beq.n	8002be4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	e006      	b.n	8002bf2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2220      	movs	r2, #32
 8002be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002bec:	2300      	movs	r3, #0
 8002bee:	e000      	b.n	8002bf2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002bf0:	2302      	movs	r3, #2
  }
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3720      	adds	r7, #32
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b084      	sub	sp, #16
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	60f8      	str	r0, [r7, #12]
 8002c02:	60b9      	str	r1, [r7, #8]
 8002c04:	4613      	mov	r3, r2
 8002c06:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	2b20      	cmp	r3, #32
 8002c12:	d11d      	bne.n	8002c50 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d002      	beq.n	8002c20 <HAL_UART_Receive_IT+0x26>
 8002c1a:	88fb      	ldrh	r3, [r7, #6]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d101      	bne.n	8002c24 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e016      	b.n	8002c52 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d101      	bne.n	8002c32 <HAL_UART_Receive_IT+0x38>
 8002c2e:	2302      	movs	r3, #2
 8002c30:	e00f      	b.n	8002c52 <HAL_UART_Receive_IT+0x58>
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2201      	movs	r2, #1
 8002c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002c40:	88fb      	ldrh	r3, [r7, #6]
 8002c42:	461a      	mov	r2, r3
 8002c44:	68b9      	ldr	r1, [r7, #8]
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f000 fb2e 	bl	80032a8 <UART_Start_Receive_IT>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	e000      	b.n	8002c52 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002c50:	2302      	movs	r3, #2
  }
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3710      	adds	r7, #16
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
	...

08002c5c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b0ba      	sub	sp, #232	; 0xe8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002c82:	2300      	movs	r3, #0
 8002c84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c92:	f003 030f 	and.w	r3, r3, #15
 8002c96:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002c9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10f      	bne.n	8002cc2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ca6:	f003 0320 	and.w	r3, r3, #32
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d009      	beq.n	8002cc2 <HAL_UART_IRQHandler+0x66>
 8002cae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cb2:	f003 0320 	and.w	r3, r3, #32
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 fc11 	bl	80034e2 <UART_Receive_IT>
      return;
 8002cc0:	e256      	b.n	8003170 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002cc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	f000 80de 	beq.w	8002e88 <HAL_UART_IRQHandler+0x22c>
 8002ccc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002cd0:	f003 0301 	and.w	r3, r3, #1
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d106      	bne.n	8002ce6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002cd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cdc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f000 80d1 	beq.w	8002e88 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00b      	beq.n	8002d0a <HAL_UART_IRQHandler+0xae>
 8002cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d005      	beq.n	8002d0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d02:	f043 0201 	orr.w	r2, r3, #1
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d0e:	f003 0304 	and.w	r3, r3, #4
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00b      	beq.n	8002d2e <HAL_UART_IRQHandler+0xd2>
 8002d16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d005      	beq.n	8002d2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d26:	f043 0202 	orr.w	r2, r3, #2
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00b      	beq.n	8002d52 <HAL_UART_IRQHandler+0xf6>
 8002d3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d005      	beq.n	8002d52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4a:	f043 0204 	orr.w	r2, r3, #4
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d56:	f003 0308 	and.w	r3, r3, #8
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d011      	beq.n	8002d82 <HAL_UART_IRQHandler+0x126>
 8002d5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d62:	f003 0320 	and.w	r3, r3, #32
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d105      	bne.n	8002d76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002d6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d005      	beq.n	8002d82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7a:	f043 0208 	orr.w	r2, r3, #8
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f000 81ed 	beq.w	8003166 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d90:	f003 0320 	and.w	r3, r3, #32
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d008      	beq.n	8002daa <HAL_UART_IRQHandler+0x14e>
 8002d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d9c:	f003 0320 	and.w	r3, r3, #32
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d002      	beq.n	8002daa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f000 fb9c 	bl	80034e2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	695b      	ldr	r3, [r3, #20]
 8002db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002db4:	2b40      	cmp	r3, #64	; 0x40
 8002db6:	bf0c      	ite	eq
 8002db8:	2301      	moveq	r3, #1
 8002dba:	2300      	movne	r3, #0
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc6:	f003 0308 	and.w	r3, r3, #8
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d103      	bne.n	8002dd6 <HAL_UART_IRQHandler+0x17a>
 8002dce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d04f      	beq.n	8002e76 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f000 faa4 	bl	8003324 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002de6:	2b40      	cmp	r3, #64	; 0x40
 8002de8:	d141      	bne.n	8002e6e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	3314      	adds	r3, #20
 8002df0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002df4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002df8:	e853 3f00 	ldrex	r3, [r3]
 8002dfc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002e00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	3314      	adds	r3, #20
 8002e12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002e16:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002e1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002e22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002e26:	e841 2300 	strex	r3, r2, [r1]
 8002e2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002e2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d1d9      	bne.n	8002dea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d013      	beq.n	8002e66 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e42:	4a7d      	ldr	r2, [pc, #500]	; (8003038 <HAL_UART_IRQHandler+0x3dc>)
 8002e44:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7fe ff03 	bl	8001c56 <HAL_DMA_Abort_IT>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d016      	beq.n	8002e84 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e60:	4610      	mov	r0, r2
 8002e62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e64:	e00e      	b.n	8002e84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f000 f99a 	bl	80031a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e6c:	e00a      	b.n	8002e84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f000 f996 	bl	80031a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e74:	e006      	b.n	8002e84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 f992 	bl	80031a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002e82:	e170      	b.n	8003166 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e84:	bf00      	nop
    return;
 8002e86:	e16e      	b.n	8003166 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	f040 814a 	bne.w	8003126 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e96:	f003 0310 	and.w	r3, r3, #16
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 8143 	beq.w	8003126 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002ea0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ea4:	f003 0310 	and.w	r3, r3, #16
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 813c 	beq.w	8003126 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60bb      	str	r3, [r7, #8]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	60bb      	str	r3, [r7, #8]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	60bb      	str	r3, [r7, #8]
 8002ec2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	695b      	ldr	r3, [r3, #20]
 8002eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ece:	2b40      	cmp	r3, #64	; 0x40
 8002ed0:	f040 80b4 	bne.w	800303c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002ee0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	f000 8140 	beq.w	800316a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002eee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	f080 8139 	bcs.w	800316a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002efe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f04:	69db      	ldr	r3, [r3, #28]
 8002f06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f0a:	f000 8088 	beq.w	800301e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	330c      	adds	r3, #12
 8002f14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002f1c:	e853 3f00 	ldrex	r3, [r3]
 8002f20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002f24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002f28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f2c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	330c      	adds	r3, #12
 8002f36:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002f3a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002f3e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f42:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002f46:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002f4a:	e841 2300 	strex	r3, r2, [r1]
 8002f4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002f52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d1d9      	bne.n	8002f0e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	3314      	adds	r3, #20
 8002f60:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f64:	e853 3f00 	ldrex	r3, [r3]
 8002f68:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002f6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002f6c:	f023 0301 	bic.w	r3, r3, #1
 8002f70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	3314      	adds	r3, #20
 8002f7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002f7e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002f82:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f84:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002f86:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002f8a:	e841 2300 	strex	r3, r2, [r1]
 8002f8e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002f90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1e1      	bne.n	8002f5a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	3314      	adds	r3, #20
 8002f9c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002fa0:	e853 3f00 	ldrex	r3, [r3]
 8002fa4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002fa6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fa8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002fac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	3314      	adds	r3, #20
 8002fb6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002fba:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002fbc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fbe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002fc0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002fc2:	e841 2300 	strex	r3, r2, [r1]
 8002fc6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002fc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1e3      	bne.n	8002f96 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2220      	movs	r2, #32
 8002fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	330c      	adds	r3, #12
 8002fe2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fe4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fe6:	e853 3f00 	ldrex	r3, [r3]
 8002fea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002fec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fee:	f023 0310 	bic.w	r3, r3, #16
 8002ff2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	330c      	adds	r3, #12
 8002ffc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003000:	65ba      	str	r2, [r7, #88]	; 0x58
 8003002:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003004:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003006:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003008:	e841 2300 	strex	r3, r2, [r1]
 800300c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800300e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003010:	2b00      	cmp	r3, #0
 8003012:	d1e3      	bne.n	8002fdc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003018:	4618      	mov	r0, r3
 800301a:	f7fe fdac 	bl	8001b76 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003026:	b29b      	uxth	r3, r3
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	b29b      	uxth	r3, r3
 800302c:	4619      	mov	r1, r3
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 f8c0 	bl	80031b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003034:	e099      	b.n	800316a <HAL_UART_IRQHandler+0x50e>
 8003036:	bf00      	nop
 8003038:	080033eb 	.word	0x080033eb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003044:	b29b      	uxth	r3, r3
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003050:	b29b      	uxth	r3, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	f000 808b 	beq.w	800316e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003058:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800305c:	2b00      	cmp	r3, #0
 800305e:	f000 8086 	beq.w	800316e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	330c      	adds	r3, #12
 8003068:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800306a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800306c:	e853 3f00 	ldrex	r3, [r3]
 8003070:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003072:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003074:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003078:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	330c      	adds	r3, #12
 8003082:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003086:	647a      	str	r2, [r7, #68]	; 0x44
 8003088:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800308a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800308c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800308e:	e841 2300 	strex	r3, r2, [r1]
 8003092:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003094:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1e3      	bne.n	8003062 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	3314      	adds	r3, #20
 80030a0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a4:	e853 3f00 	ldrex	r3, [r3]
 80030a8:	623b      	str	r3, [r7, #32]
   return(result);
 80030aa:	6a3b      	ldr	r3, [r7, #32]
 80030ac:	f023 0301 	bic.w	r3, r3, #1
 80030b0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	3314      	adds	r3, #20
 80030ba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80030be:	633a      	str	r2, [r7, #48]	; 0x30
 80030c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80030c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030c6:	e841 2300 	strex	r3, r2, [r1]
 80030ca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80030cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d1e3      	bne.n	800309a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2220      	movs	r2, #32
 80030d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	330c      	adds	r3, #12
 80030e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	e853 3f00 	ldrex	r3, [r3]
 80030ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f023 0310 	bic.w	r3, r3, #16
 80030f6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	330c      	adds	r3, #12
 8003100:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003104:	61fa      	str	r2, [r7, #28]
 8003106:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003108:	69b9      	ldr	r1, [r7, #24]
 800310a:	69fa      	ldr	r2, [r7, #28]
 800310c:	e841 2300 	strex	r3, r2, [r1]
 8003110:	617b      	str	r3, [r7, #20]
   return(result);
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d1e3      	bne.n	80030e0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003118:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800311c:	4619      	mov	r1, r3
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 f848 	bl	80031b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003124:	e023      	b.n	800316e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800312a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800312e:	2b00      	cmp	r3, #0
 8003130:	d009      	beq.n	8003146 <HAL_UART_IRQHandler+0x4ea>
 8003132:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003136:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800313a:	2b00      	cmp	r3, #0
 800313c:	d003      	beq.n	8003146 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f000 f967 	bl	8003412 <UART_Transmit_IT>
    return;
 8003144:	e014      	b.n	8003170 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800314a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00e      	beq.n	8003170 <HAL_UART_IRQHandler+0x514>
 8003152:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003156:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800315a:	2b00      	cmp	r3, #0
 800315c:	d008      	beq.n	8003170 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 f9a7 	bl	80034b2 <UART_EndTransmit_IT>
    return;
 8003164:	e004      	b.n	8003170 <HAL_UART_IRQHandler+0x514>
    return;
 8003166:	bf00      	nop
 8003168:	e002      	b.n	8003170 <HAL_UART_IRQHandler+0x514>
      return;
 800316a:	bf00      	nop
 800316c:	e000      	b.n	8003170 <HAL_UART_IRQHandler+0x514>
      return;
 800316e:	bf00      	nop
  }
}
 8003170:	37e8      	adds	r7, #232	; 0xe8
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop

08003178 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003180:	bf00      	nop
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003194:	bf00      	nop
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80031a8:	bf00      	nop
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	460b      	mov	r3, r1
 80031be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80031c0:	bf00      	nop
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr

080031cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b090      	sub	sp, #64	; 0x40
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	60f8      	str	r0, [r7, #12]
 80031d4:	60b9      	str	r1, [r7, #8]
 80031d6:	603b      	str	r3, [r7, #0]
 80031d8:	4613      	mov	r3, r2
 80031da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031dc:	e050      	b.n	8003280 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e4:	d04c      	beq.n	8003280 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80031e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d007      	beq.n	80031fc <UART_WaitOnFlagUntilTimeout+0x30>
 80031ec:	f7fe fb82 	bl	80018f4 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d241      	bcs.n	8003280 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	330c      	adds	r3, #12
 8003202:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003206:	e853 3f00 	ldrex	r3, [r3]
 800320a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800320c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003212:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	330c      	adds	r3, #12
 800321a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800321c:	637a      	str	r2, [r7, #52]	; 0x34
 800321e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003220:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003222:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003224:	e841 2300 	strex	r3, r2, [r1]
 8003228:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800322a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800322c:	2b00      	cmp	r3, #0
 800322e:	d1e5      	bne.n	80031fc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	3314      	adds	r3, #20
 8003236:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	e853 3f00 	ldrex	r3, [r3]
 800323e:	613b      	str	r3, [r7, #16]
   return(result);
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	f023 0301 	bic.w	r3, r3, #1
 8003246:	63bb      	str	r3, [r7, #56]	; 0x38
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	3314      	adds	r3, #20
 800324e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003250:	623a      	str	r2, [r7, #32]
 8003252:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003254:	69f9      	ldr	r1, [r7, #28]
 8003256:	6a3a      	ldr	r2, [r7, #32]
 8003258:	e841 2300 	strex	r3, r2, [r1]
 800325c:	61bb      	str	r3, [r7, #24]
   return(result);
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d1e5      	bne.n	8003230 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2220      	movs	r2, #32
 8003268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2220      	movs	r2, #32
 8003270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	e00f      	b.n	80032a0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	4013      	ands	r3, r2
 800328a:	68ba      	ldr	r2, [r7, #8]
 800328c:	429a      	cmp	r2, r3
 800328e:	bf0c      	ite	eq
 8003290:	2301      	moveq	r3, #1
 8003292:	2300      	movne	r3, #0
 8003294:	b2db      	uxtb	r3, r3
 8003296:	461a      	mov	r2, r3
 8003298:	79fb      	ldrb	r3, [r7, #7]
 800329a:	429a      	cmp	r2, r3
 800329c:	d09f      	beq.n	80031de <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3740      	adds	r7, #64	; 0x40
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b085      	sub	sp, #20
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	60b9      	str	r1, [r7, #8]
 80032b2:	4613      	mov	r3, r2
 80032b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	68ba      	ldr	r2, [r7, #8]
 80032ba:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	88fa      	ldrh	r2, [r7, #6]
 80032c0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	88fa      	ldrh	r2, [r7, #6]
 80032c6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2222      	movs	r2, #34	; 0x22
 80032d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d007      	beq.n	80032f6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	68da      	ldr	r2, [r3, #12]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032f4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	695a      	ldr	r2, [r3, #20]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f042 0201 	orr.w	r2, r2, #1
 8003304:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68da      	ldr	r2, [r3, #12]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f042 0220 	orr.w	r2, r2, #32
 8003314:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	3714      	adds	r7, #20
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003324:	b480      	push	{r7}
 8003326:	b095      	sub	sp, #84	; 0x54
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	330c      	adds	r3, #12
 8003332:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003334:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003336:	e853 3f00 	ldrex	r3, [r3]
 800333a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800333c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800333e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003342:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	330c      	adds	r3, #12
 800334a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800334c:	643a      	str	r2, [r7, #64]	; 0x40
 800334e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003350:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003352:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003354:	e841 2300 	strex	r3, r2, [r1]
 8003358:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800335a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800335c:	2b00      	cmp	r3, #0
 800335e:	d1e5      	bne.n	800332c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	3314      	adds	r3, #20
 8003366:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003368:	6a3b      	ldr	r3, [r7, #32]
 800336a:	e853 3f00 	ldrex	r3, [r3]
 800336e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	f023 0301 	bic.w	r3, r3, #1
 8003376:	64bb      	str	r3, [r7, #72]	; 0x48
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	3314      	adds	r3, #20
 800337e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003380:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003382:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003384:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003386:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003388:	e841 2300 	strex	r3, r2, [r1]
 800338c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800338e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003390:	2b00      	cmp	r3, #0
 8003392:	d1e5      	bne.n	8003360 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003398:	2b01      	cmp	r3, #1
 800339a:	d119      	bne.n	80033d0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	330c      	adds	r3, #12
 80033a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	e853 3f00 	ldrex	r3, [r3]
 80033aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	f023 0310 	bic.w	r3, r3, #16
 80033b2:	647b      	str	r3, [r7, #68]	; 0x44
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	330c      	adds	r3, #12
 80033ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80033bc:	61ba      	str	r2, [r7, #24]
 80033be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033c0:	6979      	ldr	r1, [r7, #20]
 80033c2:	69ba      	ldr	r2, [r7, #24]
 80033c4:	e841 2300 	strex	r3, r2, [r1]
 80033c8:	613b      	str	r3, [r7, #16]
   return(result);
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1e5      	bne.n	800339c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2220      	movs	r2, #32
 80033d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80033de:	bf00      	nop
 80033e0:	3754      	adds	r7, #84	; 0x54
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr

080033ea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b084      	sub	sp, #16
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2200      	movs	r2, #0
 80033fc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003404:	68f8      	ldr	r0, [r7, #12]
 8003406:	f7ff fecb 	bl	80031a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800340a:	bf00      	nop
 800340c:	3710      	adds	r7, #16
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003412:	b480      	push	{r7}
 8003414:	b085      	sub	sp, #20
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b21      	cmp	r3, #33	; 0x21
 8003424:	d13e      	bne.n	80034a4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800342e:	d114      	bne.n	800345a <UART_Transmit_IT+0x48>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	691b      	ldr	r3, [r3, #16]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d110      	bne.n	800345a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a1b      	ldr	r3, [r3, #32]
 800343c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	881b      	ldrh	r3, [r3, #0]
 8003442:	461a      	mov	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800344c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a1b      	ldr	r3, [r3, #32]
 8003452:	1c9a      	adds	r2, r3, #2
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	621a      	str	r2, [r3, #32]
 8003458:	e008      	b.n	800346c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a1b      	ldr	r3, [r3, #32]
 800345e:	1c59      	adds	r1, r3, #1
 8003460:	687a      	ldr	r2, [r7, #4]
 8003462:	6211      	str	r1, [r2, #32]
 8003464:	781a      	ldrb	r2, [r3, #0]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003470:	b29b      	uxth	r3, r3
 8003472:	3b01      	subs	r3, #1
 8003474:	b29b      	uxth	r3, r3
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	4619      	mov	r1, r3
 800347a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800347c:	2b00      	cmp	r3, #0
 800347e:	d10f      	bne.n	80034a0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68da      	ldr	r2, [r3, #12]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800348e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	68da      	ldr	r2, [r3, #12]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800349e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80034a0:	2300      	movs	r3, #0
 80034a2:	e000      	b.n	80034a6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80034a4:	2302      	movs	r3, #2
  }
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3714      	adds	r7, #20
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr

080034b2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80034b2:	b580      	push	{r7, lr}
 80034b4:	b082      	sub	sp, #8
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	68da      	ldr	r2, [r3, #12]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034c8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2220      	movs	r2, #32
 80034ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7ff fe50 	bl	8003178 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3708      	adds	r7, #8
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b08c      	sub	sp, #48	; 0x30
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b22      	cmp	r3, #34	; 0x22
 80034f4:	f040 80ab 	bne.w	800364e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003500:	d117      	bne.n	8003532 <UART_Receive_IT+0x50>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d113      	bne.n	8003532 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800350a:	2300      	movs	r3, #0
 800350c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003512:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	b29b      	uxth	r3, r3
 800351c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003520:	b29a      	uxth	r2, r3
 8003522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003524:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800352a:	1c9a      	adds	r2, r3, #2
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	629a      	str	r2, [r3, #40]	; 0x28
 8003530:	e026      	b.n	8003580 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003536:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003538:	2300      	movs	r3, #0
 800353a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003544:	d007      	beq.n	8003556 <UART_Receive_IT+0x74>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d10a      	bne.n	8003564 <UART_Receive_IT+0x82>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d106      	bne.n	8003564 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	b2da      	uxtb	r2, r3
 800355e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003560:	701a      	strb	r2, [r3, #0]
 8003562:	e008      	b.n	8003576 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	b2db      	uxtb	r3, r3
 800356c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003570:	b2da      	uxtb	r2, r3
 8003572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003574:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800357a:	1c5a      	adds	r2, r3, #1
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003584:	b29b      	uxth	r3, r3
 8003586:	3b01      	subs	r3, #1
 8003588:	b29b      	uxth	r3, r3
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	4619      	mov	r1, r3
 800358e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003590:	2b00      	cmp	r3, #0
 8003592:	d15a      	bne.n	800364a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	68da      	ldr	r2, [r3, #12]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f022 0220 	bic.w	r2, r2, #32
 80035a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68da      	ldr	r2, [r3, #12]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80035b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	695a      	ldr	r2, [r3, #20]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f022 0201 	bic.w	r2, r2, #1
 80035c2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2220      	movs	r2, #32
 80035c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d135      	bne.n	8003640 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	330c      	adds	r3, #12
 80035e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	e853 3f00 	ldrex	r3, [r3]
 80035e8:	613b      	str	r3, [r7, #16]
   return(result);
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	f023 0310 	bic.w	r3, r3, #16
 80035f0:	627b      	str	r3, [r7, #36]	; 0x24
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	330c      	adds	r3, #12
 80035f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035fa:	623a      	str	r2, [r7, #32]
 80035fc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035fe:	69f9      	ldr	r1, [r7, #28]
 8003600:	6a3a      	ldr	r2, [r7, #32]
 8003602:	e841 2300 	strex	r3, r2, [r1]
 8003606:	61bb      	str	r3, [r7, #24]
   return(result);
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d1e5      	bne.n	80035da <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0310 	and.w	r3, r3, #16
 8003618:	2b10      	cmp	r3, #16
 800361a:	d10a      	bne.n	8003632 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800361c:	2300      	movs	r3, #0
 800361e:	60fb      	str	r3, [r7, #12]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	60fb      	str	r3, [r7, #12]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	60fb      	str	r3, [r7, #12]
 8003630:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003636:	4619      	mov	r1, r3
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f7ff fdbb 	bl	80031b4 <HAL_UARTEx_RxEventCallback>
 800363e:	e002      	b.n	8003646 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f7ff fda3 	bl	800318c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003646:	2300      	movs	r3, #0
 8003648:	e002      	b.n	8003650 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800364a:	2300      	movs	r3, #0
 800364c:	e000      	b.n	8003650 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800364e:	2302      	movs	r3, #2
  }
}
 8003650:	4618      	mov	r0, r3
 8003652:	3730      	adds	r7, #48	; 0x30
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003658:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800365c:	b0c0      	sub	sp, #256	; 0x100
 800365e:	af00      	add	r7, sp, #0
 8003660:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003674:	68d9      	ldr	r1, [r3, #12]
 8003676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	ea40 0301 	orr.w	r3, r0, r1
 8003680:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003682:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800368c:	691b      	ldr	r3, [r3, #16]
 800368e:	431a      	orrs	r2, r3
 8003690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003694:	695b      	ldr	r3, [r3, #20]
 8003696:	431a      	orrs	r2, r3
 8003698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800369c:	69db      	ldr	r3, [r3, #28]
 800369e:	4313      	orrs	r3, r2
 80036a0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80036a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80036b0:	f021 010c 	bic.w	r1, r1, #12
 80036b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80036be:	430b      	orrs	r3, r1
 80036c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80036c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80036ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036d2:	6999      	ldr	r1, [r3, #24]
 80036d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	ea40 0301 	orr.w	r3, r0, r1
 80036de:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80036e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	4b8f      	ldr	r3, [pc, #572]	; (8003924 <UART_SetConfig+0x2cc>)
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d005      	beq.n	80036f8 <UART_SetConfig+0xa0>
 80036ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	4b8d      	ldr	r3, [pc, #564]	; (8003928 <UART_SetConfig+0x2d0>)
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d104      	bne.n	8003702 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80036f8:	f7ff f98c 	bl	8002a14 <HAL_RCC_GetPCLK2Freq>
 80036fc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003700:	e003      	b.n	800370a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003702:	f7ff f973 	bl	80029ec <HAL_RCC_GetPCLK1Freq>
 8003706:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800370a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800370e:	69db      	ldr	r3, [r3, #28]
 8003710:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003714:	f040 810c 	bne.w	8003930 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003718:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800371c:	2200      	movs	r2, #0
 800371e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003722:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003726:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800372a:	4622      	mov	r2, r4
 800372c:	462b      	mov	r3, r5
 800372e:	1891      	adds	r1, r2, r2
 8003730:	65b9      	str	r1, [r7, #88]	; 0x58
 8003732:	415b      	adcs	r3, r3
 8003734:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003736:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800373a:	4621      	mov	r1, r4
 800373c:	eb12 0801 	adds.w	r8, r2, r1
 8003740:	4629      	mov	r1, r5
 8003742:	eb43 0901 	adc.w	r9, r3, r1
 8003746:	f04f 0200 	mov.w	r2, #0
 800374a:	f04f 0300 	mov.w	r3, #0
 800374e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003752:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003756:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800375a:	4690      	mov	r8, r2
 800375c:	4699      	mov	r9, r3
 800375e:	4623      	mov	r3, r4
 8003760:	eb18 0303 	adds.w	r3, r8, r3
 8003764:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003768:	462b      	mov	r3, r5
 800376a:	eb49 0303 	adc.w	r3, r9, r3
 800376e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	2200      	movs	r2, #0
 800377a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800377e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003782:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003786:	460b      	mov	r3, r1
 8003788:	18db      	adds	r3, r3, r3
 800378a:	653b      	str	r3, [r7, #80]	; 0x50
 800378c:	4613      	mov	r3, r2
 800378e:	eb42 0303 	adc.w	r3, r2, r3
 8003792:	657b      	str	r3, [r7, #84]	; 0x54
 8003794:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003798:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800379c:	f7fd fa74 	bl	8000c88 <__aeabi_uldivmod>
 80037a0:	4602      	mov	r2, r0
 80037a2:	460b      	mov	r3, r1
 80037a4:	4b61      	ldr	r3, [pc, #388]	; (800392c <UART_SetConfig+0x2d4>)
 80037a6:	fba3 2302 	umull	r2, r3, r3, r2
 80037aa:	095b      	lsrs	r3, r3, #5
 80037ac:	011c      	lsls	r4, r3, #4
 80037ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037b2:	2200      	movs	r2, #0
 80037b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80037b8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80037bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80037c0:	4642      	mov	r2, r8
 80037c2:	464b      	mov	r3, r9
 80037c4:	1891      	adds	r1, r2, r2
 80037c6:	64b9      	str	r1, [r7, #72]	; 0x48
 80037c8:	415b      	adcs	r3, r3
 80037ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80037cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80037d0:	4641      	mov	r1, r8
 80037d2:	eb12 0a01 	adds.w	sl, r2, r1
 80037d6:	4649      	mov	r1, r9
 80037d8:	eb43 0b01 	adc.w	fp, r3, r1
 80037dc:	f04f 0200 	mov.w	r2, #0
 80037e0:	f04f 0300 	mov.w	r3, #0
 80037e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80037e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80037ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80037f0:	4692      	mov	sl, r2
 80037f2:	469b      	mov	fp, r3
 80037f4:	4643      	mov	r3, r8
 80037f6:	eb1a 0303 	adds.w	r3, sl, r3
 80037fa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80037fe:	464b      	mov	r3, r9
 8003800:	eb4b 0303 	adc.w	r3, fp, r3
 8003804:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003814:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003818:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800381c:	460b      	mov	r3, r1
 800381e:	18db      	adds	r3, r3, r3
 8003820:	643b      	str	r3, [r7, #64]	; 0x40
 8003822:	4613      	mov	r3, r2
 8003824:	eb42 0303 	adc.w	r3, r2, r3
 8003828:	647b      	str	r3, [r7, #68]	; 0x44
 800382a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800382e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003832:	f7fd fa29 	bl	8000c88 <__aeabi_uldivmod>
 8003836:	4602      	mov	r2, r0
 8003838:	460b      	mov	r3, r1
 800383a:	4611      	mov	r1, r2
 800383c:	4b3b      	ldr	r3, [pc, #236]	; (800392c <UART_SetConfig+0x2d4>)
 800383e:	fba3 2301 	umull	r2, r3, r3, r1
 8003842:	095b      	lsrs	r3, r3, #5
 8003844:	2264      	movs	r2, #100	; 0x64
 8003846:	fb02 f303 	mul.w	r3, r2, r3
 800384a:	1acb      	subs	r3, r1, r3
 800384c:	00db      	lsls	r3, r3, #3
 800384e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003852:	4b36      	ldr	r3, [pc, #216]	; (800392c <UART_SetConfig+0x2d4>)
 8003854:	fba3 2302 	umull	r2, r3, r3, r2
 8003858:	095b      	lsrs	r3, r3, #5
 800385a:	005b      	lsls	r3, r3, #1
 800385c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003860:	441c      	add	r4, r3
 8003862:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003866:	2200      	movs	r2, #0
 8003868:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800386c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003870:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003874:	4642      	mov	r2, r8
 8003876:	464b      	mov	r3, r9
 8003878:	1891      	adds	r1, r2, r2
 800387a:	63b9      	str	r1, [r7, #56]	; 0x38
 800387c:	415b      	adcs	r3, r3
 800387e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003880:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003884:	4641      	mov	r1, r8
 8003886:	1851      	adds	r1, r2, r1
 8003888:	6339      	str	r1, [r7, #48]	; 0x30
 800388a:	4649      	mov	r1, r9
 800388c:	414b      	adcs	r3, r1
 800388e:	637b      	str	r3, [r7, #52]	; 0x34
 8003890:	f04f 0200 	mov.w	r2, #0
 8003894:	f04f 0300 	mov.w	r3, #0
 8003898:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800389c:	4659      	mov	r1, fp
 800389e:	00cb      	lsls	r3, r1, #3
 80038a0:	4651      	mov	r1, sl
 80038a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038a6:	4651      	mov	r1, sl
 80038a8:	00ca      	lsls	r2, r1, #3
 80038aa:	4610      	mov	r0, r2
 80038ac:	4619      	mov	r1, r3
 80038ae:	4603      	mov	r3, r0
 80038b0:	4642      	mov	r2, r8
 80038b2:	189b      	adds	r3, r3, r2
 80038b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80038b8:	464b      	mov	r3, r9
 80038ba:	460a      	mov	r2, r1
 80038bc:	eb42 0303 	adc.w	r3, r2, r3
 80038c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80038c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80038d0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80038d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80038d8:	460b      	mov	r3, r1
 80038da:	18db      	adds	r3, r3, r3
 80038dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80038de:	4613      	mov	r3, r2
 80038e0:	eb42 0303 	adc.w	r3, r2, r3
 80038e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80038ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80038ee:	f7fd f9cb 	bl	8000c88 <__aeabi_uldivmod>
 80038f2:	4602      	mov	r2, r0
 80038f4:	460b      	mov	r3, r1
 80038f6:	4b0d      	ldr	r3, [pc, #52]	; (800392c <UART_SetConfig+0x2d4>)
 80038f8:	fba3 1302 	umull	r1, r3, r3, r2
 80038fc:	095b      	lsrs	r3, r3, #5
 80038fe:	2164      	movs	r1, #100	; 0x64
 8003900:	fb01 f303 	mul.w	r3, r1, r3
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	00db      	lsls	r3, r3, #3
 8003908:	3332      	adds	r3, #50	; 0x32
 800390a:	4a08      	ldr	r2, [pc, #32]	; (800392c <UART_SetConfig+0x2d4>)
 800390c:	fba2 2303 	umull	r2, r3, r2, r3
 8003910:	095b      	lsrs	r3, r3, #5
 8003912:	f003 0207 	and.w	r2, r3, #7
 8003916:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4422      	add	r2, r4
 800391e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003920:	e106      	b.n	8003b30 <UART_SetConfig+0x4d8>
 8003922:	bf00      	nop
 8003924:	40011000 	.word	0x40011000
 8003928:	40011400 	.word	0x40011400
 800392c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003930:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003934:	2200      	movs	r2, #0
 8003936:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800393a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800393e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003942:	4642      	mov	r2, r8
 8003944:	464b      	mov	r3, r9
 8003946:	1891      	adds	r1, r2, r2
 8003948:	6239      	str	r1, [r7, #32]
 800394a:	415b      	adcs	r3, r3
 800394c:	627b      	str	r3, [r7, #36]	; 0x24
 800394e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003952:	4641      	mov	r1, r8
 8003954:	1854      	adds	r4, r2, r1
 8003956:	4649      	mov	r1, r9
 8003958:	eb43 0501 	adc.w	r5, r3, r1
 800395c:	f04f 0200 	mov.w	r2, #0
 8003960:	f04f 0300 	mov.w	r3, #0
 8003964:	00eb      	lsls	r3, r5, #3
 8003966:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800396a:	00e2      	lsls	r2, r4, #3
 800396c:	4614      	mov	r4, r2
 800396e:	461d      	mov	r5, r3
 8003970:	4643      	mov	r3, r8
 8003972:	18e3      	adds	r3, r4, r3
 8003974:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003978:	464b      	mov	r3, r9
 800397a:	eb45 0303 	adc.w	r3, r5, r3
 800397e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800398e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003992:	f04f 0200 	mov.w	r2, #0
 8003996:	f04f 0300 	mov.w	r3, #0
 800399a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800399e:	4629      	mov	r1, r5
 80039a0:	008b      	lsls	r3, r1, #2
 80039a2:	4621      	mov	r1, r4
 80039a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039a8:	4621      	mov	r1, r4
 80039aa:	008a      	lsls	r2, r1, #2
 80039ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80039b0:	f7fd f96a 	bl	8000c88 <__aeabi_uldivmod>
 80039b4:	4602      	mov	r2, r0
 80039b6:	460b      	mov	r3, r1
 80039b8:	4b60      	ldr	r3, [pc, #384]	; (8003b3c <UART_SetConfig+0x4e4>)
 80039ba:	fba3 2302 	umull	r2, r3, r3, r2
 80039be:	095b      	lsrs	r3, r3, #5
 80039c0:	011c      	lsls	r4, r3, #4
 80039c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039c6:	2200      	movs	r2, #0
 80039c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80039cc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80039d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80039d4:	4642      	mov	r2, r8
 80039d6:	464b      	mov	r3, r9
 80039d8:	1891      	adds	r1, r2, r2
 80039da:	61b9      	str	r1, [r7, #24]
 80039dc:	415b      	adcs	r3, r3
 80039de:	61fb      	str	r3, [r7, #28]
 80039e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039e4:	4641      	mov	r1, r8
 80039e6:	1851      	adds	r1, r2, r1
 80039e8:	6139      	str	r1, [r7, #16]
 80039ea:	4649      	mov	r1, r9
 80039ec:	414b      	adcs	r3, r1
 80039ee:	617b      	str	r3, [r7, #20]
 80039f0:	f04f 0200 	mov.w	r2, #0
 80039f4:	f04f 0300 	mov.w	r3, #0
 80039f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80039fc:	4659      	mov	r1, fp
 80039fe:	00cb      	lsls	r3, r1, #3
 8003a00:	4651      	mov	r1, sl
 8003a02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a06:	4651      	mov	r1, sl
 8003a08:	00ca      	lsls	r2, r1, #3
 8003a0a:	4610      	mov	r0, r2
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	4603      	mov	r3, r0
 8003a10:	4642      	mov	r2, r8
 8003a12:	189b      	adds	r3, r3, r2
 8003a14:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003a18:	464b      	mov	r3, r9
 8003a1a:	460a      	mov	r2, r1
 8003a1c:	eb42 0303 	adc.w	r3, r2, r3
 8003a20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	67bb      	str	r3, [r7, #120]	; 0x78
 8003a2e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003a30:	f04f 0200 	mov.w	r2, #0
 8003a34:	f04f 0300 	mov.w	r3, #0
 8003a38:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003a3c:	4649      	mov	r1, r9
 8003a3e:	008b      	lsls	r3, r1, #2
 8003a40:	4641      	mov	r1, r8
 8003a42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a46:	4641      	mov	r1, r8
 8003a48:	008a      	lsls	r2, r1, #2
 8003a4a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003a4e:	f7fd f91b 	bl	8000c88 <__aeabi_uldivmod>
 8003a52:	4602      	mov	r2, r0
 8003a54:	460b      	mov	r3, r1
 8003a56:	4611      	mov	r1, r2
 8003a58:	4b38      	ldr	r3, [pc, #224]	; (8003b3c <UART_SetConfig+0x4e4>)
 8003a5a:	fba3 2301 	umull	r2, r3, r3, r1
 8003a5e:	095b      	lsrs	r3, r3, #5
 8003a60:	2264      	movs	r2, #100	; 0x64
 8003a62:	fb02 f303 	mul.w	r3, r2, r3
 8003a66:	1acb      	subs	r3, r1, r3
 8003a68:	011b      	lsls	r3, r3, #4
 8003a6a:	3332      	adds	r3, #50	; 0x32
 8003a6c:	4a33      	ldr	r2, [pc, #204]	; (8003b3c <UART_SetConfig+0x4e4>)
 8003a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a72:	095b      	lsrs	r3, r3, #5
 8003a74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a78:	441c      	add	r4, r3
 8003a7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a7e:	2200      	movs	r2, #0
 8003a80:	673b      	str	r3, [r7, #112]	; 0x70
 8003a82:	677a      	str	r2, [r7, #116]	; 0x74
 8003a84:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003a88:	4642      	mov	r2, r8
 8003a8a:	464b      	mov	r3, r9
 8003a8c:	1891      	adds	r1, r2, r2
 8003a8e:	60b9      	str	r1, [r7, #8]
 8003a90:	415b      	adcs	r3, r3
 8003a92:	60fb      	str	r3, [r7, #12]
 8003a94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a98:	4641      	mov	r1, r8
 8003a9a:	1851      	adds	r1, r2, r1
 8003a9c:	6039      	str	r1, [r7, #0]
 8003a9e:	4649      	mov	r1, r9
 8003aa0:	414b      	adcs	r3, r1
 8003aa2:	607b      	str	r3, [r7, #4]
 8003aa4:	f04f 0200 	mov.w	r2, #0
 8003aa8:	f04f 0300 	mov.w	r3, #0
 8003aac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ab0:	4659      	mov	r1, fp
 8003ab2:	00cb      	lsls	r3, r1, #3
 8003ab4:	4651      	mov	r1, sl
 8003ab6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003aba:	4651      	mov	r1, sl
 8003abc:	00ca      	lsls	r2, r1, #3
 8003abe:	4610      	mov	r0, r2
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	4642      	mov	r2, r8
 8003ac6:	189b      	adds	r3, r3, r2
 8003ac8:	66bb      	str	r3, [r7, #104]	; 0x68
 8003aca:	464b      	mov	r3, r9
 8003acc:	460a      	mov	r2, r1
 8003ace:	eb42 0303 	adc.w	r3, r2, r3
 8003ad2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	663b      	str	r3, [r7, #96]	; 0x60
 8003ade:	667a      	str	r2, [r7, #100]	; 0x64
 8003ae0:	f04f 0200 	mov.w	r2, #0
 8003ae4:	f04f 0300 	mov.w	r3, #0
 8003ae8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003aec:	4649      	mov	r1, r9
 8003aee:	008b      	lsls	r3, r1, #2
 8003af0:	4641      	mov	r1, r8
 8003af2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003af6:	4641      	mov	r1, r8
 8003af8:	008a      	lsls	r2, r1, #2
 8003afa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003afe:	f7fd f8c3 	bl	8000c88 <__aeabi_uldivmod>
 8003b02:	4602      	mov	r2, r0
 8003b04:	460b      	mov	r3, r1
 8003b06:	4b0d      	ldr	r3, [pc, #52]	; (8003b3c <UART_SetConfig+0x4e4>)
 8003b08:	fba3 1302 	umull	r1, r3, r3, r2
 8003b0c:	095b      	lsrs	r3, r3, #5
 8003b0e:	2164      	movs	r1, #100	; 0x64
 8003b10:	fb01 f303 	mul.w	r3, r1, r3
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	011b      	lsls	r3, r3, #4
 8003b18:	3332      	adds	r3, #50	; 0x32
 8003b1a:	4a08      	ldr	r2, [pc, #32]	; (8003b3c <UART_SetConfig+0x4e4>)
 8003b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b20:	095b      	lsrs	r3, r3, #5
 8003b22:	f003 020f 	and.w	r2, r3, #15
 8003b26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4422      	add	r2, r4
 8003b2e:	609a      	str	r2, [r3, #8]
}
 8003b30:	bf00      	nop
 8003b32:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003b36:	46bd      	mov	sp, r7
 8003b38:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b3c:	51eb851f 	.word	0x51eb851f

08003b40 <__cvt>:
 8003b40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b44:	ec55 4b10 	vmov	r4, r5, d0
 8003b48:	2d00      	cmp	r5, #0
 8003b4a:	460e      	mov	r6, r1
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	462b      	mov	r3, r5
 8003b50:	bfbb      	ittet	lt
 8003b52:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003b56:	461d      	movlt	r5, r3
 8003b58:	2300      	movge	r3, #0
 8003b5a:	232d      	movlt	r3, #45	; 0x2d
 8003b5c:	700b      	strb	r3, [r1, #0]
 8003b5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b60:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003b64:	4691      	mov	r9, r2
 8003b66:	f023 0820 	bic.w	r8, r3, #32
 8003b6a:	bfbc      	itt	lt
 8003b6c:	4622      	movlt	r2, r4
 8003b6e:	4614      	movlt	r4, r2
 8003b70:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003b74:	d005      	beq.n	8003b82 <__cvt+0x42>
 8003b76:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003b7a:	d100      	bne.n	8003b7e <__cvt+0x3e>
 8003b7c:	3601      	adds	r6, #1
 8003b7e:	2102      	movs	r1, #2
 8003b80:	e000      	b.n	8003b84 <__cvt+0x44>
 8003b82:	2103      	movs	r1, #3
 8003b84:	ab03      	add	r3, sp, #12
 8003b86:	9301      	str	r3, [sp, #4]
 8003b88:	ab02      	add	r3, sp, #8
 8003b8a:	9300      	str	r3, [sp, #0]
 8003b8c:	ec45 4b10 	vmov	d0, r4, r5
 8003b90:	4653      	mov	r3, sl
 8003b92:	4632      	mov	r2, r6
 8003b94:	f001 f95c 	bl	8004e50 <_dtoa_r>
 8003b98:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003b9c:	4607      	mov	r7, r0
 8003b9e:	d102      	bne.n	8003ba6 <__cvt+0x66>
 8003ba0:	f019 0f01 	tst.w	r9, #1
 8003ba4:	d022      	beq.n	8003bec <__cvt+0xac>
 8003ba6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003baa:	eb07 0906 	add.w	r9, r7, r6
 8003bae:	d110      	bne.n	8003bd2 <__cvt+0x92>
 8003bb0:	783b      	ldrb	r3, [r7, #0]
 8003bb2:	2b30      	cmp	r3, #48	; 0x30
 8003bb4:	d10a      	bne.n	8003bcc <__cvt+0x8c>
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	2300      	movs	r3, #0
 8003bba:	4620      	mov	r0, r4
 8003bbc:	4629      	mov	r1, r5
 8003bbe:	f7fc ff83 	bl	8000ac8 <__aeabi_dcmpeq>
 8003bc2:	b918      	cbnz	r0, 8003bcc <__cvt+0x8c>
 8003bc4:	f1c6 0601 	rsb	r6, r6, #1
 8003bc8:	f8ca 6000 	str.w	r6, [sl]
 8003bcc:	f8da 3000 	ldr.w	r3, [sl]
 8003bd0:	4499      	add	r9, r3
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	4620      	mov	r0, r4
 8003bd8:	4629      	mov	r1, r5
 8003bda:	f7fc ff75 	bl	8000ac8 <__aeabi_dcmpeq>
 8003bde:	b108      	cbz	r0, 8003be4 <__cvt+0xa4>
 8003be0:	f8cd 900c 	str.w	r9, [sp, #12]
 8003be4:	2230      	movs	r2, #48	; 0x30
 8003be6:	9b03      	ldr	r3, [sp, #12]
 8003be8:	454b      	cmp	r3, r9
 8003bea:	d307      	bcc.n	8003bfc <__cvt+0xbc>
 8003bec:	9b03      	ldr	r3, [sp, #12]
 8003bee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003bf0:	1bdb      	subs	r3, r3, r7
 8003bf2:	4638      	mov	r0, r7
 8003bf4:	6013      	str	r3, [r2, #0]
 8003bf6:	b004      	add	sp, #16
 8003bf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bfc:	1c59      	adds	r1, r3, #1
 8003bfe:	9103      	str	r1, [sp, #12]
 8003c00:	701a      	strb	r2, [r3, #0]
 8003c02:	e7f0      	b.n	8003be6 <__cvt+0xa6>

08003c04 <__exponent>:
 8003c04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c06:	4603      	mov	r3, r0
 8003c08:	2900      	cmp	r1, #0
 8003c0a:	bfb8      	it	lt
 8003c0c:	4249      	neglt	r1, r1
 8003c0e:	f803 2b02 	strb.w	r2, [r3], #2
 8003c12:	bfb4      	ite	lt
 8003c14:	222d      	movlt	r2, #45	; 0x2d
 8003c16:	222b      	movge	r2, #43	; 0x2b
 8003c18:	2909      	cmp	r1, #9
 8003c1a:	7042      	strb	r2, [r0, #1]
 8003c1c:	dd2a      	ble.n	8003c74 <__exponent+0x70>
 8003c1e:	f10d 0207 	add.w	r2, sp, #7
 8003c22:	4617      	mov	r7, r2
 8003c24:	260a      	movs	r6, #10
 8003c26:	4694      	mov	ip, r2
 8003c28:	fb91 f5f6 	sdiv	r5, r1, r6
 8003c2c:	fb06 1415 	mls	r4, r6, r5, r1
 8003c30:	3430      	adds	r4, #48	; 0x30
 8003c32:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8003c36:	460c      	mov	r4, r1
 8003c38:	2c63      	cmp	r4, #99	; 0x63
 8003c3a:	f102 32ff 	add.w	r2, r2, #4294967295
 8003c3e:	4629      	mov	r1, r5
 8003c40:	dcf1      	bgt.n	8003c26 <__exponent+0x22>
 8003c42:	3130      	adds	r1, #48	; 0x30
 8003c44:	f1ac 0402 	sub.w	r4, ip, #2
 8003c48:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003c4c:	1c41      	adds	r1, r0, #1
 8003c4e:	4622      	mov	r2, r4
 8003c50:	42ba      	cmp	r2, r7
 8003c52:	d30a      	bcc.n	8003c6a <__exponent+0x66>
 8003c54:	f10d 0209 	add.w	r2, sp, #9
 8003c58:	eba2 020c 	sub.w	r2, r2, ip
 8003c5c:	42bc      	cmp	r4, r7
 8003c5e:	bf88      	it	hi
 8003c60:	2200      	movhi	r2, #0
 8003c62:	4413      	add	r3, r2
 8003c64:	1a18      	subs	r0, r3, r0
 8003c66:	b003      	add	sp, #12
 8003c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c6a:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003c6e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8003c72:	e7ed      	b.n	8003c50 <__exponent+0x4c>
 8003c74:	2330      	movs	r3, #48	; 0x30
 8003c76:	3130      	adds	r1, #48	; 0x30
 8003c78:	7083      	strb	r3, [r0, #2]
 8003c7a:	70c1      	strb	r1, [r0, #3]
 8003c7c:	1d03      	adds	r3, r0, #4
 8003c7e:	e7f1      	b.n	8003c64 <__exponent+0x60>

08003c80 <_printf_float>:
 8003c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c84:	ed2d 8b02 	vpush	{d8}
 8003c88:	b08d      	sub	sp, #52	; 0x34
 8003c8a:	460c      	mov	r4, r1
 8003c8c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003c90:	4616      	mov	r6, r2
 8003c92:	461f      	mov	r7, r3
 8003c94:	4605      	mov	r5, r0
 8003c96:	f000 ffd5 	bl	8004c44 <_localeconv_r>
 8003c9a:	f8d0 a000 	ldr.w	sl, [r0]
 8003c9e:	4650      	mov	r0, sl
 8003ca0:	f7fc fae6 	bl	8000270 <strlen>
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	930a      	str	r3, [sp, #40]	; 0x28
 8003ca8:	6823      	ldr	r3, [r4, #0]
 8003caa:	9305      	str	r3, [sp, #20]
 8003cac:	f8d8 3000 	ldr.w	r3, [r8]
 8003cb0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003cb4:	3307      	adds	r3, #7
 8003cb6:	f023 0307 	bic.w	r3, r3, #7
 8003cba:	f103 0208 	add.w	r2, r3, #8
 8003cbe:	f8c8 2000 	str.w	r2, [r8]
 8003cc2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003cc6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003cca:	9307      	str	r3, [sp, #28]
 8003ccc:	f8cd 8018 	str.w	r8, [sp, #24]
 8003cd0:	ee08 0a10 	vmov	s16, r0
 8003cd4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8003cd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003cdc:	4b9e      	ldr	r3, [pc, #632]	; (8003f58 <_printf_float+0x2d8>)
 8003cde:	f04f 32ff 	mov.w	r2, #4294967295
 8003ce2:	f7fc ff23 	bl	8000b2c <__aeabi_dcmpun>
 8003ce6:	bb88      	cbnz	r0, 8003d4c <_printf_float+0xcc>
 8003ce8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003cec:	4b9a      	ldr	r3, [pc, #616]	; (8003f58 <_printf_float+0x2d8>)
 8003cee:	f04f 32ff 	mov.w	r2, #4294967295
 8003cf2:	f7fc fefd 	bl	8000af0 <__aeabi_dcmple>
 8003cf6:	bb48      	cbnz	r0, 8003d4c <_printf_float+0xcc>
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	4640      	mov	r0, r8
 8003cfe:	4649      	mov	r1, r9
 8003d00:	f7fc feec 	bl	8000adc <__aeabi_dcmplt>
 8003d04:	b110      	cbz	r0, 8003d0c <_printf_float+0x8c>
 8003d06:	232d      	movs	r3, #45	; 0x2d
 8003d08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d0c:	4a93      	ldr	r2, [pc, #588]	; (8003f5c <_printf_float+0x2dc>)
 8003d0e:	4b94      	ldr	r3, [pc, #592]	; (8003f60 <_printf_float+0x2e0>)
 8003d10:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003d14:	bf94      	ite	ls
 8003d16:	4690      	movls	r8, r2
 8003d18:	4698      	movhi	r8, r3
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	6123      	str	r3, [r4, #16]
 8003d1e:	9b05      	ldr	r3, [sp, #20]
 8003d20:	f023 0304 	bic.w	r3, r3, #4
 8003d24:	6023      	str	r3, [r4, #0]
 8003d26:	f04f 0900 	mov.w	r9, #0
 8003d2a:	9700      	str	r7, [sp, #0]
 8003d2c:	4633      	mov	r3, r6
 8003d2e:	aa0b      	add	r2, sp, #44	; 0x2c
 8003d30:	4621      	mov	r1, r4
 8003d32:	4628      	mov	r0, r5
 8003d34:	f000 f9da 	bl	80040ec <_printf_common>
 8003d38:	3001      	adds	r0, #1
 8003d3a:	f040 8090 	bne.w	8003e5e <_printf_float+0x1de>
 8003d3e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d42:	b00d      	add	sp, #52	; 0x34
 8003d44:	ecbd 8b02 	vpop	{d8}
 8003d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d4c:	4642      	mov	r2, r8
 8003d4e:	464b      	mov	r3, r9
 8003d50:	4640      	mov	r0, r8
 8003d52:	4649      	mov	r1, r9
 8003d54:	f7fc feea 	bl	8000b2c <__aeabi_dcmpun>
 8003d58:	b140      	cbz	r0, 8003d6c <_printf_float+0xec>
 8003d5a:	464b      	mov	r3, r9
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	bfbc      	itt	lt
 8003d60:	232d      	movlt	r3, #45	; 0x2d
 8003d62:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003d66:	4a7f      	ldr	r2, [pc, #508]	; (8003f64 <_printf_float+0x2e4>)
 8003d68:	4b7f      	ldr	r3, [pc, #508]	; (8003f68 <_printf_float+0x2e8>)
 8003d6a:	e7d1      	b.n	8003d10 <_printf_float+0x90>
 8003d6c:	6863      	ldr	r3, [r4, #4]
 8003d6e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003d72:	9206      	str	r2, [sp, #24]
 8003d74:	1c5a      	adds	r2, r3, #1
 8003d76:	d13f      	bne.n	8003df8 <_printf_float+0x178>
 8003d78:	2306      	movs	r3, #6
 8003d7a:	6063      	str	r3, [r4, #4]
 8003d7c:	9b05      	ldr	r3, [sp, #20]
 8003d7e:	6861      	ldr	r1, [r4, #4]
 8003d80:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003d84:	2300      	movs	r3, #0
 8003d86:	9303      	str	r3, [sp, #12]
 8003d88:	ab0a      	add	r3, sp, #40	; 0x28
 8003d8a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003d8e:	ab09      	add	r3, sp, #36	; 0x24
 8003d90:	ec49 8b10 	vmov	d0, r8, r9
 8003d94:	9300      	str	r3, [sp, #0]
 8003d96:	6022      	str	r2, [r4, #0]
 8003d98:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003d9c:	4628      	mov	r0, r5
 8003d9e:	f7ff fecf 	bl	8003b40 <__cvt>
 8003da2:	9b06      	ldr	r3, [sp, #24]
 8003da4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003da6:	2b47      	cmp	r3, #71	; 0x47
 8003da8:	4680      	mov	r8, r0
 8003daa:	d108      	bne.n	8003dbe <_printf_float+0x13e>
 8003dac:	1cc8      	adds	r0, r1, #3
 8003dae:	db02      	blt.n	8003db6 <_printf_float+0x136>
 8003db0:	6863      	ldr	r3, [r4, #4]
 8003db2:	4299      	cmp	r1, r3
 8003db4:	dd41      	ble.n	8003e3a <_printf_float+0x1ba>
 8003db6:	f1ab 0302 	sub.w	r3, fp, #2
 8003dba:	fa5f fb83 	uxtb.w	fp, r3
 8003dbe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003dc2:	d820      	bhi.n	8003e06 <_printf_float+0x186>
 8003dc4:	3901      	subs	r1, #1
 8003dc6:	465a      	mov	r2, fp
 8003dc8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003dcc:	9109      	str	r1, [sp, #36]	; 0x24
 8003dce:	f7ff ff19 	bl	8003c04 <__exponent>
 8003dd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003dd4:	1813      	adds	r3, r2, r0
 8003dd6:	2a01      	cmp	r2, #1
 8003dd8:	4681      	mov	r9, r0
 8003dda:	6123      	str	r3, [r4, #16]
 8003ddc:	dc02      	bgt.n	8003de4 <_printf_float+0x164>
 8003dde:	6822      	ldr	r2, [r4, #0]
 8003de0:	07d2      	lsls	r2, r2, #31
 8003de2:	d501      	bpl.n	8003de8 <_printf_float+0x168>
 8003de4:	3301      	adds	r3, #1
 8003de6:	6123      	str	r3, [r4, #16]
 8003de8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d09c      	beq.n	8003d2a <_printf_float+0xaa>
 8003df0:	232d      	movs	r3, #45	; 0x2d
 8003df2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003df6:	e798      	b.n	8003d2a <_printf_float+0xaa>
 8003df8:	9a06      	ldr	r2, [sp, #24]
 8003dfa:	2a47      	cmp	r2, #71	; 0x47
 8003dfc:	d1be      	bne.n	8003d7c <_printf_float+0xfc>
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1bc      	bne.n	8003d7c <_printf_float+0xfc>
 8003e02:	2301      	movs	r3, #1
 8003e04:	e7b9      	b.n	8003d7a <_printf_float+0xfa>
 8003e06:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003e0a:	d118      	bne.n	8003e3e <_printf_float+0x1be>
 8003e0c:	2900      	cmp	r1, #0
 8003e0e:	6863      	ldr	r3, [r4, #4]
 8003e10:	dd0b      	ble.n	8003e2a <_printf_float+0x1aa>
 8003e12:	6121      	str	r1, [r4, #16]
 8003e14:	b913      	cbnz	r3, 8003e1c <_printf_float+0x19c>
 8003e16:	6822      	ldr	r2, [r4, #0]
 8003e18:	07d0      	lsls	r0, r2, #31
 8003e1a:	d502      	bpl.n	8003e22 <_printf_float+0x1a2>
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	440b      	add	r3, r1
 8003e20:	6123      	str	r3, [r4, #16]
 8003e22:	65a1      	str	r1, [r4, #88]	; 0x58
 8003e24:	f04f 0900 	mov.w	r9, #0
 8003e28:	e7de      	b.n	8003de8 <_printf_float+0x168>
 8003e2a:	b913      	cbnz	r3, 8003e32 <_printf_float+0x1b2>
 8003e2c:	6822      	ldr	r2, [r4, #0]
 8003e2e:	07d2      	lsls	r2, r2, #31
 8003e30:	d501      	bpl.n	8003e36 <_printf_float+0x1b6>
 8003e32:	3302      	adds	r3, #2
 8003e34:	e7f4      	b.n	8003e20 <_printf_float+0x1a0>
 8003e36:	2301      	movs	r3, #1
 8003e38:	e7f2      	b.n	8003e20 <_printf_float+0x1a0>
 8003e3a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003e3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e40:	4299      	cmp	r1, r3
 8003e42:	db05      	blt.n	8003e50 <_printf_float+0x1d0>
 8003e44:	6823      	ldr	r3, [r4, #0]
 8003e46:	6121      	str	r1, [r4, #16]
 8003e48:	07d8      	lsls	r0, r3, #31
 8003e4a:	d5ea      	bpl.n	8003e22 <_printf_float+0x1a2>
 8003e4c:	1c4b      	adds	r3, r1, #1
 8003e4e:	e7e7      	b.n	8003e20 <_printf_float+0x1a0>
 8003e50:	2900      	cmp	r1, #0
 8003e52:	bfd4      	ite	le
 8003e54:	f1c1 0202 	rsble	r2, r1, #2
 8003e58:	2201      	movgt	r2, #1
 8003e5a:	4413      	add	r3, r2
 8003e5c:	e7e0      	b.n	8003e20 <_printf_float+0x1a0>
 8003e5e:	6823      	ldr	r3, [r4, #0]
 8003e60:	055a      	lsls	r2, r3, #21
 8003e62:	d407      	bmi.n	8003e74 <_printf_float+0x1f4>
 8003e64:	6923      	ldr	r3, [r4, #16]
 8003e66:	4642      	mov	r2, r8
 8003e68:	4631      	mov	r1, r6
 8003e6a:	4628      	mov	r0, r5
 8003e6c:	47b8      	blx	r7
 8003e6e:	3001      	adds	r0, #1
 8003e70:	d12c      	bne.n	8003ecc <_printf_float+0x24c>
 8003e72:	e764      	b.n	8003d3e <_printf_float+0xbe>
 8003e74:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003e78:	f240 80e0 	bls.w	800403c <_printf_float+0x3bc>
 8003e7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003e80:	2200      	movs	r2, #0
 8003e82:	2300      	movs	r3, #0
 8003e84:	f7fc fe20 	bl	8000ac8 <__aeabi_dcmpeq>
 8003e88:	2800      	cmp	r0, #0
 8003e8a:	d034      	beq.n	8003ef6 <_printf_float+0x276>
 8003e8c:	4a37      	ldr	r2, [pc, #220]	; (8003f6c <_printf_float+0x2ec>)
 8003e8e:	2301      	movs	r3, #1
 8003e90:	4631      	mov	r1, r6
 8003e92:	4628      	mov	r0, r5
 8003e94:	47b8      	blx	r7
 8003e96:	3001      	adds	r0, #1
 8003e98:	f43f af51 	beq.w	8003d3e <_printf_float+0xbe>
 8003e9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	db02      	blt.n	8003eaa <_printf_float+0x22a>
 8003ea4:	6823      	ldr	r3, [r4, #0]
 8003ea6:	07d8      	lsls	r0, r3, #31
 8003ea8:	d510      	bpl.n	8003ecc <_printf_float+0x24c>
 8003eaa:	ee18 3a10 	vmov	r3, s16
 8003eae:	4652      	mov	r2, sl
 8003eb0:	4631      	mov	r1, r6
 8003eb2:	4628      	mov	r0, r5
 8003eb4:	47b8      	blx	r7
 8003eb6:	3001      	adds	r0, #1
 8003eb8:	f43f af41 	beq.w	8003d3e <_printf_float+0xbe>
 8003ebc:	f04f 0800 	mov.w	r8, #0
 8003ec0:	f104 091a 	add.w	r9, r4, #26
 8003ec4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	4543      	cmp	r3, r8
 8003eca:	dc09      	bgt.n	8003ee0 <_printf_float+0x260>
 8003ecc:	6823      	ldr	r3, [r4, #0]
 8003ece:	079b      	lsls	r3, r3, #30
 8003ed0:	f100 8107 	bmi.w	80040e2 <_printf_float+0x462>
 8003ed4:	68e0      	ldr	r0, [r4, #12]
 8003ed6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003ed8:	4298      	cmp	r0, r3
 8003eda:	bfb8      	it	lt
 8003edc:	4618      	movlt	r0, r3
 8003ede:	e730      	b.n	8003d42 <_printf_float+0xc2>
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	464a      	mov	r2, r9
 8003ee4:	4631      	mov	r1, r6
 8003ee6:	4628      	mov	r0, r5
 8003ee8:	47b8      	blx	r7
 8003eea:	3001      	adds	r0, #1
 8003eec:	f43f af27 	beq.w	8003d3e <_printf_float+0xbe>
 8003ef0:	f108 0801 	add.w	r8, r8, #1
 8003ef4:	e7e6      	b.n	8003ec4 <_printf_float+0x244>
 8003ef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	dc39      	bgt.n	8003f70 <_printf_float+0x2f0>
 8003efc:	4a1b      	ldr	r2, [pc, #108]	; (8003f6c <_printf_float+0x2ec>)
 8003efe:	2301      	movs	r3, #1
 8003f00:	4631      	mov	r1, r6
 8003f02:	4628      	mov	r0, r5
 8003f04:	47b8      	blx	r7
 8003f06:	3001      	adds	r0, #1
 8003f08:	f43f af19 	beq.w	8003d3e <_printf_float+0xbe>
 8003f0c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003f10:	4313      	orrs	r3, r2
 8003f12:	d102      	bne.n	8003f1a <_printf_float+0x29a>
 8003f14:	6823      	ldr	r3, [r4, #0]
 8003f16:	07d9      	lsls	r1, r3, #31
 8003f18:	d5d8      	bpl.n	8003ecc <_printf_float+0x24c>
 8003f1a:	ee18 3a10 	vmov	r3, s16
 8003f1e:	4652      	mov	r2, sl
 8003f20:	4631      	mov	r1, r6
 8003f22:	4628      	mov	r0, r5
 8003f24:	47b8      	blx	r7
 8003f26:	3001      	adds	r0, #1
 8003f28:	f43f af09 	beq.w	8003d3e <_printf_float+0xbe>
 8003f2c:	f04f 0900 	mov.w	r9, #0
 8003f30:	f104 0a1a 	add.w	sl, r4, #26
 8003f34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f36:	425b      	negs	r3, r3
 8003f38:	454b      	cmp	r3, r9
 8003f3a:	dc01      	bgt.n	8003f40 <_printf_float+0x2c0>
 8003f3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f3e:	e792      	b.n	8003e66 <_printf_float+0x1e6>
 8003f40:	2301      	movs	r3, #1
 8003f42:	4652      	mov	r2, sl
 8003f44:	4631      	mov	r1, r6
 8003f46:	4628      	mov	r0, r5
 8003f48:	47b8      	blx	r7
 8003f4a:	3001      	adds	r0, #1
 8003f4c:	f43f aef7 	beq.w	8003d3e <_printf_float+0xbe>
 8003f50:	f109 0901 	add.w	r9, r9, #1
 8003f54:	e7ee      	b.n	8003f34 <_printf_float+0x2b4>
 8003f56:	bf00      	nop
 8003f58:	7fefffff 	.word	0x7fefffff
 8003f5c:	080083ec 	.word	0x080083ec
 8003f60:	080083f0 	.word	0x080083f0
 8003f64:	080083f4 	.word	0x080083f4
 8003f68:	080083f8 	.word	0x080083f8
 8003f6c:	080083fc 	.word	0x080083fc
 8003f70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003f72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003f74:	429a      	cmp	r2, r3
 8003f76:	bfa8      	it	ge
 8003f78:	461a      	movge	r2, r3
 8003f7a:	2a00      	cmp	r2, #0
 8003f7c:	4691      	mov	r9, r2
 8003f7e:	dc37      	bgt.n	8003ff0 <_printf_float+0x370>
 8003f80:	f04f 0b00 	mov.w	fp, #0
 8003f84:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003f88:	f104 021a 	add.w	r2, r4, #26
 8003f8c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003f8e:	9305      	str	r3, [sp, #20]
 8003f90:	eba3 0309 	sub.w	r3, r3, r9
 8003f94:	455b      	cmp	r3, fp
 8003f96:	dc33      	bgt.n	8004000 <_printf_float+0x380>
 8003f98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	db3b      	blt.n	8004018 <_printf_float+0x398>
 8003fa0:	6823      	ldr	r3, [r4, #0]
 8003fa2:	07da      	lsls	r2, r3, #31
 8003fa4:	d438      	bmi.n	8004018 <_printf_float+0x398>
 8003fa6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003faa:	eba2 0903 	sub.w	r9, r2, r3
 8003fae:	9b05      	ldr	r3, [sp, #20]
 8003fb0:	1ad2      	subs	r2, r2, r3
 8003fb2:	4591      	cmp	r9, r2
 8003fb4:	bfa8      	it	ge
 8003fb6:	4691      	movge	r9, r2
 8003fb8:	f1b9 0f00 	cmp.w	r9, #0
 8003fbc:	dc35      	bgt.n	800402a <_printf_float+0x3aa>
 8003fbe:	f04f 0800 	mov.w	r8, #0
 8003fc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003fc6:	f104 0a1a 	add.w	sl, r4, #26
 8003fca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003fce:	1a9b      	subs	r3, r3, r2
 8003fd0:	eba3 0309 	sub.w	r3, r3, r9
 8003fd4:	4543      	cmp	r3, r8
 8003fd6:	f77f af79 	ble.w	8003ecc <_printf_float+0x24c>
 8003fda:	2301      	movs	r3, #1
 8003fdc:	4652      	mov	r2, sl
 8003fde:	4631      	mov	r1, r6
 8003fe0:	4628      	mov	r0, r5
 8003fe2:	47b8      	blx	r7
 8003fe4:	3001      	adds	r0, #1
 8003fe6:	f43f aeaa 	beq.w	8003d3e <_printf_float+0xbe>
 8003fea:	f108 0801 	add.w	r8, r8, #1
 8003fee:	e7ec      	b.n	8003fca <_printf_float+0x34a>
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	4631      	mov	r1, r6
 8003ff4:	4642      	mov	r2, r8
 8003ff6:	4628      	mov	r0, r5
 8003ff8:	47b8      	blx	r7
 8003ffa:	3001      	adds	r0, #1
 8003ffc:	d1c0      	bne.n	8003f80 <_printf_float+0x300>
 8003ffe:	e69e      	b.n	8003d3e <_printf_float+0xbe>
 8004000:	2301      	movs	r3, #1
 8004002:	4631      	mov	r1, r6
 8004004:	4628      	mov	r0, r5
 8004006:	9205      	str	r2, [sp, #20]
 8004008:	47b8      	blx	r7
 800400a:	3001      	adds	r0, #1
 800400c:	f43f ae97 	beq.w	8003d3e <_printf_float+0xbe>
 8004010:	9a05      	ldr	r2, [sp, #20]
 8004012:	f10b 0b01 	add.w	fp, fp, #1
 8004016:	e7b9      	b.n	8003f8c <_printf_float+0x30c>
 8004018:	ee18 3a10 	vmov	r3, s16
 800401c:	4652      	mov	r2, sl
 800401e:	4631      	mov	r1, r6
 8004020:	4628      	mov	r0, r5
 8004022:	47b8      	blx	r7
 8004024:	3001      	adds	r0, #1
 8004026:	d1be      	bne.n	8003fa6 <_printf_float+0x326>
 8004028:	e689      	b.n	8003d3e <_printf_float+0xbe>
 800402a:	9a05      	ldr	r2, [sp, #20]
 800402c:	464b      	mov	r3, r9
 800402e:	4442      	add	r2, r8
 8004030:	4631      	mov	r1, r6
 8004032:	4628      	mov	r0, r5
 8004034:	47b8      	blx	r7
 8004036:	3001      	adds	r0, #1
 8004038:	d1c1      	bne.n	8003fbe <_printf_float+0x33e>
 800403a:	e680      	b.n	8003d3e <_printf_float+0xbe>
 800403c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800403e:	2a01      	cmp	r2, #1
 8004040:	dc01      	bgt.n	8004046 <_printf_float+0x3c6>
 8004042:	07db      	lsls	r3, r3, #31
 8004044:	d53a      	bpl.n	80040bc <_printf_float+0x43c>
 8004046:	2301      	movs	r3, #1
 8004048:	4642      	mov	r2, r8
 800404a:	4631      	mov	r1, r6
 800404c:	4628      	mov	r0, r5
 800404e:	47b8      	blx	r7
 8004050:	3001      	adds	r0, #1
 8004052:	f43f ae74 	beq.w	8003d3e <_printf_float+0xbe>
 8004056:	ee18 3a10 	vmov	r3, s16
 800405a:	4652      	mov	r2, sl
 800405c:	4631      	mov	r1, r6
 800405e:	4628      	mov	r0, r5
 8004060:	47b8      	blx	r7
 8004062:	3001      	adds	r0, #1
 8004064:	f43f ae6b 	beq.w	8003d3e <_printf_float+0xbe>
 8004068:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800406c:	2200      	movs	r2, #0
 800406e:	2300      	movs	r3, #0
 8004070:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8004074:	f7fc fd28 	bl	8000ac8 <__aeabi_dcmpeq>
 8004078:	b9d8      	cbnz	r0, 80040b2 <_printf_float+0x432>
 800407a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800407e:	f108 0201 	add.w	r2, r8, #1
 8004082:	4631      	mov	r1, r6
 8004084:	4628      	mov	r0, r5
 8004086:	47b8      	blx	r7
 8004088:	3001      	adds	r0, #1
 800408a:	d10e      	bne.n	80040aa <_printf_float+0x42a>
 800408c:	e657      	b.n	8003d3e <_printf_float+0xbe>
 800408e:	2301      	movs	r3, #1
 8004090:	4652      	mov	r2, sl
 8004092:	4631      	mov	r1, r6
 8004094:	4628      	mov	r0, r5
 8004096:	47b8      	blx	r7
 8004098:	3001      	adds	r0, #1
 800409a:	f43f ae50 	beq.w	8003d3e <_printf_float+0xbe>
 800409e:	f108 0801 	add.w	r8, r8, #1
 80040a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040a4:	3b01      	subs	r3, #1
 80040a6:	4543      	cmp	r3, r8
 80040a8:	dcf1      	bgt.n	800408e <_printf_float+0x40e>
 80040aa:	464b      	mov	r3, r9
 80040ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80040b0:	e6da      	b.n	8003e68 <_printf_float+0x1e8>
 80040b2:	f04f 0800 	mov.w	r8, #0
 80040b6:	f104 0a1a 	add.w	sl, r4, #26
 80040ba:	e7f2      	b.n	80040a2 <_printf_float+0x422>
 80040bc:	2301      	movs	r3, #1
 80040be:	4642      	mov	r2, r8
 80040c0:	e7df      	b.n	8004082 <_printf_float+0x402>
 80040c2:	2301      	movs	r3, #1
 80040c4:	464a      	mov	r2, r9
 80040c6:	4631      	mov	r1, r6
 80040c8:	4628      	mov	r0, r5
 80040ca:	47b8      	blx	r7
 80040cc:	3001      	adds	r0, #1
 80040ce:	f43f ae36 	beq.w	8003d3e <_printf_float+0xbe>
 80040d2:	f108 0801 	add.w	r8, r8, #1
 80040d6:	68e3      	ldr	r3, [r4, #12]
 80040d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80040da:	1a5b      	subs	r3, r3, r1
 80040dc:	4543      	cmp	r3, r8
 80040de:	dcf0      	bgt.n	80040c2 <_printf_float+0x442>
 80040e0:	e6f8      	b.n	8003ed4 <_printf_float+0x254>
 80040e2:	f04f 0800 	mov.w	r8, #0
 80040e6:	f104 0919 	add.w	r9, r4, #25
 80040ea:	e7f4      	b.n	80040d6 <_printf_float+0x456>

080040ec <_printf_common>:
 80040ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040f0:	4616      	mov	r6, r2
 80040f2:	4699      	mov	r9, r3
 80040f4:	688a      	ldr	r2, [r1, #8]
 80040f6:	690b      	ldr	r3, [r1, #16]
 80040f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80040fc:	4293      	cmp	r3, r2
 80040fe:	bfb8      	it	lt
 8004100:	4613      	movlt	r3, r2
 8004102:	6033      	str	r3, [r6, #0]
 8004104:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004108:	4607      	mov	r7, r0
 800410a:	460c      	mov	r4, r1
 800410c:	b10a      	cbz	r2, 8004112 <_printf_common+0x26>
 800410e:	3301      	adds	r3, #1
 8004110:	6033      	str	r3, [r6, #0]
 8004112:	6823      	ldr	r3, [r4, #0]
 8004114:	0699      	lsls	r1, r3, #26
 8004116:	bf42      	ittt	mi
 8004118:	6833      	ldrmi	r3, [r6, #0]
 800411a:	3302      	addmi	r3, #2
 800411c:	6033      	strmi	r3, [r6, #0]
 800411e:	6825      	ldr	r5, [r4, #0]
 8004120:	f015 0506 	ands.w	r5, r5, #6
 8004124:	d106      	bne.n	8004134 <_printf_common+0x48>
 8004126:	f104 0a19 	add.w	sl, r4, #25
 800412a:	68e3      	ldr	r3, [r4, #12]
 800412c:	6832      	ldr	r2, [r6, #0]
 800412e:	1a9b      	subs	r3, r3, r2
 8004130:	42ab      	cmp	r3, r5
 8004132:	dc26      	bgt.n	8004182 <_printf_common+0x96>
 8004134:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004138:	1e13      	subs	r3, r2, #0
 800413a:	6822      	ldr	r2, [r4, #0]
 800413c:	bf18      	it	ne
 800413e:	2301      	movne	r3, #1
 8004140:	0692      	lsls	r2, r2, #26
 8004142:	d42b      	bmi.n	800419c <_printf_common+0xb0>
 8004144:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004148:	4649      	mov	r1, r9
 800414a:	4638      	mov	r0, r7
 800414c:	47c0      	blx	r8
 800414e:	3001      	adds	r0, #1
 8004150:	d01e      	beq.n	8004190 <_printf_common+0xa4>
 8004152:	6823      	ldr	r3, [r4, #0]
 8004154:	6922      	ldr	r2, [r4, #16]
 8004156:	f003 0306 	and.w	r3, r3, #6
 800415a:	2b04      	cmp	r3, #4
 800415c:	bf02      	ittt	eq
 800415e:	68e5      	ldreq	r5, [r4, #12]
 8004160:	6833      	ldreq	r3, [r6, #0]
 8004162:	1aed      	subeq	r5, r5, r3
 8004164:	68a3      	ldr	r3, [r4, #8]
 8004166:	bf0c      	ite	eq
 8004168:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800416c:	2500      	movne	r5, #0
 800416e:	4293      	cmp	r3, r2
 8004170:	bfc4      	itt	gt
 8004172:	1a9b      	subgt	r3, r3, r2
 8004174:	18ed      	addgt	r5, r5, r3
 8004176:	2600      	movs	r6, #0
 8004178:	341a      	adds	r4, #26
 800417a:	42b5      	cmp	r5, r6
 800417c:	d11a      	bne.n	80041b4 <_printf_common+0xc8>
 800417e:	2000      	movs	r0, #0
 8004180:	e008      	b.n	8004194 <_printf_common+0xa8>
 8004182:	2301      	movs	r3, #1
 8004184:	4652      	mov	r2, sl
 8004186:	4649      	mov	r1, r9
 8004188:	4638      	mov	r0, r7
 800418a:	47c0      	blx	r8
 800418c:	3001      	adds	r0, #1
 800418e:	d103      	bne.n	8004198 <_printf_common+0xac>
 8004190:	f04f 30ff 	mov.w	r0, #4294967295
 8004194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004198:	3501      	adds	r5, #1
 800419a:	e7c6      	b.n	800412a <_printf_common+0x3e>
 800419c:	18e1      	adds	r1, r4, r3
 800419e:	1c5a      	adds	r2, r3, #1
 80041a0:	2030      	movs	r0, #48	; 0x30
 80041a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80041a6:	4422      	add	r2, r4
 80041a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80041ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80041b0:	3302      	adds	r3, #2
 80041b2:	e7c7      	b.n	8004144 <_printf_common+0x58>
 80041b4:	2301      	movs	r3, #1
 80041b6:	4622      	mov	r2, r4
 80041b8:	4649      	mov	r1, r9
 80041ba:	4638      	mov	r0, r7
 80041bc:	47c0      	blx	r8
 80041be:	3001      	adds	r0, #1
 80041c0:	d0e6      	beq.n	8004190 <_printf_common+0xa4>
 80041c2:	3601      	adds	r6, #1
 80041c4:	e7d9      	b.n	800417a <_printf_common+0x8e>
	...

080041c8 <_printf_i>:
 80041c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041cc:	7e0f      	ldrb	r7, [r1, #24]
 80041ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80041d0:	2f78      	cmp	r7, #120	; 0x78
 80041d2:	4691      	mov	r9, r2
 80041d4:	4680      	mov	r8, r0
 80041d6:	460c      	mov	r4, r1
 80041d8:	469a      	mov	sl, r3
 80041da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80041de:	d807      	bhi.n	80041f0 <_printf_i+0x28>
 80041e0:	2f62      	cmp	r7, #98	; 0x62
 80041e2:	d80a      	bhi.n	80041fa <_printf_i+0x32>
 80041e4:	2f00      	cmp	r7, #0
 80041e6:	f000 80d4 	beq.w	8004392 <_printf_i+0x1ca>
 80041ea:	2f58      	cmp	r7, #88	; 0x58
 80041ec:	f000 80c0 	beq.w	8004370 <_printf_i+0x1a8>
 80041f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80041f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80041f8:	e03a      	b.n	8004270 <_printf_i+0xa8>
 80041fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80041fe:	2b15      	cmp	r3, #21
 8004200:	d8f6      	bhi.n	80041f0 <_printf_i+0x28>
 8004202:	a101      	add	r1, pc, #4	; (adr r1, 8004208 <_printf_i+0x40>)
 8004204:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004208:	08004261 	.word	0x08004261
 800420c:	08004275 	.word	0x08004275
 8004210:	080041f1 	.word	0x080041f1
 8004214:	080041f1 	.word	0x080041f1
 8004218:	080041f1 	.word	0x080041f1
 800421c:	080041f1 	.word	0x080041f1
 8004220:	08004275 	.word	0x08004275
 8004224:	080041f1 	.word	0x080041f1
 8004228:	080041f1 	.word	0x080041f1
 800422c:	080041f1 	.word	0x080041f1
 8004230:	080041f1 	.word	0x080041f1
 8004234:	08004379 	.word	0x08004379
 8004238:	080042a1 	.word	0x080042a1
 800423c:	08004333 	.word	0x08004333
 8004240:	080041f1 	.word	0x080041f1
 8004244:	080041f1 	.word	0x080041f1
 8004248:	0800439b 	.word	0x0800439b
 800424c:	080041f1 	.word	0x080041f1
 8004250:	080042a1 	.word	0x080042a1
 8004254:	080041f1 	.word	0x080041f1
 8004258:	080041f1 	.word	0x080041f1
 800425c:	0800433b 	.word	0x0800433b
 8004260:	682b      	ldr	r3, [r5, #0]
 8004262:	1d1a      	adds	r2, r3, #4
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	602a      	str	r2, [r5, #0]
 8004268:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800426c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004270:	2301      	movs	r3, #1
 8004272:	e09f      	b.n	80043b4 <_printf_i+0x1ec>
 8004274:	6820      	ldr	r0, [r4, #0]
 8004276:	682b      	ldr	r3, [r5, #0]
 8004278:	0607      	lsls	r7, r0, #24
 800427a:	f103 0104 	add.w	r1, r3, #4
 800427e:	6029      	str	r1, [r5, #0]
 8004280:	d501      	bpl.n	8004286 <_printf_i+0xbe>
 8004282:	681e      	ldr	r6, [r3, #0]
 8004284:	e003      	b.n	800428e <_printf_i+0xc6>
 8004286:	0646      	lsls	r6, r0, #25
 8004288:	d5fb      	bpl.n	8004282 <_printf_i+0xba>
 800428a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800428e:	2e00      	cmp	r6, #0
 8004290:	da03      	bge.n	800429a <_printf_i+0xd2>
 8004292:	232d      	movs	r3, #45	; 0x2d
 8004294:	4276      	negs	r6, r6
 8004296:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800429a:	485a      	ldr	r0, [pc, #360]	; (8004404 <_printf_i+0x23c>)
 800429c:	230a      	movs	r3, #10
 800429e:	e012      	b.n	80042c6 <_printf_i+0xfe>
 80042a0:	682b      	ldr	r3, [r5, #0]
 80042a2:	6820      	ldr	r0, [r4, #0]
 80042a4:	1d19      	adds	r1, r3, #4
 80042a6:	6029      	str	r1, [r5, #0]
 80042a8:	0605      	lsls	r5, r0, #24
 80042aa:	d501      	bpl.n	80042b0 <_printf_i+0xe8>
 80042ac:	681e      	ldr	r6, [r3, #0]
 80042ae:	e002      	b.n	80042b6 <_printf_i+0xee>
 80042b0:	0641      	lsls	r1, r0, #25
 80042b2:	d5fb      	bpl.n	80042ac <_printf_i+0xe4>
 80042b4:	881e      	ldrh	r6, [r3, #0]
 80042b6:	4853      	ldr	r0, [pc, #332]	; (8004404 <_printf_i+0x23c>)
 80042b8:	2f6f      	cmp	r7, #111	; 0x6f
 80042ba:	bf0c      	ite	eq
 80042bc:	2308      	moveq	r3, #8
 80042be:	230a      	movne	r3, #10
 80042c0:	2100      	movs	r1, #0
 80042c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80042c6:	6865      	ldr	r5, [r4, #4]
 80042c8:	60a5      	str	r5, [r4, #8]
 80042ca:	2d00      	cmp	r5, #0
 80042cc:	bfa2      	ittt	ge
 80042ce:	6821      	ldrge	r1, [r4, #0]
 80042d0:	f021 0104 	bicge.w	r1, r1, #4
 80042d4:	6021      	strge	r1, [r4, #0]
 80042d6:	b90e      	cbnz	r6, 80042dc <_printf_i+0x114>
 80042d8:	2d00      	cmp	r5, #0
 80042da:	d04b      	beq.n	8004374 <_printf_i+0x1ac>
 80042dc:	4615      	mov	r5, r2
 80042de:	fbb6 f1f3 	udiv	r1, r6, r3
 80042e2:	fb03 6711 	mls	r7, r3, r1, r6
 80042e6:	5dc7      	ldrb	r7, [r0, r7]
 80042e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80042ec:	4637      	mov	r7, r6
 80042ee:	42bb      	cmp	r3, r7
 80042f0:	460e      	mov	r6, r1
 80042f2:	d9f4      	bls.n	80042de <_printf_i+0x116>
 80042f4:	2b08      	cmp	r3, #8
 80042f6:	d10b      	bne.n	8004310 <_printf_i+0x148>
 80042f8:	6823      	ldr	r3, [r4, #0]
 80042fa:	07de      	lsls	r6, r3, #31
 80042fc:	d508      	bpl.n	8004310 <_printf_i+0x148>
 80042fe:	6923      	ldr	r3, [r4, #16]
 8004300:	6861      	ldr	r1, [r4, #4]
 8004302:	4299      	cmp	r1, r3
 8004304:	bfde      	ittt	le
 8004306:	2330      	movle	r3, #48	; 0x30
 8004308:	f805 3c01 	strble.w	r3, [r5, #-1]
 800430c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004310:	1b52      	subs	r2, r2, r5
 8004312:	6122      	str	r2, [r4, #16]
 8004314:	f8cd a000 	str.w	sl, [sp]
 8004318:	464b      	mov	r3, r9
 800431a:	aa03      	add	r2, sp, #12
 800431c:	4621      	mov	r1, r4
 800431e:	4640      	mov	r0, r8
 8004320:	f7ff fee4 	bl	80040ec <_printf_common>
 8004324:	3001      	adds	r0, #1
 8004326:	d14a      	bne.n	80043be <_printf_i+0x1f6>
 8004328:	f04f 30ff 	mov.w	r0, #4294967295
 800432c:	b004      	add	sp, #16
 800432e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004332:	6823      	ldr	r3, [r4, #0]
 8004334:	f043 0320 	orr.w	r3, r3, #32
 8004338:	6023      	str	r3, [r4, #0]
 800433a:	4833      	ldr	r0, [pc, #204]	; (8004408 <_printf_i+0x240>)
 800433c:	2778      	movs	r7, #120	; 0x78
 800433e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004342:	6823      	ldr	r3, [r4, #0]
 8004344:	6829      	ldr	r1, [r5, #0]
 8004346:	061f      	lsls	r7, r3, #24
 8004348:	f851 6b04 	ldr.w	r6, [r1], #4
 800434c:	d402      	bmi.n	8004354 <_printf_i+0x18c>
 800434e:	065f      	lsls	r7, r3, #25
 8004350:	bf48      	it	mi
 8004352:	b2b6      	uxthmi	r6, r6
 8004354:	07df      	lsls	r7, r3, #31
 8004356:	bf48      	it	mi
 8004358:	f043 0320 	orrmi.w	r3, r3, #32
 800435c:	6029      	str	r1, [r5, #0]
 800435e:	bf48      	it	mi
 8004360:	6023      	strmi	r3, [r4, #0]
 8004362:	b91e      	cbnz	r6, 800436c <_printf_i+0x1a4>
 8004364:	6823      	ldr	r3, [r4, #0]
 8004366:	f023 0320 	bic.w	r3, r3, #32
 800436a:	6023      	str	r3, [r4, #0]
 800436c:	2310      	movs	r3, #16
 800436e:	e7a7      	b.n	80042c0 <_printf_i+0xf8>
 8004370:	4824      	ldr	r0, [pc, #144]	; (8004404 <_printf_i+0x23c>)
 8004372:	e7e4      	b.n	800433e <_printf_i+0x176>
 8004374:	4615      	mov	r5, r2
 8004376:	e7bd      	b.n	80042f4 <_printf_i+0x12c>
 8004378:	682b      	ldr	r3, [r5, #0]
 800437a:	6826      	ldr	r6, [r4, #0]
 800437c:	6961      	ldr	r1, [r4, #20]
 800437e:	1d18      	adds	r0, r3, #4
 8004380:	6028      	str	r0, [r5, #0]
 8004382:	0635      	lsls	r5, r6, #24
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	d501      	bpl.n	800438c <_printf_i+0x1c4>
 8004388:	6019      	str	r1, [r3, #0]
 800438a:	e002      	b.n	8004392 <_printf_i+0x1ca>
 800438c:	0670      	lsls	r0, r6, #25
 800438e:	d5fb      	bpl.n	8004388 <_printf_i+0x1c0>
 8004390:	8019      	strh	r1, [r3, #0]
 8004392:	2300      	movs	r3, #0
 8004394:	6123      	str	r3, [r4, #16]
 8004396:	4615      	mov	r5, r2
 8004398:	e7bc      	b.n	8004314 <_printf_i+0x14c>
 800439a:	682b      	ldr	r3, [r5, #0]
 800439c:	1d1a      	adds	r2, r3, #4
 800439e:	602a      	str	r2, [r5, #0]
 80043a0:	681d      	ldr	r5, [r3, #0]
 80043a2:	6862      	ldr	r2, [r4, #4]
 80043a4:	2100      	movs	r1, #0
 80043a6:	4628      	mov	r0, r5
 80043a8:	f7fb ff12 	bl	80001d0 <memchr>
 80043ac:	b108      	cbz	r0, 80043b2 <_printf_i+0x1ea>
 80043ae:	1b40      	subs	r0, r0, r5
 80043b0:	6060      	str	r0, [r4, #4]
 80043b2:	6863      	ldr	r3, [r4, #4]
 80043b4:	6123      	str	r3, [r4, #16]
 80043b6:	2300      	movs	r3, #0
 80043b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043bc:	e7aa      	b.n	8004314 <_printf_i+0x14c>
 80043be:	6923      	ldr	r3, [r4, #16]
 80043c0:	462a      	mov	r2, r5
 80043c2:	4649      	mov	r1, r9
 80043c4:	4640      	mov	r0, r8
 80043c6:	47d0      	blx	sl
 80043c8:	3001      	adds	r0, #1
 80043ca:	d0ad      	beq.n	8004328 <_printf_i+0x160>
 80043cc:	6823      	ldr	r3, [r4, #0]
 80043ce:	079b      	lsls	r3, r3, #30
 80043d0:	d413      	bmi.n	80043fa <_printf_i+0x232>
 80043d2:	68e0      	ldr	r0, [r4, #12]
 80043d4:	9b03      	ldr	r3, [sp, #12]
 80043d6:	4298      	cmp	r0, r3
 80043d8:	bfb8      	it	lt
 80043da:	4618      	movlt	r0, r3
 80043dc:	e7a6      	b.n	800432c <_printf_i+0x164>
 80043de:	2301      	movs	r3, #1
 80043e0:	4632      	mov	r2, r6
 80043e2:	4649      	mov	r1, r9
 80043e4:	4640      	mov	r0, r8
 80043e6:	47d0      	blx	sl
 80043e8:	3001      	adds	r0, #1
 80043ea:	d09d      	beq.n	8004328 <_printf_i+0x160>
 80043ec:	3501      	adds	r5, #1
 80043ee:	68e3      	ldr	r3, [r4, #12]
 80043f0:	9903      	ldr	r1, [sp, #12]
 80043f2:	1a5b      	subs	r3, r3, r1
 80043f4:	42ab      	cmp	r3, r5
 80043f6:	dcf2      	bgt.n	80043de <_printf_i+0x216>
 80043f8:	e7eb      	b.n	80043d2 <_printf_i+0x20a>
 80043fa:	2500      	movs	r5, #0
 80043fc:	f104 0619 	add.w	r6, r4, #25
 8004400:	e7f5      	b.n	80043ee <_printf_i+0x226>
 8004402:	bf00      	nop
 8004404:	080083fe 	.word	0x080083fe
 8004408:	0800840f 	.word	0x0800840f

0800440c <_scanf_float>:
 800440c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004410:	b087      	sub	sp, #28
 8004412:	4617      	mov	r7, r2
 8004414:	9303      	str	r3, [sp, #12]
 8004416:	688b      	ldr	r3, [r1, #8]
 8004418:	1e5a      	subs	r2, r3, #1
 800441a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800441e:	bf83      	ittte	hi
 8004420:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004424:	195b      	addhi	r3, r3, r5
 8004426:	9302      	strhi	r3, [sp, #8]
 8004428:	2300      	movls	r3, #0
 800442a:	bf86      	itte	hi
 800442c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004430:	608b      	strhi	r3, [r1, #8]
 8004432:	9302      	strls	r3, [sp, #8]
 8004434:	680b      	ldr	r3, [r1, #0]
 8004436:	468b      	mov	fp, r1
 8004438:	2500      	movs	r5, #0
 800443a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800443e:	f84b 3b1c 	str.w	r3, [fp], #28
 8004442:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004446:	4680      	mov	r8, r0
 8004448:	460c      	mov	r4, r1
 800444a:	465e      	mov	r6, fp
 800444c:	46aa      	mov	sl, r5
 800444e:	46a9      	mov	r9, r5
 8004450:	9501      	str	r5, [sp, #4]
 8004452:	68a2      	ldr	r2, [r4, #8]
 8004454:	b152      	cbz	r2, 800446c <_scanf_float+0x60>
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	781b      	ldrb	r3, [r3, #0]
 800445a:	2b4e      	cmp	r3, #78	; 0x4e
 800445c:	d864      	bhi.n	8004528 <_scanf_float+0x11c>
 800445e:	2b40      	cmp	r3, #64	; 0x40
 8004460:	d83c      	bhi.n	80044dc <_scanf_float+0xd0>
 8004462:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004466:	b2c8      	uxtb	r0, r1
 8004468:	280e      	cmp	r0, #14
 800446a:	d93a      	bls.n	80044e2 <_scanf_float+0xd6>
 800446c:	f1b9 0f00 	cmp.w	r9, #0
 8004470:	d003      	beq.n	800447a <_scanf_float+0x6e>
 8004472:	6823      	ldr	r3, [r4, #0]
 8004474:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004478:	6023      	str	r3, [r4, #0]
 800447a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800447e:	f1ba 0f01 	cmp.w	sl, #1
 8004482:	f200 8113 	bhi.w	80046ac <_scanf_float+0x2a0>
 8004486:	455e      	cmp	r6, fp
 8004488:	f200 8105 	bhi.w	8004696 <_scanf_float+0x28a>
 800448c:	2501      	movs	r5, #1
 800448e:	4628      	mov	r0, r5
 8004490:	b007      	add	sp, #28
 8004492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004496:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800449a:	2a0d      	cmp	r2, #13
 800449c:	d8e6      	bhi.n	800446c <_scanf_float+0x60>
 800449e:	a101      	add	r1, pc, #4	; (adr r1, 80044a4 <_scanf_float+0x98>)
 80044a0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80044a4:	080045e3 	.word	0x080045e3
 80044a8:	0800446d 	.word	0x0800446d
 80044ac:	0800446d 	.word	0x0800446d
 80044b0:	0800446d 	.word	0x0800446d
 80044b4:	08004643 	.word	0x08004643
 80044b8:	0800461b 	.word	0x0800461b
 80044bc:	0800446d 	.word	0x0800446d
 80044c0:	0800446d 	.word	0x0800446d
 80044c4:	080045f1 	.word	0x080045f1
 80044c8:	0800446d 	.word	0x0800446d
 80044cc:	0800446d 	.word	0x0800446d
 80044d0:	0800446d 	.word	0x0800446d
 80044d4:	0800446d 	.word	0x0800446d
 80044d8:	080045a9 	.word	0x080045a9
 80044dc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80044e0:	e7db      	b.n	800449a <_scanf_float+0x8e>
 80044e2:	290e      	cmp	r1, #14
 80044e4:	d8c2      	bhi.n	800446c <_scanf_float+0x60>
 80044e6:	a001      	add	r0, pc, #4	; (adr r0, 80044ec <_scanf_float+0xe0>)
 80044e8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80044ec:	0800459b 	.word	0x0800459b
 80044f0:	0800446d 	.word	0x0800446d
 80044f4:	0800459b 	.word	0x0800459b
 80044f8:	0800462f 	.word	0x0800462f
 80044fc:	0800446d 	.word	0x0800446d
 8004500:	08004549 	.word	0x08004549
 8004504:	08004585 	.word	0x08004585
 8004508:	08004585 	.word	0x08004585
 800450c:	08004585 	.word	0x08004585
 8004510:	08004585 	.word	0x08004585
 8004514:	08004585 	.word	0x08004585
 8004518:	08004585 	.word	0x08004585
 800451c:	08004585 	.word	0x08004585
 8004520:	08004585 	.word	0x08004585
 8004524:	08004585 	.word	0x08004585
 8004528:	2b6e      	cmp	r3, #110	; 0x6e
 800452a:	d809      	bhi.n	8004540 <_scanf_float+0x134>
 800452c:	2b60      	cmp	r3, #96	; 0x60
 800452e:	d8b2      	bhi.n	8004496 <_scanf_float+0x8a>
 8004530:	2b54      	cmp	r3, #84	; 0x54
 8004532:	d077      	beq.n	8004624 <_scanf_float+0x218>
 8004534:	2b59      	cmp	r3, #89	; 0x59
 8004536:	d199      	bne.n	800446c <_scanf_float+0x60>
 8004538:	2d07      	cmp	r5, #7
 800453a:	d197      	bne.n	800446c <_scanf_float+0x60>
 800453c:	2508      	movs	r5, #8
 800453e:	e029      	b.n	8004594 <_scanf_float+0x188>
 8004540:	2b74      	cmp	r3, #116	; 0x74
 8004542:	d06f      	beq.n	8004624 <_scanf_float+0x218>
 8004544:	2b79      	cmp	r3, #121	; 0x79
 8004546:	e7f6      	b.n	8004536 <_scanf_float+0x12a>
 8004548:	6821      	ldr	r1, [r4, #0]
 800454a:	05c8      	lsls	r0, r1, #23
 800454c:	d51a      	bpl.n	8004584 <_scanf_float+0x178>
 800454e:	9b02      	ldr	r3, [sp, #8]
 8004550:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004554:	6021      	str	r1, [r4, #0]
 8004556:	f109 0901 	add.w	r9, r9, #1
 800455a:	b11b      	cbz	r3, 8004564 <_scanf_float+0x158>
 800455c:	3b01      	subs	r3, #1
 800455e:	3201      	adds	r2, #1
 8004560:	9302      	str	r3, [sp, #8]
 8004562:	60a2      	str	r2, [r4, #8]
 8004564:	68a3      	ldr	r3, [r4, #8]
 8004566:	3b01      	subs	r3, #1
 8004568:	60a3      	str	r3, [r4, #8]
 800456a:	6923      	ldr	r3, [r4, #16]
 800456c:	3301      	adds	r3, #1
 800456e:	6123      	str	r3, [r4, #16]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	3b01      	subs	r3, #1
 8004574:	2b00      	cmp	r3, #0
 8004576:	607b      	str	r3, [r7, #4]
 8004578:	f340 8084 	ble.w	8004684 <_scanf_float+0x278>
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	3301      	adds	r3, #1
 8004580:	603b      	str	r3, [r7, #0]
 8004582:	e766      	b.n	8004452 <_scanf_float+0x46>
 8004584:	eb1a 0f05 	cmn.w	sl, r5
 8004588:	f47f af70 	bne.w	800446c <_scanf_float+0x60>
 800458c:	6822      	ldr	r2, [r4, #0]
 800458e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004592:	6022      	str	r2, [r4, #0]
 8004594:	f806 3b01 	strb.w	r3, [r6], #1
 8004598:	e7e4      	b.n	8004564 <_scanf_float+0x158>
 800459a:	6822      	ldr	r2, [r4, #0]
 800459c:	0610      	lsls	r0, r2, #24
 800459e:	f57f af65 	bpl.w	800446c <_scanf_float+0x60>
 80045a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045a6:	e7f4      	b.n	8004592 <_scanf_float+0x186>
 80045a8:	f1ba 0f00 	cmp.w	sl, #0
 80045ac:	d10e      	bne.n	80045cc <_scanf_float+0x1c0>
 80045ae:	f1b9 0f00 	cmp.w	r9, #0
 80045b2:	d10e      	bne.n	80045d2 <_scanf_float+0x1c6>
 80045b4:	6822      	ldr	r2, [r4, #0]
 80045b6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80045ba:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80045be:	d108      	bne.n	80045d2 <_scanf_float+0x1c6>
 80045c0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80045c4:	6022      	str	r2, [r4, #0]
 80045c6:	f04f 0a01 	mov.w	sl, #1
 80045ca:	e7e3      	b.n	8004594 <_scanf_float+0x188>
 80045cc:	f1ba 0f02 	cmp.w	sl, #2
 80045d0:	d055      	beq.n	800467e <_scanf_float+0x272>
 80045d2:	2d01      	cmp	r5, #1
 80045d4:	d002      	beq.n	80045dc <_scanf_float+0x1d0>
 80045d6:	2d04      	cmp	r5, #4
 80045d8:	f47f af48 	bne.w	800446c <_scanf_float+0x60>
 80045dc:	3501      	adds	r5, #1
 80045de:	b2ed      	uxtb	r5, r5
 80045e0:	e7d8      	b.n	8004594 <_scanf_float+0x188>
 80045e2:	f1ba 0f01 	cmp.w	sl, #1
 80045e6:	f47f af41 	bne.w	800446c <_scanf_float+0x60>
 80045ea:	f04f 0a02 	mov.w	sl, #2
 80045ee:	e7d1      	b.n	8004594 <_scanf_float+0x188>
 80045f0:	b97d      	cbnz	r5, 8004612 <_scanf_float+0x206>
 80045f2:	f1b9 0f00 	cmp.w	r9, #0
 80045f6:	f47f af3c 	bne.w	8004472 <_scanf_float+0x66>
 80045fa:	6822      	ldr	r2, [r4, #0]
 80045fc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004600:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004604:	f47f af39 	bne.w	800447a <_scanf_float+0x6e>
 8004608:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800460c:	6022      	str	r2, [r4, #0]
 800460e:	2501      	movs	r5, #1
 8004610:	e7c0      	b.n	8004594 <_scanf_float+0x188>
 8004612:	2d03      	cmp	r5, #3
 8004614:	d0e2      	beq.n	80045dc <_scanf_float+0x1d0>
 8004616:	2d05      	cmp	r5, #5
 8004618:	e7de      	b.n	80045d8 <_scanf_float+0x1cc>
 800461a:	2d02      	cmp	r5, #2
 800461c:	f47f af26 	bne.w	800446c <_scanf_float+0x60>
 8004620:	2503      	movs	r5, #3
 8004622:	e7b7      	b.n	8004594 <_scanf_float+0x188>
 8004624:	2d06      	cmp	r5, #6
 8004626:	f47f af21 	bne.w	800446c <_scanf_float+0x60>
 800462a:	2507      	movs	r5, #7
 800462c:	e7b2      	b.n	8004594 <_scanf_float+0x188>
 800462e:	6822      	ldr	r2, [r4, #0]
 8004630:	0591      	lsls	r1, r2, #22
 8004632:	f57f af1b 	bpl.w	800446c <_scanf_float+0x60>
 8004636:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800463a:	6022      	str	r2, [r4, #0]
 800463c:	f8cd 9004 	str.w	r9, [sp, #4]
 8004640:	e7a8      	b.n	8004594 <_scanf_float+0x188>
 8004642:	6822      	ldr	r2, [r4, #0]
 8004644:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004648:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800464c:	d006      	beq.n	800465c <_scanf_float+0x250>
 800464e:	0550      	lsls	r0, r2, #21
 8004650:	f57f af0c 	bpl.w	800446c <_scanf_float+0x60>
 8004654:	f1b9 0f00 	cmp.w	r9, #0
 8004658:	f43f af0f 	beq.w	800447a <_scanf_float+0x6e>
 800465c:	0591      	lsls	r1, r2, #22
 800465e:	bf58      	it	pl
 8004660:	9901      	ldrpl	r1, [sp, #4]
 8004662:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004666:	bf58      	it	pl
 8004668:	eba9 0101 	subpl.w	r1, r9, r1
 800466c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004670:	bf58      	it	pl
 8004672:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004676:	6022      	str	r2, [r4, #0]
 8004678:	f04f 0900 	mov.w	r9, #0
 800467c:	e78a      	b.n	8004594 <_scanf_float+0x188>
 800467e:	f04f 0a03 	mov.w	sl, #3
 8004682:	e787      	b.n	8004594 <_scanf_float+0x188>
 8004684:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004688:	4639      	mov	r1, r7
 800468a:	4640      	mov	r0, r8
 800468c:	4798      	blx	r3
 800468e:	2800      	cmp	r0, #0
 8004690:	f43f aedf 	beq.w	8004452 <_scanf_float+0x46>
 8004694:	e6ea      	b.n	800446c <_scanf_float+0x60>
 8004696:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800469a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800469e:	463a      	mov	r2, r7
 80046a0:	4640      	mov	r0, r8
 80046a2:	4798      	blx	r3
 80046a4:	6923      	ldr	r3, [r4, #16]
 80046a6:	3b01      	subs	r3, #1
 80046a8:	6123      	str	r3, [r4, #16]
 80046aa:	e6ec      	b.n	8004486 <_scanf_float+0x7a>
 80046ac:	1e6b      	subs	r3, r5, #1
 80046ae:	2b06      	cmp	r3, #6
 80046b0:	d825      	bhi.n	80046fe <_scanf_float+0x2f2>
 80046b2:	2d02      	cmp	r5, #2
 80046b4:	d836      	bhi.n	8004724 <_scanf_float+0x318>
 80046b6:	455e      	cmp	r6, fp
 80046b8:	f67f aee8 	bls.w	800448c <_scanf_float+0x80>
 80046bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80046c0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80046c4:	463a      	mov	r2, r7
 80046c6:	4640      	mov	r0, r8
 80046c8:	4798      	blx	r3
 80046ca:	6923      	ldr	r3, [r4, #16]
 80046cc:	3b01      	subs	r3, #1
 80046ce:	6123      	str	r3, [r4, #16]
 80046d0:	e7f1      	b.n	80046b6 <_scanf_float+0x2aa>
 80046d2:	9802      	ldr	r0, [sp, #8]
 80046d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80046d8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80046dc:	9002      	str	r0, [sp, #8]
 80046de:	463a      	mov	r2, r7
 80046e0:	4640      	mov	r0, r8
 80046e2:	4798      	blx	r3
 80046e4:	6923      	ldr	r3, [r4, #16]
 80046e6:	3b01      	subs	r3, #1
 80046e8:	6123      	str	r3, [r4, #16]
 80046ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80046ee:	fa5f fa8a 	uxtb.w	sl, sl
 80046f2:	f1ba 0f02 	cmp.w	sl, #2
 80046f6:	d1ec      	bne.n	80046d2 <_scanf_float+0x2c6>
 80046f8:	3d03      	subs	r5, #3
 80046fa:	b2ed      	uxtb	r5, r5
 80046fc:	1b76      	subs	r6, r6, r5
 80046fe:	6823      	ldr	r3, [r4, #0]
 8004700:	05da      	lsls	r2, r3, #23
 8004702:	d52f      	bpl.n	8004764 <_scanf_float+0x358>
 8004704:	055b      	lsls	r3, r3, #21
 8004706:	d510      	bpl.n	800472a <_scanf_float+0x31e>
 8004708:	455e      	cmp	r6, fp
 800470a:	f67f aebf 	bls.w	800448c <_scanf_float+0x80>
 800470e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004712:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004716:	463a      	mov	r2, r7
 8004718:	4640      	mov	r0, r8
 800471a:	4798      	blx	r3
 800471c:	6923      	ldr	r3, [r4, #16]
 800471e:	3b01      	subs	r3, #1
 8004720:	6123      	str	r3, [r4, #16]
 8004722:	e7f1      	b.n	8004708 <_scanf_float+0x2fc>
 8004724:	46aa      	mov	sl, r5
 8004726:	9602      	str	r6, [sp, #8]
 8004728:	e7df      	b.n	80046ea <_scanf_float+0x2de>
 800472a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800472e:	6923      	ldr	r3, [r4, #16]
 8004730:	2965      	cmp	r1, #101	; 0x65
 8004732:	f103 33ff 	add.w	r3, r3, #4294967295
 8004736:	f106 35ff 	add.w	r5, r6, #4294967295
 800473a:	6123      	str	r3, [r4, #16]
 800473c:	d00c      	beq.n	8004758 <_scanf_float+0x34c>
 800473e:	2945      	cmp	r1, #69	; 0x45
 8004740:	d00a      	beq.n	8004758 <_scanf_float+0x34c>
 8004742:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004746:	463a      	mov	r2, r7
 8004748:	4640      	mov	r0, r8
 800474a:	4798      	blx	r3
 800474c:	6923      	ldr	r3, [r4, #16]
 800474e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004752:	3b01      	subs	r3, #1
 8004754:	1eb5      	subs	r5, r6, #2
 8004756:	6123      	str	r3, [r4, #16]
 8004758:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800475c:	463a      	mov	r2, r7
 800475e:	4640      	mov	r0, r8
 8004760:	4798      	blx	r3
 8004762:	462e      	mov	r6, r5
 8004764:	6825      	ldr	r5, [r4, #0]
 8004766:	f015 0510 	ands.w	r5, r5, #16
 800476a:	d158      	bne.n	800481e <_scanf_float+0x412>
 800476c:	7035      	strb	r5, [r6, #0]
 800476e:	6823      	ldr	r3, [r4, #0]
 8004770:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004774:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004778:	d11c      	bne.n	80047b4 <_scanf_float+0x3a8>
 800477a:	9b01      	ldr	r3, [sp, #4]
 800477c:	454b      	cmp	r3, r9
 800477e:	eba3 0209 	sub.w	r2, r3, r9
 8004782:	d124      	bne.n	80047ce <_scanf_float+0x3c2>
 8004784:	2200      	movs	r2, #0
 8004786:	4659      	mov	r1, fp
 8004788:	4640      	mov	r0, r8
 800478a:	f002 fd0d 	bl	80071a8 <_strtod_r>
 800478e:	9b03      	ldr	r3, [sp, #12]
 8004790:	6821      	ldr	r1, [r4, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f011 0f02 	tst.w	r1, #2
 8004798:	ec57 6b10 	vmov	r6, r7, d0
 800479c:	f103 0204 	add.w	r2, r3, #4
 80047a0:	d020      	beq.n	80047e4 <_scanf_float+0x3d8>
 80047a2:	9903      	ldr	r1, [sp, #12]
 80047a4:	600a      	str	r2, [r1, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	e9c3 6700 	strd	r6, r7, [r3]
 80047ac:	68e3      	ldr	r3, [r4, #12]
 80047ae:	3301      	adds	r3, #1
 80047b0:	60e3      	str	r3, [r4, #12]
 80047b2:	e66c      	b.n	800448e <_scanf_float+0x82>
 80047b4:	9b04      	ldr	r3, [sp, #16]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d0e4      	beq.n	8004784 <_scanf_float+0x378>
 80047ba:	9905      	ldr	r1, [sp, #20]
 80047bc:	230a      	movs	r3, #10
 80047be:	462a      	mov	r2, r5
 80047c0:	3101      	adds	r1, #1
 80047c2:	4640      	mov	r0, r8
 80047c4:	f002 fd78 	bl	80072b8 <_strtol_r>
 80047c8:	9b04      	ldr	r3, [sp, #16]
 80047ca:	9e05      	ldr	r6, [sp, #20]
 80047cc:	1ac2      	subs	r2, r0, r3
 80047ce:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80047d2:	429e      	cmp	r6, r3
 80047d4:	bf28      	it	cs
 80047d6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80047da:	4912      	ldr	r1, [pc, #72]	; (8004824 <_scanf_float+0x418>)
 80047dc:	4630      	mov	r0, r6
 80047de:	f000 f931 	bl	8004a44 <siprintf>
 80047e2:	e7cf      	b.n	8004784 <_scanf_float+0x378>
 80047e4:	f011 0f04 	tst.w	r1, #4
 80047e8:	9903      	ldr	r1, [sp, #12]
 80047ea:	600a      	str	r2, [r1, #0]
 80047ec:	d1db      	bne.n	80047a6 <_scanf_float+0x39a>
 80047ee:	f8d3 8000 	ldr.w	r8, [r3]
 80047f2:	ee10 2a10 	vmov	r2, s0
 80047f6:	ee10 0a10 	vmov	r0, s0
 80047fa:	463b      	mov	r3, r7
 80047fc:	4639      	mov	r1, r7
 80047fe:	f7fc f995 	bl	8000b2c <__aeabi_dcmpun>
 8004802:	b128      	cbz	r0, 8004810 <_scanf_float+0x404>
 8004804:	4808      	ldr	r0, [pc, #32]	; (8004828 <_scanf_float+0x41c>)
 8004806:	f000 fa93 	bl	8004d30 <nanf>
 800480a:	ed88 0a00 	vstr	s0, [r8]
 800480e:	e7cd      	b.n	80047ac <_scanf_float+0x3a0>
 8004810:	4630      	mov	r0, r6
 8004812:	4639      	mov	r1, r7
 8004814:	f7fc f9e8 	bl	8000be8 <__aeabi_d2f>
 8004818:	f8c8 0000 	str.w	r0, [r8]
 800481c:	e7c6      	b.n	80047ac <_scanf_float+0x3a0>
 800481e:	2500      	movs	r5, #0
 8004820:	e635      	b.n	800448e <_scanf_float+0x82>
 8004822:	bf00      	nop
 8004824:	08008420 	.word	0x08008420
 8004828:	080087b5 	.word	0x080087b5

0800482c <std>:
 800482c:	2300      	movs	r3, #0
 800482e:	b510      	push	{r4, lr}
 8004830:	4604      	mov	r4, r0
 8004832:	e9c0 3300 	strd	r3, r3, [r0]
 8004836:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800483a:	6083      	str	r3, [r0, #8]
 800483c:	8181      	strh	r1, [r0, #12]
 800483e:	6643      	str	r3, [r0, #100]	; 0x64
 8004840:	81c2      	strh	r2, [r0, #14]
 8004842:	6183      	str	r3, [r0, #24]
 8004844:	4619      	mov	r1, r3
 8004846:	2208      	movs	r2, #8
 8004848:	305c      	adds	r0, #92	; 0x5c
 800484a:	f000 f9f3 	bl	8004c34 <memset>
 800484e:	4b05      	ldr	r3, [pc, #20]	; (8004864 <std+0x38>)
 8004850:	6263      	str	r3, [r4, #36]	; 0x24
 8004852:	4b05      	ldr	r3, [pc, #20]	; (8004868 <std+0x3c>)
 8004854:	62a3      	str	r3, [r4, #40]	; 0x28
 8004856:	4b05      	ldr	r3, [pc, #20]	; (800486c <std+0x40>)
 8004858:	62e3      	str	r3, [r4, #44]	; 0x2c
 800485a:	4b05      	ldr	r3, [pc, #20]	; (8004870 <std+0x44>)
 800485c:	6224      	str	r4, [r4, #32]
 800485e:	6323      	str	r3, [r4, #48]	; 0x30
 8004860:	bd10      	pop	{r4, pc}
 8004862:	bf00      	nop
 8004864:	08004a85 	.word	0x08004a85
 8004868:	08004aa7 	.word	0x08004aa7
 800486c:	08004adf 	.word	0x08004adf
 8004870:	08004b03 	.word	0x08004b03

08004874 <stdio_exit_handler>:
 8004874:	4a02      	ldr	r2, [pc, #8]	; (8004880 <stdio_exit_handler+0xc>)
 8004876:	4903      	ldr	r1, [pc, #12]	; (8004884 <stdio_exit_handler+0x10>)
 8004878:	4803      	ldr	r0, [pc, #12]	; (8004888 <stdio_exit_handler+0x14>)
 800487a:	f000 b869 	b.w	8004950 <_fwalk_sglue>
 800487e:	bf00      	nop
 8004880:	20000010 	.word	0x20000010
 8004884:	08007679 	.word	0x08007679
 8004888:	2000001c 	.word	0x2000001c

0800488c <cleanup_stdio>:
 800488c:	6841      	ldr	r1, [r0, #4]
 800488e:	4b0c      	ldr	r3, [pc, #48]	; (80048c0 <cleanup_stdio+0x34>)
 8004890:	4299      	cmp	r1, r3
 8004892:	b510      	push	{r4, lr}
 8004894:	4604      	mov	r4, r0
 8004896:	d001      	beq.n	800489c <cleanup_stdio+0x10>
 8004898:	f002 feee 	bl	8007678 <_fflush_r>
 800489c:	68a1      	ldr	r1, [r4, #8]
 800489e:	4b09      	ldr	r3, [pc, #36]	; (80048c4 <cleanup_stdio+0x38>)
 80048a0:	4299      	cmp	r1, r3
 80048a2:	d002      	beq.n	80048aa <cleanup_stdio+0x1e>
 80048a4:	4620      	mov	r0, r4
 80048a6:	f002 fee7 	bl	8007678 <_fflush_r>
 80048aa:	68e1      	ldr	r1, [r4, #12]
 80048ac:	4b06      	ldr	r3, [pc, #24]	; (80048c8 <cleanup_stdio+0x3c>)
 80048ae:	4299      	cmp	r1, r3
 80048b0:	d004      	beq.n	80048bc <cleanup_stdio+0x30>
 80048b2:	4620      	mov	r0, r4
 80048b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048b8:	f002 bede 	b.w	8007678 <_fflush_r>
 80048bc:	bd10      	pop	{r4, pc}
 80048be:	bf00      	nop
 80048c0:	20000250 	.word	0x20000250
 80048c4:	200002b8 	.word	0x200002b8
 80048c8:	20000320 	.word	0x20000320

080048cc <global_stdio_init.part.0>:
 80048cc:	b510      	push	{r4, lr}
 80048ce:	4b0b      	ldr	r3, [pc, #44]	; (80048fc <global_stdio_init.part.0+0x30>)
 80048d0:	4c0b      	ldr	r4, [pc, #44]	; (8004900 <global_stdio_init.part.0+0x34>)
 80048d2:	4a0c      	ldr	r2, [pc, #48]	; (8004904 <global_stdio_init.part.0+0x38>)
 80048d4:	601a      	str	r2, [r3, #0]
 80048d6:	4620      	mov	r0, r4
 80048d8:	2200      	movs	r2, #0
 80048da:	2104      	movs	r1, #4
 80048dc:	f7ff ffa6 	bl	800482c <std>
 80048e0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80048e4:	2201      	movs	r2, #1
 80048e6:	2109      	movs	r1, #9
 80048e8:	f7ff ffa0 	bl	800482c <std>
 80048ec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80048f0:	2202      	movs	r2, #2
 80048f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048f6:	2112      	movs	r1, #18
 80048f8:	f7ff bf98 	b.w	800482c <std>
 80048fc:	20000388 	.word	0x20000388
 8004900:	20000250 	.word	0x20000250
 8004904:	08004875 	.word	0x08004875

08004908 <__sfp_lock_acquire>:
 8004908:	4801      	ldr	r0, [pc, #4]	; (8004910 <__sfp_lock_acquire+0x8>)
 800490a:	f000 ba0f 	b.w	8004d2c <__retarget_lock_acquire_recursive>
 800490e:	bf00      	nop
 8004910:	20000391 	.word	0x20000391

08004914 <__sfp_lock_release>:
 8004914:	4801      	ldr	r0, [pc, #4]	; (800491c <__sfp_lock_release+0x8>)
 8004916:	f000 ba0a 	b.w	8004d2e <__retarget_lock_release_recursive>
 800491a:	bf00      	nop
 800491c:	20000391 	.word	0x20000391

08004920 <__sinit>:
 8004920:	b510      	push	{r4, lr}
 8004922:	4604      	mov	r4, r0
 8004924:	f7ff fff0 	bl	8004908 <__sfp_lock_acquire>
 8004928:	6a23      	ldr	r3, [r4, #32]
 800492a:	b11b      	cbz	r3, 8004934 <__sinit+0x14>
 800492c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004930:	f7ff bff0 	b.w	8004914 <__sfp_lock_release>
 8004934:	4b04      	ldr	r3, [pc, #16]	; (8004948 <__sinit+0x28>)
 8004936:	6223      	str	r3, [r4, #32]
 8004938:	4b04      	ldr	r3, [pc, #16]	; (800494c <__sinit+0x2c>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d1f5      	bne.n	800492c <__sinit+0xc>
 8004940:	f7ff ffc4 	bl	80048cc <global_stdio_init.part.0>
 8004944:	e7f2      	b.n	800492c <__sinit+0xc>
 8004946:	bf00      	nop
 8004948:	0800488d 	.word	0x0800488d
 800494c:	20000388 	.word	0x20000388

08004950 <_fwalk_sglue>:
 8004950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004954:	4607      	mov	r7, r0
 8004956:	4688      	mov	r8, r1
 8004958:	4614      	mov	r4, r2
 800495a:	2600      	movs	r6, #0
 800495c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004960:	f1b9 0901 	subs.w	r9, r9, #1
 8004964:	d505      	bpl.n	8004972 <_fwalk_sglue+0x22>
 8004966:	6824      	ldr	r4, [r4, #0]
 8004968:	2c00      	cmp	r4, #0
 800496a:	d1f7      	bne.n	800495c <_fwalk_sglue+0xc>
 800496c:	4630      	mov	r0, r6
 800496e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004972:	89ab      	ldrh	r3, [r5, #12]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d907      	bls.n	8004988 <_fwalk_sglue+0x38>
 8004978:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800497c:	3301      	adds	r3, #1
 800497e:	d003      	beq.n	8004988 <_fwalk_sglue+0x38>
 8004980:	4629      	mov	r1, r5
 8004982:	4638      	mov	r0, r7
 8004984:	47c0      	blx	r8
 8004986:	4306      	orrs	r6, r0
 8004988:	3568      	adds	r5, #104	; 0x68
 800498a:	e7e9      	b.n	8004960 <_fwalk_sglue+0x10>

0800498c <_puts_r>:
 800498c:	6a03      	ldr	r3, [r0, #32]
 800498e:	b570      	push	{r4, r5, r6, lr}
 8004990:	6884      	ldr	r4, [r0, #8]
 8004992:	4605      	mov	r5, r0
 8004994:	460e      	mov	r6, r1
 8004996:	b90b      	cbnz	r3, 800499c <_puts_r+0x10>
 8004998:	f7ff ffc2 	bl	8004920 <__sinit>
 800499c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800499e:	07db      	lsls	r3, r3, #31
 80049a0:	d405      	bmi.n	80049ae <_puts_r+0x22>
 80049a2:	89a3      	ldrh	r3, [r4, #12]
 80049a4:	0598      	lsls	r0, r3, #22
 80049a6:	d402      	bmi.n	80049ae <_puts_r+0x22>
 80049a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049aa:	f000 f9bf 	bl	8004d2c <__retarget_lock_acquire_recursive>
 80049ae:	89a3      	ldrh	r3, [r4, #12]
 80049b0:	0719      	lsls	r1, r3, #28
 80049b2:	d513      	bpl.n	80049dc <_puts_r+0x50>
 80049b4:	6923      	ldr	r3, [r4, #16]
 80049b6:	b18b      	cbz	r3, 80049dc <_puts_r+0x50>
 80049b8:	3e01      	subs	r6, #1
 80049ba:	68a3      	ldr	r3, [r4, #8]
 80049bc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80049c0:	3b01      	subs	r3, #1
 80049c2:	60a3      	str	r3, [r4, #8]
 80049c4:	b9e9      	cbnz	r1, 8004a02 <_puts_r+0x76>
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	da2e      	bge.n	8004a28 <_puts_r+0x9c>
 80049ca:	4622      	mov	r2, r4
 80049cc:	210a      	movs	r1, #10
 80049ce:	4628      	mov	r0, r5
 80049d0:	f000 f89b 	bl	8004b0a <__swbuf_r>
 80049d4:	3001      	adds	r0, #1
 80049d6:	d007      	beq.n	80049e8 <_puts_r+0x5c>
 80049d8:	250a      	movs	r5, #10
 80049da:	e007      	b.n	80049ec <_puts_r+0x60>
 80049dc:	4621      	mov	r1, r4
 80049de:	4628      	mov	r0, r5
 80049e0:	f000 f8d0 	bl	8004b84 <__swsetup_r>
 80049e4:	2800      	cmp	r0, #0
 80049e6:	d0e7      	beq.n	80049b8 <_puts_r+0x2c>
 80049e8:	f04f 35ff 	mov.w	r5, #4294967295
 80049ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80049ee:	07da      	lsls	r2, r3, #31
 80049f0:	d405      	bmi.n	80049fe <_puts_r+0x72>
 80049f2:	89a3      	ldrh	r3, [r4, #12]
 80049f4:	059b      	lsls	r3, r3, #22
 80049f6:	d402      	bmi.n	80049fe <_puts_r+0x72>
 80049f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049fa:	f000 f998 	bl	8004d2e <__retarget_lock_release_recursive>
 80049fe:	4628      	mov	r0, r5
 8004a00:	bd70      	pop	{r4, r5, r6, pc}
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	da04      	bge.n	8004a10 <_puts_r+0x84>
 8004a06:	69a2      	ldr	r2, [r4, #24]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	dc06      	bgt.n	8004a1a <_puts_r+0x8e>
 8004a0c:	290a      	cmp	r1, #10
 8004a0e:	d004      	beq.n	8004a1a <_puts_r+0x8e>
 8004a10:	6823      	ldr	r3, [r4, #0]
 8004a12:	1c5a      	adds	r2, r3, #1
 8004a14:	6022      	str	r2, [r4, #0]
 8004a16:	7019      	strb	r1, [r3, #0]
 8004a18:	e7cf      	b.n	80049ba <_puts_r+0x2e>
 8004a1a:	4622      	mov	r2, r4
 8004a1c:	4628      	mov	r0, r5
 8004a1e:	f000 f874 	bl	8004b0a <__swbuf_r>
 8004a22:	3001      	adds	r0, #1
 8004a24:	d1c9      	bne.n	80049ba <_puts_r+0x2e>
 8004a26:	e7df      	b.n	80049e8 <_puts_r+0x5c>
 8004a28:	6823      	ldr	r3, [r4, #0]
 8004a2a:	250a      	movs	r5, #10
 8004a2c:	1c5a      	adds	r2, r3, #1
 8004a2e:	6022      	str	r2, [r4, #0]
 8004a30:	701d      	strb	r5, [r3, #0]
 8004a32:	e7db      	b.n	80049ec <_puts_r+0x60>

08004a34 <puts>:
 8004a34:	4b02      	ldr	r3, [pc, #8]	; (8004a40 <puts+0xc>)
 8004a36:	4601      	mov	r1, r0
 8004a38:	6818      	ldr	r0, [r3, #0]
 8004a3a:	f7ff bfa7 	b.w	800498c <_puts_r>
 8004a3e:	bf00      	nop
 8004a40:	20000068 	.word	0x20000068

08004a44 <siprintf>:
 8004a44:	b40e      	push	{r1, r2, r3}
 8004a46:	b500      	push	{lr}
 8004a48:	b09c      	sub	sp, #112	; 0x70
 8004a4a:	ab1d      	add	r3, sp, #116	; 0x74
 8004a4c:	9002      	str	r0, [sp, #8]
 8004a4e:	9006      	str	r0, [sp, #24]
 8004a50:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a54:	4809      	ldr	r0, [pc, #36]	; (8004a7c <siprintf+0x38>)
 8004a56:	9107      	str	r1, [sp, #28]
 8004a58:	9104      	str	r1, [sp, #16]
 8004a5a:	4909      	ldr	r1, [pc, #36]	; (8004a80 <siprintf+0x3c>)
 8004a5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a60:	9105      	str	r1, [sp, #20]
 8004a62:	6800      	ldr	r0, [r0, #0]
 8004a64:	9301      	str	r3, [sp, #4]
 8004a66:	a902      	add	r1, sp, #8
 8004a68:	f002 fc82 	bl	8007370 <_svfiprintf_r>
 8004a6c:	9b02      	ldr	r3, [sp, #8]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	701a      	strb	r2, [r3, #0]
 8004a72:	b01c      	add	sp, #112	; 0x70
 8004a74:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a78:	b003      	add	sp, #12
 8004a7a:	4770      	bx	lr
 8004a7c:	20000068 	.word	0x20000068
 8004a80:	ffff0208 	.word	0xffff0208

08004a84 <__sread>:
 8004a84:	b510      	push	{r4, lr}
 8004a86:	460c      	mov	r4, r1
 8004a88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a8c:	f000 f900 	bl	8004c90 <_read_r>
 8004a90:	2800      	cmp	r0, #0
 8004a92:	bfab      	itete	ge
 8004a94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004a96:	89a3      	ldrhlt	r3, [r4, #12]
 8004a98:	181b      	addge	r3, r3, r0
 8004a9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004a9e:	bfac      	ite	ge
 8004aa0:	6563      	strge	r3, [r4, #84]	; 0x54
 8004aa2:	81a3      	strhlt	r3, [r4, #12]
 8004aa4:	bd10      	pop	{r4, pc}

08004aa6 <__swrite>:
 8004aa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004aaa:	461f      	mov	r7, r3
 8004aac:	898b      	ldrh	r3, [r1, #12]
 8004aae:	05db      	lsls	r3, r3, #23
 8004ab0:	4605      	mov	r5, r0
 8004ab2:	460c      	mov	r4, r1
 8004ab4:	4616      	mov	r6, r2
 8004ab6:	d505      	bpl.n	8004ac4 <__swrite+0x1e>
 8004ab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004abc:	2302      	movs	r3, #2
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f000 f8d4 	bl	8004c6c <_lseek_r>
 8004ac4:	89a3      	ldrh	r3, [r4, #12]
 8004ac6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004aca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ace:	81a3      	strh	r3, [r4, #12]
 8004ad0:	4632      	mov	r2, r6
 8004ad2:	463b      	mov	r3, r7
 8004ad4:	4628      	mov	r0, r5
 8004ad6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ada:	f000 b8eb 	b.w	8004cb4 <_write_r>

08004ade <__sseek>:
 8004ade:	b510      	push	{r4, lr}
 8004ae0:	460c      	mov	r4, r1
 8004ae2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ae6:	f000 f8c1 	bl	8004c6c <_lseek_r>
 8004aea:	1c43      	adds	r3, r0, #1
 8004aec:	89a3      	ldrh	r3, [r4, #12]
 8004aee:	bf15      	itete	ne
 8004af0:	6560      	strne	r0, [r4, #84]	; 0x54
 8004af2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004af6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004afa:	81a3      	strheq	r3, [r4, #12]
 8004afc:	bf18      	it	ne
 8004afe:	81a3      	strhne	r3, [r4, #12]
 8004b00:	bd10      	pop	{r4, pc}

08004b02 <__sclose>:
 8004b02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b06:	f000 b8a1 	b.w	8004c4c <_close_r>

08004b0a <__swbuf_r>:
 8004b0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b0c:	460e      	mov	r6, r1
 8004b0e:	4614      	mov	r4, r2
 8004b10:	4605      	mov	r5, r0
 8004b12:	b118      	cbz	r0, 8004b1c <__swbuf_r+0x12>
 8004b14:	6a03      	ldr	r3, [r0, #32]
 8004b16:	b90b      	cbnz	r3, 8004b1c <__swbuf_r+0x12>
 8004b18:	f7ff ff02 	bl	8004920 <__sinit>
 8004b1c:	69a3      	ldr	r3, [r4, #24]
 8004b1e:	60a3      	str	r3, [r4, #8]
 8004b20:	89a3      	ldrh	r3, [r4, #12]
 8004b22:	071a      	lsls	r2, r3, #28
 8004b24:	d525      	bpl.n	8004b72 <__swbuf_r+0x68>
 8004b26:	6923      	ldr	r3, [r4, #16]
 8004b28:	b31b      	cbz	r3, 8004b72 <__swbuf_r+0x68>
 8004b2a:	6823      	ldr	r3, [r4, #0]
 8004b2c:	6922      	ldr	r2, [r4, #16]
 8004b2e:	1a98      	subs	r0, r3, r2
 8004b30:	6963      	ldr	r3, [r4, #20]
 8004b32:	b2f6      	uxtb	r6, r6
 8004b34:	4283      	cmp	r3, r0
 8004b36:	4637      	mov	r7, r6
 8004b38:	dc04      	bgt.n	8004b44 <__swbuf_r+0x3a>
 8004b3a:	4621      	mov	r1, r4
 8004b3c:	4628      	mov	r0, r5
 8004b3e:	f002 fd9b 	bl	8007678 <_fflush_r>
 8004b42:	b9e0      	cbnz	r0, 8004b7e <__swbuf_r+0x74>
 8004b44:	68a3      	ldr	r3, [r4, #8]
 8004b46:	3b01      	subs	r3, #1
 8004b48:	60a3      	str	r3, [r4, #8]
 8004b4a:	6823      	ldr	r3, [r4, #0]
 8004b4c:	1c5a      	adds	r2, r3, #1
 8004b4e:	6022      	str	r2, [r4, #0]
 8004b50:	701e      	strb	r6, [r3, #0]
 8004b52:	6962      	ldr	r2, [r4, #20]
 8004b54:	1c43      	adds	r3, r0, #1
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d004      	beq.n	8004b64 <__swbuf_r+0x5a>
 8004b5a:	89a3      	ldrh	r3, [r4, #12]
 8004b5c:	07db      	lsls	r3, r3, #31
 8004b5e:	d506      	bpl.n	8004b6e <__swbuf_r+0x64>
 8004b60:	2e0a      	cmp	r6, #10
 8004b62:	d104      	bne.n	8004b6e <__swbuf_r+0x64>
 8004b64:	4621      	mov	r1, r4
 8004b66:	4628      	mov	r0, r5
 8004b68:	f002 fd86 	bl	8007678 <_fflush_r>
 8004b6c:	b938      	cbnz	r0, 8004b7e <__swbuf_r+0x74>
 8004b6e:	4638      	mov	r0, r7
 8004b70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b72:	4621      	mov	r1, r4
 8004b74:	4628      	mov	r0, r5
 8004b76:	f000 f805 	bl	8004b84 <__swsetup_r>
 8004b7a:	2800      	cmp	r0, #0
 8004b7c:	d0d5      	beq.n	8004b2a <__swbuf_r+0x20>
 8004b7e:	f04f 37ff 	mov.w	r7, #4294967295
 8004b82:	e7f4      	b.n	8004b6e <__swbuf_r+0x64>

08004b84 <__swsetup_r>:
 8004b84:	b538      	push	{r3, r4, r5, lr}
 8004b86:	4b2a      	ldr	r3, [pc, #168]	; (8004c30 <__swsetup_r+0xac>)
 8004b88:	4605      	mov	r5, r0
 8004b8a:	6818      	ldr	r0, [r3, #0]
 8004b8c:	460c      	mov	r4, r1
 8004b8e:	b118      	cbz	r0, 8004b98 <__swsetup_r+0x14>
 8004b90:	6a03      	ldr	r3, [r0, #32]
 8004b92:	b90b      	cbnz	r3, 8004b98 <__swsetup_r+0x14>
 8004b94:	f7ff fec4 	bl	8004920 <__sinit>
 8004b98:	89a3      	ldrh	r3, [r4, #12]
 8004b9a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b9e:	0718      	lsls	r0, r3, #28
 8004ba0:	d422      	bmi.n	8004be8 <__swsetup_r+0x64>
 8004ba2:	06d9      	lsls	r1, r3, #27
 8004ba4:	d407      	bmi.n	8004bb6 <__swsetup_r+0x32>
 8004ba6:	2309      	movs	r3, #9
 8004ba8:	602b      	str	r3, [r5, #0]
 8004baa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004bae:	81a3      	strh	r3, [r4, #12]
 8004bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8004bb4:	e034      	b.n	8004c20 <__swsetup_r+0x9c>
 8004bb6:	0758      	lsls	r0, r3, #29
 8004bb8:	d512      	bpl.n	8004be0 <__swsetup_r+0x5c>
 8004bba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004bbc:	b141      	cbz	r1, 8004bd0 <__swsetup_r+0x4c>
 8004bbe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004bc2:	4299      	cmp	r1, r3
 8004bc4:	d002      	beq.n	8004bcc <__swsetup_r+0x48>
 8004bc6:	4628      	mov	r0, r5
 8004bc8:	f000 ff34 	bl	8005a34 <_free_r>
 8004bcc:	2300      	movs	r3, #0
 8004bce:	6363      	str	r3, [r4, #52]	; 0x34
 8004bd0:	89a3      	ldrh	r3, [r4, #12]
 8004bd2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004bd6:	81a3      	strh	r3, [r4, #12]
 8004bd8:	2300      	movs	r3, #0
 8004bda:	6063      	str	r3, [r4, #4]
 8004bdc:	6923      	ldr	r3, [r4, #16]
 8004bde:	6023      	str	r3, [r4, #0]
 8004be0:	89a3      	ldrh	r3, [r4, #12]
 8004be2:	f043 0308 	orr.w	r3, r3, #8
 8004be6:	81a3      	strh	r3, [r4, #12]
 8004be8:	6923      	ldr	r3, [r4, #16]
 8004bea:	b94b      	cbnz	r3, 8004c00 <__swsetup_r+0x7c>
 8004bec:	89a3      	ldrh	r3, [r4, #12]
 8004bee:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004bf2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bf6:	d003      	beq.n	8004c00 <__swsetup_r+0x7c>
 8004bf8:	4621      	mov	r1, r4
 8004bfa:	4628      	mov	r0, r5
 8004bfc:	f002 fd8a 	bl	8007714 <__smakebuf_r>
 8004c00:	89a0      	ldrh	r0, [r4, #12]
 8004c02:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c06:	f010 0301 	ands.w	r3, r0, #1
 8004c0a:	d00a      	beq.n	8004c22 <__swsetup_r+0x9e>
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	60a3      	str	r3, [r4, #8]
 8004c10:	6963      	ldr	r3, [r4, #20]
 8004c12:	425b      	negs	r3, r3
 8004c14:	61a3      	str	r3, [r4, #24]
 8004c16:	6923      	ldr	r3, [r4, #16]
 8004c18:	b943      	cbnz	r3, 8004c2c <__swsetup_r+0xa8>
 8004c1a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004c1e:	d1c4      	bne.n	8004baa <__swsetup_r+0x26>
 8004c20:	bd38      	pop	{r3, r4, r5, pc}
 8004c22:	0781      	lsls	r1, r0, #30
 8004c24:	bf58      	it	pl
 8004c26:	6963      	ldrpl	r3, [r4, #20]
 8004c28:	60a3      	str	r3, [r4, #8]
 8004c2a:	e7f4      	b.n	8004c16 <__swsetup_r+0x92>
 8004c2c:	2000      	movs	r0, #0
 8004c2e:	e7f7      	b.n	8004c20 <__swsetup_r+0x9c>
 8004c30:	20000068 	.word	0x20000068

08004c34 <memset>:
 8004c34:	4402      	add	r2, r0
 8004c36:	4603      	mov	r3, r0
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d100      	bne.n	8004c3e <memset+0xa>
 8004c3c:	4770      	bx	lr
 8004c3e:	f803 1b01 	strb.w	r1, [r3], #1
 8004c42:	e7f9      	b.n	8004c38 <memset+0x4>

08004c44 <_localeconv_r>:
 8004c44:	4800      	ldr	r0, [pc, #0]	; (8004c48 <_localeconv_r+0x4>)
 8004c46:	4770      	bx	lr
 8004c48:	2000015c 	.word	0x2000015c

08004c4c <_close_r>:
 8004c4c:	b538      	push	{r3, r4, r5, lr}
 8004c4e:	4d06      	ldr	r5, [pc, #24]	; (8004c68 <_close_r+0x1c>)
 8004c50:	2300      	movs	r3, #0
 8004c52:	4604      	mov	r4, r0
 8004c54:	4608      	mov	r0, r1
 8004c56:	602b      	str	r3, [r5, #0]
 8004c58:	f7fc fc39 	bl	80014ce <_close>
 8004c5c:	1c43      	adds	r3, r0, #1
 8004c5e:	d102      	bne.n	8004c66 <_close_r+0x1a>
 8004c60:	682b      	ldr	r3, [r5, #0]
 8004c62:	b103      	cbz	r3, 8004c66 <_close_r+0x1a>
 8004c64:	6023      	str	r3, [r4, #0]
 8004c66:	bd38      	pop	{r3, r4, r5, pc}
 8004c68:	2000038c 	.word	0x2000038c

08004c6c <_lseek_r>:
 8004c6c:	b538      	push	{r3, r4, r5, lr}
 8004c6e:	4d07      	ldr	r5, [pc, #28]	; (8004c8c <_lseek_r+0x20>)
 8004c70:	4604      	mov	r4, r0
 8004c72:	4608      	mov	r0, r1
 8004c74:	4611      	mov	r1, r2
 8004c76:	2200      	movs	r2, #0
 8004c78:	602a      	str	r2, [r5, #0]
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	f7fc fc4e 	bl	800151c <_lseek>
 8004c80:	1c43      	adds	r3, r0, #1
 8004c82:	d102      	bne.n	8004c8a <_lseek_r+0x1e>
 8004c84:	682b      	ldr	r3, [r5, #0]
 8004c86:	b103      	cbz	r3, 8004c8a <_lseek_r+0x1e>
 8004c88:	6023      	str	r3, [r4, #0]
 8004c8a:	bd38      	pop	{r3, r4, r5, pc}
 8004c8c:	2000038c 	.word	0x2000038c

08004c90 <_read_r>:
 8004c90:	b538      	push	{r3, r4, r5, lr}
 8004c92:	4d07      	ldr	r5, [pc, #28]	; (8004cb0 <_read_r+0x20>)
 8004c94:	4604      	mov	r4, r0
 8004c96:	4608      	mov	r0, r1
 8004c98:	4611      	mov	r1, r2
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	602a      	str	r2, [r5, #0]
 8004c9e:	461a      	mov	r2, r3
 8004ca0:	f7fc fbdc 	bl	800145c <_read>
 8004ca4:	1c43      	adds	r3, r0, #1
 8004ca6:	d102      	bne.n	8004cae <_read_r+0x1e>
 8004ca8:	682b      	ldr	r3, [r5, #0]
 8004caa:	b103      	cbz	r3, 8004cae <_read_r+0x1e>
 8004cac:	6023      	str	r3, [r4, #0]
 8004cae:	bd38      	pop	{r3, r4, r5, pc}
 8004cb0:	2000038c 	.word	0x2000038c

08004cb4 <_write_r>:
 8004cb4:	b538      	push	{r3, r4, r5, lr}
 8004cb6:	4d07      	ldr	r5, [pc, #28]	; (8004cd4 <_write_r+0x20>)
 8004cb8:	4604      	mov	r4, r0
 8004cba:	4608      	mov	r0, r1
 8004cbc:	4611      	mov	r1, r2
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	602a      	str	r2, [r5, #0]
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	f7fc fbe7 	bl	8001496 <_write>
 8004cc8:	1c43      	adds	r3, r0, #1
 8004cca:	d102      	bne.n	8004cd2 <_write_r+0x1e>
 8004ccc:	682b      	ldr	r3, [r5, #0]
 8004cce:	b103      	cbz	r3, 8004cd2 <_write_r+0x1e>
 8004cd0:	6023      	str	r3, [r4, #0]
 8004cd2:	bd38      	pop	{r3, r4, r5, pc}
 8004cd4:	2000038c 	.word	0x2000038c

08004cd8 <__errno>:
 8004cd8:	4b01      	ldr	r3, [pc, #4]	; (8004ce0 <__errno+0x8>)
 8004cda:	6818      	ldr	r0, [r3, #0]
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	20000068 	.word	0x20000068

08004ce4 <__libc_init_array>:
 8004ce4:	b570      	push	{r4, r5, r6, lr}
 8004ce6:	4d0d      	ldr	r5, [pc, #52]	; (8004d1c <__libc_init_array+0x38>)
 8004ce8:	4c0d      	ldr	r4, [pc, #52]	; (8004d20 <__libc_init_array+0x3c>)
 8004cea:	1b64      	subs	r4, r4, r5
 8004cec:	10a4      	asrs	r4, r4, #2
 8004cee:	2600      	movs	r6, #0
 8004cf0:	42a6      	cmp	r6, r4
 8004cf2:	d109      	bne.n	8004d08 <__libc_init_array+0x24>
 8004cf4:	4d0b      	ldr	r5, [pc, #44]	; (8004d24 <__libc_init_array+0x40>)
 8004cf6:	4c0c      	ldr	r4, [pc, #48]	; (8004d28 <__libc_init_array+0x44>)
 8004cf8:	f003 fb40 	bl	800837c <_init>
 8004cfc:	1b64      	subs	r4, r4, r5
 8004cfe:	10a4      	asrs	r4, r4, #2
 8004d00:	2600      	movs	r6, #0
 8004d02:	42a6      	cmp	r6, r4
 8004d04:	d105      	bne.n	8004d12 <__libc_init_array+0x2e>
 8004d06:	bd70      	pop	{r4, r5, r6, pc}
 8004d08:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d0c:	4798      	blx	r3
 8004d0e:	3601      	adds	r6, #1
 8004d10:	e7ee      	b.n	8004cf0 <__libc_init_array+0xc>
 8004d12:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d16:	4798      	blx	r3
 8004d18:	3601      	adds	r6, #1
 8004d1a:	e7f2      	b.n	8004d02 <__libc_init_array+0x1e>
 8004d1c:	08008820 	.word	0x08008820
 8004d20:	08008820 	.word	0x08008820
 8004d24:	08008820 	.word	0x08008820
 8004d28:	08008824 	.word	0x08008824

08004d2c <__retarget_lock_acquire_recursive>:
 8004d2c:	4770      	bx	lr

08004d2e <__retarget_lock_release_recursive>:
 8004d2e:	4770      	bx	lr

08004d30 <nanf>:
 8004d30:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004d38 <nanf+0x8>
 8004d34:	4770      	bx	lr
 8004d36:	bf00      	nop
 8004d38:	7fc00000 	.word	0x7fc00000

08004d3c <quorem>:
 8004d3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d40:	6903      	ldr	r3, [r0, #16]
 8004d42:	690c      	ldr	r4, [r1, #16]
 8004d44:	42a3      	cmp	r3, r4
 8004d46:	4607      	mov	r7, r0
 8004d48:	db7e      	blt.n	8004e48 <quorem+0x10c>
 8004d4a:	3c01      	subs	r4, #1
 8004d4c:	f101 0814 	add.w	r8, r1, #20
 8004d50:	f100 0514 	add.w	r5, r0, #20
 8004d54:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004d58:	9301      	str	r3, [sp, #4]
 8004d5a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004d5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004d62:	3301      	adds	r3, #1
 8004d64:	429a      	cmp	r2, r3
 8004d66:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004d6a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004d6e:	fbb2 f6f3 	udiv	r6, r2, r3
 8004d72:	d331      	bcc.n	8004dd8 <quorem+0x9c>
 8004d74:	f04f 0e00 	mov.w	lr, #0
 8004d78:	4640      	mov	r0, r8
 8004d7a:	46ac      	mov	ip, r5
 8004d7c:	46f2      	mov	sl, lr
 8004d7e:	f850 2b04 	ldr.w	r2, [r0], #4
 8004d82:	b293      	uxth	r3, r2
 8004d84:	fb06 e303 	mla	r3, r6, r3, lr
 8004d88:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004d8c:	0c1a      	lsrs	r2, r3, #16
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	ebaa 0303 	sub.w	r3, sl, r3
 8004d94:	f8dc a000 	ldr.w	sl, [ip]
 8004d98:	fa13 f38a 	uxtah	r3, r3, sl
 8004d9c:	fb06 220e 	mla	r2, r6, lr, r2
 8004da0:	9300      	str	r3, [sp, #0]
 8004da2:	9b00      	ldr	r3, [sp, #0]
 8004da4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004da8:	b292      	uxth	r2, r2
 8004daa:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004dae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004db2:	f8bd 3000 	ldrh.w	r3, [sp]
 8004db6:	4581      	cmp	r9, r0
 8004db8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004dbc:	f84c 3b04 	str.w	r3, [ip], #4
 8004dc0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004dc4:	d2db      	bcs.n	8004d7e <quorem+0x42>
 8004dc6:	f855 300b 	ldr.w	r3, [r5, fp]
 8004dca:	b92b      	cbnz	r3, 8004dd8 <quorem+0x9c>
 8004dcc:	9b01      	ldr	r3, [sp, #4]
 8004dce:	3b04      	subs	r3, #4
 8004dd0:	429d      	cmp	r5, r3
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	d32c      	bcc.n	8004e30 <quorem+0xf4>
 8004dd6:	613c      	str	r4, [r7, #16]
 8004dd8:	4638      	mov	r0, r7
 8004dda:	f001 f9f1 	bl	80061c0 <__mcmp>
 8004dde:	2800      	cmp	r0, #0
 8004de0:	db22      	blt.n	8004e28 <quorem+0xec>
 8004de2:	3601      	adds	r6, #1
 8004de4:	4629      	mov	r1, r5
 8004de6:	2000      	movs	r0, #0
 8004de8:	f858 2b04 	ldr.w	r2, [r8], #4
 8004dec:	f8d1 c000 	ldr.w	ip, [r1]
 8004df0:	b293      	uxth	r3, r2
 8004df2:	1ac3      	subs	r3, r0, r3
 8004df4:	0c12      	lsrs	r2, r2, #16
 8004df6:	fa13 f38c 	uxtah	r3, r3, ip
 8004dfa:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004dfe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004e08:	45c1      	cmp	r9, r8
 8004e0a:	f841 3b04 	str.w	r3, [r1], #4
 8004e0e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004e12:	d2e9      	bcs.n	8004de8 <quorem+0xac>
 8004e14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004e18:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004e1c:	b922      	cbnz	r2, 8004e28 <quorem+0xec>
 8004e1e:	3b04      	subs	r3, #4
 8004e20:	429d      	cmp	r5, r3
 8004e22:	461a      	mov	r2, r3
 8004e24:	d30a      	bcc.n	8004e3c <quorem+0x100>
 8004e26:	613c      	str	r4, [r7, #16]
 8004e28:	4630      	mov	r0, r6
 8004e2a:	b003      	add	sp, #12
 8004e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e30:	6812      	ldr	r2, [r2, #0]
 8004e32:	3b04      	subs	r3, #4
 8004e34:	2a00      	cmp	r2, #0
 8004e36:	d1ce      	bne.n	8004dd6 <quorem+0x9a>
 8004e38:	3c01      	subs	r4, #1
 8004e3a:	e7c9      	b.n	8004dd0 <quorem+0x94>
 8004e3c:	6812      	ldr	r2, [r2, #0]
 8004e3e:	3b04      	subs	r3, #4
 8004e40:	2a00      	cmp	r2, #0
 8004e42:	d1f0      	bne.n	8004e26 <quorem+0xea>
 8004e44:	3c01      	subs	r4, #1
 8004e46:	e7eb      	b.n	8004e20 <quorem+0xe4>
 8004e48:	2000      	movs	r0, #0
 8004e4a:	e7ee      	b.n	8004e2a <quorem+0xee>
 8004e4c:	0000      	movs	r0, r0
	...

08004e50 <_dtoa_r>:
 8004e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e54:	ed2d 8b04 	vpush	{d8-d9}
 8004e58:	69c5      	ldr	r5, [r0, #28]
 8004e5a:	b093      	sub	sp, #76	; 0x4c
 8004e5c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004e60:	ec57 6b10 	vmov	r6, r7, d0
 8004e64:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004e68:	9107      	str	r1, [sp, #28]
 8004e6a:	4604      	mov	r4, r0
 8004e6c:	920a      	str	r2, [sp, #40]	; 0x28
 8004e6e:	930d      	str	r3, [sp, #52]	; 0x34
 8004e70:	b975      	cbnz	r5, 8004e90 <_dtoa_r+0x40>
 8004e72:	2010      	movs	r0, #16
 8004e74:	f000 fe2a 	bl	8005acc <malloc>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	61e0      	str	r0, [r4, #28]
 8004e7c:	b920      	cbnz	r0, 8004e88 <_dtoa_r+0x38>
 8004e7e:	4bae      	ldr	r3, [pc, #696]	; (8005138 <_dtoa_r+0x2e8>)
 8004e80:	21ef      	movs	r1, #239	; 0xef
 8004e82:	48ae      	ldr	r0, [pc, #696]	; (800513c <_dtoa_r+0x2ec>)
 8004e84:	f002 fcf8 	bl	8007878 <__assert_func>
 8004e88:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004e8c:	6005      	str	r5, [r0, #0]
 8004e8e:	60c5      	str	r5, [r0, #12]
 8004e90:	69e3      	ldr	r3, [r4, #28]
 8004e92:	6819      	ldr	r1, [r3, #0]
 8004e94:	b151      	cbz	r1, 8004eac <_dtoa_r+0x5c>
 8004e96:	685a      	ldr	r2, [r3, #4]
 8004e98:	604a      	str	r2, [r1, #4]
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	4093      	lsls	r3, r2
 8004e9e:	608b      	str	r3, [r1, #8]
 8004ea0:	4620      	mov	r0, r4
 8004ea2:	f000 ff07 	bl	8005cb4 <_Bfree>
 8004ea6:	69e3      	ldr	r3, [r4, #28]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	601a      	str	r2, [r3, #0]
 8004eac:	1e3b      	subs	r3, r7, #0
 8004eae:	bfbb      	ittet	lt
 8004eb0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004eb4:	9303      	strlt	r3, [sp, #12]
 8004eb6:	2300      	movge	r3, #0
 8004eb8:	2201      	movlt	r2, #1
 8004eba:	bfac      	ite	ge
 8004ebc:	f8c8 3000 	strge.w	r3, [r8]
 8004ec0:	f8c8 2000 	strlt.w	r2, [r8]
 8004ec4:	4b9e      	ldr	r3, [pc, #632]	; (8005140 <_dtoa_r+0x2f0>)
 8004ec6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004eca:	ea33 0308 	bics.w	r3, r3, r8
 8004ece:	d11b      	bne.n	8004f08 <_dtoa_r+0xb8>
 8004ed0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004ed2:	f242 730f 	movw	r3, #9999	; 0x270f
 8004ed6:	6013      	str	r3, [r2, #0]
 8004ed8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004edc:	4333      	orrs	r3, r6
 8004ede:	f000 8593 	beq.w	8005a08 <_dtoa_r+0xbb8>
 8004ee2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004ee4:	b963      	cbnz	r3, 8004f00 <_dtoa_r+0xb0>
 8004ee6:	4b97      	ldr	r3, [pc, #604]	; (8005144 <_dtoa_r+0x2f4>)
 8004ee8:	e027      	b.n	8004f3a <_dtoa_r+0xea>
 8004eea:	4b97      	ldr	r3, [pc, #604]	; (8005148 <_dtoa_r+0x2f8>)
 8004eec:	9300      	str	r3, [sp, #0]
 8004eee:	3308      	adds	r3, #8
 8004ef0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004ef2:	6013      	str	r3, [r2, #0]
 8004ef4:	9800      	ldr	r0, [sp, #0]
 8004ef6:	b013      	add	sp, #76	; 0x4c
 8004ef8:	ecbd 8b04 	vpop	{d8-d9}
 8004efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f00:	4b90      	ldr	r3, [pc, #576]	; (8005144 <_dtoa_r+0x2f4>)
 8004f02:	9300      	str	r3, [sp, #0]
 8004f04:	3303      	adds	r3, #3
 8004f06:	e7f3      	b.n	8004ef0 <_dtoa_r+0xa0>
 8004f08:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	ec51 0b17 	vmov	r0, r1, d7
 8004f12:	eeb0 8a47 	vmov.f32	s16, s14
 8004f16:	eef0 8a67 	vmov.f32	s17, s15
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	f7fb fdd4 	bl	8000ac8 <__aeabi_dcmpeq>
 8004f20:	4681      	mov	r9, r0
 8004f22:	b160      	cbz	r0, 8004f3e <_dtoa_r+0xee>
 8004f24:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004f26:	2301      	movs	r3, #1
 8004f28:	6013      	str	r3, [r2, #0]
 8004f2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f000 8568 	beq.w	8005a02 <_dtoa_r+0xbb2>
 8004f32:	4b86      	ldr	r3, [pc, #536]	; (800514c <_dtoa_r+0x2fc>)
 8004f34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004f36:	6013      	str	r3, [r2, #0]
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	9300      	str	r3, [sp, #0]
 8004f3c:	e7da      	b.n	8004ef4 <_dtoa_r+0xa4>
 8004f3e:	aa10      	add	r2, sp, #64	; 0x40
 8004f40:	a911      	add	r1, sp, #68	; 0x44
 8004f42:	4620      	mov	r0, r4
 8004f44:	eeb0 0a48 	vmov.f32	s0, s16
 8004f48:	eef0 0a68 	vmov.f32	s1, s17
 8004f4c:	f001 fa4e 	bl	80063ec <__d2b>
 8004f50:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004f54:	4682      	mov	sl, r0
 8004f56:	2d00      	cmp	r5, #0
 8004f58:	d07f      	beq.n	800505a <_dtoa_r+0x20a>
 8004f5a:	ee18 3a90 	vmov	r3, s17
 8004f5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f62:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8004f66:	ec51 0b18 	vmov	r0, r1, d8
 8004f6a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004f6e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004f72:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8004f76:	4619      	mov	r1, r3
 8004f78:	2200      	movs	r2, #0
 8004f7a:	4b75      	ldr	r3, [pc, #468]	; (8005150 <_dtoa_r+0x300>)
 8004f7c:	f7fb f984 	bl	8000288 <__aeabi_dsub>
 8004f80:	a367      	add	r3, pc, #412	; (adr r3, 8005120 <_dtoa_r+0x2d0>)
 8004f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f86:	f7fb fb37 	bl	80005f8 <__aeabi_dmul>
 8004f8a:	a367      	add	r3, pc, #412	; (adr r3, 8005128 <_dtoa_r+0x2d8>)
 8004f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f90:	f7fb f97c 	bl	800028c <__adddf3>
 8004f94:	4606      	mov	r6, r0
 8004f96:	4628      	mov	r0, r5
 8004f98:	460f      	mov	r7, r1
 8004f9a:	f7fb fac3 	bl	8000524 <__aeabi_i2d>
 8004f9e:	a364      	add	r3, pc, #400	; (adr r3, 8005130 <_dtoa_r+0x2e0>)
 8004fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa4:	f7fb fb28 	bl	80005f8 <__aeabi_dmul>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	460b      	mov	r3, r1
 8004fac:	4630      	mov	r0, r6
 8004fae:	4639      	mov	r1, r7
 8004fb0:	f7fb f96c 	bl	800028c <__adddf3>
 8004fb4:	4606      	mov	r6, r0
 8004fb6:	460f      	mov	r7, r1
 8004fb8:	f7fb fdce 	bl	8000b58 <__aeabi_d2iz>
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	4683      	mov	fp, r0
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	4630      	mov	r0, r6
 8004fc4:	4639      	mov	r1, r7
 8004fc6:	f7fb fd89 	bl	8000adc <__aeabi_dcmplt>
 8004fca:	b148      	cbz	r0, 8004fe0 <_dtoa_r+0x190>
 8004fcc:	4658      	mov	r0, fp
 8004fce:	f7fb faa9 	bl	8000524 <__aeabi_i2d>
 8004fd2:	4632      	mov	r2, r6
 8004fd4:	463b      	mov	r3, r7
 8004fd6:	f7fb fd77 	bl	8000ac8 <__aeabi_dcmpeq>
 8004fda:	b908      	cbnz	r0, 8004fe0 <_dtoa_r+0x190>
 8004fdc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004fe0:	f1bb 0f16 	cmp.w	fp, #22
 8004fe4:	d857      	bhi.n	8005096 <_dtoa_r+0x246>
 8004fe6:	4b5b      	ldr	r3, [pc, #364]	; (8005154 <_dtoa_r+0x304>)
 8004fe8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff0:	ec51 0b18 	vmov	r0, r1, d8
 8004ff4:	f7fb fd72 	bl	8000adc <__aeabi_dcmplt>
 8004ff8:	2800      	cmp	r0, #0
 8004ffa:	d04e      	beq.n	800509a <_dtoa_r+0x24a>
 8004ffc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005000:	2300      	movs	r3, #0
 8005002:	930c      	str	r3, [sp, #48]	; 0x30
 8005004:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005006:	1b5b      	subs	r3, r3, r5
 8005008:	1e5a      	subs	r2, r3, #1
 800500a:	bf45      	ittet	mi
 800500c:	f1c3 0301 	rsbmi	r3, r3, #1
 8005010:	9305      	strmi	r3, [sp, #20]
 8005012:	2300      	movpl	r3, #0
 8005014:	2300      	movmi	r3, #0
 8005016:	9206      	str	r2, [sp, #24]
 8005018:	bf54      	ite	pl
 800501a:	9305      	strpl	r3, [sp, #20]
 800501c:	9306      	strmi	r3, [sp, #24]
 800501e:	f1bb 0f00 	cmp.w	fp, #0
 8005022:	db3c      	blt.n	800509e <_dtoa_r+0x24e>
 8005024:	9b06      	ldr	r3, [sp, #24]
 8005026:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800502a:	445b      	add	r3, fp
 800502c:	9306      	str	r3, [sp, #24]
 800502e:	2300      	movs	r3, #0
 8005030:	9308      	str	r3, [sp, #32]
 8005032:	9b07      	ldr	r3, [sp, #28]
 8005034:	2b09      	cmp	r3, #9
 8005036:	d868      	bhi.n	800510a <_dtoa_r+0x2ba>
 8005038:	2b05      	cmp	r3, #5
 800503a:	bfc4      	itt	gt
 800503c:	3b04      	subgt	r3, #4
 800503e:	9307      	strgt	r3, [sp, #28]
 8005040:	9b07      	ldr	r3, [sp, #28]
 8005042:	f1a3 0302 	sub.w	r3, r3, #2
 8005046:	bfcc      	ite	gt
 8005048:	2500      	movgt	r5, #0
 800504a:	2501      	movle	r5, #1
 800504c:	2b03      	cmp	r3, #3
 800504e:	f200 8085 	bhi.w	800515c <_dtoa_r+0x30c>
 8005052:	e8df f003 	tbb	[pc, r3]
 8005056:	3b2e      	.short	0x3b2e
 8005058:	5839      	.short	0x5839
 800505a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800505e:	441d      	add	r5, r3
 8005060:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005064:	2b20      	cmp	r3, #32
 8005066:	bfc1      	itttt	gt
 8005068:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800506c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005070:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005074:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005078:	bfd6      	itet	le
 800507a:	f1c3 0320 	rsble	r3, r3, #32
 800507e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005082:	fa06 f003 	lslle.w	r0, r6, r3
 8005086:	f7fb fa3d 	bl	8000504 <__aeabi_ui2d>
 800508a:	2201      	movs	r2, #1
 800508c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005090:	3d01      	subs	r5, #1
 8005092:	920e      	str	r2, [sp, #56]	; 0x38
 8005094:	e76f      	b.n	8004f76 <_dtoa_r+0x126>
 8005096:	2301      	movs	r3, #1
 8005098:	e7b3      	b.n	8005002 <_dtoa_r+0x1b2>
 800509a:	900c      	str	r0, [sp, #48]	; 0x30
 800509c:	e7b2      	b.n	8005004 <_dtoa_r+0x1b4>
 800509e:	9b05      	ldr	r3, [sp, #20]
 80050a0:	eba3 030b 	sub.w	r3, r3, fp
 80050a4:	9305      	str	r3, [sp, #20]
 80050a6:	f1cb 0300 	rsb	r3, fp, #0
 80050aa:	9308      	str	r3, [sp, #32]
 80050ac:	2300      	movs	r3, #0
 80050ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80050b0:	e7bf      	b.n	8005032 <_dtoa_r+0x1e2>
 80050b2:	2300      	movs	r3, #0
 80050b4:	9309      	str	r3, [sp, #36]	; 0x24
 80050b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	dc52      	bgt.n	8005162 <_dtoa_r+0x312>
 80050bc:	2301      	movs	r3, #1
 80050be:	9301      	str	r3, [sp, #4]
 80050c0:	9304      	str	r3, [sp, #16]
 80050c2:	461a      	mov	r2, r3
 80050c4:	920a      	str	r2, [sp, #40]	; 0x28
 80050c6:	e00b      	b.n	80050e0 <_dtoa_r+0x290>
 80050c8:	2301      	movs	r3, #1
 80050ca:	e7f3      	b.n	80050b4 <_dtoa_r+0x264>
 80050cc:	2300      	movs	r3, #0
 80050ce:	9309      	str	r3, [sp, #36]	; 0x24
 80050d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050d2:	445b      	add	r3, fp
 80050d4:	9301      	str	r3, [sp, #4]
 80050d6:	3301      	adds	r3, #1
 80050d8:	2b01      	cmp	r3, #1
 80050da:	9304      	str	r3, [sp, #16]
 80050dc:	bfb8      	it	lt
 80050de:	2301      	movlt	r3, #1
 80050e0:	69e0      	ldr	r0, [r4, #28]
 80050e2:	2100      	movs	r1, #0
 80050e4:	2204      	movs	r2, #4
 80050e6:	f102 0614 	add.w	r6, r2, #20
 80050ea:	429e      	cmp	r6, r3
 80050ec:	d93d      	bls.n	800516a <_dtoa_r+0x31a>
 80050ee:	6041      	str	r1, [r0, #4]
 80050f0:	4620      	mov	r0, r4
 80050f2:	f000 fd9f 	bl	8005c34 <_Balloc>
 80050f6:	9000      	str	r0, [sp, #0]
 80050f8:	2800      	cmp	r0, #0
 80050fa:	d139      	bne.n	8005170 <_dtoa_r+0x320>
 80050fc:	4b16      	ldr	r3, [pc, #88]	; (8005158 <_dtoa_r+0x308>)
 80050fe:	4602      	mov	r2, r0
 8005100:	f240 11af 	movw	r1, #431	; 0x1af
 8005104:	e6bd      	b.n	8004e82 <_dtoa_r+0x32>
 8005106:	2301      	movs	r3, #1
 8005108:	e7e1      	b.n	80050ce <_dtoa_r+0x27e>
 800510a:	2501      	movs	r5, #1
 800510c:	2300      	movs	r3, #0
 800510e:	9307      	str	r3, [sp, #28]
 8005110:	9509      	str	r5, [sp, #36]	; 0x24
 8005112:	f04f 33ff 	mov.w	r3, #4294967295
 8005116:	9301      	str	r3, [sp, #4]
 8005118:	9304      	str	r3, [sp, #16]
 800511a:	2200      	movs	r2, #0
 800511c:	2312      	movs	r3, #18
 800511e:	e7d1      	b.n	80050c4 <_dtoa_r+0x274>
 8005120:	636f4361 	.word	0x636f4361
 8005124:	3fd287a7 	.word	0x3fd287a7
 8005128:	8b60c8b3 	.word	0x8b60c8b3
 800512c:	3fc68a28 	.word	0x3fc68a28
 8005130:	509f79fb 	.word	0x509f79fb
 8005134:	3fd34413 	.word	0x3fd34413
 8005138:	08008432 	.word	0x08008432
 800513c:	08008449 	.word	0x08008449
 8005140:	7ff00000 	.word	0x7ff00000
 8005144:	0800842e 	.word	0x0800842e
 8005148:	08008425 	.word	0x08008425
 800514c:	080083fd 	.word	0x080083fd
 8005150:	3ff80000 	.word	0x3ff80000
 8005154:	08008538 	.word	0x08008538
 8005158:	080084a1 	.word	0x080084a1
 800515c:	2301      	movs	r3, #1
 800515e:	9309      	str	r3, [sp, #36]	; 0x24
 8005160:	e7d7      	b.n	8005112 <_dtoa_r+0x2c2>
 8005162:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005164:	9301      	str	r3, [sp, #4]
 8005166:	9304      	str	r3, [sp, #16]
 8005168:	e7ba      	b.n	80050e0 <_dtoa_r+0x290>
 800516a:	3101      	adds	r1, #1
 800516c:	0052      	lsls	r2, r2, #1
 800516e:	e7ba      	b.n	80050e6 <_dtoa_r+0x296>
 8005170:	69e3      	ldr	r3, [r4, #28]
 8005172:	9a00      	ldr	r2, [sp, #0]
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	9b04      	ldr	r3, [sp, #16]
 8005178:	2b0e      	cmp	r3, #14
 800517a:	f200 80a8 	bhi.w	80052ce <_dtoa_r+0x47e>
 800517e:	2d00      	cmp	r5, #0
 8005180:	f000 80a5 	beq.w	80052ce <_dtoa_r+0x47e>
 8005184:	f1bb 0f00 	cmp.w	fp, #0
 8005188:	dd38      	ble.n	80051fc <_dtoa_r+0x3ac>
 800518a:	4bc0      	ldr	r3, [pc, #768]	; (800548c <_dtoa_r+0x63c>)
 800518c:	f00b 020f 	and.w	r2, fp, #15
 8005190:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005194:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005198:	e9d3 6700 	ldrd	r6, r7, [r3]
 800519c:	ea4f 182b 	mov.w	r8, fp, asr #4
 80051a0:	d019      	beq.n	80051d6 <_dtoa_r+0x386>
 80051a2:	4bbb      	ldr	r3, [pc, #748]	; (8005490 <_dtoa_r+0x640>)
 80051a4:	ec51 0b18 	vmov	r0, r1, d8
 80051a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80051ac:	f7fb fb4e 	bl	800084c <__aeabi_ddiv>
 80051b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80051b4:	f008 080f 	and.w	r8, r8, #15
 80051b8:	2503      	movs	r5, #3
 80051ba:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005490 <_dtoa_r+0x640>
 80051be:	f1b8 0f00 	cmp.w	r8, #0
 80051c2:	d10a      	bne.n	80051da <_dtoa_r+0x38a>
 80051c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051c8:	4632      	mov	r2, r6
 80051ca:	463b      	mov	r3, r7
 80051cc:	f7fb fb3e 	bl	800084c <__aeabi_ddiv>
 80051d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80051d4:	e02b      	b.n	800522e <_dtoa_r+0x3de>
 80051d6:	2502      	movs	r5, #2
 80051d8:	e7ef      	b.n	80051ba <_dtoa_r+0x36a>
 80051da:	f018 0f01 	tst.w	r8, #1
 80051de:	d008      	beq.n	80051f2 <_dtoa_r+0x3a2>
 80051e0:	4630      	mov	r0, r6
 80051e2:	4639      	mov	r1, r7
 80051e4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80051e8:	f7fb fa06 	bl	80005f8 <__aeabi_dmul>
 80051ec:	3501      	adds	r5, #1
 80051ee:	4606      	mov	r6, r0
 80051f0:	460f      	mov	r7, r1
 80051f2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80051f6:	f109 0908 	add.w	r9, r9, #8
 80051fa:	e7e0      	b.n	80051be <_dtoa_r+0x36e>
 80051fc:	f000 809f 	beq.w	800533e <_dtoa_r+0x4ee>
 8005200:	f1cb 0600 	rsb	r6, fp, #0
 8005204:	4ba1      	ldr	r3, [pc, #644]	; (800548c <_dtoa_r+0x63c>)
 8005206:	4fa2      	ldr	r7, [pc, #648]	; (8005490 <_dtoa_r+0x640>)
 8005208:	f006 020f 	and.w	r2, r6, #15
 800520c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005214:	ec51 0b18 	vmov	r0, r1, d8
 8005218:	f7fb f9ee 	bl	80005f8 <__aeabi_dmul>
 800521c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005220:	1136      	asrs	r6, r6, #4
 8005222:	2300      	movs	r3, #0
 8005224:	2502      	movs	r5, #2
 8005226:	2e00      	cmp	r6, #0
 8005228:	d17e      	bne.n	8005328 <_dtoa_r+0x4d8>
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1d0      	bne.n	80051d0 <_dtoa_r+0x380>
 800522e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005230:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005234:	2b00      	cmp	r3, #0
 8005236:	f000 8084 	beq.w	8005342 <_dtoa_r+0x4f2>
 800523a:	4b96      	ldr	r3, [pc, #600]	; (8005494 <_dtoa_r+0x644>)
 800523c:	2200      	movs	r2, #0
 800523e:	4640      	mov	r0, r8
 8005240:	4649      	mov	r1, r9
 8005242:	f7fb fc4b 	bl	8000adc <__aeabi_dcmplt>
 8005246:	2800      	cmp	r0, #0
 8005248:	d07b      	beq.n	8005342 <_dtoa_r+0x4f2>
 800524a:	9b04      	ldr	r3, [sp, #16]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d078      	beq.n	8005342 <_dtoa_r+0x4f2>
 8005250:	9b01      	ldr	r3, [sp, #4]
 8005252:	2b00      	cmp	r3, #0
 8005254:	dd39      	ble.n	80052ca <_dtoa_r+0x47a>
 8005256:	4b90      	ldr	r3, [pc, #576]	; (8005498 <_dtoa_r+0x648>)
 8005258:	2200      	movs	r2, #0
 800525a:	4640      	mov	r0, r8
 800525c:	4649      	mov	r1, r9
 800525e:	f7fb f9cb 	bl	80005f8 <__aeabi_dmul>
 8005262:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005266:	9e01      	ldr	r6, [sp, #4]
 8005268:	f10b 37ff 	add.w	r7, fp, #4294967295
 800526c:	3501      	adds	r5, #1
 800526e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005272:	4628      	mov	r0, r5
 8005274:	f7fb f956 	bl	8000524 <__aeabi_i2d>
 8005278:	4642      	mov	r2, r8
 800527a:	464b      	mov	r3, r9
 800527c:	f7fb f9bc 	bl	80005f8 <__aeabi_dmul>
 8005280:	4b86      	ldr	r3, [pc, #536]	; (800549c <_dtoa_r+0x64c>)
 8005282:	2200      	movs	r2, #0
 8005284:	f7fb f802 	bl	800028c <__adddf3>
 8005288:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800528c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005290:	9303      	str	r3, [sp, #12]
 8005292:	2e00      	cmp	r6, #0
 8005294:	d158      	bne.n	8005348 <_dtoa_r+0x4f8>
 8005296:	4b82      	ldr	r3, [pc, #520]	; (80054a0 <_dtoa_r+0x650>)
 8005298:	2200      	movs	r2, #0
 800529a:	4640      	mov	r0, r8
 800529c:	4649      	mov	r1, r9
 800529e:	f7fa fff3 	bl	8000288 <__aeabi_dsub>
 80052a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80052a6:	4680      	mov	r8, r0
 80052a8:	4689      	mov	r9, r1
 80052aa:	f7fb fc35 	bl	8000b18 <__aeabi_dcmpgt>
 80052ae:	2800      	cmp	r0, #0
 80052b0:	f040 8296 	bne.w	80057e0 <_dtoa_r+0x990>
 80052b4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80052b8:	4640      	mov	r0, r8
 80052ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80052be:	4649      	mov	r1, r9
 80052c0:	f7fb fc0c 	bl	8000adc <__aeabi_dcmplt>
 80052c4:	2800      	cmp	r0, #0
 80052c6:	f040 8289 	bne.w	80057dc <_dtoa_r+0x98c>
 80052ca:	ed8d 8b02 	vstr	d8, [sp, #8]
 80052ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	f2c0 814e 	blt.w	8005572 <_dtoa_r+0x722>
 80052d6:	f1bb 0f0e 	cmp.w	fp, #14
 80052da:	f300 814a 	bgt.w	8005572 <_dtoa_r+0x722>
 80052de:	4b6b      	ldr	r3, [pc, #428]	; (800548c <_dtoa_r+0x63c>)
 80052e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80052e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80052e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	f280 80dc 	bge.w	80054a8 <_dtoa_r+0x658>
 80052f0:	9b04      	ldr	r3, [sp, #16]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	f300 80d8 	bgt.w	80054a8 <_dtoa_r+0x658>
 80052f8:	f040 826f 	bne.w	80057da <_dtoa_r+0x98a>
 80052fc:	4b68      	ldr	r3, [pc, #416]	; (80054a0 <_dtoa_r+0x650>)
 80052fe:	2200      	movs	r2, #0
 8005300:	4640      	mov	r0, r8
 8005302:	4649      	mov	r1, r9
 8005304:	f7fb f978 	bl	80005f8 <__aeabi_dmul>
 8005308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800530c:	f7fb fbfa 	bl	8000b04 <__aeabi_dcmpge>
 8005310:	9e04      	ldr	r6, [sp, #16]
 8005312:	4637      	mov	r7, r6
 8005314:	2800      	cmp	r0, #0
 8005316:	f040 8245 	bne.w	80057a4 <_dtoa_r+0x954>
 800531a:	9d00      	ldr	r5, [sp, #0]
 800531c:	2331      	movs	r3, #49	; 0x31
 800531e:	f805 3b01 	strb.w	r3, [r5], #1
 8005322:	f10b 0b01 	add.w	fp, fp, #1
 8005326:	e241      	b.n	80057ac <_dtoa_r+0x95c>
 8005328:	07f2      	lsls	r2, r6, #31
 800532a:	d505      	bpl.n	8005338 <_dtoa_r+0x4e8>
 800532c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005330:	f7fb f962 	bl	80005f8 <__aeabi_dmul>
 8005334:	3501      	adds	r5, #1
 8005336:	2301      	movs	r3, #1
 8005338:	1076      	asrs	r6, r6, #1
 800533a:	3708      	adds	r7, #8
 800533c:	e773      	b.n	8005226 <_dtoa_r+0x3d6>
 800533e:	2502      	movs	r5, #2
 8005340:	e775      	b.n	800522e <_dtoa_r+0x3de>
 8005342:	9e04      	ldr	r6, [sp, #16]
 8005344:	465f      	mov	r7, fp
 8005346:	e792      	b.n	800526e <_dtoa_r+0x41e>
 8005348:	9900      	ldr	r1, [sp, #0]
 800534a:	4b50      	ldr	r3, [pc, #320]	; (800548c <_dtoa_r+0x63c>)
 800534c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005350:	4431      	add	r1, r6
 8005352:	9102      	str	r1, [sp, #8]
 8005354:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005356:	eeb0 9a47 	vmov.f32	s18, s14
 800535a:	eef0 9a67 	vmov.f32	s19, s15
 800535e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005362:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005366:	2900      	cmp	r1, #0
 8005368:	d044      	beq.n	80053f4 <_dtoa_r+0x5a4>
 800536a:	494e      	ldr	r1, [pc, #312]	; (80054a4 <_dtoa_r+0x654>)
 800536c:	2000      	movs	r0, #0
 800536e:	f7fb fa6d 	bl	800084c <__aeabi_ddiv>
 8005372:	ec53 2b19 	vmov	r2, r3, d9
 8005376:	f7fa ff87 	bl	8000288 <__aeabi_dsub>
 800537a:	9d00      	ldr	r5, [sp, #0]
 800537c:	ec41 0b19 	vmov	d9, r0, r1
 8005380:	4649      	mov	r1, r9
 8005382:	4640      	mov	r0, r8
 8005384:	f7fb fbe8 	bl	8000b58 <__aeabi_d2iz>
 8005388:	4606      	mov	r6, r0
 800538a:	f7fb f8cb 	bl	8000524 <__aeabi_i2d>
 800538e:	4602      	mov	r2, r0
 8005390:	460b      	mov	r3, r1
 8005392:	4640      	mov	r0, r8
 8005394:	4649      	mov	r1, r9
 8005396:	f7fa ff77 	bl	8000288 <__aeabi_dsub>
 800539a:	3630      	adds	r6, #48	; 0x30
 800539c:	f805 6b01 	strb.w	r6, [r5], #1
 80053a0:	ec53 2b19 	vmov	r2, r3, d9
 80053a4:	4680      	mov	r8, r0
 80053a6:	4689      	mov	r9, r1
 80053a8:	f7fb fb98 	bl	8000adc <__aeabi_dcmplt>
 80053ac:	2800      	cmp	r0, #0
 80053ae:	d164      	bne.n	800547a <_dtoa_r+0x62a>
 80053b0:	4642      	mov	r2, r8
 80053b2:	464b      	mov	r3, r9
 80053b4:	4937      	ldr	r1, [pc, #220]	; (8005494 <_dtoa_r+0x644>)
 80053b6:	2000      	movs	r0, #0
 80053b8:	f7fa ff66 	bl	8000288 <__aeabi_dsub>
 80053bc:	ec53 2b19 	vmov	r2, r3, d9
 80053c0:	f7fb fb8c 	bl	8000adc <__aeabi_dcmplt>
 80053c4:	2800      	cmp	r0, #0
 80053c6:	f040 80b6 	bne.w	8005536 <_dtoa_r+0x6e6>
 80053ca:	9b02      	ldr	r3, [sp, #8]
 80053cc:	429d      	cmp	r5, r3
 80053ce:	f43f af7c 	beq.w	80052ca <_dtoa_r+0x47a>
 80053d2:	4b31      	ldr	r3, [pc, #196]	; (8005498 <_dtoa_r+0x648>)
 80053d4:	ec51 0b19 	vmov	r0, r1, d9
 80053d8:	2200      	movs	r2, #0
 80053da:	f7fb f90d 	bl	80005f8 <__aeabi_dmul>
 80053de:	4b2e      	ldr	r3, [pc, #184]	; (8005498 <_dtoa_r+0x648>)
 80053e0:	ec41 0b19 	vmov	d9, r0, r1
 80053e4:	2200      	movs	r2, #0
 80053e6:	4640      	mov	r0, r8
 80053e8:	4649      	mov	r1, r9
 80053ea:	f7fb f905 	bl	80005f8 <__aeabi_dmul>
 80053ee:	4680      	mov	r8, r0
 80053f0:	4689      	mov	r9, r1
 80053f2:	e7c5      	b.n	8005380 <_dtoa_r+0x530>
 80053f4:	ec51 0b17 	vmov	r0, r1, d7
 80053f8:	f7fb f8fe 	bl	80005f8 <__aeabi_dmul>
 80053fc:	9b02      	ldr	r3, [sp, #8]
 80053fe:	9d00      	ldr	r5, [sp, #0]
 8005400:	930f      	str	r3, [sp, #60]	; 0x3c
 8005402:	ec41 0b19 	vmov	d9, r0, r1
 8005406:	4649      	mov	r1, r9
 8005408:	4640      	mov	r0, r8
 800540a:	f7fb fba5 	bl	8000b58 <__aeabi_d2iz>
 800540e:	4606      	mov	r6, r0
 8005410:	f7fb f888 	bl	8000524 <__aeabi_i2d>
 8005414:	3630      	adds	r6, #48	; 0x30
 8005416:	4602      	mov	r2, r0
 8005418:	460b      	mov	r3, r1
 800541a:	4640      	mov	r0, r8
 800541c:	4649      	mov	r1, r9
 800541e:	f7fa ff33 	bl	8000288 <__aeabi_dsub>
 8005422:	f805 6b01 	strb.w	r6, [r5], #1
 8005426:	9b02      	ldr	r3, [sp, #8]
 8005428:	429d      	cmp	r5, r3
 800542a:	4680      	mov	r8, r0
 800542c:	4689      	mov	r9, r1
 800542e:	f04f 0200 	mov.w	r2, #0
 8005432:	d124      	bne.n	800547e <_dtoa_r+0x62e>
 8005434:	4b1b      	ldr	r3, [pc, #108]	; (80054a4 <_dtoa_r+0x654>)
 8005436:	ec51 0b19 	vmov	r0, r1, d9
 800543a:	f7fa ff27 	bl	800028c <__adddf3>
 800543e:	4602      	mov	r2, r0
 8005440:	460b      	mov	r3, r1
 8005442:	4640      	mov	r0, r8
 8005444:	4649      	mov	r1, r9
 8005446:	f7fb fb67 	bl	8000b18 <__aeabi_dcmpgt>
 800544a:	2800      	cmp	r0, #0
 800544c:	d173      	bne.n	8005536 <_dtoa_r+0x6e6>
 800544e:	ec53 2b19 	vmov	r2, r3, d9
 8005452:	4914      	ldr	r1, [pc, #80]	; (80054a4 <_dtoa_r+0x654>)
 8005454:	2000      	movs	r0, #0
 8005456:	f7fa ff17 	bl	8000288 <__aeabi_dsub>
 800545a:	4602      	mov	r2, r0
 800545c:	460b      	mov	r3, r1
 800545e:	4640      	mov	r0, r8
 8005460:	4649      	mov	r1, r9
 8005462:	f7fb fb3b 	bl	8000adc <__aeabi_dcmplt>
 8005466:	2800      	cmp	r0, #0
 8005468:	f43f af2f 	beq.w	80052ca <_dtoa_r+0x47a>
 800546c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800546e:	1e6b      	subs	r3, r5, #1
 8005470:	930f      	str	r3, [sp, #60]	; 0x3c
 8005472:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005476:	2b30      	cmp	r3, #48	; 0x30
 8005478:	d0f8      	beq.n	800546c <_dtoa_r+0x61c>
 800547a:	46bb      	mov	fp, r7
 800547c:	e04a      	b.n	8005514 <_dtoa_r+0x6c4>
 800547e:	4b06      	ldr	r3, [pc, #24]	; (8005498 <_dtoa_r+0x648>)
 8005480:	f7fb f8ba 	bl	80005f8 <__aeabi_dmul>
 8005484:	4680      	mov	r8, r0
 8005486:	4689      	mov	r9, r1
 8005488:	e7bd      	b.n	8005406 <_dtoa_r+0x5b6>
 800548a:	bf00      	nop
 800548c:	08008538 	.word	0x08008538
 8005490:	08008510 	.word	0x08008510
 8005494:	3ff00000 	.word	0x3ff00000
 8005498:	40240000 	.word	0x40240000
 800549c:	401c0000 	.word	0x401c0000
 80054a0:	40140000 	.word	0x40140000
 80054a4:	3fe00000 	.word	0x3fe00000
 80054a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80054ac:	9d00      	ldr	r5, [sp, #0]
 80054ae:	4642      	mov	r2, r8
 80054b0:	464b      	mov	r3, r9
 80054b2:	4630      	mov	r0, r6
 80054b4:	4639      	mov	r1, r7
 80054b6:	f7fb f9c9 	bl	800084c <__aeabi_ddiv>
 80054ba:	f7fb fb4d 	bl	8000b58 <__aeabi_d2iz>
 80054be:	9001      	str	r0, [sp, #4]
 80054c0:	f7fb f830 	bl	8000524 <__aeabi_i2d>
 80054c4:	4642      	mov	r2, r8
 80054c6:	464b      	mov	r3, r9
 80054c8:	f7fb f896 	bl	80005f8 <__aeabi_dmul>
 80054cc:	4602      	mov	r2, r0
 80054ce:	460b      	mov	r3, r1
 80054d0:	4630      	mov	r0, r6
 80054d2:	4639      	mov	r1, r7
 80054d4:	f7fa fed8 	bl	8000288 <__aeabi_dsub>
 80054d8:	9e01      	ldr	r6, [sp, #4]
 80054da:	9f04      	ldr	r7, [sp, #16]
 80054dc:	3630      	adds	r6, #48	; 0x30
 80054de:	f805 6b01 	strb.w	r6, [r5], #1
 80054e2:	9e00      	ldr	r6, [sp, #0]
 80054e4:	1bae      	subs	r6, r5, r6
 80054e6:	42b7      	cmp	r7, r6
 80054e8:	4602      	mov	r2, r0
 80054ea:	460b      	mov	r3, r1
 80054ec:	d134      	bne.n	8005558 <_dtoa_r+0x708>
 80054ee:	f7fa fecd 	bl	800028c <__adddf3>
 80054f2:	4642      	mov	r2, r8
 80054f4:	464b      	mov	r3, r9
 80054f6:	4606      	mov	r6, r0
 80054f8:	460f      	mov	r7, r1
 80054fa:	f7fb fb0d 	bl	8000b18 <__aeabi_dcmpgt>
 80054fe:	b9c8      	cbnz	r0, 8005534 <_dtoa_r+0x6e4>
 8005500:	4642      	mov	r2, r8
 8005502:	464b      	mov	r3, r9
 8005504:	4630      	mov	r0, r6
 8005506:	4639      	mov	r1, r7
 8005508:	f7fb fade 	bl	8000ac8 <__aeabi_dcmpeq>
 800550c:	b110      	cbz	r0, 8005514 <_dtoa_r+0x6c4>
 800550e:	9b01      	ldr	r3, [sp, #4]
 8005510:	07db      	lsls	r3, r3, #31
 8005512:	d40f      	bmi.n	8005534 <_dtoa_r+0x6e4>
 8005514:	4651      	mov	r1, sl
 8005516:	4620      	mov	r0, r4
 8005518:	f000 fbcc 	bl	8005cb4 <_Bfree>
 800551c:	2300      	movs	r3, #0
 800551e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005520:	702b      	strb	r3, [r5, #0]
 8005522:	f10b 0301 	add.w	r3, fp, #1
 8005526:	6013      	str	r3, [r2, #0]
 8005528:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800552a:	2b00      	cmp	r3, #0
 800552c:	f43f ace2 	beq.w	8004ef4 <_dtoa_r+0xa4>
 8005530:	601d      	str	r5, [r3, #0]
 8005532:	e4df      	b.n	8004ef4 <_dtoa_r+0xa4>
 8005534:	465f      	mov	r7, fp
 8005536:	462b      	mov	r3, r5
 8005538:	461d      	mov	r5, r3
 800553a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800553e:	2a39      	cmp	r2, #57	; 0x39
 8005540:	d106      	bne.n	8005550 <_dtoa_r+0x700>
 8005542:	9a00      	ldr	r2, [sp, #0]
 8005544:	429a      	cmp	r2, r3
 8005546:	d1f7      	bne.n	8005538 <_dtoa_r+0x6e8>
 8005548:	9900      	ldr	r1, [sp, #0]
 800554a:	2230      	movs	r2, #48	; 0x30
 800554c:	3701      	adds	r7, #1
 800554e:	700a      	strb	r2, [r1, #0]
 8005550:	781a      	ldrb	r2, [r3, #0]
 8005552:	3201      	adds	r2, #1
 8005554:	701a      	strb	r2, [r3, #0]
 8005556:	e790      	b.n	800547a <_dtoa_r+0x62a>
 8005558:	4ba3      	ldr	r3, [pc, #652]	; (80057e8 <_dtoa_r+0x998>)
 800555a:	2200      	movs	r2, #0
 800555c:	f7fb f84c 	bl	80005f8 <__aeabi_dmul>
 8005560:	2200      	movs	r2, #0
 8005562:	2300      	movs	r3, #0
 8005564:	4606      	mov	r6, r0
 8005566:	460f      	mov	r7, r1
 8005568:	f7fb faae 	bl	8000ac8 <__aeabi_dcmpeq>
 800556c:	2800      	cmp	r0, #0
 800556e:	d09e      	beq.n	80054ae <_dtoa_r+0x65e>
 8005570:	e7d0      	b.n	8005514 <_dtoa_r+0x6c4>
 8005572:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005574:	2a00      	cmp	r2, #0
 8005576:	f000 80ca 	beq.w	800570e <_dtoa_r+0x8be>
 800557a:	9a07      	ldr	r2, [sp, #28]
 800557c:	2a01      	cmp	r2, #1
 800557e:	f300 80ad 	bgt.w	80056dc <_dtoa_r+0x88c>
 8005582:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005584:	2a00      	cmp	r2, #0
 8005586:	f000 80a5 	beq.w	80056d4 <_dtoa_r+0x884>
 800558a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800558e:	9e08      	ldr	r6, [sp, #32]
 8005590:	9d05      	ldr	r5, [sp, #20]
 8005592:	9a05      	ldr	r2, [sp, #20]
 8005594:	441a      	add	r2, r3
 8005596:	9205      	str	r2, [sp, #20]
 8005598:	9a06      	ldr	r2, [sp, #24]
 800559a:	2101      	movs	r1, #1
 800559c:	441a      	add	r2, r3
 800559e:	4620      	mov	r0, r4
 80055a0:	9206      	str	r2, [sp, #24]
 80055a2:	f000 fc87 	bl	8005eb4 <__i2b>
 80055a6:	4607      	mov	r7, r0
 80055a8:	b165      	cbz	r5, 80055c4 <_dtoa_r+0x774>
 80055aa:	9b06      	ldr	r3, [sp, #24]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	dd09      	ble.n	80055c4 <_dtoa_r+0x774>
 80055b0:	42ab      	cmp	r3, r5
 80055b2:	9a05      	ldr	r2, [sp, #20]
 80055b4:	bfa8      	it	ge
 80055b6:	462b      	movge	r3, r5
 80055b8:	1ad2      	subs	r2, r2, r3
 80055ba:	9205      	str	r2, [sp, #20]
 80055bc:	9a06      	ldr	r2, [sp, #24]
 80055be:	1aed      	subs	r5, r5, r3
 80055c0:	1ad3      	subs	r3, r2, r3
 80055c2:	9306      	str	r3, [sp, #24]
 80055c4:	9b08      	ldr	r3, [sp, #32]
 80055c6:	b1f3      	cbz	r3, 8005606 <_dtoa_r+0x7b6>
 80055c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	f000 80a3 	beq.w	8005716 <_dtoa_r+0x8c6>
 80055d0:	2e00      	cmp	r6, #0
 80055d2:	dd10      	ble.n	80055f6 <_dtoa_r+0x7a6>
 80055d4:	4639      	mov	r1, r7
 80055d6:	4632      	mov	r2, r6
 80055d8:	4620      	mov	r0, r4
 80055da:	f000 fd2b 	bl	8006034 <__pow5mult>
 80055de:	4652      	mov	r2, sl
 80055e0:	4601      	mov	r1, r0
 80055e2:	4607      	mov	r7, r0
 80055e4:	4620      	mov	r0, r4
 80055e6:	f000 fc7b 	bl	8005ee0 <__multiply>
 80055ea:	4651      	mov	r1, sl
 80055ec:	4680      	mov	r8, r0
 80055ee:	4620      	mov	r0, r4
 80055f0:	f000 fb60 	bl	8005cb4 <_Bfree>
 80055f4:	46c2      	mov	sl, r8
 80055f6:	9b08      	ldr	r3, [sp, #32]
 80055f8:	1b9a      	subs	r2, r3, r6
 80055fa:	d004      	beq.n	8005606 <_dtoa_r+0x7b6>
 80055fc:	4651      	mov	r1, sl
 80055fe:	4620      	mov	r0, r4
 8005600:	f000 fd18 	bl	8006034 <__pow5mult>
 8005604:	4682      	mov	sl, r0
 8005606:	2101      	movs	r1, #1
 8005608:	4620      	mov	r0, r4
 800560a:	f000 fc53 	bl	8005eb4 <__i2b>
 800560e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005610:	2b00      	cmp	r3, #0
 8005612:	4606      	mov	r6, r0
 8005614:	f340 8081 	ble.w	800571a <_dtoa_r+0x8ca>
 8005618:	461a      	mov	r2, r3
 800561a:	4601      	mov	r1, r0
 800561c:	4620      	mov	r0, r4
 800561e:	f000 fd09 	bl	8006034 <__pow5mult>
 8005622:	9b07      	ldr	r3, [sp, #28]
 8005624:	2b01      	cmp	r3, #1
 8005626:	4606      	mov	r6, r0
 8005628:	dd7a      	ble.n	8005720 <_dtoa_r+0x8d0>
 800562a:	f04f 0800 	mov.w	r8, #0
 800562e:	6933      	ldr	r3, [r6, #16]
 8005630:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005634:	6918      	ldr	r0, [r3, #16]
 8005636:	f000 fbef 	bl	8005e18 <__hi0bits>
 800563a:	f1c0 0020 	rsb	r0, r0, #32
 800563e:	9b06      	ldr	r3, [sp, #24]
 8005640:	4418      	add	r0, r3
 8005642:	f010 001f 	ands.w	r0, r0, #31
 8005646:	f000 8094 	beq.w	8005772 <_dtoa_r+0x922>
 800564a:	f1c0 0320 	rsb	r3, r0, #32
 800564e:	2b04      	cmp	r3, #4
 8005650:	f340 8085 	ble.w	800575e <_dtoa_r+0x90e>
 8005654:	9b05      	ldr	r3, [sp, #20]
 8005656:	f1c0 001c 	rsb	r0, r0, #28
 800565a:	4403      	add	r3, r0
 800565c:	9305      	str	r3, [sp, #20]
 800565e:	9b06      	ldr	r3, [sp, #24]
 8005660:	4403      	add	r3, r0
 8005662:	4405      	add	r5, r0
 8005664:	9306      	str	r3, [sp, #24]
 8005666:	9b05      	ldr	r3, [sp, #20]
 8005668:	2b00      	cmp	r3, #0
 800566a:	dd05      	ble.n	8005678 <_dtoa_r+0x828>
 800566c:	4651      	mov	r1, sl
 800566e:	461a      	mov	r2, r3
 8005670:	4620      	mov	r0, r4
 8005672:	f000 fd39 	bl	80060e8 <__lshift>
 8005676:	4682      	mov	sl, r0
 8005678:	9b06      	ldr	r3, [sp, #24]
 800567a:	2b00      	cmp	r3, #0
 800567c:	dd05      	ble.n	800568a <_dtoa_r+0x83a>
 800567e:	4631      	mov	r1, r6
 8005680:	461a      	mov	r2, r3
 8005682:	4620      	mov	r0, r4
 8005684:	f000 fd30 	bl	80060e8 <__lshift>
 8005688:	4606      	mov	r6, r0
 800568a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800568c:	2b00      	cmp	r3, #0
 800568e:	d072      	beq.n	8005776 <_dtoa_r+0x926>
 8005690:	4631      	mov	r1, r6
 8005692:	4650      	mov	r0, sl
 8005694:	f000 fd94 	bl	80061c0 <__mcmp>
 8005698:	2800      	cmp	r0, #0
 800569a:	da6c      	bge.n	8005776 <_dtoa_r+0x926>
 800569c:	2300      	movs	r3, #0
 800569e:	4651      	mov	r1, sl
 80056a0:	220a      	movs	r2, #10
 80056a2:	4620      	mov	r0, r4
 80056a4:	f000 fb28 	bl	8005cf8 <__multadd>
 80056a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80056ae:	4682      	mov	sl, r0
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	f000 81b0 	beq.w	8005a16 <_dtoa_r+0xbc6>
 80056b6:	2300      	movs	r3, #0
 80056b8:	4639      	mov	r1, r7
 80056ba:	220a      	movs	r2, #10
 80056bc:	4620      	mov	r0, r4
 80056be:	f000 fb1b 	bl	8005cf8 <__multadd>
 80056c2:	9b01      	ldr	r3, [sp, #4]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	4607      	mov	r7, r0
 80056c8:	f300 8096 	bgt.w	80057f8 <_dtoa_r+0x9a8>
 80056cc:	9b07      	ldr	r3, [sp, #28]
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	dc59      	bgt.n	8005786 <_dtoa_r+0x936>
 80056d2:	e091      	b.n	80057f8 <_dtoa_r+0x9a8>
 80056d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80056d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80056da:	e758      	b.n	800558e <_dtoa_r+0x73e>
 80056dc:	9b04      	ldr	r3, [sp, #16]
 80056de:	1e5e      	subs	r6, r3, #1
 80056e0:	9b08      	ldr	r3, [sp, #32]
 80056e2:	42b3      	cmp	r3, r6
 80056e4:	bfbf      	itttt	lt
 80056e6:	9b08      	ldrlt	r3, [sp, #32]
 80056e8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80056ea:	9608      	strlt	r6, [sp, #32]
 80056ec:	1af3      	sublt	r3, r6, r3
 80056ee:	bfb4      	ite	lt
 80056f0:	18d2      	addlt	r2, r2, r3
 80056f2:	1b9e      	subge	r6, r3, r6
 80056f4:	9b04      	ldr	r3, [sp, #16]
 80056f6:	bfbc      	itt	lt
 80056f8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80056fa:	2600      	movlt	r6, #0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	bfb7      	itett	lt
 8005700:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8005704:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8005708:	1a9d      	sublt	r5, r3, r2
 800570a:	2300      	movlt	r3, #0
 800570c:	e741      	b.n	8005592 <_dtoa_r+0x742>
 800570e:	9e08      	ldr	r6, [sp, #32]
 8005710:	9d05      	ldr	r5, [sp, #20]
 8005712:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005714:	e748      	b.n	80055a8 <_dtoa_r+0x758>
 8005716:	9a08      	ldr	r2, [sp, #32]
 8005718:	e770      	b.n	80055fc <_dtoa_r+0x7ac>
 800571a:	9b07      	ldr	r3, [sp, #28]
 800571c:	2b01      	cmp	r3, #1
 800571e:	dc19      	bgt.n	8005754 <_dtoa_r+0x904>
 8005720:	9b02      	ldr	r3, [sp, #8]
 8005722:	b9bb      	cbnz	r3, 8005754 <_dtoa_r+0x904>
 8005724:	9b03      	ldr	r3, [sp, #12]
 8005726:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800572a:	b99b      	cbnz	r3, 8005754 <_dtoa_r+0x904>
 800572c:	9b03      	ldr	r3, [sp, #12]
 800572e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005732:	0d1b      	lsrs	r3, r3, #20
 8005734:	051b      	lsls	r3, r3, #20
 8005736:	b183      	cbz	r3, 800575a <_dtoa_r+0x90a>
 8005738:	9b05      	ldr	r3, [sp, #20]
 800573a:	3301      	adds	r3, #1
 800573c:	9305      	str	r3, [sp, #20]
 800573e:	9b06      	ldr	r3, [sp, #24]
 8005740:	3301      	adds	r3, #1
 8005742:	9306      	str	r3, [sp, #24]
 8005744:	f04f 0801 	mov.w	r8, #1
 8005748:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800574a:	2b00      	cmp	r3, #0
 800574c:	f47f af6f 	bne.w	800562e <_dtoa_r+0x7de>
 8005750:	2001      	movs	r0, #1
 8005752:	e774      	b.n	800563e <_dtoa_r+0x7ee>
 8005754:	f04f 0800 	mov.w	r8, #0
 8005758:	e7f6      	b.n	8005748 <_dtoa_r+0x8f8>
 800575a:	4698      	mov	r8, r3
 800575c:	e7f4      	b.n	8005748 <_dtoa_r+0x8f8>
 800575e:	d082      	beq.n	8005666 <_dtoa_r+0x816>
 8005760:	9a05      	ldr	r2, [sp, #20]
 8005762:	331c      	adds	r3, #28
 8005764:	441a      	add	r2, r3
 8005766:	9205      	str	r2, [sp, #20]
 8005768:	9a06      	ldr	r2, [sp, #24]
 800576a:	441a      	add	r2, r3
 800576c:	441d      	add	r5, r3
 800576e:	9206      	str	r2, [sp, #24]
 8005770:	e779      	b.n	8005666 <_dtoa_r+0x816>
 8005772:	4603      	mov	r3, r0
 8005774:	e7f4      	b.n	8005760 <_dtoa_r+0x910>
 8005776:	9b04      	ldr	r3, [sp, #16]
 8005778:	2b00      	cmp	r3, #0
 800577a:	dc37      	bgt.n	80057ec <_dtoa_r+0x99c>
 800577c:	9b07      	ldr	r3, [sp, #28]
 800577e:	2b02      	cmp	r3, #2
 8005780:	dd34      	ble.n	80057ec <_dtoa_r+0x99c>
 8005782:	9b04      	ldr	r3, [sp, #16]
 8005784:	9301      	str	r3, [sp, #4]
 8005786:	9b01      	ldr	r3, [sp, #4]
 8005788:	b963      	cbnz	r3, 80057a4 <_dtoa_r+0x954>
 800578a:	4631      	mov	r1, r6
 800578c:	2205      	movs	r2, #5
 800578e:	4620      	mov	r0, r4
 8005790:	f000 fab2 	bl	8005cf8 <__multadd>
 8005794:	4601      	mov	r1, r0
 8005796:	4606      	mov	r6, r0
 8005798:	4650      	mov	r0, sl
 800579a:	f000 fd11 	bl	80061c0 <__mcmp>
 800579e:	2800      	cmp	r0, #0
 80057a0:	f73f adbb 	bgt.w	800531a <_dtoa_r+0x4ca>
 80057a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057a6:	9d00      	ldr	r5, [sp, #0]
 80057a8:	ea6f 0b03 	mvn.w	fp, r3
 80057ac:	f04f 0800 	mov.w	r8, #0
 80057b0:	4631      	mov	r1, r6
 80057b2:	4620      	mov	r0, r4
 80057b4:	f000 fa7e 	bl	8005cb4 <_Bfree>
 80057b8:	2f00      	cmp	r7, #0
 80057ba:	f43f aeab 	beq.w	8005514 <_dtoa_r+0x6c4>
 80057be:	f1b8 0f00 	cmp.w	r8, #0
 80057c2:	d005      	beq.n	80057d0 <_dtoa_r+0x980>
 80057c4:	45b8      	cmp	r8, r7
 80057c6:	d003      	beq.n	80057d0 <_dtoa_r+0x980>
 80057c8:	4641      	mov	r1, r8
 80057ca:	4620      	mov	r0, r4
 80057cc:	f000 fa72 	bl	8005cb4 <_Bfree>
 80057d0:	4639      	mov	r1, r7
 80057d2:	4620      	mov	r0, r4
 80057d4:	f000 fa6e 	bl	8005cb4 <_Bfree>
 80057d8:	e69c      	b.n	8005514 <_dtoa_r+0x6c4>
 80057da:	2600      	movs	r6, #0
 80057dc:	4637      	mov	r7, r6
 80057de:	e7e1      	b.n	80057a4 <_dtoa_r+0x954>
 80057e0:	46bb      	mov	fp, r7
 80057e2:	4637      	mov	r7, r6
 80057e4:	e599      	b.n	800531a <_dtoa_r+0x4ca>
 80057e6:	bf00      	nop
 80057e8:	40240000 	.word	0x40240000
 80057ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	f000 80c8 	beq.w	8005984 <_dtoa_r+0xb34>
 80057f4:	9b04      	ldr	r3, [sp, #16]
 80057f6:	9301      	str	r3, [sp, #4]
 80057f8:	2d00      	cmp	r5, #0
 80057fa:	dd05      	ble.n	8005808 <_dtoa_r+0x9b8>
 80057fc:	4639      	mov	r1, r7
 80057fe:	462a      	mov	r2, r5
 8005800:	4620      	mov	r0, r4
 8005802:	f000 fc71 	bl	80060e8 <__lshift>
 8005806:	4607      	mov	r7, r0
 8005808:	f1b8 0f00 	cmp.w	r8, #0
 800580c:	d05b      	beq.n	80058c6 <_dtoa_r+0xa76>
 800580e:	6879      	ldr	r1, [r7, #4]
 8005810:	4620      	mov	r0, r4
 8005812:	f000 fa0f 	bl	8005c34 <_Balloc>
 8005816:	4605      	mov	r5, r0
 8005818:	b928      	cbnz	r0, 8005826 <_dtoa_r+0x9d6>
 800581a:	4b83      	ldr	r3, [pc, #524]	; (8005a28 <_dtoa_r+0xbd8>)
 800581c:	4602      	mov	r2, r0
 800581e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005822:	f7ff bb2e 	b.w	8004e82 <_dtoa_r+0x32>
 8005826:	693a      	ldr	r2, [r7, #16]
 8005828:	3202      	adds	r2, #2
 800582a:	0092      	lsls	r2, r2, #2
 800582c:	f107 010c 	add.w	r1, r7, #12
 8005830:	300c      	adds	r0, #12
 8005832:	f002 f809 	bl	8007848 <memcpy>
 8005836:	2201      	movs	r2, #1
 8005838:	4629      	mov	r1, r5
 800583a:	4620      	mov	r0, r4
 800583c:	f000 fc54 	bl	80060e8 <__lshift>
 8005840:	9b00      	ldr	r3, [sp, #0]
 8005842:	3301      	adds	r3, #1
 8005844:	9304      	str	r3, [sp, #16]
 8005846:	e9dd 2300 	ldrd	r2, r3, [sp]
 800584a:	4413      	add	r3, r2
 800584c:	9308      	str	r3, [sp, #32]
 800584e:	9b02      	ldr	r3, [sp, #8]
 8005850:	f003 0301 	and.w	r3, r3, #1
 8005854:	46b8      	mov	r8, r7
 8005856:	9306      	str	r3, [sp, #24]
 8005858:	4607      	mov	r7, r0
 800585a:	9b04      	ldr	r3, [sp, #16]
 800585c:	4631      	mov	r1, r6
 800585e:	3b01      	subs	r3, #1
 8005860:	4650      	mov	r0, sl
 8005862:	9301      	str	r3, [sp, #4]
 8005864:	f7ff fa6a 	bl	8004d3c <quorem>
 8005868:	4641      	mov	r1, r8
 800586a:	9002      	str	r0, [sp, #8]
 800586c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005870:	4650      	mov	r0, sl
 8005872:	f000 fca5 	bl	80061c0 <__mcmp>
 8005876:	463a      	mov	r2, r7
 8005878:	9005      	str	r0, [sp, #20]
 800587a:	4631      	mov	r1, r6
 800587c:	4620      	mov	r0, r4
 800587e:	f000 fcbb 	bl	80061f8 <__mdiff>
 8005882:	68c2      	ldr	r2, [r0, #12]
 8005884:	4605      	mov	r5, r0
 8005886:	bb02      	cbnz	r2, 80058ca <_dtoa_r+0xa7a>
 8005888:	4601      	mov	r1, r0
 800588a:	4650      	mov	r0, sl
 800588c:	f000 fc98 	bl	80061c0 <__mcmp>
 8005890:	4602      	mov	r2, r0
 8005892:	4629      	mov	r1, r5
 8005894:	4620      	mov	r0, r4
 8005896:	9209      	str	r2, [sp, #36]	; 0x24
 8005898:	f000 fa0c 	bl	8005cb4 <_Bfree>
 800589c:	9b07      	ldr	r3, [sp, #28]
 800589e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058a0:	9d04      	ldr	r5, [sp, #16]
 80058a2:	ea43 0102 	orr.w	r1, r3, r2
 80058a6:	9b06      	ldr	r3, [sp, #24]
 80058a8:	4319      	orrs	r1, r3
 80058aa:	d110      	bne.n	80058ce <_dtoa_r+0xa7e>
 80058ac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80058b0:	d029      	beq.n	8005906 <_dtoa_r+0xab6>
 80058b2:	9b05      	ldr	r3, [sp, #20]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	dd02      	ble.n	80058be <_dtoa_r+0xa6e>
 80058b8:	9b02      	ldr	r3, [sp, #8]
 80058ba:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80058be:	9b01      	ldr	r3, [sp, #4]
 80058c0:	f883 9000 	strb.w	r9, [r3]
 80058c4:	e774      	b.n	80057b0 <_dtoa_r+0x960>
 80058c6:	4638      	mov	r0, r7
 80058c8:	e7ba      	b.n	8005840 <_dtoa_r+0x9f0>
 80058ca:	2201      	movs	r2, #1
 80058cc:	e7e1      	b.n	8005892 <_dtoa_r+0xa42>
 80058ce:	9b05      	ldr	r3, [sp, #20]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	db04      	blt.n	80058de <_dtoa_r+0xa8e>
 80058d4:	9907      	ldr	r1, [sp, #28]
 80058d6:	430b      	orrs	r3, r1
 80058d8:	9906      	ldr	r1, [sp, #24]
 80058da:	430b      	orrs	r3, r1
 80058dc:	d120      	bne.n	8005920 <_dtoa_r+0xad0>
 80058de:	2a00      	cmp	r2, #0
 80058e0:	dded      	ble.n	80058be <_dtoa_r+0xa6e>
 80058e2:	4651      	mov	r1, sl
 80058e4:	2201      	movs	r2, #1
 80058e6:	4620      	mov	r0, r4
 80058e8:	f000 fbfe 	bl	80060e8 <__lshift>
 80058ec:	4631      	mov	r1, r6
 80058ee:	4682      	mov	sl, r0
 80058f0:	f000 fc66 	bl	80061c0 <__mcmp>
 80058f4:	2800      	cmp	r0, #0
 80058f6:	dc03      	bgt.n	8005900 <_dtoa_r+0xab0>
 80058f8:	d1e1      	bne.n	80058be <_dtoa_r+0xa6e>
 80058fa:	f019 0f01 	tst.w	r9, #1
 80058fe:	d0de      	beq.n	80058be <_dtoa_r+0xa6e>
 8005900:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005904:	d1d8      	bne.n	80058b8 <_dtoa_r+0xa68>
 8005906:	9a01      	ldr	r2, [sp, #4]
 8005908:	2339      	movs	r3, #57	; 0x39
 800590a:	7013      	strb	r3, [r2, #0]
 800590c:	462b      	mov	r3, r5
 800590e:	461d      	mov	r5, r3
 8005910:	3b01      	subs	r3, #1
 8005912:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005916:	2a39      	cmp	r2, #57	; 0x39
 8005918:	d06c      	beq.n	80059f4 <_dtoa_r+0xba4>
 800591a:	3201      	adds	r2, #1
 800591c:	701a      	strb	r2, [r3, #0]
 800591e:	e747      	b.n	80057b0 <_dtoa_r+0x960>
 8005920:	2a00      	cmp	r2, #0
 8005922:	dd07      	ble.n	8005934 <_dtoa_r+0xae4>
 8005924:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005928:	d0ed      	beq.n	8005906 <_dtoa_r+0xab6>
 800592a:	9a01      	ldr	r2, [sp, #4]
 800592c:	f109 0301 	add.w	r3, r9, #1
 8005930:	7013      	strb	r3, [r2, #0]
 8005932:	e73d      	b.n	80057b0 <_dtoa_r+0x960>
 8005934:	9b04      	ldr	r3, [sp, #16]
 8005936:	9a08      	ldr	r2, [sp, #32]
 8005938:	f803 9c01 	strb.w	r9, [r3, #-1]
 800593c:	4293      	cmp	r3, r2
 800593e:	d043      	beq.n	80059c8 <_dtoa_r+0xb78>
 8005940:	4651      	mov	r1, sl
 8005942:	2300      	movs	r3, #0
 8005944:	220a      	movs	r2, #10
 8005946:	4620      	mov	r0, r4
 8005948:	f000 f9d6 	bl	8005cf8 <__multadd>
 800594c:	45b8      	cmp	r8, r7
 800594e:	4682      	mov	sl, r0
 8005950:	f04f 0300 	mov.w	r3, #0
 8005954:	f04f 020a 	mov.w	r2, #10
 8005958:	4641      	mov	r1, r8
 800595a:	4620      	mov	r0, r4
 800595c:	d107      	bne.n	800596e <_dtoa_r+0xb1e>
 800595e:	f000 f9cb 	bl	8005cf8 <__multadd>
 8005962:	4680      	mov	r8, r0
 8005964:	4607      	mov	r7, r0
 8005966:	9b04      	ldr	r3, [sp, #16]
 8005968:	3301      	adds	r3, #1
 800596a:	9304      	str	r3, [sp, #16]
 800596c:	e775      	b.n	800585a <_dtoa_r+0xa0a>
 800596e:	f000 f9c3 	bl	8005cf8 <__multadd>
 8005972:	4639      	mov	r1, r7
 8005974:	4680      	mov	r8, r0
 8005976:	2300      	movs	r3, #0
 8005978:	220a      	movs	r2, #10
 800597a:	4620      	mov	r0, r4
 800597c:	f000 f9bc 	bl	8005cf8 <__multadd>
 8005980:	4607      	mov	r7, r0
 8005982:	e7f0      	b.n	8005966 <_dtoa_r+0xb16>
 8005984:	9b04      	ldr	r3, [sp, #16]
 8005986:	9301      	str	r3, [sp, #4]
 8005988:	9d00      	ldr	r5, [sp, #0]
 800598a:	4631      	mov	r1, r6
 800598c:	4650      	mov	r0, sl
 800598e:	f7ff f9d5 	bl	8004d3c <quorem>
 8005992:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005996:	9b00      	ldr	r3, [sp, #0]
 8005998:	f805 9b01 	strb.w	r9, [r5], #1
 800599c:	1aea      	subs	r2, r5, r3
 800599e:	9b01      	ldr	r3, [sp, #4]
 80059a0:	4293      	cmp	r3, r2
 80059a2:	dd07      	ble.n	80059b4 <_dtoa_r+0xb64>
 80059a4:	4651      	mov	r1, sl
 80059a6:	2300      	movs	r3, #0
 80059a8:	220a      	movs	r2, #10
 80059aa:	4620      	mov	r0, r4
 80059ac:	f000 f9a4 	bl	8005cf8 <__multadd>
 80059b0:	4682      	mov	sl, r0
 80059b2:	e7ea      	b.n	800598a <_dtoa_r+0xb3a>
 80059b4:	9b01      	ldr	r3, [sp, #4]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	bfc8      	it	gt
 80059ba:	461d      	movgt	r5, r3
 80059bc:	9b00      	ldr	r3, [sp, #0]
 80059be:	bfd8      	it	le
 80059c0:	2501      	movle	r5, #1
 80059c2:	441d      	add	r5, r3
 80059c4:	f04f 0800 	mov.w	r8, #0
 80059c8:	4651      	mov	r1, sl
 80059ca:	2201      	movs	r2, #1
 80059cc:	4620      	mov	r0, r4
 80059ce:	f000 fb8b 	bl	80060e8 <__lshift>
 80059d2:	4631      	mov	r1, r6
 80059d4:	4682      	mov	sl, r0
 80059d6:	f000 fbf3 	bl	80061c0 <__mcmp>
 80059da:	2800      	cmp	r0, #0
 80059dc:	dc96      	bgt.n	800590c <_dtoa_r+0xabc>
 80059de:	d102      	bne.n	80059e6 <_dtoa_r+0xb96>
 80059e0:	f019 0f01 	tst.w	r9, #1
 80059e4:	d192      	bne.n	800590c <_dtoa_r+0xabc>
 80059e6:	462b      	mov	r3, r5
 80059e8:	461d      	mov	r5, r3
 80059ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80059ee:	2a30      	cmp	r2, #48	; 0x30
 80059f0:	d0fa      	beq.n	80059e8 <_dtoa_r+0xb98>
 80059f2:	e6dd      	b.n	80057b0 <_dtoa_r+0x960>
 80059f4:	9a00      	ldr	r2, [sp, #0]
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d189      	bne.n	800590e <_dtoa_r+0xabe>
 80059fa:	f10b 0b01 	add.w	fp, fp, #1
 80059fe:	2331      	movs	r3, #49	; 0x31
 8005a00:	e796      	b.n	8005930 <_dtoa_r+0xae0>
 8005a02:	4b0a      	ldr	r3, [pc, #40]	; (8005a2c <_dtoa_r+0xbdc>)
 8005a04:	f7ff ba99 	b.w	8004f3a <_dtoa_r+0xea>
 8005a08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	f47f aa6d 	bne.w	8004eea <_dtoa_r+0x9a>
 8005a10:	4b07      	ldr	r3, [pc, #28]	; (8005a30 <_dtoa_r+0xbe0>)
 8005a12:	f7ff ba92 	b.w	8004f3a <_dtoa_r+0xea>
 8005a16:	9b01      	ldr	r3, [sp, #4]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	dcb5      	bgt.n	8005988 <_dtoa_r+0xb38>
 8005a1c:	9b07      	ldr	r3, [sp, #28]
 8005a1e:	2b02      	cmp	r3, #2
 8005a20:	f73f aeb1 	bgt.w	8005786 <_dtoa_r+0x936>
 8005a24:	e7b0      	b.n	8005988 <_dtoa_r+0xb38>
 8005a26:	bf00      	nop
 8005a28:	080084a1 	.word	0x080084a1
 8005a2c:	080083fc 	.word	0x080083fc
 8005a30:	08008425 	.word	0x08008425

08005a34 <_free_r>:
 8005a34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005a36:	2900      	cmp	r1, #0
 8005a38:	d044      	beq.n	8005ac4 <_free_r+0x90>
 8005a3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a3e:	9001      	str	r0, [sp, #4]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	f1a1 0404 	sub.w	r4, r1, #4
 8005a46:	bfb8      	it	lt
 8005a48:	18e4      	addlt	r4, r4, r3
 8005a4a:	f000 f8e7 	bl	8005c1c <__malloc_lock>
 8005a4e:	4a1e      	ldr	r2, [pc, #120]	; (8005ac8 <_free_r+0x94>)
 8005a50:	9801      	ldr	r0, [sp, #4]
 8005a52:	6813      	ldr	r3, [r2, #0]
 8005a54:	b933      	cbnz	r3, 8005a64 <_free_r+0x30>
 8005a56:	6063      	str	r3, [r4, #4]
 8005a58:	6014      	str	r4, [r2, #0]
 8005a5a:	b003      	add	sp, #12
 8005a5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a60:	f000 b8e2 	b.w	8005c28 <__malloc_unlock>
 8005a64:	42a3      	cmp	r3, r4
 8005a66:	d908      	bls.n	8005a7a <_free_r+0x46>
 8005a68:	6825      	ldr	r5, [r4, #0]
 8005a6a:	1961      	adds	r1, r4, r5
 8005a6c:	428b      	cmp	r3, r1
 8005a6e:	bf01      	itttt	eq
 8005a70:	6819      	ldreq	r1, [r3, #0]
 8005a72:	685b      	ldreq	r3, [r3, #4]
 8005a74:	1949      	addeq	r1, r1, r5
 8005a76:	6021      	streq	r1, [r4, #0]
 8005a78:	e7ed      	b.n	8005a56 <_free_r+0x22>
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	b10b      	cbz	r3, 8005a84 <_free_r+0x50>
 8005a80:	42a3      	cmp	r3, r4
 8005a82:	d9fa      	bls.n	8005a7a <_free_r+0x46>
 8005a84:	6811      	ldr	r1, [r2, #0]
 8005a86:	1855      	adds	r5, r2, r1
 8005a88:	42a5      	cmp	r5, r4
 8005a8a:	d10b      	bne.n	8005aa4 <_free_r+0x70>
 8005a8c:	6824      	ldr	r4, [r4, #0]
 8005a8e:	4421      	add	r1, r4
 8005a90:	1854      	adds	r4, r2, r1
 8005a92:	42a3      	cmp	r3, r4
 8005a94:	6011      	str	r1, [r2, #0]
 8005a96:	d1e0      	bne.n	8005a5a <_free_r+0x26>
 8005a98:	681c      	ldr	r4, [r3, #0]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	6053      	str	r3, [r2, #4]
 8005a9e:	440c      	add	r4, r1
 8005aa0:	6014      	str	r4, [r2, #0]
 8005aa2:	e7da      	b.n	8005a5a <_free_r+0x26>
 8005aa4:	d902      	bls.n	8005aac <_free_r+0x78>
 8005aa6:	230c      	movs	r3, #12
 8005aa8:	6003      	str	r3, [r0, #0]
 8005aaa:	e7d6      	b.n	8005a5a <_free_r+0x26>
 8005aac:	6825      	ldr	r5, [r4, #0]
 8005aae:	1961      	adds	r1, r4, r5
 8005ab0:	428b      	cmp	r3, r1
 8005ab2:	bf04      	itt	eq
 8005ab4:	6819      	ldreq	r1, [r3, #0]
 8005ab6:	685b      	ldreq	r3, [r3, #4]
 8005ab8:	6063      	str	r3, [r4, #4]
 8005aba:	bf04      	itt	eq
 8005abc:	1949      	addeq	r1, r1, r5
 8005abe:	6021      	streq	r1, [r4, #0]
 8005ac0:	6054      	str	r4, [r2, #4]
 8005ac2:	e7ca      	b.n	8005a5a <_free_r+0x26>
 8005ac4:	b003      	add	sp, #12
 8005ac6:	bd30      	pop	{r4, r5, pc}
 8005ac8:	20000394 	.word	0x20000394

08005acc <malloc>:
 8005acc:	4b02      	ldr	r3, [pc, #8]	; (8005ad8 <malloc+0xc>)
 8005ace:	4601      	mov	r1, r0
 8005ad0:	6818      	ldr	r0, [r3, #0]
 8005ad2:	f000 b823 	b.w	8005b1c <_malloc_r>
 8005ad6:	bf00      	nop
 8005ad8:	20000068 	.word	0x20000068

08005adc <sbrk_aligned>:
 8005adc:	b570      	push	{r4, r5, r6, lr}
 8005ade:	4e0e      	ldr	r6, [pc, #56]	; (8005b18 <sbrk_aligned+0x3c>)
 8005ae0:	460c      	mov	r4, r1
 8005ae2:	6831      	ldr	r1, [r6, #0]
 8005ae4:	4605      	mov	r5, r0
 8005ae6:	b911      	cbnz	r1, 8005aee <sbrk_aligned+0x12>
 8005ae8:	f001 fe9e 	bl	8007828 <_sbrk_r>
 8005aec:	6030      	str	r0, [r6, #0]
 8005aee:	4621      	mov	r1, r4
 8005af0:	4628      	mov	r0, r5
 8005af2:	f001 fe99 	bl	8007828 <_sbrk_r>
 8005af6:	1c43      	adds	r3, r0, #1
 8005af8:	d00a      	beq.n	8005b10 <sbrk_aligned+0x34>
 8005afa:	1cc4      	adds	r4, r0, #3
 8005afc:	f024 0403 	bic.w	r4, r4, #3
 8005b00:	42a0      	cmp	r0, r4
 8005b02:	d007      	beq.n	8005b14 <sbrk_aligned+0x38>
 8005b04:	1a21      	subs	r1, r4, r0
 8005b06:	4628      	mov	r0, r5
 8005b08:	f001 fe8e 	bl	8007828 <_sbrk_r>
 8005b0c:	3001      	adds	r0, #1
 8005b0e:	d101      	bne.n	8005b14 <sbrk_aligned+0x38>
 8005b10:	f04f 34ff 	mov.w	r4, #4294967295
 8005b14:	4620      	mov	r0, r4
 8005b16:	bd70      	pop	{r4, r5, r6, pc}
 8005b18:	20000398 	.word	0x20000398

08005b1c <_malloc_r>:
 8005b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b20:	1ccd      	adds	r5, r1, #3
 8005b22:	f025 0503 	bic.w	r5, r5, #3
 8005b26:	3508      	adds	r5, #8
 8005b28:	2d0c      	cmp	r5, #12
 8005b2a:	bf38      	it	cc
 8005b2c:	250c      	movcc	r5, #12
 8005b2e:	2d00      	cmp	r5, #0
 8005b30:	4607      	mov	r7, r0
 8005b32:	db01      	blt.n	8005b38 <_malloc_r+0x1c>
 8005b34:	42a9      	cmp	r1, r5
 8005b36:	d905      	bls.n	8005b44 <_malloc_r+0x28>
 8005b38:	230c      	movs	r3, #12
 8005b3a:	603b      	str	r3, [r7, #0]
 8005b3c:	2600      	movs	r6, #0
 8005b3e:	4630      	mov	r0, r6
 8005b40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b44:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005c18 <_malloc_r+0xfc>
 8005b48:	f000 f868 	bl	8005c1c <__malloc_lock>
 8005b4c:	f8d8 3000 	ldr.w	r3, [r8]
 8005b50:	461c      	mov	r4, r3
 8005b52:	bb5c      	cbnz	r4, 8005bac <_malloc_r+0x90>
 8005b54:	4629      	mov	r1, r5
 8005b56:	4638      	mov	r0, r7
 8005b58:	f7ff ffc0 	bl	8005adc <sbrk_aligned>
 8005b5c:	1c43      	adds	r3, r0, #1
 8005b5e:	4604      	mov	r4, r0
 8005b60:	d155      	bne.n	8005c0e <_malloc_r+0xf2>
 8005b62:	f8d8 4000 	ldr.w	r4, [r8]
 8005b66:	4626      	mov	r6, r4
 8005b68:	2e00      	cmp	r6, #0
 8005b6a:	d145      	bne.n	8005bf8 <_malloc_r+0xdc>
 8005b6c:	2c00      	cmp	r4, #0
 8005b6e:	d048      	beq.n	8005c02 <_malloc_r+0xe6>
 8005b70:	6823      	ldr	r3, [r4, #0]
 8005b72:	4631      	mov	r1, r6
 8005b74:	4638      	mov	r0, r7
 8005b76:	eb04 0903 	add.w	r9, r4, r3
 8005b7a:	f001 fe55 	bl	8007828 <_sbrk_r>
 8005b7e:	4581      	cmp	r9, r0
 8005b80:	d13f      	bne.n	8005c02 <_malloc_r+0xe6>
 8005b82:	6821      	ldr	r1, [r4, #0]
 8005b84:	1a6d      	subs	r5, r5, r1
 8005b86:	4629      	mov	r1, r5
 8005b88:	4638      	mov	r0, r7
 8005b8a:	f7ff ffa7 	bl	8005adc <sbrk_aligned>
 8005b8e:	3001      	adds	r0, #1
 8005b90:	d037      	beq.n	8005c02 <_malloc_r+0xe6>
 8005b92:	6823      	ldr	r3, [r4, #0]
 8005b94:	442b      	add	r3, r5
 8005b96:	6023      	str	r3, [r4, #0]
 8005b98:	f8d8 3000 	ldr.w	r3, [r8]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d038      	beq.n	8005c12 <_malloc_r+0xf6>
 8005ba0:	685a      	ldr	r2, [r3, #4]
 8005ba2:	42a2      	cmp	r2, r4
 8005ba4:	d12b      	bne.n	8005bfe <_malloc_r+0xe2>
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	605a      	str	r2, [r3, #4]
 8005baa:	e00f      	b.n	8005bcc <_malloc_r+0xb0>
 8005bac:	6822      	ldr	r2, [r4, #0]
 8005bae:	1b52      	subs	r2, r2, r5
 8005bb0:	d41f      	bmi.n	8005bf2 <_malloc_r+0xd6>
 8005bb2:	2a0b      	cmp	r2, #11
 8005bb4:	d917      	bls.n	8005be6 <_malloc_r+0xca>
 8005bb6:	1961      	adds	r1, r4, r5
 8005bb8:	42a3      	cmp	r3, r4
 8005bba:	6025      	str	r5, [r4, #0]
 8005bbc:	bf18      	it	ne
 8005bbe:	6059      	strne	r1, [r3, #4]
 8005bc0:	6863      	ldr	r3, [r4, #4]
 8005bc2:	bf08      	it	eq
 8005bc4:	f8c8 1000 	streq.w	r1, [r8]
 8005bc8:	5162      	str	r2, [r4, r5]
 8005bca:	604b      	str	r3, [r1, #4]
 8005bcc:	4638      	mov	r0, r7
 8005bce:	f104 060b 	add.w	r6, r4, #11
 8005bd2:	f000 f829 	bl	8005c28 <__malloc_unlock>
 8005bd6:	f026 0607 	bic.w	r6, r6, #7
 8005bda:	1d23      	adds	r3, r4, #4
 8005bdc:	1af2      	subs	r2, r6, r3
 8005bde:	d0ae      	beq.n	8005b3e <_malloc_r+0x22>
 8005be0:	1b9b      	subs	r3, r3, r6
 8005be2:	50a3      	str	r3, [r4, r2]
 8005be4:	e7ab      	b.n	8005b3e <_malloc_r+0x22>
 8005be6:	42a3      	cmp	r3, r4
 8005be8:	6862      	ldr	r2, [r4, #4]
 8005bea:	d1dd      	bne.n	8005ba8 <_malloc_r+0x8c>
 8005bec:	f8c8 2000 	str.w	r2, [r8]
 8005bf0:	e7ec      	b.n	8005bcc <_malloc_r+0xb0>
 8005bf2:	4623      	mov	r3, r4
 8005bf4:	6864      	ldr	r4, [r4, #4]
 8005bf6:	e7ac      	b.n	8005b52 <_malloc_r+0x36>
 8005bf8:	4634      	mov	r4, r6
 8005bfa:	6876      	ldr	r6, [r6, #4]
 8005bfc:	e7b4      	b.n	8005b68 <_malloc_r+0x4c>
 8005bfe:	4613      	mov	r3, r2
 8005c00:	e7cc      	b.n	8005b9c <_malloc_r+0x80>
 8005c02:	230c      	movs	r3, #12
 8005c04:	603b      	str	r3, [r7, #0]
 8005c06:	4638      	mov	r0, r7
 8005c08:	f000 f80e 	bl	8005c28 <__malloc_unlock>
 8005c0c:	e797      	b.n	8005b3e <_malloc_r+0x22>
 8005c0e:	6025      	str	r5, [r4, #0]
 8005c10:	e7dc      	b.n	8005bcc <_malloc_r+0xb0>
 8005c12:	605b      	str	r3, [r3, #4]
 8005c14:	deff      	udf	#255	; 0xff
 8005c16:	bf00      	nop
 8005c18:	20000394 	.word	0x20000394

08005c1c <__malloc_lock>:
 8005c1c:	4801      	ldr	r0, [pc, #4]	; (8005c24 <__malloc_lock+0x8>)
 8005c1e:	f7ff b885 	b.w	8004d2c <__retarget_lock_acquire_recursive>
 8005c22:	bf00      	nop
 8005c24:	20000390 	.word	0x20000390

08005c28 <__malloc_unlock>:
 8005c28:	4801      	ldr	r0, [pc, #4]	; (8005c30 <__malloc_unlock+0x8>)
 8005c2a:	f7ff b880 	b.w	8004d2e <__retarget_lock_release_recursive>
 8005c2e:	bf00      	nop
 8005c30:	20000390 	.word	0x20000390

08005c34 <_Balloc>:
 8005c34:	b570      	push	{r4, r5, r6, lr}
 8005c36:	69c6      	ldr	r6, [r0, #28]
 8005c38:	4604      	mov	r4, r0
 8005c3a:	460d      	mov	r5, r1
 8005c3c:	b976      	cbnz	r6, 8005c5c <_Balloc+0x28>
 8005c3e:	2010      	movs	r0, #16
 8005c40:	f7ff ff44 	bl	8005acc <malloc>
 8005c44:	4602      	mov	r2, r0
 8005c46:	61e0      	str	r0, [r4, #28]
 8005c48:	b920      	cbnz	r0, 8005c54 <_Balloc+0x20>
 8005c4a:	4b18      	ldr	r3, [pc, #96]	; (8005cac <_Balloc+0x78>)
 8005c4c:	4818      	ldr	r0, [pc, #96]	; (8005cb0 <_Balloc+0x7c>)
 8005c4e:	216b      	movs	r1, #107	; 0x6b
 8005c50:	f001 fe12 	bl	8007878 <__assert_func>
 8005c54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005c58:	6006      	str	r6, [r0, #0]
 8005c5a:	60c6      	str	r6, [r0, #12]
 8005c5c:	69e6      	ldr	r6, [r4, #28]
 8005c5e:	68f3      	ldr	r3, [r6, #12]
 8005c60:	b183      	cbz	r3, 8005c84 <_Balloc+0x50>
 8005c62:	69e3      	ldr	r3, [r4, #28]
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005c6a:	b9b8      	cbnz	r0, 8005c9c <_Balloc+0x68>
 8005c6c:	2101      	movs	r1, #1
 8005c6e:	fa01 f605 	lsl.w	r6, r1, r5
 8005c72:	1d72      	adds	r2, r6, #5
 8005c74:	0092      	lsls	r2, r2, #2
 8005c76:	4620      	mov	r0, r4
 8005c78:	f001 fe1c 	bl	80078b4 <_calloc_r>
 8005c7c:	b160      	cbz	r0, 8005c98 <_Balloc+0x64>
 8005c7e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005c82:	e00e      	b.n	8005ca2 <_Balloc+0x6e>
 8005c84:	2221      	movs	r2, #33	; 0x21
 8005c86:	2104      	movs	r1, #4
 8005c88:	4620      	mov	r0, r4
 8005c8a:	f001 fe13 	bl	80078b4 <_calloc_r>
 8005c8e:	69e3      	ldr	r3, [r4, #28]
 8005c90:	60f0      	str	r0, [r6, #12]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d1e4      	bne.n	8005c62 <_Balloc+0x2e>
 8005c98:	2000      	movs	r0, #0
 8005c9a:	bd70      	pop	{r4, r5, r6, pc}
 8005c9c:	6802      	ldr	r2, [r0, #0]
 8005c9e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005ca8:	e7f7      	b.n	8005c9a <_Balloc+0x66>
 8005caa:	bf00      	nop
 8005cac:	08008432 	.word	0x08008432
 8005cb0:	080084b2 	.word	0x080084b2

08005cb4 <_Bfree>:
 8005cb4:	b570      	push	{r4, r5, r6, lr}
 8005cb6:	69c6      	ldr	r6, [r0, #28]
 8005cb8:	4605      	mov	r5, r0
 8005cba:	460c      	mov	r4, r1
 8005cbc:	b976      	cbnz	r6, 8005cdc <_Bfree+0x28>
 8005cbe:	2010      	movs	r0, #16
 8005cc0:	f7ff ff04 	bl	8005acc <malloc>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	61e8      	str	r0, [r5, #28]
 8005cc8:	b920      	cbnz	r0, 8005cd4 <_Bfree+0x20>
 8005cca:	4b09      	ldr	r3, [pc, #36]	; (8005cf0 <_Bfree+0x3c>)
 8005ccc:	4809      	ldr	r0, [pc, #36]	; (8005cf4 <_Bfree+0x40>)
 8005cce:	218f      	movs	r1, #143	; 0x8f
 8005cd0:	f001 fdd2 	bl	8007878 <__assert_func>
 8005cd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005cd8:	6006      	str	r6, [r0, #0]
 8005cda:	60c6      	str	r6, [r0, #12]
 8005cdc:	b13c      	cbz	r4, 8005cee <_Bfree+0x3a>
 8005cde:	69eb      	ldr	r3, [r5, #28]
 8005ce0:	6862      	ldr	r2, [r4, #4]
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ce8:	6021      	str	r1, [r4, #0]
 8005cea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005cee:	bd70      	pop	{r4, r5, r6, pc}
 8005cf0:	08008432 	.word	0x08008432
 8005cf4:	080084b2 	.word	0x080084b2

08005cf8 <__multadd>:
 8005cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cfc:	690d      	ldr	r5, [r1, #16]
 8005cfe:	4607      	mov	r7, r0
 8005d00:	460c      	mov	r4, r1
 8005d02:	461e      	mov	r6, r3
 8005d04:	f101 0c14 	add.w	ip, r1, #20
 8005d08:	2000      	movs	r0, #0
 8005d0a:	f8dc 3000 	ldr.w	r3, [ip]
 8005d0e:	b299      	uxth	r1, r3
 8005d10:	fb02 6101 	mla	r1, r2, r1, r6
 8005d14:	0c1e      	lsrs	r6, r3, #16
 8005d16:	0c0b      	lsrs	r3, r1, #16
 8005d18:	fb02 3306 	mla	r3, r2, r6, r3
 8005d1c:	b289      	uxth	r1, r1
 8005d1e:	3001      	adds	r0, #1
 8005d20:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005d24:	4285      	cmp	r5, r0
 8005d26:	f84c 1b04 	str.w	r1, [ip], #4
 8005d2a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005d2e:	dcec      	bgt.n	8005d0a <__multadd+0x12>
 8005d30:	b30e      	cbz	r6, 8005d76 <__multadd+0x7e>
 8005d32:	68a3      	ldr	r3, [r4, #8]
 8005d34:	42ab      	cmp	r3, r5
 8005d36:	dc19      	bgt.n	8005d6c <__multadd+0x74>
 8005d38:	6861      	ldr	r1, [r4, #4]
 8005d3a:	4638      	mov	r0, r7
 8005d3c:	3101      	adds	r1, #1
 8005d3e:	f7ff ff79 	bl	8005c34 <_Balloc>
 8005d42:	4680      	mov	r8, r0
 8005d44:	b928      	cbnz	r0, 8005d52 <__multadd+0x5a>
 8005d46:	4602      	mov	r2, r0
 8005d48:	4b0c      	ldr	r3, [pc, #48]	; (8005d7c <__multadd+0x84>)
 8005d4a:	480d      	ldr	r0, [pc, #52]	; (8005d80 <__multadd+0x88>)
 8005d4c:	21ba      	movs	r1, #186	; 0xba
 8005d4e:	f001 fd93 	bl	8007878 <__assert_func>
 8005d52:	6922      	ldr	r2, [r4, #16]
 8005d54:	3202      	adds	r2, #2
 8005d56:	f104 010c 	add.w	r1, r4, #12
 8005d5a:	0092      	lsls	r2, r2, #2
 8005d5c:	300c      	adds	r0, #12
 8005d5e:	f001 fd73 	bl	8007848 <memcpy>
 8005d62:	4621      	mov	r1, r4
 8005d64:	4638      	mov	r0, r7
 8005d66:	f7ff ffa5 	bl	8005cb4 <_Bfree>
 8005d6a:	4644      	mov	r4, r8
 8005d6c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005d70:	3501      	adds	r5, #1
 8005d72:	615e      	str	r6, [r3, #20]
 8005d74:	6125      	str	r5, [r4, #16]
 8005d76:	4620      	mov	r0, r4
 8005d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d7c:	080084a1 	.word	0x080084a1
 8005d80:	080084b2 	.word	0x080084b2

08005d84 <__s2b>:
 8005d84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d88:	460c      	mov	r4, r1
 8005d8a:	4615      	mov	r5, r2
 8005d8c:	461f      	mov	r7, r3
 8005d8e:	2209      	movs	r2, #9
 8005d90:	3308      	adds	r3, #8
 8005d92:	4606      	mov	r6, r0
 8005d94:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d98:	2100      	movs	r1, #0
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	db09      	blt.n	8005db4 <__s2b+0x30>
 8005da0:	4630      	mov	r0, r6
 8005da2:	f7ff ff47 	bl	8005c34 <_Balloc>
 8005da6:	b940      	cbnz	r0, 8005dba <__s2b+0x36>
 8005da8:	4602      	mov	r2, r0
 8005daa:	4b19      	ldr	r3, [pc, #100]	; (8005e10 <__s2b+0x8c>)
 8005dac:	4819      	ldr	r0, [pc, #100]	; (8005e14 <__s2b+0x90>)
 8005dae:	21d3      	movs	r1, #211	; 0xd3
 8005db0:	f001 fd62 	bl	8007878 <__assert_func>
 8005db4:	0052      	lsls	r2, r2, #1
 8005db6:	3101      	adds	r1, #1
 8005db8:	e7f0      	b.n	8005d9c <__s2b+0x18>
 8005dba:	9b08      	ldr	r3, [sp, #32]
 8005dbc:	6143      	str	r3, [r0, #20]
 8005dbe:	2d09      	cmp	r5, #9
 8005dc0:	f04f 0301 	mov.w	r3, #1
 8005dc4:	6103      	str	r3, [r0, #16]
 8005dc6:	dd16      	ble.n	8005df6 <__s2b+0x72>
 8005dc8:	f104 0909 	add.w	r9, r4, #9
 8005dcc:	46c8      	mov	r8, r9
 8005dce:	442c      	add	r4, r5
 8005dd0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005dd4:	4601      	mov	r1, r0
 8005dd6:	3b30      	subs	r3, #48	; 0x30
 8005dd8:	220a      	movs	r2, #10
 8005dda:	4630      	mov	r0, r6
 8005ddc:	f7ff ff8c 	bl	8005cf8 <__multadd>
 8005de0:	45a0      	cmp	r8, r4
 8005de2:	d1f5      	bne.n	8005dd0 <__s2b+0x4c>
 8005de4:	f1a5 0408 	sub.w	r4, r5, #8
 8005de8:	444c      	add	r4, r9
 8005dea:	1b2d      	subs	r5, r5, r4
 8005dec:	1963      	adds	r3, r4, r5
 8005dee:	42bb      	cmp	r3, r7
 8005df0:	db04      	blt.n	8005dfc <__s2b+0x78>
 8005df2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005df6:	340a      	adds	r4, #10
 8005df8:	2509      	movs	r5, #9
 8005dfa:	e7f6      	b.n	8005dea <__s2b+0x66>
 8005dfc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005e00:	4601      	mov	r1, r0
 8005e02:	3b30      	subs	r3, #48	; 0x30
 8005e04:	220a      	movs	r2, #10
 8005e06:	4630      	mov	r0, r6
 8005e08:	f7ff ff76 	bl	8005cf8 <__multadd>
 8005e0c:	e7ee      	b.n	8005dec <__s2b+0x68>
 8005e0e:	bf00      	nop
 8005e10:	080084a1 	.word	0x080084a1
 8005e14:	080084b2 	.word	0x080084b2

08005e18 <__hi0bits>:
 8005e18:	0c03      	lsrs	r3, r0, #16
 8005e1a:	041b      	lsls	r3, r3, #16
 8005e1c:	b9d3      	cbnz	r3, 8005e54 <__hi0bits+0x3c>
 8005e1e:	0400      	lsls	r0, r0, #16
 8005e20:	2310      	movs	r3, #16
 8005e22:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005e26:	bf04      	itt	eq
 8005e28:	0200      	lsleq	r0, r0, #8
 8005e2a:	3308      	addeq	r3, #8
 8005e2c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005e30:	bf04      	itt	eq
 8005e32:	0100      	lsleq	r0, r0, #4
 8005e34:	3304      	addeq	r3, #4
 8005e36:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005e3a:	bf04      	itt	eq
 8005e3c:	0080      	lsleq	r0, r0, #2
 8005e3e:	3302      	addeq	r3, #2
 8005e40:	2800      	cmp	r0, #0
 8005e42:	db05      	blt.n	8005e50 <__hi0bits+0x38>
 8005e44:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005e48:	f103 0301 	add.w	r3, r3, #1
 8005e4c:	bf08      	it	eq
 8005e4e:	2320      	moveq	r3, #32
 8005e50:	4618      	mov	r0, r3
 8005e52:	4770      	bx	lr
 8005e54:	2300      	movs	r3, #0
 8005e56:	e7e4      	b.n	8005e22 <__hi0bits+0xa>

08005e58 <__lo0bits>:
 8005e58:	6803      	ldr	r3, [r0, #0]
 8005e5a:	f013 0207 	ands.w	r2, r3, #7
 8005e5e:	d00c      	beq.n	8005e7a <__lo0bits+0x22>
 8005e60:	07d9      	lsls	r1, r3, #31
 8005e62:	d422      	bmi.n	8005eaa <__lo0bits+0x52>
 8005e64:	079a      	lsls	r2, r3, #30
 8005e66:	bf49      	itett	mi
 8005e68:	085b      	lsrmi	r3, r3, #1
 8005e6a:	089b      	lsrpl	r3, r3, #2
 8005e6c:	6003      	strmi	r3, [r0, #0]
 8005e6e:	2201      	movmi	r2, #1
 8005e70:	bf5c      	itt	pl
 8005e72:	6003      	strpl	r3, [r0, #0]
 8005e74:	2202      	movpl	r2, #2
 8005e76:	4610      	mov	r0, r2
 8005e78:	4770      	bx	lr
 8005e7a:	b299      	uxth	r1, r3
 8005e7c:	b909      	cbnz	r1, 8005e82 <__lo0bits+0x2a>
 8005e7e:	0c1b      	lsrs	r3, r3, #16
 8005e80:	2210      	movs	r2, #16
 8005e82:	b2d9      	uxtb	r1, r3
 8005e84:	b909      	cbnz	r1, 8005e8a <__lo0bits+0x32>
 8005e86:	3208      	adds	r2, #8
 8005e88:	0a1b      	lsrs	r3, r3, #8
 8005e8a:	0719      	lsls	r1, r3, #28
 8005e8c:	bf04      	itt	eq
 8005e8e:	091b      	lsreq	r3, r3, #4
 8005e90:	3204      	addeq	r2, #4
 8005e92:	0799      	lsls	r1, r3, #30
 8005e94:	bf04      	itt	eq
 8005e96:	089b      	lsreq	r3, r3, #2
 8005e98:	3202      	addeq	r2, #2
 8005e9a:	07d9      	lsls	r1, r3, #31
 8005e9c:	d403      	bmi.n	8005ea6 <__lo0bits+0x4e>
 8005e9e:	085b      	lsrs	r3, r3, #1
 8005ea0:	f102 0201 	add.w	r2, r2, #1
 8005ea4:	d003      	beq.n	8005eae <__lo0bits+0x56>
 8005ea6:	6003      	str	r3, [r0, #0]
 8005ea8:	e7e5      	b.n	8005e76 <__lo0bits+0x1e>
 8005eaa:	2200      	movs	r2, #0
 8005eac:	e7e3      	b.n	8005e76 <__lo0bits+0x1e>
 8005eae:	2220      	movs	r2, #32
 8005eb0:	e7e1      	b.n	8005e76 <__lo0bits+0x1e>
	...

08005eb4 <__i2b>:
 8005eb4:	b510      	push	{r4, lr}
 8005eb6:	460c      	mov	r4, r1
 8005eb8:	2101      	movs	r1, #1
 8005eba:	f7ff febb 	bl	8005c34 <_Balloc>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	b928      	cbnz	r0, 8005ece <__i2b+0x1a>
 8005ec2:	4b05      	ldr	r3, [pc, #20]	; (8005ed8 <__i2b+0x24>)
 8005ec4:	4805      	ldr	r0, [pc, #20]	; (8005edc <__i2b+0x28>)
 8005ec6:	f240 1145 	movw	r1, #325	; 0x145
 8005eca:	f001 fcd5 	bl	8007878 <__assert_func>
 8005ece:	2301      	movs	r3, #1
 8005ed0:	6144      	str	r4, [r0, #20]
 8005ed2:	6103      	str	r3, [r0, #16]
 8005ed4:	bd10      	pop	{r4, pc}
 8005ed6:	bf00      	nop
 8005ed8:	080084a1 	.word	0x080084a1
 8005edc:	080084b2 	.word	0x080084b2

08005ee0 <__multiply>:
 8005ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ee4:	4691      	mov	r9, r2
 8005ee6:	690a      	ldr	r2, [r1, #16]
 8005ee8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005eec:	429a      	cmp	r2, r3
 8005eee:	bfb8      	it	lt
 8005ef0:	460b      	movlt	r3, r1
 8005ef2:	460c      	mov	r4, r1
 8005ef4:	bfbc      	itt	lt
 8005ef6:	464c      	movlt	r4, r9
 8005ef8:	4699      	movlt	r9, r3
 8005efa:	6927      	ldr	r7, [r4, #16]
 8005efc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005f00:	68a3      	ldr	r3, [r4, #8]
 8005f02:	6861      	ldr	r1, [r4, #4]
 8005f04:	eb07 060a 	add.w	r6, r7, sl
 8005f08:	42b3      	cmp	r3, r6
 8005f0a:	b085      	sub	sp, #20
 8005f0c:	bfb8      	it	lt
 8005f0e:	3101      	addlt	r1, #1
 8005f10:	f7ff fe90 	bl	8005c34 <_Balloc>
 8005f14:	b930      	cbnz	r0, 8005f24 <__multiply+0x44>
 8005f16:	4602      	mov	r2, r0
 8005f18:	4b44      	ldr	r3, [pc, #272]	; (800602c <__multiply+0x14c>)
 8005f1a:	4845      	ldr	r0, [pc, #276]	; (8006030 <__multiply+0x150>)
 8005f1c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8005f20:	f001 fcaa 	bl	8007878 <__assert_func>
 8005f24:	f100 0514 	add.w	r5, r0, #20
 8005f28:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005f2c:	462b      	mov	r3, r5
 8005f2e:	2200      	movs	r2, #0
 8005f30:	4543      	cmp	r3, r8
 8005f32:	d321      	bcc.n	8005f78 <__multiply+0x98>
 8005f34:	f104 0314 	add.w	r3, r4, #20
 8005f38:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005f3c:	f109 0314 	add.w	r3, r9, #20
 8005f40:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005f44:	9202      	str	r2, [sp, #8]
 8005f46:	1b3a      	subs	r2, r7, r4
 8005f48:	3a15      	subs	r2, #21
 8005f4a:	f022 0203 	bic.w	r2, r2, #3
 8005f4e:	3204      	adds	r2, #4
 8005f50:	f104 0115 	add.w	r1, r4, #21
 8005f54:	428f      	cmp	r7, r1
 8005f56:	bf38      	it	cc
 8005f58:	2204      	movcc	r2, #4
 8005f5a:	9201      	str	r2, [sp, #4]
 8005f5c:	9a02      	ldr	r2, [sp, #8]
 8005f5e:	9303      	str	r3, [sp, #12]
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d80c      	bhi.n	8005f7e <__multiply+0x9e>
 8005f64:	2e00      	cmp	r6, #0
 8005f66:	dd03      	ble.n	8005f70 <__multiply+0x90>
 8005f68:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d05b      	beq.n	8006028 <__multiply+0x148>
 8005f70:	6106      	str	r6, [r0, #16]
 8005f72:	b005      	add	sp, #20
 8005f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f78:	f843 2b04 	str.w	r2, [r3], #4
 8005f7c:	e7d8      	b.n	8005f30 <__multiply+0x50>
 8005f7e:	f8b3 a000 	ldrh.w	sl, [r3]
 8005f82:	f1ba 0f00 	cmp.w	sl, #0
 8005f86:	d024      	beq.n	8005fd2 <__multiply+0xf2>
 8005f88:	f104 0e14 	add.w	lr, r4, #20
 8005f8c:	46a9      	mov	r9, r5
 8005f8e:	f04f 0c00 	mov.w	ip, #0
 8005f92:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005f96:	f8d9 1000 	ldr.w	r1, [r9]
 8005f9a:	fa1f fb82 	uxth.w	fp, r2
 8005f9e:	b289      	uxth	r1, r1
 8005fa0:	fb0a 110b 	mla	r1, sl, fp, r1
 8005fa4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005fa8:	f8d9 2000 	ldr.w	r2, [r9]
 8005fac:	4461      	add	r1, ip
 8005fae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005fb2:	fb0a c20b 	mla	r2, sl, fp, ip
 8005fb6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005fba:	b289      	uxth	r1, r1
 8005fbc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005fc0:	4577      	cmp	r7, lr
 8005fc2:	f849 1b04 	str.w	r1, [r9], #4
 8005fc6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005fca:	d8e2      	bhi.n	8005f92 <__multiply+0xb2>
 8005fcc:	9a01      	ldr	r2, [sp, #4]
 8005fce:	f845 c002 	str.w	ip, [r5, r2]
 8005fd2:	9a03      	ldr	r2, [sp, #12]
 8005fd4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005fd8:	3304      	adds	r3, #4
 8005fda:	f1b9 0f00 	cmp.w	r9, #0
 8005fde:	d021      	beq.n	8006024 <__multiply+0x144>
 8005fe0:	6829      	ldr	r1, [r5, #0]
 8005fe2:	f104 0c14 	add.w	ip, r4, #20
 8005fe6:	46ae      	mov	lr, r5
 8005fe8:	f04f 0a00 	mov.w	sl, #0
 8005fec:	f8bc b000 	ldrh.w	fp, [ip]
 8005ff0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005ff4:	fb09 220b 	mla	r2, r9, fp, r2
 8005ff8:	4452      	add	r2, sl
 8005ffa:	b289      	uxth	r1, r1
 8005ffc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006000:	f84e 1b04 	str.w	r1, [lr], #4
 8006004:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006008:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800600c:	f8be 1000 	ldrh.w	r1, [lr]
 8006010:	fb09 110a 	mla	r1, r9, sl, r1
 8006014:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006018:	4567      	cmp	r7, ip
 800601a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800601e:	d8e5      	bhi.n	8005fec <__multiply+0x10c>
 8006020:	9a01      	ldr	r2, [sp, #4]
 8006022:	50a9      	str	r1, [r5, r2]
 8006024:	3504      	adds	r5, #4
 8006026:	e799      	b.n	8005f5c <__multiply+0x7c>
 8006028:	3e01      	subs	r6, #1
 800602a:	e79b      	b.n	8005f64 <__multiply+0x84>
 800602c:	080084a1 	.word	0x080084a1
 8006030:	080084b2 	.word	0x080084b2

08006034 <__pow5mult>:
 8006034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006038:	4615      	mov	r5, r2
 800603a:	f012 0203 	ands.w	r2, r2, #3
 800603e:	4606      	mov	r6, r0
 8006040:	460f      	mov	r7, r1
 8006042:	d007      	beq.n	8006054 <__pow5mult+0x20>
 8006044:	4c25      	ldr	r4, [pc, #148]	; (80060dc <__pow5mult+0xa8>)
 8006046:	3a01      	subs	r2, #1
 8006048:	2300      	movs	r3, #0
 800604a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800604e:	f7ff fe53 	bl	8005cf8 <__multadd>
 8006052:	4607      	mov	r7, r0
 8006054:	10ad      	asrs	r5, r5, #2
 8006056:	d03d      	beq.n	80060d4 <__pow5mult+0xa0>
 8006058:	69f4      	ldr	r4, [r6, #28]
 800605a:	b97c      	cbnz	r4, 800607c <__pow5mult+0x48>
 800605c:	2010      	movs	r0, #16
 800605e:	f7ff fd35 	bl	8005acc <malloc>
 8006062:	4602      	mov	r2, r0
 8006064:	61f0      	str	r0, [r6, #28]
 8006066:	b928      	cbnz	r0, 8006074 <__pow5mult+0x40>
 8006068:	4b1d      	ldr	r3, [pc, #116]	; (80060e0 <__pow5mult+0xac>)
 800606a:	481e      	ldr	r0, [pc, #120]	; (80060e4 <__pow5mult+0xb0>)
 800606c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006070:	f001 fc02 	bl	8007878 <__assert_func>
 8006074:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006078:	6004      	str	r4, [r0, #0]
 800607a:	60c4      	str	r4, [r0, #12]
 800607c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006080:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006084:	b94c      	cbnz	r4, 800609a <__pow5mult+0x66>
 8006086:	f240 2171 	movw	r1, #625	; 0x271
 800608a:	4630      	mov	r0, r6
 800608c:	f7ff ff12 	bl	8005eb4 <__i2b>
 8006090:	2300      	movs	r3, #0
 8006092:	f8c8 0008 	str.w	r0, [r8, #8]
 8006096:	4604      	mov	r4, r0
 8006098:	6003      	str	r3, [r0, #0]
 800609a:	f04f 0900 	mov.w	r9, #0
 800609e:	07eb      	lsls	r3, r5, #31
 80060a0:	d50a      	bpl.n	80060b8 <__pow5mult+0x84>
 80060a2:	4639      	mov	r1, r7
 80060a4:	4622      	mov	r2, r4
 80060a6:	4630      	mov	r0, r6
 80060a8:	f7ff ff1a 	bl	8005ee0 <__multiply>
 80060ac:	4639      	mov	r1, r7
 80060ae:	4680      	mov	r8, r0
 80060b0:	4630      	mov	r0, r6
 80060b2:	f7ff fdff 	bl	8005cb4 <_Bfree>
 80060b6:	4647      	mov	r7, r8
 80060b8:	106d      	asrs	r5, r5, #1
 80060ba:	d00b      	beq.n	80060d4 <__pow5mult+0xa0>
 80060bc:	6820      	ldr	r0, [r4, #0]
 80060be:	b938      	cbnz	r0, 80060d0 <__pow5mult+0x9c>
 80060c0:	4622      	mov	r2, r4
 80060c2:	4621      	mov	r1, r4
 80060c4:	4630      	mov	r0, r6
 80060c6:	f7ff ff0b 	bl	8005ee0 <__multiply>
 80060ca:	6020      	str	r0, [r4, #0]
 80060cc:	f8c0 9000 	str.w	r9, [r0]
 80060d0:	4604      	mov	r4, r0
 80060d2:	e7e4      	b.n	800609e <__pow5mult+0x6a>
 80060d4:	4638      	mov	r0, r7
 80060d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060da:	bf00      	nop
 80060dc:	08008600 	.word	0x08008600
 80060e0:	08008432 	.word	0x08008432
 80060e4:	080084b2 	.word	0x080084b2

080060e8 <__lshift>:
 80060e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060ec:	460c      	mov	r4, r1
 80060ee:	6849      	ldr	r1, [r1, #4]
 80060f0:	6923      	ldr	r3, [r4, #16]
 80060f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80060f6:	68a3      	ldr	r3, [r4, #8]
 80060f8:	4607      	mov	r7, r0
 80060fa:	4691      	mov	r9, r2
 80060fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006100:	f108 0601 	add.w	r6, r8, #1
 8006104:	42b3      	cmp	r3, r6
 8006106:	db0b      	blt.n	8006120 <__lshift+0x38>
 8006108:	4638      	mov	r0, r7
 800610a:	f7ff fd93 	bl	8005c34 <_Balloc>
 800610e:	4605      	mov	r5, r0
 8006110:	b948      	cbnz	r0, 8006126 <__lshift+0x3e>
 8006112:	4602      	mov	r2, r0
 8006114:	4b28      	ldr	r3, [pc, #160]	; (80061b8 <__lshift+0xd0>)
 8006116:	4829      	ldr	r0, [pc, #164]	; (80061bc <__lshift+0xd4>)
 8006118:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800611c:	f001 fbac 	bl	8007878 <__assert_func>
 8006120:	3101      	adds	r1, #1
 8006122:	005b      	lsls	r3, r3, #1
 8006124:	e7ee      	b.n	8006104 <__lshift+0x1c>
 8006126:	2300      	movs	r3, #0
 8006128:	f100 0114 	add.w	r1, r0, #20
 800612c:	f100 0210 	add.w	r2, r0, #16
 8006130:	4618      	mov	r0, r3
 8006132:	4553      	cmp	r3, sl
 8006134:	db33      	blt.n	800619e <__lshift+0xb6>
 8006136:	6920      	ldr	r0, [r4, #16]
 8006138:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800613c:	f104 0314 	add.w	r3, r4, #20
 8006140:	f019 091f 	ands.w	r9, r9, #31
 8006144:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006148:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800614c:	d02b      	beq.n	80061a6 <__lshift+0xbe>
 800614e:	f1c9 0e20 	rsb	lr, r9, #32
 8006152:	468a      	mov	sl, r1
 8006154:	2200      	movs	r2, #0
 8006156:	6818      	ldr	r0, [r3, #0]
 8006158:	fa00 f009 	lsl.w	r0, r0, r9
 800615c:	4310      	orrs	r0, r2
 800615e:	f84a 0b04 	str.w	r0, [sl], #4
 8006162:	f853 2b04 	ldr.w	r2, [r3], #4
 8006166:	459c      	cmp	ip, r3
 8006168:	fa22 f20e 	lsr.w	r2, r2, lr
 800616c:	d8f3      	bhi.n	8006156 <__lshift+0x6e>
 800616e:	ebac 0304 	sub.w	r3, ip, r4
 8006172:	3b15      	subs	r3, #21
 8006174:	f023 0303 	bic.w	r3, r3, #3
 8006178:	3304      	adds	r3, #4
 800617a:	f104 0015 	add.w	r0, r4, #21
 800617e:	4584      	cmp	ip, r0
 8006180:	bf38      	it	cc
 8006182:	2304      	movcc	r3, #4
 8006184:	50ca      	str	r2, [r1, r3]
 8006186:	b10a      	cbz	r2, 800618c <__lshift+0xa4>
 8006188:	f108 0602 	add.w	r6, r8, #2
 800618c:	3e01      	subs	r6, #1
 800618e:	4638      	mov	r0, r7
 8006190:	612e      	str	r6, [r5, #16]
 8006192:	4621      	mov	r1, r4
 8006194:	f7ff fd8e 	bl	8005cb4 <_Bfree>
 8006198:	4628      	mov	r0, r5
 800619a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800619e:	f842 0f04 	str.w	r0, [r2, #4]!
 80061a2:	3301      	adds	r3, #1
 80061a4:	e7c5      	b.n	8006132 <__lshift+0x4a>
 80061a6:	3904      	subs	r1, #4
 80061a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80061ac:	f841 2f04 	str.w	r2, [r1, #4]!
 80061b0:	459c      	cmp	ip, r3
 80061b2:	d8f9      	bhi.n	80061a8 <__lshift+0xc0>
 80061b4:	e7ea      	b.n	800618c <__lshift+0xa4>
 80061b6:	bf00      	nop
 80061b8:	080084a1 	.word	0x080084a1
 80061bc:	080084b2 	.word	0x080084b2

080061c0 <__mcmp>:
 80061c0:	b530      	push	{r4, r5, lr}
 80061c2:	6902      	ldr	r2, [r0, #16]
 80061c4:	690c      	ldr	r4, [r1, #16]
 80061c6:	1b12      	subs	r2, r2, r4
 80061c8:	d10e      	bne.n	80061e8 <__mcmp+0x28>
 80061ca:	f100 0314 	add.w	r3, r0, #20
 80061ce:	3114      	adds	r1, #20
 80061d0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80061d4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80061d8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80061dc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80061e0:	42a5      	cmp	r5, r4
 80061e2:	d003      	beq.n	80061ec <__mcmp+0x2c>
 80061e4:	d305      	bcc.n	80061f2 <__mcmp+0x32>
 80061e6:	2201      	movs	r2, #1
 80061e8:	4610      	mov	r0, r2
 80061ea:	bd30      	pop	{r4, r5, pc}
 80061ec:	4283      	cmp	r3, r0
 80061ee:	d3f3      	bcc.n	80061d8 <__mcmp+0x18>
 80061f0:	e7fa      	b.n	80061e8 <__mcmp+0x28>
 80061f2:	f04f 32ff 	mov.w	r2, #4294967295
 80061f6:	e7f7      	b.n	80061e8 <__mcmp+0x28>

080061f8 <__mdiff>:
 80061f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061fc:	460c      	mov	r4, r1
 80061fe:	4606      	mov	r6, r0
 8006200:	4611      	mov	r1, r2
 8006202:	4620      	mov	r0, r4
 8006204:	4690      	mov	r8, r2
 8006206:	f7ff ffdb 	bl	80061c0 <__mcmp>
 800620a:	1e05      	subs	r5, r0, #0
 800620c:	d110      	bne.n	8006230 <__mdiff+0x38>
 800620e:	4629      	mov	r1, r5
 8006210:	4630      	mov	r0, r6
 8006212:	f7ff fd0f 	bl	8005c34 <_Balloc>
 8006216:	b930      	cbnz	r0, 8006226 <__mdiff+0x2e>
 8006218:	4b3a      	ldr	r3, [pc, #232]	; (8006304 <__mdiff+0x10c>)
 800621a:	4602      	mov	r2, r0
 800621c:	f240 2137 	movw	r1, #567	; 0x237
 8006220:	4839      	ldr	r0, [pc, #228]	; (8006308 <__mdiff+0x110>)
 8006222:	f001 fb29 	bl	8007878 <__assert_func>
 8006226:	2301      	movs	r3, #1
 8006228:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800622c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006230:	bfa4      	itt	ge
 8006232:	4643      	movge	r3, r8
 8006234:	46a0      	movge	r8, r4
 8006236:	4630      	mov	r0, r6
 8006238:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800623c:	bfa6      	itte	ge
 800623e:	461c      	movge	r4, r3
 8006240:	2500      	movge	r5, #0
 8006242:	2501      	movlt	r5, #1
 8006244:	f7ff fcf6 	bl	8005c34 <_Balloc>
 8006248:	b920      	cbnz	r0, 8006254 <__mdiff+0x5c>
 800624a:	4b2e      	ldr	r3, [pc, #184]	; (8006304 <__mdiff+0x10c>)
 800624c:	4602      	mov	r2, r0
 800624e:	f240 2145 	movw	r1, #581	; 0x245
 8006252:	e7e5      	b.n	8006220 <__mdiff+0x28>
 8006254:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006258:	6926      	ldr	r6, [r4, #16]
 800625a:	60c5      	str	r5, [r0, #12]
 800625c:	f104 0914 	add.w	r9, r4, #20
 8006260:	f108 0514 	add.w	r5, r8, #20
 8006264:	f100 0e14 	add.w	lr, r0, #20
 8006268:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800626c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006270:	f108 0210 	add.w	r2, r8, #16
 8006274:	46f2      	mov	sl, lr
 8006276:	2100      	movs	r1, #0
 8006278:	f859 3b04 	ldr.w	r3, [r9], #4
 800627c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006280:	fa11 f88b 	uxtah	r8, r1, fp
 8006284:	b299      	uxth	r1, r3
 8006286:	0c1b      	lsrs	r3, r3, #16
 8006288:	eba8 0801 	sub.w	r8, r8, r1
 800628c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006290:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006294:	fa1f f888 	uxth.w	r8, r8
 8006298:	1419      	asrs	r1, r3, #16
 800629a:	454e      	cmp	r6, r9
 800629c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80062a0:	f84a 3b04 	str.w	r3, [sl], #4
 80062a4:	d8e8      	bhi.n	8006278 <__mdiff+0x80>
 80062a6:	1b33      	subs	r3, r6, r4
 80062a8:	3b15      	subs	r3, #21
 80062aa:	f023 0303 	bic.w	r3, r3, #3
 80062ae:	3304      	adds	r3, #4
 80062b0:	3415      	adds	r4, #21
 80062b2:	42a6      	cmp	r6, r4
 80062b4:	bf38      	it	cc
 80062b6:	2304      	movcc	r3, #4
 80062b8:	441d      	add	r5, r3
 80062ba:	4473      	add	r3, lr
 80062bc:	469e      	mov	lr, r3
 80062be:	462e      	mov	r6, r5
 80062c0:	4566      	cmp	r6, ip
 80062c2:	d30e      	bcc.n	80062e2 <__mdiff+0xea>
 80062c4:	f10c 0203 	add.w	r2, ip, #3
 80062c8:	1b52      	subs	r2, r2, r5
 80062ca:	f022 0203 	bic.w	r2, r2, #3
 80062ce:	3d03      	subs	r5, #3
 80062d0:	45ac      	cmp	ip, r5
 80062d2:	bf38      	it	cc
 80062d4:	2200      	movcc	r2, #0
 80062d6:	4413      	add	r3, r2
 80062d8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80062dc:	b17a      	cbz	r2, 80062fe <__mdiff+0x106>
 80062de:	6107      	str	r7, [r0, #16]
 80062e0:	e7a4      	b.n	800622c <__mdiff+0x34>
 80062e2:	f856 8b04 	ldr.w	r8, [r6], #4
 80062e6:	fa11 f288 	uxtah	r2, r1, r8
 80062ea:	1414      	asrs	r4, r2, #16
 80062ec:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80062f0:	b292      	uxth	r2, r2
 80062f2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80062f6:	f84e 2b04 	str.w	r2, [lr], #4
 80062fa:	1421      	asrs	r1, r4, #16
 80062fc:	e7e0      	b.n	80062c0 <__mdiff+0xc8>
 80062fe:	3f01      	subs	r7, #1
 8006300:	e7ea      	b.n	80062d8 <__mdiff+0xe0>
 8006302:	bf00      	nop
 8006304:	080084a1 	.word	0x080084a1
 8006308:	080084b2 	.word	0x080084b2

0800630c <__ulp>:
 800630c:	b082      	sub	sp, #8
 800630e:	ed8d 0b00 	vstr	d0, [sp]
 8006312:	9a01      	ldr	r2, [sp, #4]
 8006314:	4b0f      	ldr	r3, [pc, #60]	; (8006354 <__ulp+0x48>)
 8006316:	4013      	ands	r3, r2
 8006318:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800631c:	2b00      	cmp	r3, #0
 800631e:	dc08      	bgt.n	8006332 <__ulp+0x26>
 8006320:	425b      	negs	r3, r3
 8006322:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006326:	ea4f 5223 	mov.w	r2, r3, asr #20
 800632a:	da04      	bge.n	8006336 <__ulp+0x2a>
 800632c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006330:	4113      	asrs	r3, r2
 8006332:	2200      	movs	r2, #0
 8006334:	e008      	b.n	8006348 <__ulp+0x3c>
 8006336:	f1a2 0314 	sub.w	r3, r2, #20
 800633a:	2b1e      	cmp	r3, #30
 800633c:	bfda      	itte	le
 800633e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8006342:	40da      	lsrle	r2, r3
 8006344:	2201      	movgt	r2, #1
 8006346:	2300      	movs	r3, #0
 8006348:	4619      	mov	r1, r3
 800634a:	4610      	mov	r0, r2
 800634c:	ec41 0b10 	vmov	d0, r0, r1
 8006350:	b002      	add	sp, #8
 8006352:	4770      	bx	lr
 8006354:	7ff00000 	.word	0x7ff00000

08006358 <__b2d>:
 8006358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800635c:	6906      	ldr	r6, [r0, #16]
 800635e:	f100 0814 	add.w	r8, r0, #20
 8006362:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006366:	1f37      	subs	r7, r6, #4
 8006368:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800636c:	4610      	mov	r0, r2
 800636e:	f7ff fd53 	bl	8005e18 <__hi0bits>
 8006372:	f1c0 0320 	rsb	r3, r0, #32
 8006376:	280a      	cmp	r0, #10
 8006378:	600b      	str	r3, [r1, #0]
 800637a:	491b      	ldr	r1, [pc, #108]	; (80063e8 <__b2d+0x90>)
 800637c:	dc15      	bgt.n	80063aa <__b2d+0x52>
 800637e:	f1c0 0c0b 	rsb	ip, r0, #11
 8006382:	fa22 f30c 	lsr.w	r3, r2, ip
 8006386:	45b8      	cmp	r8, r7
 8006388:	ea43 0501 	orr.w	r5, r3, r1
 800638c:	bf34      	ite	cc
 800638e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006392:	2300      	movcs	r3, #0
 8006394:	3015      	adds	r0, #21
 8006396:	fa02 f000 	lsl.w	r0, r2, r0
 800639a:	fa23 f30c 	lsr.w	r3, r3, ip
 800639e:	4303      	orrs	r3, r0
 80063a0:	461c      	mov	r4, r3
 80063a2:	ec45 4b10 	vmov	d0, r4, r5
 80063a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063aa:	45b8      	cmp	r8, r7
 80063ac:	bf3a      	itte	cc
 80063ae:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80063b2:	f1a6 0708 	subcc.w	r7, r6, #8
 80063b6:	2300      	movcs	r3, #0
 80063b8:	380b      	subs	r0, #11
 80063ba:	d012      	beq.n	80063e2 <__b2d+0x8a>
 80063bc:	f1c0 0120 	rsb	r1, r0, #32
 80063c0:	fa23 f401 	lsr.w	r4, r3, r1
 80063c4:	4082      	lsls	r2, r0
 80063c6:	4322      	orrs	r2, r4
 80063c8:	4547      	cmp	r7, r8
 80063ca:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80063ce:	bf8c      	ite	hi
 80063d0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80063d4:	2200      	movls	r2, #0
 80063d6:	4083      	lsls	r3, r0
 80063d8:	40ca      	lsrs	r2, r1
 80063da:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80063de:	4313      	orrs	r3, r2
 80063e0:	e7de      	b.n	80063a0 <__b2d+0x48>
 80063e2:	ea42 0501 	orr.w	r5, r2, r1
 80063e6:	e7db      	b.n	80063a0 <__b2d+0x48>
 80063e8:	3ff00000 	.word	0x3ff00000

080063ec <__d2b>:
 80063ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80063f0:	460f      	mov	r7, r1
 80063f2:	2101      	movs	r1, #1
 80063f4:	ec59 8b10 	vmov	r8, r9, d0
 80063f8:	4616      	mov	r6, r2
 80063fa:	f7ff fc1b 	bl	8005c34 <_Balloc>
 80063fe:	4604      	mov	r4, r0
 8006400:	b930      	cbnz	r0, 8006410 <__d2b+0x24>
 8006402:	4602      	mov	r2, r0
 8006404:	4b24      	ldr	r3, [pc, #144]	; (8006498 <__d2b+0xac>)
 8006406:	4825      	ldr	r0, [pc, #148]	; (800649c <__d2b+0xb0>)
 8006408:	f240 310f 	movw	r1, #783	; 0x30f
 800640c:	f001 fa34 	bl	8007878 <__assert_func>
 8006410:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006414:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006418:	bb2d      	cbnz	r5, 8006466 <__d2b+0x7a>
 800641a:	9301      	str	r3, [sp, #4]
 800641c:	f1b8 0300 	subs.w	r3, r8, #0
 8006420:	d026      	beq.n	8006470 <__d2b+0x84>
 8006422:	4668      	mov	r0, sp
 8006424:	9300      	str	r3, [sp, #0]
 8006426:	f7ff fd17 	bl	8005e58 <__lo0bits>
 800642a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800642e:	b1e8      	cbz	r0, 800646c <__d2b+0x80>
 8006430:	f1c0 0320 	rsb	r3, r0, #32
 8006434:	fa02 f303 	lsl.w	r3, r2, r3
 8006438:	430b      	orrs	r3, r1
 800643a:	40c2      	lsrs	r2, r0
 800643c:	6163      	str	r3, [r4, #20]
 800643e:	9201      	str	r2, [sp, #4]
 8006440:	9b01      	ldr	r3, [sp, #4]
 8006442:	61a3      	str	r3, [r4, #24]
 8006444:	2b00      	cmp	r3, #0
 8006446:	bf14      	ite	ne
 8006448:	2202      	movne	r2, #2
 800644a:	2201      	moveq	r2, #1
 800644c:	6122      	str	r2, [r4, #16]
 800644e:	b1bd      	cbz	r5, 8006480 <__d2b+0x94>
 8006450:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006454:	4405      	add	r5, r0
 8006456:	603d      	str	r5, [r7, #0]
 8006458:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800645c:	6030      	str	r0, [r6, #0]
 800645e:	4620      	mov	r0, r4
 8006460:	b003      	add	sp, #12
 8006462:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006466:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800646a:	e7d6      	b.n	800641a <__d2b+0x2e>
 800646c:	6161      	str	r1, [r4, #20]
 800646e:	e7e7      	b.n	8006440 <__d2b+0x54>
 8006470:	a801      	add	r0, sp, #4
 8006472:	f7ff fcf1 	bl	8005e58 <__lo0bits>
 8006476:	9b01      	ldr	r3, [sp, #4]
 8006478:	6163      	str	r3, [r4, #20]
 800647a:	3020      	adds	r0, #32
 800647c:	2201      	movs	r2, #1
 800647e:	e7e5      	b.n	800644c <__d2b+0x60>
 8006480:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006484:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006488:	6038      	str	r0, [r7, #0]
 800648a:	6918      	ldr	r0, [r3, #16]
 800648c:	f7ff fcc4 	bl	8005e18 <__hi0bits>
 8006490:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006494:	e7e2      	b.n	800645c <__d2b+0x70>
 8006496:	bf00      	nop
 8006498:	080084a1 	.word	0x080084a1
 800649c:	080084b2 	.word	0x080084b2

080064a0 <__ratio>:
 80064a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064a4:	4688      	mov	r8, r1
 80064a6:	4669      	mov	r1, sp
 80064a8:	4681      	mov	r9, r0
 80064aa:	f7ff ff55 	bl	8006358 <__b2d>
 80064ae:	a901      	add	r1, sp, #4
 80064b0:	4640      	mov	r0, r8
 80064b2:	ec55 4b10 	vmov	r4, r5, d0
 80064b6:	f7ff ff4f 	bl	8006358 <__b2d>
 80064ba:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80064be:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80064c2:	eba3 0c02 	sub.w	ip, r3, r2
 80064c6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80064ca:	1a9b      	subs	r3, r3, r2
 80064cc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80064d0:	ec51 0b10 	vmov	r0, r1, d0
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	bfd6      	itet	le
 80064d8:	460a      	movle	r2, r1
 80064da:	462a      	movgt	r2, r5
 80064dc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80064e0:	468b      	mov	fp, r1
 80064e2:	462f      	mov	r7, r5
 80064e4:	bfd4      	ite	le
 80064e6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80064ea:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80064ee:	4620      	mov	r0, r4
 80064f0:	ee10 2a10 	vmov	r2, s0
 80064f4:	465b      	mov	r3, fp
 80064f6:	4639      	mov	r1, r7
 80064f8:	f7fa f9a8 	bl	800084c <__aeabi_ddiv>
 80064fc:	ec41 0b10 	vmov	d0, r0, r1
 8006500:	b003      	add	sp, #12
 8006502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006506 <__copybits>:
 8006506:	3901      	subs	r1, #1
 8006508:	b570      	push	{r4, r5, r6, lr}
 800650a:	1149      	asrs	r1, r1, #5
 800650c:	6914      	ldr	r4, [r2, #16]
 800650e:	3101      	adds	r1, #1
 8006510:	f102 0314 	add.w	r3, r2, #20
 8006514:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006518:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800651c:	1f05      	subs	r5, r0, #4
 800651e:	42a3      	cmp	r3, r4
 8006520:	d30c      	bcc.n	800653c <__copybits+0x36>
 8006522:	1aa3      	subs	r3, r4, r2
 8006524:	3b11      	subs	r3, #17
 8006526:	f023 0303 	bic.w	r3, r3, #3
 800652a:	3211      	adds	r2, #17
 800652c:	42a2      	cmp	r2, r4
 800652e:	bf88      	it	hi
 8006530:	2300      	movhi	r3, #0
 8006532:	4418      	add	r0, r3
 8006534:	2300      	movs	r3, #0
 8006536:	4288      	cmp	r0, r1
 8006538:	d305      	bcc.n	8006546 <__copybits+0x40>
 800653a:	bd70      	pop	{r4, r5, r6, pc}
 800653c:	f853 6b04 	ldr.w	r6, [r3], #4
 8006540:	f845 6f04 	str.w	r6, [r5, #4]!
 8006544:	e7eb      	b.n	800651e <__copybits+0x18>
 8006546:	f840 3b04 	str.w	r3, [r0], #4
 800654a:	e7f4      	b.n	8006536 <__copybits+0x30>

0800654c <__any_on>:
 800654c:	f100 0214 	add.w	r2, r0, #20
 8006550:	6900      	ldr	r0, [r0, #16]
 8006552:	114b      	asrs	r3, r1, #5
 8006554:	4298      	cmp	r0, r3
 8006556:	b510      	push	{r4, lr}
 8006558:	db11      	blt.n	800657e <__any_on+0x32>
 800655a:	dd0a      	ble.n	8006572 <__any_on+0x26>
 800655c:	f011 011f 	ands.w	r1, r1, #31
 8006560:	d007      	beq.n	8006572 <__any_on+0x26>
 8006562:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006566:	fa24 f001 	lsr.w	r0, r4, r1
 800656a:	fa00 f101 	lsl.w	r1, r0, r1
 800656e:	428c      	cmp	r4, r1
 8006570:	d10b      	bne.n	800658a <__any_on+0x3e>
 8006572:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006576:	4293      	cmp	r3, r2
 8006578:	d803      	bhi.n	8006582 <__any_on+0x36>
 800657a:	2000      	movs	r0, #0
 800657c:	bd10      	pop	{r4, pc}
 800657e:	4603      	mov	r3, r0
 8006580:	e7f7      	b.n	8006572 <__any_on+0x26>
 8006582:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006586:	2900      	cmp	r1, #0
 8006588:	d0f5      	beq.n	8006576 <__any_on+0x2a>
 800658a:	2001      	movs	r0, #1
 800658c:	e7f6      	b.n	800657c <__any_on+0x30>

0800658e <sulp>:
 800658e:	b570      	push	{r4, r5, r6, lr}
 8006590:	4604      	mov	r4, r0
 8006592:	460d      	mov	r5, r1
 8006594:	ec45 4b10 	vmov	d0, r4, r5
 8006598:	4616      	mov	r6, r2
 800659a:	f7ff feb7 	bl	800630c <__ulp>
 800659e:	ec51 0b10 	vmov	r0, r1, d0
 80065a2:	b17e      	cbz	r6, 80065c4 <sulp+0x36>
 80065a4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80065a8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	dd09      	ble.n	80065c4 <sulp+0x36>
 80065b0:	051b      	lsls	r3, r3, #20
 80065b2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80065b6:	2400      	movs	r4, #0
 80065b8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80065bc:	4622      	mov	r2, r4
 80065be:	462b      	mov	r3, r5
 80065c0:	f7fa f81a 	bl	80005f8 <__aeabi_dmul>
 80065c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080065c8 <_strtod_l>:
 80065c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065cc:	ed2d 8b02 	vpush	{d8}
 80065d0:	b09b      	sub	sp, #108	; 0x6c
 80065d2:	4604      	mov	r4, r0
 80065d4:	9213      	str	r2, [sp, #76]	; 0x4c
 80065d6:	2200      	movs	r2, #0
 80065d8:	9216      	str	r2, [sp, #88]	; 0x58
 80065da:	460d      	mov	r5, r1
 80065dc:	f04f 0800 	mov.w	r8, #0
 80065e0:	f04f 0900 	mov.w	r9, #0
 80065e4:	460a      	mov	r2, r1
 80065e6:	9215      	str	r2, [sp, #84]	; 0x54
 80065e8:	7811      	ldrb	r1, [r2, #0]
 80065ea:	292b      	cmp	r1, #43	; 0x2b
 80065ec:	d04c      	beq.n	8006688 <_strtod_l+0xc0>
 80065ee:	d83a      	bhi.n	8006666 <_strtod_l+0x9e>
 80065f0:	290d      	cmp	r1, #13
 80065f2:	d834      	bhi.n	800665e <_strtod_l+0x96>
 80065f4:	2908      	cmp	r1, #8
 80065f6:	d834      	bhi.n	8006662 <_strtod_l+0x9a>
 80065f8:	2900      	cmp	r1, #0
 80065fa:	d03d      	beq.n	8006678 <_strtod_l+0xb0>
 80065fc:	2200      	movs	r2, #0
 80065fe:	920a      	str	r2, [sp, #40]	; 0x28
 8006600:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8006602:	7832      	ldrb	r2, [r6, #0]
 8006604:	2a30      	cmp	r2, #48	; 0x30
 8006606:	f040 80b4 	bne.w	8006772 <_strtod_l+0x1aa>
 800660a:	7872      	ldrb	r2, [r6, #1]
 800660c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006610:	2a58      	cmp	r2, #88	; 0x58
 8006612:	d170      	bne.n	80066f6 <_strtod_l+0x12e>
 8006614:	9302      	str	r3, [sp, #8]
 8006616:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006618:	9301      	str	r3, [sp, #4]
 800661a:	ab16      	add	r3, sp, #88	; 0x58
 800661c:	9300      	str	r3, [sp, #0]
 800661e:	4a8e      	ldr	r2, [pc, #568]	; (8006858 <_strtod_l+0x290>)
 8006620:	ab17      	add	r3, sp, #92	; 0x5c
 8006622:	a915      	add	r1, sp, #84	; 0x54
 8006624:	4620      	mov	r0, r4
 8006626:	f001 f9c3 	bl	80079b0 <__gethex>
 800662a:	f010 070f 	ands.w	r7, r0, #15
 800662e:	4605      	mov	r5, r0
 8006630:	d005      	beq.n	800663e <_strtod_l+0x76>
 8006632:	2f06      	cmp	r7, #6
 8006634:	d12a      	bne.n	800668c <_strtod_l+0xc4>
 8006636:	3601      	adds	r6, #1
 8006638:	2300      	movs	r3, #0
 800663a:	9615      	str	r6, [sp, #84]	; 0x54
 800663c:	930a      	str	r3, [sp, #40]	; 0x28
 800663e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006640:	2b00      	cmp	r3, #0
 8006642:	f040 857f 	bne.w	8007144 <_strtod_l+0xb7c>
 8006646:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006648:	b1db      	cbz	r3, 8006682 <_strtod_l+0xba>
 800664a:	4642      	mov	r2, r8
 800664c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006650:	ec43 2b10 	vmov	d0, r2, r3
 8006654:	b01b      	add	sp, #108	; 0x6c
 8006656:	ecbd 8b02 	vpop	{d8}
 800665a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800665e:	2920      	cmp	r1, #32
 8006660:	d1cc      	bne.n	80065fc <_strtod_l+0x34>
 8006662:	3201      	adds	r2, #1
 8006664:	e7bf      	b.n	80065e6 <_strtod_l+0x1e>
 8006666:	292d      	cmp	r1, #45	; 0x2d
 8006668:	d1c8      	bne.n	80065fc <_strtod_l+0x34>
 800666a:	2101      	movs	r1, #1
 800666c:	910a      	str	r1, [sp, #40]	; 0x28
 800666e:	1c51      	adds	r1, r2, #1
 8006670:	9115      	str	r1, [sp, #84]	; 0x54
 8006672:	7852      	ldrb	r2, [r2, #1]
 8006674:	2a00      	cmp	r2, #0
 8006676:	d1c3      	bne.n	8006600 <_strtod_l+0x38>
 8006678:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800667a:	9515      	str	r5, [sp, #84]	; 0x54
 800667c:	2b00      	cmp	r3, #0
 800667e:	f040 855f 	bne.w	8007140 <_strtod_l+0xb78>
 8006682:	4642      	mov	r2, r8
 8006684:	464b      	mov	r3, r9
 8006686:	e7e3      	b.n	8006650 <_strtod_l+0x88>
 8006688:	2100      	movs	r1, #0
 800668a:	e7ef      	b.n	800666c <_strtod_l+0xa4>
 800668c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800668e:	b13a      	cbz	r2, 80066a0 <_strtod_l+0xd8>
 8006690:	2135      	movs	r1, #53	; 0x35
 8006692:	a818      	add	r0, sp, #96	; 0x60
 8006694:	f7ff ff37 	bl	8006506 <__copybits>
 8006698:	9916      	ldr	r1, [sp, #88]	; 0x58
 800669a:	4620      	mov	r0, r4
 800669c:	f7ff fb0a 	bl	8005cb4 <_Bfree>
 80066a0:	3f01      	subs	r7, #1
 80066a2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80066a4:	2f04      	cmp	r7, #4
 80066a6:	d806      	bhi.n	80066b6 <_strtod_l+0xee>
 80066a8:	e8df f007 	tbb	[pc, r7]
 80066ac:	201d0314 	.word	0x201d0314
 80066b0:	14          	.byte	0x14
 80066b1:	00          	.byte	0x00
 80066b2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80066b6:	05e9      	lsls	r1, r5, #23
 80066b8:	bf48      	it	mi
 80066ba:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80066be:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80066c2:	0d1b      	lsrs	r3, r3, #20
 80066c4:	051b      	lsls	r3, r3, #20
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1b9      	bne.n	800663e <_strtod_l+0x76>
 80066ca:	f7fe fb05 	bl	8004cd8 <__errno>
 80066ce:	2322      	movs	r3, #34	; 0x22
 80066d0:	6003      	str	r3, [r0, #0]
 80066d2:	e7b4      	b.n	800663e <_strtod_l+0x76>
 80066d4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80066d8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80066dc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80066e0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80066e4:	e7e7      	b.n	80066b6 <_strtod_l+0xee>
 80066e6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006860 <_strtod_l+0x298>
 80066ea:	e7e4      	b.n	80066b6 <_strtod_l+0xee>
 80066ec:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80066f0:	f04f 38ff 	mov.w	r8, #4294967295
 80066f4:	e7df      	b.n	80066b6 <_strtod_l+0xee>
 80066f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80066f8:	1c5a      	adds	r2, r3, #1
 80066fa:	9215      	str	r2, [sp, #84]	; 0x54
 80066fc:	785b      	ldrb	r3, [r3, #1]
 80066fe:	2b30      	cmp	r3, #48	; 0x30
 8006700:	d0f9      	beq.n	80066f6 <_strtod_l+0x12e>
 8006702:	2b00      	cmp	r3, #0
 8006704:	d09b      	beq.n	800663e <_strtod_l+0x76>
 8006706:	2301      	movs	r3, #1
 8006708:	f04f 0a00 	mov.w	sl, #0
 800670c:	9304      	str	r3, [sp, #16]
 800670e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006710:	930b      	str	r3, [sp, #44]	; 0x2c
 8006712:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006716:	46d3      	mov	fp, sl
 8006718:	220a      	movs	r2, #10
 800671a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800671c:	7806      	ldrb	r6, [r0, #0]
 800671e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006722:	b2d9      	uxtb	r1, r3
 8006724:	2909      	cmp	r1, #9
 8006726:	d926      	bls.n	8006776 <_strtod_l+0x1ae>
 8006728:	494c      	ldr	r1, [pc, #304]	; (800685c <_strtod_l+0x294>)
 800672a:	2201      	movs	r2, #1
 800672c:	f001 f848 	bl	80077c0 <strncmp>
 8006730:	2800      	cmp	r0, #0
 8006732:	d030      	beq.n	8006796 <_strtod_l+0x1ce>
 8006734:	2000      	movs	r0, #0
 8006736:	4632      	mov	r2, r6
 8006738:	9005      	str	r0, [sp, #20]
 800673a:	465e      	mov	r6, fp
 800673c:	4603      	mov	r3, r0
 800673e:	2a65      	cmp	r2, #101	; 0x65
 8006740:	d001      	beq.n	8006746 <_strtod_l+0x17e>
 8006742:	2a45      	cmp	r2, #69	; 0x45
 8006744:	d113      	bne.n	800676e <_strtod_l+0x1a6>
 8006746:	b91e      	cbnz	r6, 8006750 <_strtod_l+0x188>
 8006748:	9a04      	ldr	r2, [sp, #16]
 800674a:	4302      	orrs	r2, r0
 800674c:	d094      	beq.n	8006678 <_strtod_l+0xb0>
 800674e:	2600      	movs	r6, #0
 8006750:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8006752:	1c6a      	adds	r2, r5, #1
 8006754:	9215      	str	r2, [sp, #84]	; 0x54
 8006756:	786a      	ldrb	r2, [r5, #1]
 8006758:	2a2b      	cmp	r2, #43	; 0x2b
 800675a:	d074      	beq.n	8006846 <_strtod_l+0x27e>
 800675c:	2a2d      	cmp	r2, #45	; 0x2d
 800675e:	d078      	beq.n	8006852 <_strtod_l+0x28a>
 8006760:	f04f 0c00 	mov.w	ip, #0
 8006764:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006768:	2909      	cmp	r1, #9
 800676a:	d97f      	bls.n	800686c <_strtod_l+0x2a4>
 800676c:	9515      	str	r5, [sp, #84]	; 0x54
 800676e:	2700      	movs	r7, #0
 8006770:	e09e      	b.n	80068b0 <_strtod_l+0x2e8>
 8006772:	2300      	movs	r3, #0
 8006774:	e7c8      	b.n	8006708 <_strtod_l+0x140>
 8006776:	f1bb 0f08 	cmp.w	fp, #8
 800677a:	bfd8      	it	le
 800677c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800677e:	f100 0001 	add.w	r0, r0, #1
 8006782:	bfda      	itte	le
 8006784:	fb02 3301 	mlale	r3, r2, r1, r3
 8006788:	9309      	strle	r3, [sp, #36]	; 0x24
 800678a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800678e:	f10b 0b01 	add.w	fp, fp, #1
 8006792:	9015      	str	r0, [sp, #84]	; 0x54
 8006794:	e7c1      	b.n	800671a <_strtod_l+0x152>
 8006796:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006798:	1c5a      	adds	r2, r3, #1
 800679a:	9215      	str	r2, [sp, #84]	; 0x54
 800679c:	785a      	ldrb	r2, [r3, #1]
 800679e:	f1bb 0f00 	cmp.w	fp, #0
 80067a2:	d037      	beq.n	8006814 <_strtod_l+0x24c>
 80067a4:	9005      	str	r0, [sp, #20]
 80067a6:	465e      	mov	r6, fp
 80067a8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80067ac:	2b09      	cmp	r3, #9
 80067ae:	d912      	bls.n	80067d6 <_strtod_l+0x20e>
 80067b0:	2301      	movs	r3, #1
 80067b2:	e7c4      	b.n	800673e <_strtod_l+0x176>
 80067b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80067b6:	1c5a      	adds	r2, r3, #1
 80067b8:	9215      	str	r2, [sp, #84]	; 0x54
 80067ba:	785a      	ldrb	r2, [r3, #1]
 80067bc:	3001      	adds	r0, #1
 80067be:	2a30      	cmp	r2, #48	; 0x30
 80067c0:	d0f8      	beq.n	80067b4 <_strtod_l+0x1ec>
 80067c2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80067c6:	2b08      	cmp	r3, #8
 80067c8:	f200 84c1 	bhi.w	800714e <_strtod_l+0xb86>
 80067cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80067ce:	9005      	str	r0, [sp, #20]
 80067d0:	2000      	movs	r0, #0
 80067d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80067d4:	4606      	mov	r6, r0
 80067d6:	3a30      	subs	r2, #48	; 0x30
 80067d8:	f100 0301 	add.w	r3, r0, #1
 80067dc:	d014      	beq.n	8006808 <_strtod_l+0x240>
 80067de:	9905      	ldr	r1, [sp, #20]
 80067e0:	4419      	add	r1, r3
 80067e2:	9105      	str	r1, [sp, #20]
 80067e4:	4633      	mov	r3, r6
 80067e6:	eb00 0c06 	add.w	ip, r0, r6
 80067ea:	210a      	movs	r1, #10
 80067ec:	4563      	cmp	r3, ip
 80067ee:	d113      	bne.n	8006818 <_strtod_l+0x250>
 80067f0:	1833      	adds	r3, r6, r0
 80067f2:	2b08      	cmp	r3, #8
 80067f4:	f106 0601 	add.w	r6, r6, #1
 80067f8:	4406      	add	r6, r0
 80067fa:	dc1a      	bgt.n	8006832 <_strtod_l+0x26a>
 80067fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80067fe:	230a      	movs	r3, #10
 8006800:	fb03 2301 	mla	r3, r3, r1, r2
 8006804:	9309      	str	r3, [sp, #36]	; 0x24
 8006806:	2300      	movs	r3, #0
 8006808:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800680a:	1c51      	adds	r1, r2, #1
 800680c:	9115      	str	r1, [sp, #84]	; 0x54
 800680e:	7852      	ldrb	r2, [r2, #1]
 8006810:	4618      	mov	r0, r3
 8006812:	e7c9      	b.n	80067a8 <_strtod_l+0x1e0>
 8006814:	4658      	mov	r0, fp
 8006816:	e7d2      	b.n	80067be <_strtod_l+0x1f6>
 8006818:	2b08      	cmp	r3, #8
 800681a:	f103 0301 	add.w	r3, r3, #1
 800681e:	dc03      	bgt.n	8006828 <_strtod_l+0x260>
 8006820:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006822:	434f      	muls	r7, r1
 8006824:	9709      	str	r7, [sp, #36]	; 0x24
 8006826:	e7e1      	b.n	80067ec <_strtod_l+0x224>
 8006828:	2b10      	cmp	r3, #16
 800682a:	bfd8      	it	le
 800682c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006830:	e7dc      	b.n	80067ec <_strtod_l+0x224>
 8006832:	2e10      	cmp	r6, #16
 8006834:	bfdc      	itt	le
 8006836:	230a      	movle	r3, #10
 8006838:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800683c:	e7e3      	b.n	8006806 <_strtod_l+0x23e>
 800683e:	2300      	movs	r3, #0
 8006840:	9305      	str	r3, [sp, #20]
 8006842:	2301      	movs	r3, #1
 8006844:	e780      	b.n	8006748 <_strtod_l+0x180>
 8006846:	f04f 0c00 	mov.w	ip, #0
 800684a:	1caa      	adds	r2, r5, #2
 800684c:	9215      	str	r2, [sp, #84]	; 0x54
 800684e:	78aa      	ldrb	r2, [r5, #2]
 8006850:	e788      	b.n	8006764 <_strtod_l+0x19c>
 8006852:	f04f 0c01 	mov.w	ip, #1
 8006856:	e7f8      	b.n	800684a <_strtod_l+0x282>
 8006858:	08008610 	.word	0x08008610
 800685c:	0800860c 	.word	0x0800860c
 8006860:	7ff00000 	.word	0x7ff00000
 8006864:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006866:	1c51      	adds	r1, r2, #1
 8006868:	9115      	str	r1, [sp, #84]	; 0x54
 800686a:	7852      	ldrb	r2, [r2, #1]
 800686c:	2a30      	cmp	r2, #48	; 0x30
 800686e:	d0f9      	beq.n	8006864 <_strtod_l+0x29c>
 8006870:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006874:	2908      	cmp	r1, #8
 8006876:	f63f af7a 	bhi.w	800676e <_strtod_l+0x1a6>
 800687a:	3a30      	subs	r2, #48	; 0x30
 800687c:	9208      	str	r2, [sp, #32]
 800687e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006880:	920c      	str	r2, [sp, #48]	; 0x30
 8006882:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006884:	1c57      	adds	r7, r2, #1
 8006886:	9715      	str	r7, [sp, #84]	; 0x54
 8006888:	7852      	ldrb	r2, [r2, #1]
 800688a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800688e:	f1be 0f09 	cmp.w	lr, #9
 8006892:	d938      	bls.n	8006906 <_strtod_l+0x33e>
 8006894:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006896:	1a7f      	subs	r7, r7, r1
 8006898:	2f08      	cmp	r7, #8
 800689a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800689e:	dc03      	bgt.n	80068a8 <_strtod_l+0x2e0>
 80068a0:	9908      	ldr	r1, [sp, #32]
 80068a2:	428f      	cmp	r7, r1
 80068a4:	bfa8      	it	ge
 80068a6:	460f      	movge	r7, r1
 80068a8:	f1bc 0f00 	cmp.w	ip, #0
 80068ac:	d000      	beq.n	80068b0 <_strtod_l+0x2e8>
 80068ae:	427f      	negs	r7, r7
 80068b0:	2e00      	cmp	r6, #0
 80068b2:	d14f      	bne.n	8006954 <_strtod_l+0x38c>
 80068b4:	9904      	ldr	r1, [sp, #16]
 80068b6:	4301      	orrs	r1, r0
 80068b8:	f47f aec1 	bne.w	800663e <_strtod_l+0x76>
 80068bc:	2b00      	cmp	r3, #0
 80068be:	f47f aedb 	bne.w	8006678 <_strtod_l+0xb0>
 80068c2:	2a69      	cmp	r2, #105	; 0x69
 80068c4:	d029      	beq.n	800691a <_strtod_l+0x352>
 80068c6:	dc26      	bgt.n	8006916 <_strtod_l+0x34e>
 80068c8:	2a49      	cmp	r2, #73	; 0x49
 80068ca:	d026      	beq.n	800691a <_strtod_l+0x352>
 80068cc:	2a4e      	cmp	r2, #78	; 0x4e
 80068ce:	f47f aed3 	bne.w	8006678 <_strtod_l+0xb0>
 80068d2:	499b      	ldr	r1, [pc, #620]	; (8006b40 <_strtod_l+0x578>)
 80068d4:	a815      	add	r0, sp, #84	; 0x54
 80068d6:	f001 faab 	bl	8007e30 <__match>
 80068da:	2800      	cmp	r0, #0
 80068dc:	f43f aecc 	beq.w	8006678 <_strtod_l+0xb0>
 80068e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80068e2:	781b      	ldrb	r3, [r3, #0]
 80068e4:	2b28      	cmp	r3, #40	; 0x28
 80068e6:	d12f      	bne.n	8006948 <_strtod_l+0x380>
 80068e8:	4996      	ldr	r1, [pc, #600]	; (8006b44 <_strtod_l+0x57c>)
 80068ea:	aa18      	add	r2, sp, #96	; 0x60
 80068ec:	a815      	add	r0, sp, #84	; 0x54
 80068ee:	f001 fab3 	bl	8007e58 <__hexnan>
 80068f2:	2805      	cmp	r0, #5
 80068f4:	d128      	bne.n	8006948 <_strtod_l+0x380>
 80068f6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80068f8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80068fc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006900:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006904:	e69b      	b.n	800663e <_strtod_l+0x76>
 8006906:	9f08      	ldr	r7, [sp, #32]
 8006908:	210a      	movs	r1, #10
 800690a:	fb01 2107 	mla	r1, r1, r7, r2
 800690e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8006912:	9208      	str	r2, [sp, #32]
 8006914:	e7b5      	b.n	8006882 <_strtod_l+0x2ba>
 8006916:	2a6e      	cmp	r2, #110	; 0x6e
 8006918:	e7d9      	b.n	80068ce <_strtod_l+0x306>
 800691a:	498b      	ldr	r1, [pc, #556]	; (8006b48 <_strtod_l+0x580>)
 800691c:	a815      	add	r0, sp, #84	; 0x54
 800691e:	f001 fa87 	bl	8007e30 <__match>
 8006922:	2800      	cmp	r0, #0
 8006924:	f43f aea8 	beq.w	8006678 <_strtod_l+0xb0>
 8006928:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800692a:	4988      	ldr	r1, [pc, #544]	; (8006b4c <_strtod_l+0x584>)
 800692c:	3b01      	subs	r3, #1
 800692e:	a815      	add	r0, sp, #84	; 0x54
 8006930:	9315      	str	r3, [sp, #84]	; 0x54
 8006932:	f001 fa7d 	bl	8007e30 <__match>
 8006936:	b910      	cbnz	r0, 800693e <_strtod_l+0x376>
 8006938:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800693a:	3301      	adds	r3, #1
 800693c:	9315      	str	r3, [sp, #84]	; 0x54
 800693e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8006b5c <_strtod_l+0x594>
 8006942:	f04f 0800 	mov.w	r8, #0
 8006946:	e67a      	b.n	800663e <_strtod_l+0x76>
 8006948:	4881      	ldr	r0, [pc, #516]	; (8006b50 <_strtod_l+0x588>)
 800694a:	f000 ff8d 	bl	8007868 <nan>
 800694e:	ec59 8b10 	vmov	r8, r9, d0
 8006952:	e674      	b.n	800663e <_strtod_l+0x76>
 8006954:	9b05      	ldr	r3, [sp, #20]
 8006956:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006958:	1afb      	subs	r3, r7, r3
 800695a:	f1bb 0f00 	cmp.w	fp, #0
 800695e:	bf08      	it	eq
 8006960:	46b3      	moveq	fp, r6
 8006962:	2e10      	cmp	r6, #16
 8006964:	9308      	str	r3, [sp, #32]
 8006966:	4635      	mov	r5, r6
 8006968:	bfa8      	it	ge
 800696a:	2510      	movge	r5, #16
 800696c:	f7f9 fdca 	bl	8000504 <__aeabi_ui2d>
 8006970:	2e09      	cmp	r6, #9
 8006972:	4680      	mov	r8, r0
 8006974:	4689      	mov	r9, r1
 8006976:	dd13      	ble.n	80069a0 <_strtod_l+0x3d8>
 8006978:	4b76      	ldr	r3, [pc, #472]	; (8006b54 <_strtod_l+0x58c>)
 800697a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800697e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006982:	f7f9 fe39 	bl	80005f8 <__aeabi_dmul>
 8006986:	4680      	mov	r8, r0
 8006988:	4650      	mov	r0, sl
 800698a:	4689      	mov	r9, r1
 800698c:	f7f9 fdba 	bl	8000504 <__aeabi_ui2d>
 8006990:	4602      	mov	r2, r0
 8006992:	460b      	mov	r3, r1
 8006994:	4640      	mov	r0, r8
 8006996:	4649      	mov	r1, r9
 8006998:	f7f9 fc78 	bl	800028c <__adddf3>
 800699c:	4680      	mov	r8, r0
 800699e:	4689      	mov	r9, r1
 80069a0:	2e0f      	cmp	r6, #15
 80069a2:	dc38      	bgt.n	8006a16 <_strtod_l+0x44e>
 80069a4:	9b08      	ldr	r3, [sp, #32]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	f43f ae49 	beq.w	800663e <_strtod_l+0x76>
 80069ac:	dd24      	ble.n	80069f8 <_strtod_l+0x430>
 80069ae:	2b16      	cmp	r3, #22
 80069b0:	dc0b      	bgt.n	80069ca <_strtod_l+0x402>
 80069b2:	4968      	ldr	r1, [pc, #416]	; (8006b54 <_strtod_l+0x58c>)
 80069b4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80069b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80069bc:	4642      	mov	r2, r8
 80069be:	464b      	mov	r3, r9
 80069c0:	f7f9 fe1a 	bl	80005f8 <__aeabi_dmul>
 80069c4:	4680      	mov	r8, r0
 80069c6:	4689      	mov	r9, r1
 80069c8:	e639      	b.n	800663e <_strtod_l+0x76>
 80069ca:	9a08      	ldr	r2, [sp, #32]
 80069cc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80069d0:	4293      	cmp	r3, r2
 80069d2:	db20      	blt.n	8006a16 <_strtod_l+0x44e>
 80069d4:	4c5f      	ldr	r4, [pc, #380]	; (8006b54 <_strtod_l+0x58c>)
 80069d6:	f1c6 060f 	rsb	r6, r6, #15
 80069da:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80069de:	4642      	mov	r2, r8
 80069e0:	464b      	mov	r3, r9
 80069e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80069e6:	f7f9 fe07 	bl	80005f8 <__aeabi_dmul>
 80069ea:	9b08      	ldr	r3, [sp, #32]
 80069ec:	1b9e      	subs	r6, r3, r6
 80069ee:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80069f2:	e9d4 2300 	ldrd	r2, r3, [r4]
 80069f6:	e7e3      	b.n	80069c0 <_strtod_l+0x3f8>
 80069f8:	9b08      	ldr	r3, [sp, #32]
 80069fa:	3316      	adds	r3, #22
 80069fc:	db0b      	blt.n	8006a16 <_strtod_l+0x44e>
 80069fe:	9b05      	ldr	r3, [sp, #20]
 8006a00:	1bdf      	subs	r7, r3, r7
 8006a02:	4b54      	ldr	r3, [pc, #336]	; (8006b54 <_strtod_l+0x58c>)
 8006a04:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006a08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a0c:	4640      	mov	r0, r8
 8006a0e:	4649      	mov	r1, r9
 8006a10:	f7f9 ff1c 	bl	800084c <__aeabi_ddiv>
 8006a14:	e7d6      	b.n	80069c4 <_strtod_l+0x3fc>
 8006a16:	9b08      	ldr	r3, [sp, #32]
 8006a18:	1b75      	subs	r5, r6, r5
 8006a1a:	441d      	add	r5, r3
 8006a1c:	2d00      	cmp	r5, #0
 8006a1e:	dd70      	ble.n	8006b02 <_strtod_l+0x53a>
 8006a20:	f015 030f 	ands.w	r3, r5, #15
 8006a24:	d00a      	beq.n	8006a3c <_strtod_l+0x474>
 8006a26:	494b      	ldr	r1, [pc, #300]	; (8006b54 <_strtod_l+0x58c>)
 8006a28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006a2c:	4642      	mov	r2, r8
 8006a2e:	464b      	mov	r3, r9
 8006a30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a34:	f7f9 fde0 	bl	80005f8 <__aeabi_dmul>
 8006a38:	4680      	mov	r8, r0
 8006a3a:	4689      	mov	r9, r1
 8006a3c:	f035 050f 	bics.w	r5, r5, #15
 8006a40:	d04d      	beq.n	8006ade <_strtod_l+0x516>
 8006a42:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8006a46:	dd22      	ble.n	8006a8e <_strtod_l+0x4c6>
 8006a48:	2500      	movs	r5, #0
 8006a4a:	46ab      	mov	fp, r5
 8006a4c:	9509      	str	r5, [sp, #36]	; 0x24
 8006a4e:	9505      	str	r5, [sp, #20]
 8006a50:	2322      	movs	r3, #34	; 0x22
 8006a52:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8006b5c <_strtod_l+0x594>
 8006a56:	6023      	str	r3, [r4, #0]
 8006a58:	f04f 0800 	mov.w	r8, #0
 8006a5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	f43f aded 	beq.w	800663e <_strtod_l+0x76>
 8006a64:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006a66:	4620      	mov	r0, r4
 8006a68:	f7ff f924 	bl	8005cb4 <_Bfree>
 8006a6c:	9905      	ldr	r1, [sp, #20]
 8006a6e:	4620      	mov	r0, r4
 8006a70:	f7ff f920 	bl	8005cb4 <_Bfree>
 8006a74:	4659      	mov	r1, fp
 8006a76:	4620      	mov	r0, r4
 8006a78:	f7ff f91c 	bl	8005cb4 <_Bfree>
 8006a7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a7e:	4620      	mov	r0, r4
 8006a80:	f7ff f918 	bl	8005cb4 <_Bfree>
 8006a84:	4629      	mov	r1, r5
 8006a86:	4620      	mov	r0, r4
 8006a88:	f7ff f914 	bl	8005cb4 <_Bfree>
 8006a8c:	e5d7      	b.n	800663e <_strtod_l+0x76>
 8006a8e:	4b32      	ldr	r3, [pc, #200]	; (8006b58 <_strtod_l+0x590>)
 8006a90:	9304      	str	r3, [sp, #16]
 8006a92:	2300      	movs	r3, #0
 8006a94:	112d      	asrs	r5, r5, #4
 8006a96:	4640      	mov	r0, r8
 8006a98:	4649      	mov	r1, r9
 8006a9a:	469a      	mov	sl, r3
 8006a9c:	2d01      	cmp	r5, #1
 8006a9e:	dc21      	bgt.n	8006ae4 <_strtod_l+0x51c>
 8006aa0:	b10b      	cbz	r3, 8006aa6 <_strtod_l+0x4de>
 8006aa2:	4680      	mov	r8, r0
 8006aa4:	4689      	mov	r9, r1
 8006aa6:	492c      	ldr	r1, [pc, #176]	; (8006b58 <_strtod_l+0x590>)
 8006aa8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006aac:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006ab0:	4642      	mov	r2, r8
 8006ab2:	464b      	mov	r3, r9
 8006ab4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ab8:	f7f9 fd9e 	bl	80005f8 <__aeabi_dmul>
 8006abc:	4b27      	ldr	r3, [pc, #156]	; (8006b5c <_strtod_l+0x594>)
 8006abe:	460a      	mov	r2, r1
 8006ac0:	400b      	ands	r3, r1
 8006ac2:	4927      	ldr	r1, [pc, #156]	; (8006b60 <_strtod_l+0x598>)
 8006ac4:	428b      	cmp	r3, r1
 8006ac6:	4680      	mov	r8, r0
 8006ac8:	d8be      	bhi.n	8006a48 <_strtod_l+0x480>
 8006aca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006ace:	428b      	cmp	r3, r1
 8006ad0:	bf86      	itte	hi
 8006ad2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8006b64 <_strtod_l+0x59c>
 8006ad6:	f04f 38ff 	movhi.w	r8, #4294967295
 8006ada:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8006ade:	2300      	movs	r3, #0
 8006ae0:	9304      	str	r3, [sp, #16]
 8006ae2:	e07b      	b.n	8006bdc <_strtod_l+0x614>
 8006ae4:	07ea      	lsls	r2, r5, #31
 8006ae6:	d505      	bpl.n	8006af4 <_strtod_l+0x52c>
 8006ae8:	9b04      	ldr	r3, [sp, #16]
 8006aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aee:	f7f9 fd83 	bl	80005f8 <__aeabi_dmul>
 8006af2:	2301      	movs	r3, #1
 8006af4:	9a04      	ldr	r2, [sp, #16]
 8006af6:	3208      	adds	r2, #8
 8006af8:	f10a 0a01 	add.w	sl, sl, #1
 8006afc:	106d      	asrs	r5, r5, #1
 8006afe:	9204      	str	r2, [sp, #16]
 8006b00:	e7cc      	b.n	8006a9c <_strtod_l+0x4d4>
 8006b02:	d0ec      	beq.n	8006ade <_strtod_l+0x516>
 8006b04:	426d      	negs	r5, r5
 8006b06:	f015 020f 	ands.w	r2, r5, #15
 8006b0a:	d00a      	beq.n	8006b22 <_strtod_l+0x55a>
 8006b0c:	4b11      	ldr	r3, [pc, #68]	; (8006b54 <_strtod_l+0x58c>)
 8006b0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b12:	4640      	mov	r0, r8
 8006b14:	4649      	mov	r1, r9
 8006b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b1a:	f7f9 fe97 	bl	800084c <__aeabi_ddiv>
 8006b1e:	4680      	mov	r8, r0
 8006b20:	4689      	mov	r9, r1
 8006b22:	112d      	asrs	r5, r5, #4
 8006b24:	d0db      	beq.n	8006ade <_strtod_l+0x516>
 8006b26:	2d1f      	cmp	r5, #31
 8006b28:	dd1e      	ble.n	8006b68 <_strtod_l+0x5a0>
 8006b2a:	2500      	movs	r5, #0
 8006b2c:	46ab      	mov	fp, r5
 8006b2e:	9509      	str	r5, [sp, #36]	; 0x24
 8006b30:	9505      	str	r5, [sp, #20]
 8006b32:	2322      	movs	r3, #34	; 0x22
 8006b34:	f04f 0800 	mov.w	r8, #0
 8006b38:	f04f 0900 	mov.w	r9, #0
 8006b3c:	6023      	str	r3, [r4, #0]
 8006b3e:	e78d      	b.n	8006a5c <_strtod_l+0x494>
 8006b40:	080083f9 	.word	0x080083f9
 8006b44:	08008624 	.word	0x08008624
 8006b48:	080083f1 	.word	0x080083f1
 8006b4c:	08008428 	.word	0x08008428
 8006b50:	080087b5 	.word	0x080087b5
 8006b54:	08008538 	.word	0x08008538
 8006b58:	08008510 	.word	0x08008510
 8006b5c:	7ff00000 	.word	0x7ff00000
 8006b60:	7ca00000 	.word	0x7ca00000
 8006b64:	7fefffff 	.word	0x7fefffff
 8006b68:	f015 0310 	ands.w	r3, r5, #16
 8006b6c:	bf18      	it	ne
 8006b6e:	236a      	movne	r3, #106	; 0x6a
 8006b70:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8006f14 <_strtod_l+0x94c>
 8006b74:	9304      	str	r3, [sp, #16]
 8006b76:	4640      	mov	r0, r8
 8006b78:	4649      	mov	r1, r9
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	07ea      	lsls	r2, r5, #31
 8006b7e:	d504      	bpl.n	8006b8a <_strtod_l+0x5c2>
 8006b80:	e9da 2300 	ldrd	r2, r3, [sl]
 8006b84:	f7f9 fd38 	bl	80005f8 <__aeabi_dmul>
 8006b88:	2301      	movs	r3, #1
 8006b8a:	106d      	asrs	r5, r5, #1
 8006b8c:	f10a 0a08 	add.w	sl, sl, #8
 8006b90:	d1f4      	bne.n	8006b7c <_strtod_l+0x5b4>
 8006b92:	b10b      	cbz	r3, 8006b98 <_strtod_l+0x5d0>
 8006b94:	4680      	mov	r8, r0
 8006b96:	4689      	mov	r9, r1
 8006b98:	9b04      	ldr	r3, [sp, #16]
 8006b9a:	b1bb      	cbz	r3, 8006bcc <_strtod_l+0x604>
 8006b9c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006ba0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	4649      	mov	r1, r9
 8006ba8:	dd10      	ble.n	8006bcc <_strtod_l+0x604>
 8006baa:	2b1f      	cmp	r3, #31
 8006bac:	f340 811e 	ble.w	8006dec <_strtod_l+0x824>
 8006bb0:	2b34      	cmp	r3, #52	; 0x34
 8006bb2:	bfde      	ittt	le
 8006bb4:	f04f 33ff 	movle.w	r3, #4294967295
 8006bb8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006bbc:	4093      	lslle	r3, r2
 8006bbe:	f04f 0800 	mov.w	r8, #0
 8006bc2:	bfcc      	ite	gt
 8006bc4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006bc8:	ea03 0901 	andle.w	r9, r3, r1
 8006bcc:	2200      	movs	r2, #0
 8006bce:	2300      	movs	r3, #0
 8006bd0:	4640      	mov	r0, r8
 8006bd2:	4649      	mov	r1, r9
 8006bd4:	f7f9 ff78 	bl	8000ac8 <__aeabi_dcmpeq>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	d1a6      	bne.n	8006b2a <_strtod_l+0x562>
 8006bdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bde:	9300      	str	r3, [sp, #0]
 8006be0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006be2:	4633      	mov	r3, r6
 8006be4:	465a      	mov	r2, fp
 8006be6:	4620      	mov	r0, r4
 8006be8:	f7ff f8cc 	bl	8005d84 <__s2b>
 8006bec:	9009      	str	r0, [sp, #36]	; 0x24
 8006bee:	2800      	cmp	r0, #0
 8006bf0:	f43f af2a 	beq.w	8006a48 <_strtod_l+0x480>
 8006bf4:	9a08      	ldr	r2, [sp, #32]
 8006bf6:	9b05      	ldr	r3, [sp, #20]
 8006bf8:	2a00      	cmp	r2, #0
 8006bfa:	eba3 0307 	sub.w	r3, r3, r7
 8006bfe:	bfa8      	it	ge
 8006c00:	2300      	movge	r3, #0
 8006c02:	930c      	str	r3, [sp, #48]	; 0x30
 8006c04:	2500      	movs	r5, #0
 8006c06:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006c0a:	9312      	str	r3, [sp, #72]	; 0x48
 8006c0c:	46ab      	mov	fp, r5
 8006c0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c10:	4620      	mov	r0, r4
 8006c12:	6859      	ldr	r1, [r3, #4]
 8006c14:	f7ff f80e 	bl	8005c34 <_Balloc>
 8006c18:	9005      	str	r0, [sp, #20]
 8006c1a:	2800      	cmp	r0, #0
 8006c1c:	f43f af18 	beq.w	8006a50 <_strtod_l+0x488>
 8006c20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c22:	691a      	ldr	r2, [r3, #16]
 8006c24:	3202      	adds	r2, #2
 8006c26:	f103 010c 	add.w	r1, r3, #12
 8006c2a:	0092      	lsls	r2, r2, #2
 8006c2c:	300c      	adds	r0, #12
 8006c2e:	f000 fe0b 	bl	8007848 <memcpy>
 8006c32:	ec49 8b10 	vmov	d0, r8, r9
 8006c36:	aa18      	add	r2, sp, #96	; 0x60
 8006c38:	a917      	add	r1, sp, #92	; 0x5c
 8006c3a:	4620      	mov	r0, r4
 8006c3c:	f7ff fbd6 	bl	80063ec <__d2b>
 8006c40:	ec49 8b18 	vmov	d8, r8, r9
 8006c44:	9016      	str	r0, [sp, #88]	; 0x58
 8006c46:	2800      	cmp	r0, #0
 8006c48:	f43f af02 	beq.w	8006a50 <_strtod_l+0x488>
 8006c4c:	2101      	movs	r1, #1
 8006c4e:	4620      	mov	r0, r4
 8006c50:	f7ff f930 	bl	8005eb4 <__i2b>
 8006c54:	4683      	mov	fp, r0
 8006c56:	2800      	cmp	r0, #0
 8006c58:	f43f aefa 	beq.w	8006a50 <_strtod_l+0x488>
 8006c5c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006c5e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006c60:	2e00      	cmp	r6, #0
 8006c62:	bfab      	itete	ge
 8006c64:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8006c66:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8006c68:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006c6a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8006c6e:	bfac      	ite	ge
 8006c70:	eb06 0a03 	addge.w	sl, r6, r3
 8006c74:	1b9f      	sublt	r7, r3, r6
 8006c76:	9b04      	ldr	r3, [sp, #16]
 8006c78:	1af6      	subs	r6, r6, r3
 8006c7a:	4416      	add	r6, r2
 8006c7c:	4ba0      	ldr	r3, [pc, #640]	; (8006f00 <_strtod_l+0x938>)
 8006c7e:	3e01      	subs	r6, #1
 8006c80:	429e      	cmp	r6, r3
 8006c82:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006c86:	f280 80c4 	bge.w	8006e12 <_strtod_l+0x84a>
 8006c8a:	1b9b      	subs	r3, r3, r6
 8006c8c:	2b1f      	cmp	r3, #31
 8006c8e:	eba2 0203 	sub.w	r2, r2, r3
 8006c92:	f04f 0101 	mov.w	r1, #1
 8006c96:	f300 80b0 	bgt.w	8006dfa <_strtod_l+0x832>
 8006c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c9e:	930e      	str	r3, [sp, #56]	; 0x38
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	930d      	str	r3, [sp, #52]	; 0x34
 8006ca4:	eb0a 0602 	add.w	r6, sl, r2
 8006ca8:	9b04      	ldr	r3, [sp, #16]
 8006caa:	45b2      	cmp	sl, r6
 8006cac:	4417      	add	r7, r2
 8006cae:	441f      	add	r7, r3
 8006cb0:	4653      	mov	r3, sl
 8006cb2:	bfa8      	it	ge
 8006cb4:	4633      	movge	r3, r6
 8006cb6:	42bb      	cmp	r3, r7
 8006cb8:	bfa8      	it	ge
 8006cba:	463b      	movge	r3, r7
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	bfc2      	ittt	gt
 8006cc0:	1af6      	subgt	r6, r6, r3
 8006cc2:	1aff      	subgt	r7, r7, r3
 8006cc4:	ebaa 0a03 	subgt.w	sl, sl, r3
 8006cc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	dd17      	ble.n	8006cfe <_strtod_l+0x736>
 8006cce:	4659      	mov	r1, fp
 8006cd0:	461a      	mov	r2, r3
 8006cd2:	4620      	mov	r0, r4
 8006cd4:	f7ff f9ae 	bl	8006034 <__pow5mult>
 8006cd8:	4683      	mov	fp, r0
 8006cda:	2800      	cmp	r0, #0
 8006cdc:	f43f aeb8 	beq.w	8006a50 <_strtod_l+0x488>
 8006ce0:	4601      	mov	r1, r0
 8006ce2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	f7ff f8fb 	bl	8005ee0 <__multiply>
 8006cea:	900b      	str	r0, [sp, #44]	; 0x2c
 8006cec:	2800      	cmp	r0, #0
 8006cee:	f43f aeaf 	beq.w	8006a50 <_strtod_l+0x488>
 8006cf2:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006cf4:	4620      	mov	r0, r4
 8006cf6:	f7fe ffdd 	bl	8005cb4 <_Bfree>
 8006cfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cfc:	9316      	str	r3, [sp, #88]	; 0x58
 8006cfe:	2e00      	cmp	r6, #0
 8006d00:	f300 808c 	bgt.w	8006e1c <_strtod_l+0x854>
 8006d04:	9b08      	ldr	r3, [sp, #32]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	dd08      	ble.n	8006d1c <_strtod_l+0x754>
 8006d0a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d0c:	9905      	ldr	r1, [sp, #20]
 8006d0e:	4620      	mov	r0, r4
 8006d10:	f7ff f990 	bl	8006034 <__pow5mult>
 8006d14:	9005      	str	r0, [sp, #20]
 8006d16:	2800      	cmp	r0, #0
 8006d18:	f43f ae9a 	beq.w	8006a50 <_strtod_l+0x488>
 8006d1c:	2f00      	cmp	r7, #0
 8006d1e:	dd08      	ble.n	8006d32 <_strtod_l+0x76a>
 8006d20:	9905      	ldr	r1, [sp, #20]
 8006d22:	463a      	mov	r2, r7
 8006d24:	4620      	mov	r0, r4
 8006d26:	f7ff f9df 	bl	80060e8 <__lshift>
 8006d2a:	9005      	str	r0, [sp, #20]
 8006d2c:	2800      	cmp	r0, #0
 8006d2e:	f43f ae8f 	beq.w	8006a50 <_strtod_l+0x488>
 8006d32:	f1ba 0f00 	cmp.w	sl, #0
 8006d36:	dd08      	ble.n	8006d4a <_strtod_l+0x782>
 8006d38:	4659      	mov	r1, fp
 8006d3a:	4652      	mov	r2, sl
 8006d3c:	4620      	mov	r0, r4
 8006d3e:	f7ff f9d3 	bl	80060e8 <__lshift>
 8006d42:	4683      	mov	fp, r0
 8006d44:	2800      	cmp	r0, #0
 8006d46:	f43f ae83 	beq.w	8006a50 <_strtod_l+0x488>
 8006d4a:	9a05      	ldr	r2, [sp, #20]
 8006d4c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006d4e:	4620      	mov	r0, r4
 8006d50:	f7ff fa52 	bl	80061f8 <__mdiff>
 8006d54:	4605      	mov	r5, r0
 8006d56:	2800      	cmp	r0, #0
 8006d58:	f43f ae7a 	beq.w	8006a50 <_strtod_l+0x488>
 8006d5c:	68c3      	ldr	r3, [r0, #12]
 8006d5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d60:	2300      	movs	r3, #0
 8006d62:	60c3      	str	r3, [r0, #12]
 8006d64:	4659      	mov	r1, fp
 8006d66:	f7ff fa2b 	bl	80061c0 <__mcmp>
 8006d6a:	2800      	cmp	r0, #0
 8006d6c:	da60      	bge.n	8006e30 <_strtod_l+0x868>
 8006d6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d70:	ea53 0308 	orrs.w	r3, r3, r8
 8006d74:	f040 8084 	bne.w	8006e80 <_strtod_l+0x8b8>
 8006d78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d17f      	bne.n	8006e80 <_strtod_l+0x8b8>
 8006d80:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006d84:	0d1b      	lsrs	r3, r3, #20
 8006d86:	051b      	lsls	r3, r3, #20
 8006d88:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006d8c:	d978      	bls.n	8006e80 <_strtod_l+0x8b8>
 8006d8e:	696b      	ldr	r3, [r5, #20]
 8006d90:	b913      	cbnz	r3, 8006d98 <_strtod_l+0x7d0>
 8006d92:	692b      	ldr	r3, [r5, #16]
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	dd73      	ble.n	8006e80 <_strtod_l+0x8b8>
 8006d98:	4629      	mov	r1, r5
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	f7ff f9a3 	bl	80060e8 <__lshift>
 8006da2:	4659      	mov	r1, fp
 8006da4:	4605      	mov	r5, r0
 8006da6:	f7ff fa0b 	bl	80061c0 <__mcmp>
 8006daa:	2800      	cmp	r0, #0
 8006dac:	dd68      	ble.n	8006e80 <_strtod_l+0x8b8>
 8006dae:	9904      	ldr	r1, [sp, #16]
 8006db0:	4a54      	ldr	r2, [pc, #336]	; (8006f04 <_strtod_l+0x93c>)
 8006db2:	464b      	mov	r3, r9
 8006db4:	2900      	cmp	r1, #0
 8006db6:	f000 8084 	beq.w	8006ec2 <_strtod_l+0x8fa>
 8006dba:	ea02 0109 	and.w	r1, r2, r9
 8006dbe:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006dc2:	dc7e      	bgt.n	8006ec2 <_strtod_l+0x8fa>
 8006dc4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006dc8:	f77f aeb3 	ble.w	8006b32 <_strtod_l+0x56a>
 8006dcc:	4b4e      	ldr	r3, [pc, #312]	; (8006f08 <_strtod_l+0x940>)
 8006dce:	4640      	mov	r0, r8
 8006dd0:	4649      	mov	r1, r9
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f7f9 fc10 	bl	80005f8 <__aeabi_dmul>
 8006dd8:	4b4a      	ldr	r3, [pc, #296]	; (8006f04 <_strtod_l+0x93c>)
 8006dda:	400b      	ands	r3, r1
 8006ddc:	4680      	mov	r8, r0
 8006dde:	4689      	mov	r9, r1
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f47f ae3f 	bne.w	8006a64 <_strtod_l+0x49c>
 8006de6:	2322      	movs	r3, #34	; 0x22
 8006de8:	6023      	str	r3, [r4, #0]
 8006dea:	e63b      	b.n	8006a64 <_strtod_l+0x49c>
 8006dec:	f04f 32ff 	mov.w	r2, #4294967295
 8006df0:	fa02 f303 	lsl.w	r3, r2, r3
 8006df4:	ea03 0808 	and.w	r8, r3, r8
 8006df8:	e6e8      	b.n	8006bcc <_strtod_l+0x604>
 8006dfa:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8006dfe:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8006e02:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8006e06:	36e2      	adds	r6, #226	; 0xe2
 8006e08:	fa01 f306 	lsl.w	r3, r1, r6
 8006e0c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8006e10:	e748      	b.n	8006ca4 <_strtod_l+0x6dc>
 8006e12:	2100      	movs	r1, #0
 8006e14:	2301      	movs	r3, #1
 8006e16:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8006e1a:	e743      	b.n	8006ca4 <_strtod_l+0x6dc>
 8006e1c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006e1e:	4632      	mov	r2, r6
 8006e20:	4620      	mov	r0, r4
 8006e22:	f7ff f961 	bl	80060e8 <__lshift>
 8006e26:	9016      	str	r0, [sp, #88]	; 0x58
 8006e28:	2800      	cmp	r0, #0
 8006e2a:	f47f af6b 	bne.w	8006d04 <_strtod_l+0x73c>
 8006e2e:	e60f      	b.n	8006a50 <_strtod_l+0x488>
 8006e30:	46ca      	mov	sl, r9
 8006e32:	d171      	bne.n	8006f18 <_strtod_l+0x950>
 8006e34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e36:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006e3a:	b352      	cbz	r2, 8006e92 <_strtod_l+0x8ca>
 8006e3c:	4a33      	ldr	r2, [pc, #204]	; (8006f0c <_strtod_l+0x944>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d12a      	bne.n	8006e98 <_strtod_l+0x8d0>
 8006e42:	9b04      	ldr	r3, [sp, #16]
 8006e44:	4641      	mov	r1, r8
 8006e46:	b1fb      	cbz	r3, 8006e88 <_strtod_l+0x8c0>
 8006e48:	4b2e      	ldr	r3, [pc, #184]	; (8006f04 <_strtod_l+0x93c>)
 8006e4a:	ea09 0303 	and.w	r3, r9, r3
 8006e4e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006e52:	f04f 32ff 	mov.w	r2, #4294967295
 8006e56:	d81a      	bhi.n	8006e8e <_strtod_l+0x8c6>
 8006e58:	0d1b      	lsrs	r3, r3, #20
 8006e5a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e62:	4299      	cmp	r1, r3
 8006e64:	d118      	bne.n	8006e98 <_strtod_l+0x8d0>
 8006e66:	4b2a      	ldr	r3, [pc, #168]	; (8006f10 <_strtod_l+0x948>)
 8006e68:	459a      	cmp	sl, r3
 8006e6a:	d102      	bne.n	8006e72 <_strtod_l+0x8aa>
 8006e6c:	3101      	adds	r1, #1
 8006e6e:	f43f adef 	beq.w	8006a50 <_strtod_l+0x488>
 8006e72:	4b24      	ldr	r3, [pc, #144]	; (8006f04 <_strtod_l+0x93c>)
 8006e74:	ea0a 0303 	and.w	r3, sl, r3
 8006e78:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8006e7c:	f04f 0800 	mov.w	r8, #0
 8006e80:	9b04      	ldr	r3, [sp, #16]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d1a2      	bne.n	8006dcc <_strtod_l+0x804>
 8006e86:	e5ed      	b.n	8006a64 <_strtod_l+0x49c>
 8006e88:	f04f 33ff 	mov.w	r3, #4294967295
 8006e8c:	e7e9      	b.n	8006e62 <_strtod_l+0x89a>
 8006e8e:	4613      	mov	r3, r2
 8006e90:	e7e7      	b.n	8006e62 <_strtod_l+0x89a>
 8006e92:	ea53 0308 	orrs.w	r3, r3, r8
 8006e96:	d08a      	beq.n	8006dae <_strtod_l+0x7e6>
 8006e98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e9a:	b1e3      	cbz	r3, 8006ed6 <_strtod_l+0x90e>
 8006e9c:	ea13 0f0a 	tst.w	r3, sl
 8006ea0:	d0ee      	beq.n	8006e80 <_strtod_l+0x8b8>
 8006ea2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ea4:	9a04      	ldr	r2, [sp, #16]
 8006ea6:	4640      	mov	r0, r8
 8006ea8:	4649      	mov	r1, r9
 8006eaa:	b1c3      	cbz	r3, 8006ede <_strtod_l+0x916>
 8006eac:	f7ff fb6f 	bl	800658e <sulp>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	460b      	mov	r3, r1
 8006eb4:	ec51 0b18 	vmov	r0, r1, d8
 8006eb8:	f7f9 f9e8 	bl	800028c <__adddf3>
 8006ebc:	4680      	mov	r8, r0
 8006ebe:	4689      	mov	r9, r1
 8006ec0:	e7de      	b.n	8006e80 <_strtod_l+0x8b8>
 8006ec2:	4013      	ands	r3, r2
 8006ec4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006ec8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8006ecc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8006ed0:	f04f 38ff 	mov.w	r8, #4294967295
 8006ed4:	e7d4      	b.n	8006e80 <_strtod_l+0x8b8>
 8006ed6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ed8:	ea13 0f08 	tst.w	r3, r8
 8006edc:	e7e0      	b.n	8006ea0 <_strtod_l+0x8d8>
 8006ede:	f7ff fb56 	bl	800658e <sulp>
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	460b      	mov	r3, r1
 8006ee6:	ec51 0b18 	vmov	r0, r1, d8
 8006eea:	f7f9 f9cd 	bl	8000288 <__aeabi_dsub>
 8006eee:	2200      	movs	r2, #0
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	4680      	mov	r8, r0
 8006ef4:	4689      	mov	r9, r1
 8006ef6:	f7f9 fde7 	bl	8000ac8 <__aeabi_dcmpeq>
 8006efa:	2800      	cmp	r0, #0
 8006efc:	d0c0      	beq.n	8006e80 <_strtod_l+0x8b8>
 8006efe:	e618      	b.n	8006b32 <_strtod_l+0x56a>
 8006f00:	fffffc02 	.word	0xfffffc02
 8006f04:	7ff00000 	.word	0x7ff00000
 8006f08:	39500000 	.word	0x39500000
 8006f0c:	000fffff 	.word	0x000fffff
 8006f10:	7fefffff 	.word	0x7fefffff
 8006f14:	08008638 	.word	0x08008638
 8006f18:	4659      	mov	r1, fp
 8006f1a:	4628      	mov	r0, r5
 8006f1c:	f7ff fac0 	bl	80064a0 <__ratio>
 8006f20:	ec57 6b10 	vmov	r6, r7, d0
 8006f24:	ee10 0a10 	vmov	r0, s0
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006f2e:	4639      	mov	r1, r7
 8006f30:	f7f9 fdde 	bl	8000af0 <__aeabi_dcmple>
 8006f34:	2800      	cmp	r0, #0
 8006f36:	d071      	beq.n	800701c <_strtod_l+0xa54>
 8006f38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d17c      	bne.n	8007038 <_strtod_l+0xa70>
 8006f3e:	f1b8 0f00 	cmp.w	r8, #0
 8006f42:	d15a      	bne.n	8006ffa <_strtod_l+0xa32>
 8006f44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d15d      	bne.n	8007008 <_strtod_l+0xa40>
 8006f4c:	4b90      	ldr	r3, [pc, #576]	; (8007190 <_strtod_l+0xbc8>)
 8006f4e:	2200      	movs	r2, #0
 8006f50:	4630      	mov	r0, r6
 8006f52:	4639      	mov	r1, r7
 8006f54:	f7f9 fdc2 	bl	8000adc <__aeabi_dcmplt>
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	d15c      	bne.n	8007016 <_strtod_l+0xa4e>
 8006f5c:	4630      	mov	r0, r6
 8006f5e:	4639      	mov	r1, r7
 8006f60:	4b8c      	ldr	r3, [pc, #560]	; (8007194 <_strtod_l+0xbcc>)
 8006f62:	2200      	movs	r2, #0
 8006f64:	f7f9 fb48 	bl	80005f8 <__aeabi_dmul>
 8006f68:	4606      	mov	r6, r0
 8006f6a:	460f      	mov	r7, r1
 8006f6c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006f70:	9606      	str	r6, [sp, #24]
 8006f72:	9307      	str	r3, [sp, #28]
 8006f74:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006f78:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006f7c:	4b86      	ldr	r3, [pc, #536]	; (8007198 <_strtod_l+0xbd0>)
 8006f7e:	ea0a 0303 	and.w	r3, sl, r3
 8006f82:	930d      	str	r3, [sp, #52]	; 0x34
 8006f84:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f86:	4b85      	ldr	r3, [pc, #532]	; (800719c <_strtod_l+0xbd4>)
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	f040 8090 	bne.w	80070ae <_strtod_l+0xae6>
 8006f8e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8006f92:	ec49 8b10 	vmov	d0, r8, r9
 8006f96:	f7ff f9b9 	bl	800630c <__ulp>
 8006f9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006f9e:	ec51 0b10 	vmov	r0, r1, d0
 8006fa2:	f7f9 fb29 	bl	80005f8 <__aeabi_dmul>
 8006fa6:	4642      	mov	r2, r8
 8006fa8:	464b      	mov	r3, r9
 8006faa:	f7f9 f96f 	bl	800028c <__adddf3>
 8006fae:	460b      	mov	r3, r1
 8006fb0:	4979      	ldr	r1, [pc, #484]	; (8007198 <_strtod_l+0xbd0>)
 8006fb2:	4a7b      	ldr	r2, [pc, #492]	; (80071a0 <_strtod_l+0xbd8>)
 8006fb4:	4019      	ands	r1, r3
 8006fb6:	4291      	cmp	r1, r2
 8006fb8:	4680      	mov	r8, r0
 8006fba:	d944      	bls.n	8007046 <_strtod_l+0xa7e>
 8006fbc:	ee18 2a90 	vmov	r2, s17
 8006fc0:	4b78      	ldr	r3, [pc, #480]	; (80071a4 <_strtod_l+0xbdc>)
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d104      	bne.n	8006fd0 <_strtod_l+0xa08>
 8006fc6:	ee18 3a10 	vmov	r3, s16
 8006fca:	3301      	adds	r3, #1
 8006fcc:	f43f ad40 	beq.w	8006a50 <_strtod_l+0x488>
 8006fd0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80071a4 <_strtod_l+0xbdc>
 8006fd4:	f04f 38ff 	mov.w	r8, #4294967295
 8006fd8:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006fda:	4620      	mov	r0, r4
 8006fdc:	f7fe fe6a 	bl	8005cb4 <_Bfree>
 8006fe0:	9905      	ldr	r1, [sp, #20]
 8006fe2:	4620      	mov	r0, r4
 8006fe4:	f7fe fe66 	bl	8005cb4 <_Bfree>
 8006fe8:	4659      	mov	r1, fp
 8006fea:	4620      	mov	r0, r4
 8006fec:	f7fe fe62 	bl	8005cb4 <_Bfree>
 8006ff0:	4629      	mov	r1, r5
 8006ff2:	4620      	mov	r0, r4
 8006ff4:	f7fe fe5e 	bl	8005cb4 <_Bfree>
 8006ff8:	e609      	b.n	8006c0e <_strtod_l+0x646>
 8006ffa:	f1b8 0f01 	cmp.w	r8, #1
 8006ffe:	d103      	bne.n	8007008 <_strtod_l+0xa40>
 8007000:	f1b9 0f00 	cmp.w	r9, #0
 8007004:	f43f ad95 	beq.w	8006b32 <_strtod_l+0x56a>
 8007008:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8007160 <_strtod_l+0xb98>
 800700c:	4f60      	ldr	r7, [pc, #384]	; (8007190 <_strtod_l+0xbc8>)
 800700e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007012:	2600      	movs	r6, #0
 8007014:	e7ae      	b.n	8006f74 <_strtod_l+0x9ac>
 8007016:	4f5f      	ldr	r7, [pc, #380]	; (8007194 <_strtod_l+0xbcc>)
 8007018:	2600      	movs	r6, #0
 800701a:	e7a7      	b.n	8006f6c <_strtod_l+0x9a4>
 800701c:	4b5d      	ldr	r3, [pc, #372]	; (8007194 <_strtod_l+0xbcc>)
 800701e:	4630      	mov	r0, r6
 8007020:	4639      	mov	r1, r7
 8007022:	2200      	movs	r2, #0
 8007024:	f7f9 fae8 	bl	80005f8 <__aeabi_dmul>
 8007028:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800702a:	4606      	mov	r6, r0
 800702c:	460f      	mov	r7, r1
 800702e:	2b00      	cmp	r3, #0
 8007030:	d09c      	beq.n	8006f6c <_strtod_l+0x9a4>
 8007032:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007036:	e79d      	b.n	8006f74 <_strtod_l+0x9ac>
 8007038:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8007168 <_strtod_l+0xba0>
 800703c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007040:	ec57 6b17 	vmov	r6, r7, d7
 8007044:	e796      	b.n	8006f74 <_strtod_l+0x9ac>
 8007046:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800704a:	9b04      	ldr	r3, [sp, #16]
 800704c:	46ca      	mov	sl, r9
 800704e:	2b00      	cmp	r3, #0
 8007050:	d1c2      	bne.n	8006fd8 <_strtod_l+0xa10>
 8007052:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007056:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007058:	0d1b      	lsrs	r3, r3, #20
 800705a:	051b      	lsls	r3, r3, #20
 800705c:	429a      	cmp	r2, r3
 800705e:	d1bb      	bne.n	8006fd8 <_strtod_l+0xa10>
 8007060:	4630      	mov	r0, r6
 8007062:	4639      	mov	r1, r7
 8007064:	f7f9 fe28 	bl	8000cb8 <__aeabi_d2lz>
 8007068:	f7f9 fa98 	bl	800059c <__aeabi_l2d>
 800706c:	4602      	mov	r2, r0
 800706e:	460b      	mov	r3, r1
 8007070:	4630      	mov	r0, r6
 8007072:	4639      	mov	r1, r7
 8007074:	f7f9 f908 	bl	8000288 <__aeabi_dsub>
 8007078:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800707a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800707e:	ea43 0308 	orr.w	r3, r3, r8
 8007082:	4313      	orrs	r3, r2
 8007084:	4606      	mov	r6, r0
 8007086:	460f      	mov	r7, r1
 8007088:	d054      	beq.n	8007134 <_strtod_l+0xb6c>
 800708a:	a339      	add	r3, pc, #228	; (adr r3, 8007170 <_strtod_l+0xba8>)
 800708c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007090:	f7f9 fd24 	bl	8000adc <__aeabi_dcmplt>
 8007094:	2800      	cmp	r0, #0
 8007096:	f47f ace5 	bne.w	8006a64 <_strtod_l+0x49c>
 800709a:	a337      	add	r3, pc, #220	; (adr r3, 8007178 <_strtod_l+0xbb0>)
 800709c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a0:	4630      	mov	r0, r6
 80070a2:	4639      	mov	r1, r7
 80070a4:	f7f9 fd38 	bl	8000b18 <__aeabi_dcmpgt>
 80070a8:	2800      	cmp	r0, #0
 80070aa:	d095      	beq.n	8006fd8 <_strtod_l+0xa10>
 80070ac:	e4da      	b.n	8006a64 <_strtod_l+0x49c>
 80070ae:	9b04      	ldr	r3, [sp, #16]
 80070b0:	b333      	cbz	r3, 8007100 <_strtod_l+0xb38>
 80070b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070b4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80070b8:	d822      	bhi.n	8007100 <_strtod_l+0xb38>
 80070ba:	a331      	add	r3, pc, #196	; (adr r3, 8007180 <_strtod_l+0xbb8>)
 80070bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c0:	4630      	mov	r0, r6
 80070c2:	4639      	mov	r1, r7
 80070c4:	f7f9 fd14 	bl	8000af0 <__aeabi_dcmple>
 80070c8:	b1a0      	cbz	r0, 80070f4 <_strtod_l+0xb2c>
 80070ca:	4639      	mov	r1, r7
 80070cc:	4630      	mov	r0, r6
 80070ce:	f7f9 fd6b 	bl	8000ba8 <__aeabi_d2uiz>
 80070d2:	2801      	cmp	r0, #1
 80070d4:	bf38      	it	cc
 80070d6:	2001      	movcc	r0, #1
 80070d8:	f7f9 fa14 	bl	8000504 <__aeabi_ui2d>
 80070dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070de:	4606      	mov	r6, r0
 80070e0:	460f      	mov	r7, r1
 80070e2:	bb23      	cbnz	r3, 800712e <_strtod_l+0xb66>
 80070e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80070e8:	9010      	str	r0, [sp, #64]	; 0x40
 80070ea:	9311      	str	r3, [sp, #68]	; 0x44
 80070ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80070f0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80070f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80070f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80070f8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80070fc:	1a9b      	subs	r3, r3, r2
 80070fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8007100:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007104:	eeb0 0a48 	vmov.f32	s0, s16
 8007108:	eef0 0a68 	vmov.f32	s1, s17
 800710c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007110:	f7ff f8fc 	bl	800630c <__ulp>
 8007114:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007118:	ec53 2b10 	vmov	r2, r3, d0
 800711c:	f7f9 fa6c 	bl	80005f8 <__aeabi_dmul>
 8007120:	ec53 2b18 	vmov	r2, r3, d8
 8007124:	f7f9 f8b2 	bl	800028c <__adddf3>
 8007128:	4680      	mov	r8, r0
 800712a:	4689      	mov	r9, r1
 800712c:	e78d      	b.n	800704a <_strtod_l+0xa82>
 800712e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8007132:	e7db      	b.n	80070ec <_strtod_l+0xb24>
 8007134:	a314      	add	r3, pc, #80	; (adr r3, 8007188 <_strtod_l+0xbc0>)
 8007136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800713a:	f7f9 fccf 	bl	8000adc <__aeabi_dcmplt>
 800713e:	e7b3      	b.n	80070a8 <_strtod_l+0xae0>
 8007140:	2300      	movs	r3, #0
 8007142:	930a      	str	r3, [sp, #40]	; 0x28
 8007144:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007146:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007148:	6013      	str	r3, [r2, #0]
 800714a:	f7ff ba7c 	b.w	8006646 <_strtod_l+0x7e>
 800714e:	2a65      	cmp	r2, #101	; 0x65
 8007150:	f43f ab75 	beq.w	800683e <_strtod_l+0x276>
 8007154:	2a45      	cmp	r2, #69	; 0x45
 8007156:	f43f ab72 	beq.w	800683e <_strtod_l+0x276>
 800715a:	2301      	movs	r3, #1
 800715c:	f7ff bbaa 	b.w	80068b4 <_strtod_l+0x2ec>
 8007160:	00000000 	.word	0x00000000
 8007164:	bff00000 	.word	0xbff00000
 8007168:	00000000 	.word	0x00000000
 800716c:	3ff00000 	.word	0x3ff00000
 8007170:	94a03595 	.word	0x94a03595
 8007174:	3fdfffff 	.word	0x3fdfffff
 8007178:	35afe535 	.word	0x35afe535
 800717c:	3fe00000 	.word	0x3fe00000
 8007180:	ffc00000 	.word	0xffc00000
 8007184:	41dfffff 	.word	0x41dfffff
 8007188:	94a03595 	.word	0x94a03595
 800718c:	3fcfffff 	.word	0x3fcfffff
 8007190:	3ff00000 	.word	0x3ff00000
 8007194:	3fe00000 	.word	0x3fe00000
 8007198:	7ff00000 	.word	0x7ff00000
 800719c:	7fe00000 	.word	0x7fe00000
 80071a0:	7c9fffff 	.word	0x7c9fffff
 80071a4:	7fefffff 	.word	0x7fefffff

080071a8 <_strtod_r>:
 80071a8:	4b01      	ldr	r3, [pc, #4]	; (80071b0 <_strtod_r+0x8>)
 80071aa:	f7ff ba0d 	b.w	80065c8 <_strtod_l>
 80071ae:	bf00      	nop
 80071b0:	2000006c 	.word	0x2000006c

080071b4 <_strtol_l.constprop.0>:
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071ba:	d001      	beq.n	80071c0 <_strtol_l.constprop.0+0xc>
 80071bc:	2b24      	cmp	r3, #36	; 0x24
 80071be:	d906      	bls.n	80071ce <_strtol_l.constprop.0+0x1a>
 80071c0:	f7fd fd8a 	bl	8004cd8 <__errno>
 80071c4:	2316      	movs	r3, #22
 80071c6:	6003      	str	r3, [r0, #0]
 80071c8:	2000      	movs	r0, #0
 80071ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071ce:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80072b4 <_strtol_l.constprop.0+0x100>
 80071d2:	460d      	mov	r5, r1
 80071d4:	462e      	mov	r6, r5
 80071d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80071da:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80071de:	f017 0708 	ands.w	r7, r7, #8
 80071e2:	d1f7      	bne.n	80071d4 <_strtol_l.constprop.0+0x20>
 80071e4:	2c2d      	cmp	r4, #45	; 0x2d
 80071e6:	d132      	bne.n	800724e <_strtol_l.constprop.0+0x9a>
 80071e8:	782c      	ldrb	r4, [r5, #0]
 80071ea:	2701      	movs	r7, #1
 80071ec:	1cb5      	adds	r5, r6, #2
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d05b      	beq.n	80072aa <_strtol_l.constprop.0+0xf6>
 80071f2:	2b10      	cmp	r3, #16
 80071f4:	d109      	bne.n	800720a <_strtol_l.constprop.0+0x56>
 80071f6:	2c30      	cmp	r4, #48	; 0x30
 80071f8:	d107      	bne.n	800720a <_strtol_l.constprop.0+0x56>
 80071fa:	782c      	ldrb	r4, [r5, #0]
 80071fc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007200:	2c58      	cmp	r4, #88	; 0x58
 8007202:	d14d      	bne.n	80072a0 <_strtol_l.constprop.0+0xec>
 8007204:	786c      	ldrb	r4, [r5, #1]
 8007206:	2310      	movs	r3, #16
 8007208:	3502      	adds	r5, #2
 800720a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800720e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007212:	f04f 0e00 	mov.w	lr, #0
 8007216:	fbb8 f9f3 	udiv	r9, r8, r3
 800721a:	4676      	mov	r6, lr
 800721c:	fb03 8a19 	mls	sl, r3, r9, r8
 8007220:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007224:	f1bc 0f09 	cmp.w	ip, #9
 8007228:	d816      	bhi.n	8007258 <_strtol_l.constprop.0+0xa4>
 800722a:	4664      	mov	r4, ip
 800722c:	42a3      	cmp	r3, r4
 800722e:	dd24      	ble.n	800727a <_strtol_l.constprop.0+0xc6>
 8007230:	f1be 3fff 	cmp.w	lr, #4294967295
 8007234:	d008      	beq.n	8007248 <_strtol_l.constprop.0+0x94>
 8007236:	45b1      	cmp	r9, r6
 8007238:	d31c      	bcc.n	8007274 <_strtol_l.constprop.0+0xc0>
 800723a:	d101      	bne.n	8007240 <_strtol_l.constprop.0+0x8c>
 800723c:	45a2      	cmp	sl, r4
 800723e:	db19      	blt.n	8007274 <_strtol_l.constprop.0+0xc0>
 8007240:	fb06 4603 	mla	r6, r6, r3, r4
 8007244:	f04f 0e01 	mov.w	lr, #1
 8007248:	f815 4b01 	ldrb.w	r4, [r5], #1
 800724c:	e7e8      	b.n	8007220 <_strtol_l.constprop.0+0x6c>
 800724e:	2c2b      	cmp	r4, #43	; 0x2b
 8007250:	bf04      	itt	eq
 8007252:	782c      	ldrbeq	r4, [r5, #0]
 8007254:	1cb5      	addeq	r5, r6, #2
 8007256:	e7ca      	b.n	80071ee <_strtol_l.constprop.0+0x3a>
 8007258:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800725c:	f1bc 0f19 	cmp.w	ip, #25
 8007260:	d801      	bhi.n	8007266 <_strtol_l.constprop.0+0xb2>
 8007262:	3c37      	subs	r4, #55	; 0x37
 8007264:	e7e2      	b.n	800722c <_strtol_l.constprop.0+0x78>
 8007266:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800726a:	f1bc 0f19 	cmp.w	ip, #25
 800726e:	d804      	bhi.n	800727a <_strtol_l.constprop.0+0xc6>
 8007270:	3c57      	subs	r4, #87	; 0x57
 8007272:	e7db      	b.n	800722c <_strtol_l.constprop.0+0x78>
 8007274:	f04f 3eff 	mov.w	lr, #4294967295
 8007278:	e7e6      	b.n	8007248 <_strtol_l.constprop.0+0x94>
 800727a:	f1be 3fff 	cmp.w	lr, #4294967295
 800727e:	d105      	bne.n	800728c <_strtol_l.constprop.0+0xd8>
 8007280:	2322      	movs	r3, #34	; 0x22
 8007282:	6003      	str	r3, [r0, #0]
 8007284:	4646      	mov	r6, r8
 8007286:	b942      	cbnz	r2, 800729a <_strtol_l.constprop.0+0xe6>
 8007288:	4630      	mov	r0, r6
 800728a:	e79e      	b.n	80071ca <_strtol_l.constprop.0+0x16>
 800728c:	b107      	cbz	r7, 8007290 <_strtol_l.constprop.0+0xdc>
 800728e:	4276      	negs	r6, r6
 8007290:	2a00      	cmp	r2, #0
 8007292:	d0f9      	beq.n	8007288 <_strtol_l.constprop.0+0xd4>
 8007294:	f1be 0f00 	cmp.w	lr, #0
 8007298:	d000      	beq.n	800729c <_strtol_l.constprop.0+0xe8>
 800729a:	1e69      	subs	r1, r5, #1
 800729c:	6011      	str	r1, [r2, #0]
 800729e:	e7f3      	b.n	8007288 <_strtol_l.constprop.0+0xd4>
 80072a0:	2430      	movs	r4, #48	; 0x30
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d1b1      	bne.n	800720a <_strtol_l.constprop.0+0x56>
 80072a6:	2308      	movs	r3, #8
 80072a8:	e7af      	b.n	800720a <_strtol_l.constprop.0+0x56>
 80072aa:	2c30      	cmp	r4, #48	; 0x30
 80072ac:	d0a5      	beq.n	80071fa <_strtol_l.constprop.0+0x46>
 80072ae:	230a      	movs	r3, #10
 80072b0:	e7ab      	b.n	800720a <_strtol_l.constprop.0+0x56>
 80072b2:	bf00      	nop
 80072b4:	08008661 	.word	0x08008661

080072b8 <_strtol_r>:
 80072b8:	f7ff bf7c 	b.w	80071b4 <_strtol_l.constprop.0>

080072bc <__ssputs_r>:
 80072bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072c0:	688e      	ldr	r6, [r1, #8]
 80072c2:	461f      	mov	r7, r3
 80072c4:	42be      	cmp	r6, r7
 80072c6:	680b      	ldr	r3, [r1, #0]
 80072c8:	4682      	mov	sl, r0
 80072ca:	460c      	mov	r4, r1
 80072cc:	4690      	mov	r8, r2
 80072ce:	d82c      	bhi.n	800732a <__ssputs_r+0x6e>
 80072d0:	898a      	ldrh	r2, [r1, #12]
 80072d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80072d6:	d026      	beq.n	8007326 <__ssputs_r+0x6a>
 80072d8:	6965      	ldr	r5, [r4, #20]
 80072da:	6909      	ldr	r1, [r1, #16]
 80072dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072e0:	eba3 0901 	sub.w	r9, r3, r1
 80072e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80072e8:	1c7b      	adds	r3, r7, #1
 80072ea:	444b      	add	r3, r9
 80072ec:	106d      	asrs	r5, r5, #1
 80072ee:	429d      	cmp	r5, r3
 80072f0:	bf38      	it	cc
 80072f2:	461d      	movcc	r5, r3
 80072f4:	0553      	lsls	r3, r2, #21
 80072f6:	d527      	bpl.n	8007348 <__ssputs_r+0x8c>
 80072f8:	4629      	mov	r1, r5
 80072fa:	f7fe fc0f 	bl	8005b1c <_malloc_r>
 80072fe:	4606      	mov	r6, r0
 8007300:	b360      	cbz	r0, 800735c <__ssputs_r+0xa0>
 8007302:	6921      	ldr	r1, [r4, #16]
 8007304:	464a      	mov	r2, r9
 8007306:	f000 fa9f 	bl	8007848 <memcpy>
 800730a:	89a3      	ldrh	r3, [r4, #12]
 800730c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007310:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007314:	81a3      	strh	r3, [r4, #12]
 8007316:	6126      	str	r6, [r4, #16]
 8007318:	6165      	str	r5, [r4, #20]
 800731a:	444e      	add	r6, r9
 800731c:	eba5 0509 	sub.w	r5, r5, r9
 8007320:	6026      	str	r6, [r4, #0]
 8007322:	60a5      	str	r5, [r4, #8]
 8007324:	463e      	mov	r6, r7
 8007326:	42be      	cmp	r6, r7
 8007328:	d900      	bls.n	800732c <__ssputs_r+0x70>
 800732a:	463e      	mov	r6, r7
 800732c:	6820      	ldr	r0, [r4, #0]
 800732e:	4632      	mov	r2, r6
 8007330:	4641      	mov	r1, r8
 8007332:	f000 fa2b 	bl	800778c <memmove>
 8007336:	68a3      	ldr	r3, [r4, #8]
 8007338:	1b9b      	subs	r3, r3, r6
 800733a:	60a3      	str	r3, [r4, #8]
 800733c:	6823      	ldr	r3, [r4, #0]
 800733e:	4433      	add	r3, r6
 8007340:	6023      	str	r3, [r4, #0]
 8007342:	2000      	movs	r0, #0
 8007344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007348:	462a      	mov	r2, r5
 800734a:	f000 fe32 	bl	8007fb2 <_realloc_r>
 800734e:	4606      	mov	r6, r0
 8007350:	2800      	cmp	r0, #0
 8007352:	d1e0      	bne.n	8007316 <__ssputs_r+0x5a>
 8007354:	6921      	ldr	r1, [r4, #16]
 8007356:	4650      	mov	r0, sl
 8007358:	f7fe fb6c 	bl	8005a34 <_free_r>
 800735c:	230c      	movs	r3, #12
 800735e:	f8ca 3000 	str.w	r3, [sl]
 8007362:	89a3      	ldrh	r3, [r4, #12]
 8007364:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007368:	81a3      	strh	r3, [r4, #12]
 800736a:	f04f 30ff 	mov.w	r0, #4294967295
 800736e:	e7e9      	b.n	8007344 <__ssputs_r+0x88>

08007370 <_svfiprintf_r>:
 8007370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007374:	4698      	mov	r8, r3
 8007376:	898b      	ldrh	r3, [r1, #12]
 8007378:	061b      	lsls	r3, r3, #24
 800737a:	b09d      	sub	sp, #116	; 0x74
 800737c:	4607      	mov	r7, r0
 800737e:	460d      	mov	r5, r1
 8007380:	4614      	mov	r4, r2
 8007382:	d50e      	bpl.n	80073a2 <_svfiprintf_r+0x32>
 8007384:	690b      	ldr	r3, [r1, #16]
 8007386:	b963      	cbnz	r3, 80073a2 <_svfiprintf_r+0x32>
 8007388:	2140      	movs	r1, #64	; 0x40
 800738a:	f7fe fbc7 	bl	8005b1c <_malloc_r>
 800738e:	6028      	str	r0, [r5, #0]
 8007390:	6128      	str	r0, [r5, #16]
 8007392:	b920      	cbnz	r0, 800739e <_svfiprintf_r+0x2e>
 8007394:	230c      	movs	r3, #12
 8007396:	603b      	str	r3, [r7, #0]
 8007398:	f04f 30ff 	mov.w	r0, #4294967295
 800739c:	e0d0      	b.n	8007540 <_svfiprintf_r+0x1d0>
 800739e:	2340      	movs	r3, #64	; 0x40
 80073a0:	616b      	str	r3, [r5, #20]
 80073a2:	2300      	movs	r3, #0
 80073a4:	9309      	str	r3, [sp, #36]	; 0x24
 80073a6:	2320      	movs	r3, #32
 80073a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80073ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80073b0:	2330      	movs	r3, #48	; 0x30
 80073b2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007558 <_svfiprintf_r+0x1e8>
 80073b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073ba:	f04f 0901 	mov.w	r9, #1
 80073be:	4623      	mov	r3, r4
 80073c0:	469a      	mov	sl, r3
 80073c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073c6:	b10a      	cbz	r2, 80073cc <_svfiprintf_r+0x5c>
 80073c8:	2a25      	cmp	r2, #37	; 0x25
 80073ca:	d1f9      	bne.n	80073c0 <_svfiprintf_r+0x50>
 80073cc:	ebba 0b04 	subs.w	fp, sl, r4
 80073d0:	d00b      	beq.n	80073ea <_svfiprintf_r+0x7a>
 80073d2:	465b      	mov	r3, fp
 80073d4:	4622      	mov	r2, r4
 80073d6:	4629      	mov	r1, r5
 80073d8:	4638      	mov	r0, r7
 80073da:	f7ff ff6f 	bl	80072bc <__ssputs_r>
 80073de:	3001      	adds	r0, #1
 80073e0:	f000 80a9 	beq.w	8007536 <_svfiprintf_r+0x1c6>
 80073e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073e6:	445a      	add	r2, fp
 80073e8:	9209      	str	r2, [sp, #36]	; 0x24
 80073ea:	f89a 3000 	ldrb.w	r3, [sl]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	f000 80a1 	beq.w	8007536 <_svfiprintf_r+0x1c6>
 80073f4:	2300      	movs	r3, #0
 80073f6:	f04f 32ff 	mov.w	r2, #4294967295
 80073fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073fe:	f10a 0a01 	add.w	sl, sl, #1
 8007402:	9304      	str	r3, [sp, #16]
 8007404:	9307      	str	r3, [sp, #28]
 8007406:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800740a:	931a      	str	r3, [sp, #104]	; 0x68
 800740c:	4654      	mov	r4, sl
 800740e:	2205      	movs	r2, #5
 8007410:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007414:	4850      	ldr	r0, [pc, #320]	; (8007558 <_svfiprintf_r+0x1e8>)
 8007416:	f7f8 fedb 	bl	80001d0 <memchr>
 800741a:	9a04      	ldr	r2, [sp, #16]
 800741c:	b9d8      	cbnz	r0, 8007456 <_svfiprintf_r+0xe6>
 800741e:	06d0      	lsls	r0, r2, #27
 8007420:	bf44      	itt	mi
 8007422:	2320      	movmi	r3, #32
 8007424:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007428:	0711      	lsls	r1, r2, #28
 800742a:	bf44      	itt	mi
 800742c:	232b      	movmi	r3, #43	; 0x2b
 800742e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007432:	f89a 3000 	ldrb.w	r3, [sl]
 8007436:	2b2a      	cmp	r3, #42	; 0x2a
 8007438:	d015      	beq.n	8007466 <_svfiprintf_r+0xf6>
 800743a:	9a07      	ldr	r2, [sp, #28]
 800743c:	4654      	mov	r4, sl
 800743e:	2000      	movs	r0, #0
 8007440:	f04f 0c0a 	mov.w	ip, #10
 8007444:	4621      	mov	r1, r4
 8007446:	f811 3b01 	ldrb.w	r3, [r1], #1
 800744a:	3b30      	subs	r3, #48	; 0x30
 800744c:	2b09      	cmp	r3, #9
 800744e:	d94d      	bls.n	80074ec <_svfiprintf_r+0x17c>
 8007450:	b1b0      	cbz	r0, 8007480 <_svfiprintf_r+0x110>
 8007452:	9207      	str	r2, [sp, #28]
 8007454:	e014      	b.n	8007480 <_svfiprintf_r+0x110>
 8007456:	eba0 0308 	sub.w	r3, r0, r8
 800745a:	fa09 f303 	lsl.w	r3, r9, r3
 800745e:	4313      	orrs	r3, r2
 8007460:	9304      	str	r3, [sp, #16]
 8007462:	46a2      	mov	sl, r4
 8007464:	e7d2      	b.n	800740c <_svfiprintf_r+0x9c>
 8007466:	9b03      	ldr	r3, [sp, #12]
 8007468:	1d19      	adds	r1, r3, #4
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	9103      	str	r1, [sp, #12]
 800746e:	2b00      	cmp	r3, #0
 8007470:	bfbb      	ittet	lt
 8007472:	425b      	neglt	r3, r3
 8007474:	f042 0202 	orrlt.w	r2, r2, #2
 8007478:	9307      	strge	r3, [sp, #28]
 800747a:	9307      	strlt	r3, [sp, #28]
 800747c:	bfb8      	it	lt
 800747e:	9204      	strlt	r2, [sp, #16]
 8007480:	7823      	ldrb	r3, [r4, #0]
 8007482:	2b2e      	cmp	r3, #46	; 0x2e
 8007484:	d10c      	bne.n	80074a0 <_svfiprintf_r+0x130>
 8007486:	7863      	ldrb	r3, [r4, #1]
 8007488:	2b2a      	cmp	r3, #42	; 0x2a
 800748a:	d134      	bne.n	80074f6 <_svfiprintf_r+0x186>
 800748c:	9b03      	ldr	r3, [sp, #12]
 800748e:	1d1a      	adds	r2, r3, #4
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	9203      	str	r2, [sp, #12]
 8007494:	2b00      	cmp	r3, #0
 8007496:	bfb8      	it	lt
 8007498:	f04f 33ff 	movlt.w	r3, #4294967295
 800749c:	3402      	adds	r4, #2
 800749e:	9305      	str	r3, [sp, #20]
 80074a0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007568 <_svfiprintf_r+0x1f8>
 80074a4:	7821      	ldrb	r1, [r4, #0]
 80074a6:	2203      	movs	r2, #3
 80074a8:	4650      	mov	r0, sl
 80074aa:	f7f8 fe91 	bl	80001d0 <memchr>
 80074ae:	b138      	cbz	r0, 80074c0 <_svfiprintf_r+0x150>
 80074b0:	9b04      	ldr	r3, [sp, #16]
 80074b2:	eba0 000a 	sub.w	r0, r0, sl
 80074b6:	2240      	movs	r2, #64	; 0x40
 80074b8:	4082      	lsls	r2, r0
 80074ba:	4313      	orrs	r3, r2
 80074bc:	3401      	adds	r4, #1
 80074be:	9304      	str	r3, [sp, #16]
 80074c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074c4:	4825      	ldr	r0, [pc, #148]	; (800755c <_svfiprintf_r+0x1ec>)
 80074c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074ca:	2206      	movs	r2, #6
 80074cc:	f7f8 fe80 	bl	80001d0 <memchr>
 80074d0:	2800      	cmp	r0, #0
 80074d2:	d038      	beq.n	8007546 <_svfiprintf_r+0x1d6>
 80074d4:	4b22      	ldr	r3, [pc, #136]	; (8007560 <_svfiprintf_r+0x1f0>)
 80074d6:	bb1b      	cbnz	r3, 8007520 <_svfiprintf_r+0x1b0>
 80074d8:	9b03      	ldr	r3, [sp, #12]
 80074da:	3307      	adds	r3, #7
 80074dc:	f023 0307 	bic.w	r3, r3, #7
 80074e0:	3308      	adds	r3, #8
 80074e2:	9303      	str	r3, [sp, #12]
 80074e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074e6:	4433      	add	r3, r6
 80074e8:	9309      	str	r3, [sp, #36]	; 0x24
 80074ea:	e768      	b.n	80073be <_svfiprintf_r+0x4e>
 80074ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80074f0:	460c      	mov	r4, r1
 80074f2:	2001      	movs	r0, #1
 80074f4:	e7a6      	b.n	8007444 <_svfiprintf_r+0xd4>
 80074f6:	2300      	movs	r3, #0
 80074f8:	3401      	adds	r4, #1
 80074fa:	9305      	str	r3, [sp, #20]
 80074fc:	4619      	mov	r1, r3
 80074fe:	f04f 0c0a 	mov.w	ip, #10
 8007502:	4620      	mov	r0, r4
 8007504:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007508:	3a30      	subs	r2, #48	; 0x30
 800750a:	2a09      	cmp	r2, #9
 800750c:	d903      	bls.n	8007516 <_svfiprintf_r+0x1a6>
 800750e:	2b00      	cmp	r3, #0
 8007510:	d0c6      	beq.n	80074a0 <_svfiprintf_r+0x130>
 8007512:	9105      	str	r1, [sp, #20]
 8007514:	e7c4      	b.n	80074a0 <_svfiprintf_r+0x130>
 8007516:	fb0c 2101 	mla	r1, ip, r1, r2
 800751a:	4604      	mov	r4, r0
 800751c:	2301      	movs	r3, #1
 800751e:	e7f0      	b.n	8007502 <_svfiprintf_r+0x192>
 8007520:	ab03      	add	r3, sp, #12
 8007522:	9300      	str	r3, [sp, #0]
 8007524:	462a      	mov	r2, r5
 8007526:	4b0f      	ldr	r3, [pc, #60]	; (8007564 <_svfiprintf_r+0x1f4>)
 8007528:	a904      	add	r1, sp, #16
 800752a:	4638      	mov	r0, r7
 800752c:	f7fc fba8 	bl	8003c80 <_printf_float>
 8007530:	1c42      	adds	r2, r0, #1
 8007532:	4606      	mov	r6, r0
 8007534:	d1d6      	bne.n	80074e4 <_svfiprintf_r+0x174>
 8007536:	89ab      	ldrh	r3, [r5, #12]
 8007538:	065b      	lsls	r3, r3, #25
 800753a:	f53f af2d 	bmi.w	8007398 <_svfiprintf_r+0x28>
 800753e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007540:	b01d      	add	sp, #116	; 0x74
 8007542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007546:	ab03      	add	r3, sp, #12
 8007548:	9300      	str	r3, [sp, #0]
 800754a:	462a      	mov	r2, r5
 800754c:	4b05      	ldr	r3, [pc, #20]	; (8007564 <_svfiprintf_r+0x1f4>)
 800754e:	a904      	add	r1, sp, #16
 8007550:	4638      	mov	r0, r7
 8007552:	f7fc fe39 	bl	80041c8 <_printf_i>
 8007556:	e7eb      	b.n	8007530 <_svfiprintf_r+0x1c0>
 8007558:	08008761 	.word	0x08008761
 800755c:	0800876b 	.word	0x0800876b
 8007560:	08003c81 	.word	0x08003c81
 8007564:	080072bd 	.word	0x080072bd
 8007568:	08008767 	.word	0x08008767

0800756c <__sflush_r>:
 800756c:	898a      	ldrh	r2, [r1, #12]
 800756e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007572:	4605      	mov	r5, r0
 8007574:	0710      	lsls	r0, r2, #28
 8007576:	460c      	mov	r4, r1
 8007578:	d458      	bmi.n	800762c <__sflush_r+0xc0>
 800757a:	684b      	ldr	r3, [r1, #4]
 800757c:	2b00      	cmp	r3, #0
 800757e:	dc05      	bgt.n	800758c <__sflush_r+0x20>
 8007580:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007582:	2b00      	cmp	r3, #0
 8007584:	dc02      	bgt.n	800758c <__sflush_r+0x20>
 8007586:	2000      	movs	r0, #0
 8007588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800758c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800758e:	2e00      	cmp	r6, #0
 8007590:	d0f9      	beq.n	8007586 <__sflush_r+0x1a>
 8007592:	2300      	movs	r3, #0
 8007594:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007598:	682f      	ldr	r7, [r5, #0]
 800759a:	6a21      	ldr	r1, [r4, #32]
 800759c:	602b      	str	r3, [r5, #0]
 800759e:	d032      	beq.n	8007606 <__sflush_r+0x9a>
 80075a0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80075a2:	89a3      	ldrh	r3, [r4, #12]
 80075a4:	075a      	lsls	r2, r3, #29
 80075a6:	d505      	bpl.n	80075b4 <__sflush_r+0x48>
 80075a8:	6863      	ldr	r3, [r4, #4]
 80075aa:	1ac0      	subs	r0, r0, r3
 80075ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80075ae:	b10b      	cbz	r3, 80075b4 <__sflush_r+0x48>
 80075b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80075b2:	1ac0      	subs	r0, r0, r3
 80075b4:	2300      	movs	r3, #0
 80075b6:	4602      	mov	r2, r0
 80075b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80075ba:	6a21      	ldr	r1, [r4, #32]
 80075bc:	4628      	mov	r0, r5
 80075be:	47b0      	blx	r6
 80075c0:	1c43      	adds	r3, r0, #1
 80075c2:	89a3      	ldrh	r3, [r4, #12]
 80075c4:	d106      	bne.n	80075d4 <__sflush_r+0x68>
 80075c6:	6829      	ldr	r1, [r5, #0]
 80075c8:	291d      	cmp	r1, #29
 80075ca:	d82b      	bhi.n	8007624 <__sflush_r+0xb8>
 80075cc:	4a29      	ldr	r2, [pc, #164]	; (8007674 <__sflush_r+0x108>)
 80075ce:	410a      	asrs	r2, r1
 80075d0:	07d6      	lsls	r6, r2, #31
 80075d2:	d427      	bmi.n	8007624 <__sflush_r+0xb8>
 80075d4:	2200      	movs	r2, #0
 80075d6:	6062      	str	r2, [r4, #4]
 80075d8:	04d9      	lsls	r1, r3, #19
 80075da:	6922      	ldr	r2, [r4, #16]
 80075dc:	6022      	str	r2, [r4, #0]
 80075de:	d504      	bpl.n	80075ea <__sflush_r+0x7e>
 80075e0:	1c42      	adds	r2, r0, #1
 80075e2:	d101      	bne.n	80075e8 <__sflush_r+0x7c>
 80075e4:	682b      	ldr	r3, [r5, #0]
 80075e6:	b903      	cbnz	r3, 80075ea <__sflush_r+0x7e>
 80075e8:	6560      	str	r0, [r4, #84]	; 0x54
 80075ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80075ec:	602f      	str	r7, [r5, #0]
 80075ee:	2900      	cmp	r1, #0
 80075f0:	d0c9      	beq.n	8007586 <__sflush_r+0x1a>
 80075f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80075f6:	4299      	cmp	r1, r3
 80075f8:	d002      	beq.n	8007600 <__sflush_r+0x94>
 80075fa:	4628      	mov	r0, r5
 80075fc:	f7fe fa1a 	bl	8005a34 <_free_r>
 8007600:	2000      	movs	r0, #0
 8007602:	6360      	str	r0, [r4, #52]	; 0x34
 8007604:	e7c0      	b.n	8007588 <__sflush_r+0x1c>
 8007606:	2301      	movs	r3, #1
 8007608:	4628      	mov	r0, r5
 800760a:	47b0      	blx	r6
 800760c:	1c41      	adds	r1, r0, #1
 800760e:	d1c8      	bne.n	80075a2 <__sflush_r+0x36>
 8007610:	682b      	ldr	r3, [r5, #0]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d0c5      	beq.n	80075a2 <__sflush_r+0x36>
 8007616:	2b1d      	cmp	r3, #29
 8007618:	d001      	beq.n	800761e <__sflush_r+0xb2>
 800761a:	2b16      	cmp	r3, #22
 800761c:	d101      	bne.n	8007622 <__sflush_r+0xb6>
 800761e:	602f      	str	r7, [r5, #0]
 8007620:	e7b1      	b.n	8007586 <__sflush_r+0x1a>
 8007622:	89a3      	ldrh	r3, [r4, #12]
 8007624:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007628:	81a3      	strh	r3, [r4, #12]
 800762a:	e7ad      	b.n	8007588 <__sflush_r+0x1c>
 800762c:	690f      	ldr	r7, [r1, #16]
 800762e:	2f00      	cmp	r7, #0
 8007630:	d0a9      	beq.n	8007586 <__sflush_r+0x1a>
 8007632:	0793      	lsls	r3, r2, #30
 8007634:	680e      	ldr	r6, [r1, #0]
 8007636:	bf08      	it	eq
 8007638:	694b      	ldreq	r3, [r1, #20]
 800763a:	600f      	str	r7, [r1, #0]
 800763c:	bf18      	it	ne
 800763e:	2300      	movne	r3, #0
 8007640:	eba6 0807 	sub.w	r8, r6, r7
 8007644:	608b      	str	r3, [r1, #8]
 8007646:	f1b8 0f00 	cmp.w	r8, #0
 800764a:	dd9c      	ble.n	8007586 <__sflush_r+0x1a>
 800764c:	6a21      	ldr	r1, [r4, #32]
 800764e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007650:	4643      	mov	r3, r8
 8007652:	463a      	mov	r2, r7
 8007654:	4628      	mov	r0, r5
 8007656:	47b0      	blx	r6
 8007658:	2800      	cmp	r0, #0
 800765a:	dc06      	bgt.n	800766a <__sflush_r+0xfe>
 800765c:	89a3      	ldrh	r3, [r4, #12]
 800765e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007662:	81a3      	strh	r3, [r4, #12]
 8007664:	f04f 30ff 	mov.w	r0, #4294967295
 8007668:	e78e      	b.n	8007588 <__sflush_r+0x1c>
 800766a:	4407      	add	r7, r0
 800766c:	eba8 0800 	sub.w	r8, r8, r0
 8007670:	e7e9      	b.n	8007646 <__sflush_r+0xda>
 8007672:	bf00      	nop
 8007674:	dfbffffe 	.word	0xdfbffffe

08007678 <_fflush_r>:
 8007678:	b538      	push	{r3, r4, r5, lr}
 800767a:	690b      	ldr	r3, [r1, #16]
 800767c:	4605      	mov	r5, r0
 800767e:	460c      	mov	r4, r1
 8007680:	b913      	cbnz	r3, 8007688 <_fflush_r+0x10>
 8007682:	2500      	movs	r5, #0
 8007684:	4628      	mov	r0, r5
 8007686:	bd38      	pop	{r3, r4, r5, pc}
 8007688:	b118      	cbz	r0, 8007692 <_fflush_r+0x1a>
 800768a:	6a03      	ldr	r3, [r0, #32]
 800768c:	b90b      	cbnz	r3, 8007692 <_fflush_r+0x1a>
 800768e:	f7fd f947 	bl	8004920 <__sinit>
 8007692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d0f3      	beq.n	8007682 <_fflush_r+0xa>
 800769a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800769c:	07d0      	lsls	r0, r2, #31
 800769e:	d404      	bmi.n	80076aa <_fflush_r+0x32>
 80076a0:	0599      	lsls	r1, r3, #22
 80076a2:	d402      	bmi.n	80076aa <_fflush_r+0x32>
 80076a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80076a6:	f7fd fb41 	bl	8004d2c <__retarget_lock_acquire_recursive>
 80076aa:	4628      	mov	r0, r5
 80076ac:	4621      	mov	r1, r4
 80076ae:	f7ff ff5d 	bl	800756c <__sflush_r>
 80076b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80076b4:	07da      	lsls	r2, r3, #31
 80076b6:	4605      	mov	r5, r0
 80076b8:	d4e4      	bmi.n	8007684 <_fflush_r+0xc>
 80076ba:	89a3      	ldrh	r3, [r4, #12]
 80076bc:	059b      	lsls	r3, r3, #22
 80076be:	d4e1      	bmi.n	8007684 <_fflush_r+0xc>
 80076c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80076c2:	f7fd fb34 	bl	8004d2e <__retarget_lock_release_recursive>
 80076c6:	e7dd      	b.n	8007684 <_fflush_r+0xc>

080076c8 <__swhatbuf_r>:
 80076c8:	b570      	push	{r4, r5, r6, lr}
 80076ca:	460c      	mov	r4, r1
 80076cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076d0:	2900      	cmp	r1, #0
 80076d2:	b096      	sub	sp, #88	; 0x58
 80076d4:	4615      	mov	r5, r2
 80076d6:	461e      	mov	r6, r3
 80076d8:	da0d      	bge.n	80076f6 <__swhatbuf_r+0x2e>
 80076da:	89a3      	ldrh	r3, [r4, #12]
 80076dc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80076e0:	f04f 0100 	mov.w	r1, #0
 80076e4:	bf0c      	ite	eq
 80076e6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80076ea:	2340      	movne	r3, #64	; 0x40
 80076ec:	2000      	movs	r0, #0
 80076ee:	6031      	str	r1, [r6, #0]
 80076f0:	602b      	str	r3, [r5, #0]
 80076f2:	b016      	add	sp, #88	; 0x58
 80076f4:	bd70      	pop	{r4, r5, r6, pc}
 80076f6:	466a      	mov	r2, sp
 80076f8:	f000 f874 	bl	80077e4 <_fstat_r>
 80076fc:	2800      	cmp	r0, #0
 80076fe:	dbec      	blt.n	80076da <__swhatbuf_r+0x12>
 8007700:	9901      	ldr	r1, [sp, #4]
 8007702:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007706:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800770a:	4259      	negs	r1, r3
 800770c:	4159      	adcs	r1, r3
 800770e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007712:	e7eb      	b.n	80076ec <__swhatbuf_r+0x24>

08007714 <__smakebuf_r>:
 8007714:	898b      	ldrh	r3, [r1, #12]
 8007716:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007718:	079d      	lsls	r5, r3, #30
 800771a:	4606      	mov	r6, r0
 800771c:	460c      	mov	r4, r1
 800771e:	d507      	bpl.n	8007730 <__smakebuf_r+0x1c>
 8007720:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007724:	6023      	str	r3, [r4, #0]
 8007726:	6123      	str	r3, [r4, #16]
 8007728:	2301      	movs	r3, #1
 800772a:	6163      	str	r3, [r4, #20]
 800772c:	b002      	add	sp, #8
 800772e:	bd70      	pop	{r4, r5, r6, pc}
 8007730:	ab01      	add	r3, sp, #4
 8007732:	466a      	mov	r2, sp
 8007734:	f7ff ffc8 	bl	80076c8 <__swhatbuf_r>
 8007738:	9900      	ldr	r1, [sp, #0]
 800773a:	4605      	mov	r5, r0
 800773c:	4630      	mov	r0, r6
 800773e:	f7fe f9ed 	bl	8005b1c <_malloc_r>
 8007742:	b948      	cbnz	r0, 8007758 <__smakebuf_r+0x44>
 8007744:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007748:	059a      	lsls	r2, r3, #22
 800774a:	d4ef      	bmi.n	800772c <__smakebuf_r+0x18>
 800774c:	f023 0303 	bic.w	r3, r3, #3
 8007750:	f043 0302 	orr.w	r3, r3, #2
 8007754:	81a3      	strh	r3, [r4, #12]
 8007756:	e7e3      	b.n	8007720 <__smakebuf_r+0xc>
 8007758:	89a3      	ldrh	r3, [r4, #12]
 800775a:	6020      	str	r0, [r4, #0]
 800775c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007760:	81a3      	strh	r3, [r4, #12]
 8007762:	9b00      	ldr	r3, [sp, #0]
 8007764:	6163      	str	r3, [r4, #20]
 8007766:	9b01      	ldr	r3, [sp, #4]
 8007768:	6120      	str	r0, [r4, #16]
 800776a:	b15b      	cbz	r3, 8007784 <__smakebuf_r+0x70>
 800776c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007770:	4630      	mov	r0, r6
 8007772:	f000 f849 	bl	8007808 <_isatty_r>
 8007776:	b128      	cbz	r0, 8007784 <__smakebuf_r+0x70>
 8007778:	89a3      	ldrh	r3, [r4, #12]
 800777a:	f023 0303 	bic.w	r3, r3, #3
 800777e:	f043 0301 	orr.w	r3, r3, #1
 8007782:	81a3      	strh	r3, [r4, #12]
 8007784:	89a3      	ldrh	r3, [r4, #12]
 8007786:	431d      	orrs	r5, r3
 8007788:	81a5      	strh	r5, [r4, #12]
 800778a:	e7cf      	b.n	800772c <__smakebuf_r+0x18>

0800778c <memmove>:
 800778c:	4288      	cmp	r0, r1
 800778e:	b510      	push	{r4, lr}
 8007790:	eb01 0402 	add.w	r4, r1, r2
 8007794:	d902      	bls.n	800779c <memmove+0x10>
 8007796:	4284      	cmp	r4, r0
 8007798:	4623      	mov	r3, r4
 800779a:	d807      	bhi.n	80077ac <memmove+0x20>
 800779c:	1e43      	subs	r3, r0, #1
 800779e:	42a1      	cmp	r1, r4
 80077a0:	d008      	beq.n	80077b4 <memmove+0x28>
 80077a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80077aa:	e7f8      	b.n	800779e <memmove+0x12>
 80077ac:	4402      	add	r2, r0
 80077ae:	4601      	mov	r1, r0
 80077b0:	428a      	cmp	r2, r1
 80077b2:	d100      	bne.n	80077b6 <memmove+0x2a>
 80077b4:	bd10      	pop	{r4, pc}
 80077b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80077ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80077be:	e7f7      	b.n	80077b0 <memmove+0x24>

080077c0 <strncmp>:
 80077c0:	b510      	push	{r4, lr}
 80077c2:	b16a      	cbz	r2, 80077e0 <strncmp+0x20>
 80077c4:	3901      	subs	r1, #1
 80077c6:	1884      	adds	r4, r0, r2
 80077c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077cc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80077d0:	429a      	cmp	r2, r3
 80077d2:	d103      	bne.n	80077dc <strncmp+0x1c>
 80077d4:	42a0      	cmp	r0, r4
 80077d6:	d001      	beq.n	80077dc <strncmp+0x1c>
 80077d8:	2a00      	cmp	r2, #0
 80077da:	d1f5      	bne.n	80077c8 <strncmp+0x8>
 80077dc:	1ad0      	subs	r0, r2, r3
 80077de:	bd10      	pop	{r4, pc}
 80077e0:	4610      	mov	r0, r2
 80077e2:	e7fc      	b.n	80077de <strncmp+0x1e>

080077e4 <_fstat_r>:
 80077e4:	b538      	push	{r3, r4, r5, lr}
 80077e6:	4d07      	ldr	r5, [pc, #28]	; (8007804 <_fstat_r+0x20>)
 80077e8:	2300      	movs	r3, #0
 80077ea:	4604      	mov	r4, r0
 80077ec:	4608      	mov	r0, r1
 80077ee:	4611      	mov	r1, r2
 80077f0:	602b      	str	r3, [r5, #0]
 80077f2:	f7f9 fe78 	bl	80014e6 <_fstat>
 80077f6:	1c43      	adds	r3, r0, #1
 80077f8:	d102      	bne.n	8007800 <_fstat_r+0x1c>
 80077fa:	682b      	ldr	r3, [r5, #0]
 80077fc:	b103      	cbz	r3, 8007800 <_fstat_r+0x1c>
 80077fe:	6023      	str	r3, [r4, #0]
 8007800:	bd38      	pop	{r3, r4, r5, pc}
 8007802:	bf00      	nop
 8007804:	2000038c 	.word	0x2000038c

08007808 <_isatty_r>:
 8007808:	b538      	push	{r3, r4, r5, lr}
 800780a:	4d06      	ldr	r5, [pc, #24]	; (8007824 <_isatty_r+0x1c>)
 800780c:	2300      	movs	r3, #0
 800780e:	4604      	mov	r4, r0
 8007810:	4608      	mov	r0, r1
 8007812:	602b      	str	r3, [r5, #0]
 8007814:	f7f9 fe77 	bl	8001506 <_isatty>
 8007818:	1c43      	adds	r3, r0, #1
 800781a:	d102      	bne.n	8007822 <_isatty_r+0x1a>
 800781c:	682b      	ldr	r3, [r5, #0]
 800781e:	b103      	cbz	r3, 8007822 <_isatty_r+0x1a>
 8007820:	6023      	str	r3, [r4, #0]
 8007822:	bd38      	pop	{r3, r4, r5, pc}
 8007824:	2000038c 	.word	0x2000038c

08007828 <_sbrk_r>:
 8007828:	b538      	push	{r3, r4, r5, lr}
 800782a:	4d06      	ldr	r5, [pc, #24]	; (8007844 <_sbrk_r+0x1c>)
 800782c:	2300      	movs	r3, #0
 800782e:	4604      	mov	r4, r0
 8007830:	4608      	mov	r0, r1
 8007832:	602b      	str	r3, [r5, #0]
 8007834:	f7f9 fe80 	bl	8001538 <_sbrk>
 8007838:	1c43      	adds	r3, r0, #1
 800783a:	d102      	bne.n	8007842 <_sbrk_r+0x1a>
 800783c:	682b      	ldr	r3, [r5, #0]
 800783e:	b103      	cbz	r3, 8007842 <_sbrk_r+0x1a>
 8007840:	6023      	str	r3, [r4, #0]
 8007842:	bd38      	pop	{r3, r4, r5, pc}
 8007844:	2000038c 	.word	0x2000038c

08007848 <memcpy>:
 8007848:	440a      	add	r2, r1
 800784a:	4291      	cmp	r1, r2
 800784c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007850:	d100      	bne.n	8007854 <memcpy+0xc>
 8007852:	4770      	bx	lr
 8007854:	b510      	push	{r4, lr}
 8007856:	f811 4b01 	ldrb.w	r4, [r1], #1
 800785a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800785e:	4291      	cmp	r1, r2
 8007860:	d1f9      	bne.n	8007856 <memcpy+0xe>
 8007862:	bd10      	pop	{r4, pc}
 8007864:	0000      	movs	r0, r0
	...

08007868 <nan>:
 8007868:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007870 <nan+0x8>
 800786c:	4770      	bx	lr
 800786e:	bf00      	nop
 8007870:	00000000 	.word	0x00000000
 8007874:	7ff80000 	.word	0x7ff80000

08007878 <__assert_func>:
 8007878:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800787a:	4614      	mov	r4, r2
 800787c:	461a      	mov	r2, r3
 800787e:	4b09      	ldr	r3, [pc, #36]	; (80078a4 <__assert_func+0x2c>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4605      	mov	r5, r0
 8007884:	68d8      	ldr	r0, [r3, #12]
 8007886:	b14c      	cbz	r4, 800789c <__assert_func+0x24>
 8007888:	4b07      	ldr	r3, [pc, #28]	; (80078a8 <__assert_func+0x30>)
 800788a:	9100      	str	r1, [sp, #0]
 800788c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007890:	4906      	ldr	r1, [pc, #24]	; (80078ac <__assert_func+0x34>)
 8007892:	462b      	mov	r3, r5
 8007894:	f000 fbca 	bl	800802c <fiprintf>
 8007898:	f000 fbda 	bl	8008050 <abort>
 800789c:	4b04      	ldr	r3, [pc, #16]	; (80078b0 <__assert_func+0x38>)
 800789e:	461c      	mov	r4, r3
 80078a0:	e7f3      	b.n	800788a <__assert_func+0x12>
 80078a2:	bf00      	nop
 80078a4:	20000068 	.word	0x20000068
 80078a8:	0800877a 	.word	0x0800877a
 80078ac:	08008787 	.word	0x08008787
 80078b0:	080087b5 	.word	0x080087b5

080078b4 <_calloc_r>:
 80078b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80078b6:	fba1 2402 	umull	r2, r4, r1, r2
 80078ba:	b94c      	cbnz	r4, 80078d0 <_calloc_r+0x1c>
 80078bc:	4611      	mov	r1, r2
 80078be:	9201      	str	r2, [sp, #4]
 80078c0:	f7fe f92c 	bl	8005b1c <_malloc_r>
 80078c4:	9a01      	ldr	r2, [sp, #4]
 80078c6:	4605      	mov	r5, r0
 80078c8:	b930      	cbnz	r0, 80078d8 <_calloc_r+0x24>
 80078ca:	4628      	mov	r0, r5
 80078cc:	b003      	add	sp, #12
 80078ce:	bd30      	pop	{r4, r5, pc}
 80078d0:	220c      	movs	r2, #12
 80078d2:	6002      	str	r2, [r0, #0]
 80078d4:	2500      	movs	r5, #0
 80078d6:	e7f8      	b.n	80078ca <_calloc_r+0x16>
 80078d8:	4621      	mov	r1, r4
 80078da:	f7fd f9ab 	bl	8004c34 <memset>
 80078de:	e7f4      	b.n	80078ca <_calloc_r+0x16>

080078e0 <rshift>:
 80078e0:	6903      	ldr	r3, [r0, #16]
 80078e2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80078e6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80078ea:	ea4f 1261 	mov.w	r2, r1, asr #5
 80078ee:	f100 0414 	add.w	r4, r0, #20
 80078f2:	dd45      	ble.n	8007980 <rshift+0xa0>
 80078f4:	f011 011f 	ands.w	r1, r1, #31
 80078f8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80078fc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007900:	d10c      	bne.n	800791c <rshift+0x3c>
 8007902:	f100 0710 	add.w	r7, r0, #16
 8007906:	4629      	mov	r1, r5
 8007908:	42b1      	cmp	r1, r6
 800790a:	d334      	bcc.n	8007976 <rshift+0x96>
 800790c:	1a9b      	subs	r3, r3, r2
 800790e:	009b      	lsls	r3, r3, #2
 8007910:	1eea      	subs	r2, r5, #3
 8007912:	4296      	cmp	r6, r2
 8007914:	bf38      	it	cc
 8007916:	2300      	movcc	r3, #0
 8007918:	4423      	add	r3, r4
 800791a:	e015      	b.n	8007948 <rshift+0x68>
 800791c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007920:	f1c1 0820 	rsb	r8, r1, #32
 8007924:	40cf      	lsrs	r7, r1
 8007926:	f105 0e04 	add.w	lr, r5, #4
 800792a:	46a1      	mov	r9, r4
 800792c:	4576      	cmp	r6, lr
 800792e:	46f4      	mov	ip, lr
 8007930:	d815      	bhi.n	800795e <rshift+0x7e>
 8007932:	1a9a      	subs	r2, r3, r2
 8007934:	0092      	lsls	r2, r2, #2
 8007936:	3a04      	subs	r2, #4
 8007938:	3501      	adds	r5, #1
 800793a:	42ae      	cmp	r6, r5
 800793c:	bf38      	it	cc
 800793e:	2200      	movcc	r2, #0
 8007940:	18a3      	adds	r3, r4, r2
 8007942:	50a7      	str	r7, [r4, r2]
 8007944:	b107      	cbz	r7, 8007948 <rshift+0x68>
 8007946:	3304      	adds	r3, #4
 8007948:	1b1a      	subs	r2, r3, r4
 800794a:	42a3      	cmp	r3, r4
 800794c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007950:	bf08      	it	eq
 8007952:	2300      	moveq	r3, #0
 8007954:	6102      	str	r2, [r0, #16]
 8007956:	bf08      	it	eq
 8007958:	6143      	streq	r3, [r0, #20]
 800795a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800795e:	f8dc c000 	ldr.w	ip, [ip]
 8007962:	fa0c fc08 	lsl.w	ip, ip, r8
 8007966:	ea4c 0707 	orr.w	r7, ip, r7
 800796a:	f849 7b04 	str.w	r7, [r9], #4
 800796e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007972:	40cf      	lsrs	r7, r1
 8007974:	e7da      	b.n	800792c <rshift+0x4c>
 8007976:	f851 cb04 	ldr.w	ip, [r1], #4
 800797a:	f847 cf04 	str.w	ip, [r7, #4]!
 800797e:	e7c3      	b.n	8007908 <rshift+0x28>
 8007980:	4623      	mov	r3, r4
 8007982:	e7e1      	b.n	8007948 <rshift+0x68>

08007984 <__hexdig_fun>:
 8007984:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007988:	2b09      	cmp	r3, #9
 800798a:	d802      	bhi.n	8007992 <__hexdig_fun+0xe>
 800798c:	3820      	subs	r0, #32
 800798e:	b2c0      	uxtb	r0, r0
 8007990:	4770      	bx	lr
 8007992:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007996:	2b05      	cmp	r3, #5
 8007998:	d801      	bhi.n	800799e <__hexdig_fun+0x1a>
 800799a:	3847      	subs	r0, #71	; 0x47
 800799c:	e7f7      	b.n	800798e <__hexdig_fun+0xa>
 800799e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80079a2:	2b05      	cmp	r3, #5
 80079a4:	d801      	bhi.n	80079aa <__hexdig_fun+0x26>
 80079a6:	3827      	subs	r0, #39	; 0x27
 80079a8:	e7f1      	b.n	800798e <__hexdig_fun+0xa>
 80079aa:	2000      	movs	r0, #0
 80079ac:	4770      	bx	lr
	...

080079b0 <__gethex>:
 80079b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079b4:	4617      	mov	r7, r2
 80079b6:	680a      	ldr	r2, [r1, #0]
 80079b8:	b085      	sub	sp, #20
 80079ba:	f102 0b02 	add.w	fp, r2, #2
 80079be:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80079c2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80079c6:	4681      	mov	r9, r0
 80079c8:	468a      	mov	sl, r1
 80079ca:	9302      	str	r3, [sp, #8]
 80079cc:	32fe      	adds	r2, #254	; 0xfe
 80079ce:	eb02 030b 	add.w	r3, r2, fp
 80079d2:	46d8      	mov	r8, fp
 80079d4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80079d8:	9301      	str	r3, [sp, #4]
 80079da:	2830      	cmp	r0, #48	; 0x30
 80079dc:	d0f7      	beq.n	80079ce <__gethex+0x1e>
 80079de:	f7ff ffd1 	bl	8007984 <__hexdig_fun>
 80079e2:	4604      	mov	r4, r0
 80079e4:	2800      	cmp	r0, #0
 80079e6:	d138      	bne.n	8007a5a <__gethex+0xaa>
 80079e8:	49a7      	ldr	r1, [pc, #668]	; (8007c88 <__gethex+0x2d8>)
 80079ea:	2201      	movs	r2, #1
 80079ec:	4640      	mov	r0, r8
 80079ee:	f7ff fee7 	bl	80077c0 <strncmp>
 80079f2:	4606      	mov	r6, r0
 80079f4:	2800      	cmp	r0, #0
 80079f6:	d169      	bne.n	8007acc <__gethex+0x11c>
 80079f8:	f898 0001 	ldrb.w	r0, [r8, #1]
 80079fc:	465d      	mov	r5, fp
 80079fe:	f7ff ffc1 	bl	8007984 <__hexdig_fun>
 8007a02:	2800      	cmp	r0, #0
 8007a04:	d064      	beq.n	8007ad0 <__gethex+0x120>
 8007a06:	465a      	mov	r2, fp
 8007a08:	7810      	ldrb	r0, [r2, #0]
 8007a0a:	2830      	cmp	r0, #48	; 0x30
 8007a0c:	4690      	mov	r8, r2
 8007a0e:	f102 0201 	add.w	r2, r2, #1
 8007a12:	d0f9      	beq.n	8007a08 <__gethex+0x58>
 8007a14:	f7ff ffb6 	bl	8007984 <__hexdig_fun>
 8007a18:	2301      	movs	r3, #1
 8007a1a:	fab0 f480 	clz	r4, r0
 8007a1e:	0964      	lsrs	r4, r4, #5
 8007a20:	465e      	mov	r6, fp
 8007a22:	9301      	str	r3, [sp, #4]
 8007a24:	4642      	mov	r2, r8
 8007a26:	4615      	mov	r5, r2
 8007a28:	3201      	adds	r2, #1
 8007a2a:	7828      	ldrb	r0, [r5, #0]
 8007a2c:	f7ff ffaa 	bl	8007984 <__hexdig_fun>
 8007a30:	2800      	cmp	r0, #0
 8007a32:	d1f8      	bne.n	8007a26 <__gethex+0x76>
 8007a34:	4994      	ldr	r1, [pc, #592]	; (8007c88 <__gethex+0x2d8>)
 8007a36:	2201      	movs	r2, #1
 8007a38:	4628      	mov	r0, r5
 8007a3a:	f7ff fec1 	bl	80077c0 <strncmp>
 8007a3e:	b978      	cbnz	r0, 8007a60 <__gethex+0xb0>
 8007a40:	b946      	cbnz	r6, 8007a54 <__gethex+0xa4>
 8007a42:	1c6e      	adds	r6, r5, #1
 8007a44:	4632      	mov	r2, r6
 8007a46:	4615      	mov	r5, r2
 8007a48:	3201      	adds	r2, #1
 8007a4a:	7828      	ldrb	r0, [r5, #0]
 8007a4c:	f7ff ff9a 	bl	8007984 <__hexdig_fun>
 8007a50:	2800      	cmp	r0, #0
 8007a52:	d1f8      	bne.n	8007a46 <__gethex+0x96>
 8007a54:	1b73      	subs	r3, r6, r5
 8007a56:	009e      	lsls	r6, r3, #2
 8007a58:	e004      	b.n	8007a64 <__gethex+0xb4>
 8007a5a:	2400      	movs	r4, #0
 8007a5c:	4626      	mov	r6, r4
 8007a5e:	e7e1      	b.n	8007a24 <__gethex+0x74>
 8007a60:	2e00      	cmp	r6, #0
 8007a62:	d1f7      	bne.n	8007a54 <__gethex+0xa4>
 8007a64:	782b      	ldrb	r3, [r5, #0]
 8007a66:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007a6a:	2b50      	cmp	r3, #80	; 0x50
 8007a6c:	d13d      	bne.n	8007aea <__gethex+0x13a>
 8007a6e:	786b      	ldrb	r3, [r5, #1]
 8007a70:	2b2b      	cmp	r3, #43	; 0x2b
 8007a72:	d02f      	beq.n	8007ad4 <__gethex+0x124>
 8007a74:	2b2d      	cmp	r3, #45	; 0x2d
 8007a76:	d031      	beq.n	8007adc <__gethex+0x12c>
 8007a78:	1c69      	adds	r1, r5, #1
 8007a7a:	f04f 0b00 	mov.w	fp, #0
 8007a7e:	7808      	ldrb	r0, [r1, #0]
 8007a80:	f7ff ff80 	bl	8007984 <__hexdig_fun>
 8007a84:	1e42      	subs	r2, r0, #1
 8007a86:	b2d2      	uxtb	r2, r2
 8007a88:	2a18      	cmp	r2, #24
 8007a8a:	d82e      	bhi.n	8007aea <__gethex+0x13a>
 8007a8c:	f1a0 0210 	sub.w	r2, r0, #16
 8007a90:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007a94:	f7ff ff76 	bl	8007984 <__hexdig_fun>
 8007a98:	f100 3cff 	add.w	ip, r0, #4294967295
 8007a9c:	fa5f fc8c 	uxtb.w	ip, ip
 8007aa0:	f1bc 0f18 	cmp.w	ip, #24
 8007aa4:	d91d      	bls.n	8007ae2 <__gethex+0x132>
 8007aa6:	f1bb 0f00 	cmp.w	fp, #0
 8007aaa:	d000      	beq.n	8007aae <__gethex+0xfe>
 8007aac:	4252      	negs	r2, r2
 8007aae:	4416      	add	r6, r2
 8007ab0:	f8ca 1000 	str.w	r1, [sl]
 8007ab4:	b1dc      	cbz	r4, 8007aee <__gethex+0x13e>
 8007ab6:	9b01      	ldr	r3, [sp, #4]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	bf14      	ite	ne
 8007abc:	f04f 0800 	movne.w	r8, #0
 8007ac0:	f04f 0806 	moveq.w	r8, #6
 8007ac4:	4640      	mov	r0, r8
 8007ac6:	b005      	add	sp, #20
 8007ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007acc:	4645      	mov	r5, r8
 8007ace:	4626      	mov	r6, r4
 8007ad0:	2401      	movs	r4, #1
 8007ad2:	e7c7      	b.n	8007a64 <__gethex+0xb4>
 8007ad4:	f04f 0b00 	mov.w	fp, #0
 8007ad8:	1ca9      	adds	r1, r5, #2
 8007ada:	e7d0      	b.n	8007a7e <__gethex+0xce>
 8007adc:	f04f 0b01 	mov.w	fp, #1
 8007ae0:	e7fa      	b.n	8007ad8 <__gethex+0x128>
 8007ae2:	230a      	movs	r3, #10
 8007ae4:	fb03 0002 	mla	r0, r3, r2, r0
 8007ae8:	e7d0      	b.n	8007a8c <__gethex+0xdc>
 8007aea:	4629      	mov	r1, r5
 8007aec:	e7e0      	b.n	8007ab0 <__gethex+0x100>
 8007aee:	eba5 0308 	sub.w	r3, r5, r8
 8007af2:	3b01      	subs	r3, #1
 8007af4:	4621      	mov	r1, r4
 8007af6:	2b07      	cmp	r3, #7
 8007af8:	dc0a      	bgt.n	8007b10 <__gethex+0x160>
 8007afa:	4648      	mov	r0, r9
 8007afc:	f7fe f89a 	bl	8005c34 <_Balloc>
 8007b00:	4604      	mov	r4, r0
 8007b02:	b940      	cbnz	r0, 8007b16 <__gethex+0x166>
 8007b04:	4b61      	ldr	r3, [pc, #388]	; (8007c8c <__gethex+0x2dc>)
 8007b06:	4602      	mov	r2, r0
 8007b08:	21e4      	movs	r1, #228	; 0xe4
 8007b0a:	4861      	ldr	r0, [pc, #388]	; (8007c90 <__gethex+0x2e0>)
 8007b0c:	f7ff feb4 	bl	8007878 <__assert_func>
 8007b10:	3101      	adds	r1, #1
 8007b12:	105b      	asrs	r3, r3, #1
 8007b14:	e7ef      	b.n	8007af6 <__gethex+0x146>
 8007b16:	f100 0a14 	add.w	sl, r0, #20
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	495a      	ldr	r1, [pc, #360]	; (8007c88 <__gethex+0x2d8>)
 8007b1e:	f8cd a004 	str.w	sl, [sp, #4]
 8007b22:	469b      	mov	fp, r3
 8007b24:	45a8      	cmp	r8, r5
 8007b26:	d342      	bcc.n	8007bae <__gethex+0x1fe>
 8007b28:	9801      	ldr	r0, [sp, #4]
 8007b2a:	f840 bb04 	str.w	fp, [r0], #4
 8007b2e:	eba0 000a 	sub.w	r0, r0, sl
 8007b32:	1080      	asrs	r0, r0, #2
 8007b34:	6120      	str	r0, [r4, #16]
 8007b36:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8007b3a:	4658      	mov	r0, fp
 8007b3c:	f7fe f96c 	bl	8005e18 <__hi0bits>
 8007b40:	683d      	ldr	r5, [r7, #0]
 8007b42:	eba8 0000 	sub.w	r0, r8, r0
 8007b46:	42a8      	cmp	r0, r5
 8007b48:	dd59      	ble.n	8007bfe <__gethex+0x24e>
 8007b4a:	eba0 0805 	sub.w	r8, r0, r5
 8007b4e:	4641      	mov	r1, r8
 8007b50:	4620      	mov	r0, r4
 8007b52:	f7fe fcfb 	bl	800654c <__any_on>
 8007b56:	4683      	mov	fp, r0
 8007b58:	b1b8      	cbz	r0, 8007b8a <__gethex+0x1da>
 8007b5a:	f108 33ff 	add.w	r3, r8, #4294967295
 8007b5e:	1159      	asrs	r1, r3, #5
 8007b60:	f003 021f 	and.w	r2, r3, #31
 8007b64:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007b68:	f04f 0b01 	mov.w	fp, #1
 8007b6c:	fa0b f202 	lsl.w	r2, fp, r2
 8007b70:	420a      	tst	r2, r1
 8007b72:	d00a      	beq.n	8007b8a <__gethex+0x1da>
 8007b74:	455b      	cmp	r3, fp
 8007b76:	dd06      	ble.n	8007b86 <__gethex+0x1d6>
 8007b78:	f1a8 0102 	sub.w	r1, r8, #2
 8007b7c:	4620      	mov	r0, r4
 8007b7e:	f7fe fce5 	bl	800654c <__any_on>
 8007b82:	2800      	cmp	r0, #0
 8007b84:	d138      	bne.n	8007bf8 <__gethex+0x248>
 8007b86:	f04f 0b02 	mov.w	fp, #2
 8007b8a:	4641      	mov	r1, r8
 8007b8c:	4620      	mov	r0, r4
 8007b8e:	f7ff fea7 	bl	80078e0 <rshift>
 8007b92:	4446      	add	r6, r8
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	42b3      	cmp	r3, r6
 8007b98:	da41      	bge.n	8007c1e <__gethex+0x26e>
 8007b9a:	4621      	mov	r1, r4
 8007b9c:	4648      	mov	r0, r9
 8007b9e:	f7fe f889 	bl	8005cb4 <_Bfree>
 8007ba2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	6013      	str	r3, [r2, #0]
 8007ba8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8007bac:	e78a      	b.n	8007ac4 <__gethex+0x114>
 8007bae:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8007bb2:	2a2e      	cmp	r2, #46	; 0x2e
 8007bb4:	d014      	beq.n	8007be0 <__gethex+0x230>
 8007bb6:	2b20      	cmp	r3, #32
 8007bb8:	d106      	bne.n	8007bc8 <__gethex+0x218>
 8007bba:	9b01      	ldr	r3, [sp, #4]
 8007bbc:	f843 bb04 	str.w	fp, [r3], #4
 8007bc0:	f04f 0b00 	mov.w	fp, #0
 8007bc4:	9301      	str	r3, [sp, #4]
 8007bc6:	465b      	mov	r3, fp
 8007bc8:	7828      	ldrb	r0, [r5, #0]
 8007bca:	9303      	str	r3, [sp, #12]
 8007bcc:	f7ff feda 	bl	8007984 <__hexdig_fun>
 8007bd0:	9b03      	ldr	r3, [sp, #12]
 8007bd2:	f000 000f 	and.w	r0, r0, #15
 8007bd6:	4098      	lsls	r0, r3
 8007bd8:	ea4b 0b00 	orr.w	fp, fp, r0
 8007bdc:	3304      	adds	r3, #4
 8007bde:	e7a1      	b.n	8007b24 <__gethex+0x174>
 8007be0:	45a8      	cmp	r8, r5
 8007be2:	d8e8      	bhi.n	8007bb6 <__gethex+0x206>
 8007be4:	2201      	movs	r2, #1
 8007be6:	4628      	mov	r0, r5
 8007be8:	9303      	str	r3, [sp, #12]
 8007bea:	f7ff fde9 	bl	80077c0 <strncmp>
 8007bee:	4926      	ldr	r1, [pc, #152]	; (8007c88 <__gethex+0x2d8>)
 8007bf0:	9b03      	ldr	r3, [sp, #12]
 8007bf2:	2800      	cmp	r0, #0
 8007bf4:	d1df      	bne.n	8007bb6 <__gethex+0x206>
 8007bf6:	e795      	b.n	8007b24 <__gethex+0x174>
 8007bf8:	f04f 0b03 	mov.w	fp, #3
 8007bfc:	e7c5      	b.n	8007b8a <__gethex+0x1da>
 8007bfe:	da0b      	bge.n	8007c18 <__gethex+0x268>
 8007c00:	eba5 0800 	sub.w	r8, r5, r0
 8007c04:	4621      	mov	r1, r4
 8007c06:	4642      	mov	r2, r8
 8007c08:	4648      	mov	r0, r9
 8007c0a:	f7fe fa6d 	bl	80060e8 <__lshift>
 8007c0e:	eba6 0608 	sub.w	r6, r6, r8
 8007c12:	4604      	mov	r4, r0
 8007c14:	f100 0a14 	add.w	sl, r0, #20
 8007c18:	f04f 0b00 	mov.w	fp, #0
 8007c1c:	e7ba      	b.n	8007b94 <__gethex+0x1e4>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	42b3      	cmp	r3, r6
 8007c22:	dd73      	ble.n	8007d0c <__gethex+0x35c>
 8007c24:	1b9e      	subs	r6, r3, r6
 8007c26:	42b5      	cmp	r5, r6
 8007c28:	dc34      	bgt.n	8007c94 <__gethex+0x2e4>
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	2b02      	cmp	r3, #2
 8007c2e:	d023      	beq.n	8007c78 <__gethex+0x2c8>
 8007c30:	2b03      	cmp	r3, #3
 8007c32:	d025      	beq.n	8007c80 <__gethex+0x2d0>
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d115      	bne.n	8007c64 <__gethex+0x2b4>
 8007c38:	42b5      	cmp	r5, r6
 8007c3a:	d113      	bne.n	8007c64 <__gethex+0x2b4>
 8007c3c:	2d01      	cmp	r5, #1
 8007c3e:	d10b      	bne.n	8007c58 <__gethex+0x2a8>
 8007c40:	9a02      	ldr	r2, [sp, #8]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6013      	str	r3, [r2, #0]
 8007c46:	2301      	movs	r3, #1
 8007c48:	6123      	str	r3, [r4, #16]
 8007c4a:	f8ca 3000 	str.w	r3, [sl]
 8007c4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c50:	f04f 0862 	mov.w	r8, #98	; 0x62
 8007c54:	601c      	str	r4, [r3, #0]
 8007c56:	e735      	b.n	8007ac4 <__gethex+0x114>
 8007c58:	1e69      	subs	r1, r5, #1
 8007c5a:	4620      	mov	r0, r4
 8007c5c:	f7fe fc76 	bl	800654c <__any_on>
 8007c60:	2800      	cmp	r0, #0
 8007c62:	d1ed      	bne.n	8007c40 <__gethex+0x290>
 8007c64:	4621      	mov	r1, r4
 8007c66:	4648      	mov	r0, r9
 8007c68:	f7fe f824 	bl	8005cb4 <_Bfree>
 8007c6c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c6e:	2300      	movs	r3, #0
 8007c70:	6013      	str	r3, [r2, #0]
 8007c72:	f04f 0850 	mov.w	r8, #80	; 0x50
 8007c76:	e725      	b.n	8007ac4 <__gethex+0x114>
 8007c78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d1f2      	bne.n	8007c64 <__gethex+0x2b4>
 8007c7e:	e7df      	b.n	8007c40 <__gethex+0x290>
 8007c80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d1dc      	bne.n	8007c40 <__gethex+0x290>
 8007c86:	e7ed      	b.n	8007c64 <__gethex+0x2b4>
 8007c88:	0800860c 	.word	0x0800860c
 8007c8c:	080084a1 	.word	0x080084a1
 8007c90:	080087b6 	.word	0x080087b6
 8007c94:	f106 38ff 	add.w	r8, r6, #4294967295
 8007c98:	f1bb 0f00 	cmp.w	fp, #0
 8007c9c:	d133      	bne.n	8007d06 <__gethex+0x356>
 8007c9e:	f1b8 0f00 	cmp.w	r8, #0
 8007ca2:	d004      	beq.n	8007cae <__gethex+0x2fe>
 8007ca4:	4641      	mov	r1, r8
 8007ca6:	4620      	mov	r0, r4
 8007ca8:	f7fe fc50 	bl	800654c <__any_on>
 8007cac:	4683      	mov	fp, r0
 8007cae:	ea4f 1268 	mov.w	r2, r8, asr #5
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007cb8:	f008 081f 	and.w	r8, r8, #31
 8007cbc:	fa03 f308 	lsl.w	r3, r3, r8
 8007cc0:	4213      	tst	r3, r2
 8007cc2:	4631      	mov	r1, r6
 8007cc4:	4620      	mov	r0, r4
 8007cc6:	bf18      	it	ne
 8007cc8:	f04b 0b02 	orrne.w	fp, fp, #2
 8007ccc:	1bad      	subs	r5, r5, r6
 8007cce:	f7ff fe07 	bl	80078e0 <rshift>
 8007cd2:	687e      	ldr	r6, [r7, #4]
 8007cd4:	f04f 0802 	mov.w	r8, #2
 8007cd8:	f1bb 0f00 	cmp.w	fp, #0
 8007cdc:	d04a      	beq.n	8007d74 <__gethex+0x3c4>
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2b02      	cmp	r3, #2
 8007ce2:	d016      	beq.n	8007d12 <__gethex+0x362>
 8007ce4:	2b03      	cmp	r3, #3
 8007ce6:	d018      	beq.n	8007d1a <__gethex+0x36a>
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d109      	bne.n	8007d00 <__gethex+0x350>
 8007cec:	f01b 0f02 	tst.w	fp, #2
 8007cf0:	d006      	beq.n	8007d00 <__gethex+0x350>
 8007cf2:	f8da 3000 	ldr.w	r3, [sl]
 8007cf6:	ea4b 0b03 	orr.w	fp, fp, r3
 8007cfa:	f01b 0f01 	tst.w	fp, #1
 8007cfe:	d10f      	bne.n	8007d20 <__gethex+0x370>
 8007d00:	f048 0810 	orr.w	r8, r8, #16
 8007d04:	e036      	b.n	8007d74 <__gethex+0x3c4>
 8007d06:	f04f 0b01 	mov.w	fp, #1
 8007d0a:	e7d0      	b.n	8007cae <__gethex+0x2fe>
 8007d0c:	f04f 0801 	mov.w	r8, #1
 8007d10:	e7e2      	b.n	8007cd8 <__gethex+0x328>
 8007d12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d14:	f1c3 0301 	rsb	r3, r3, #1
 8007d18:	930f      	str	r3, [sp, #60]	; 0x3c
 8007d1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d0ef      	beq.n	8007d00 <__gethex+0x350>
 8007d20:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007d24:	f104 0214 	add.w	r2, r4, #20
 8007d28:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8007d2c:	9301      	str	r3, [sp, #4]
 8007d2e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8007d32:	2300      	movs	r3, #0
 8007d34:	4694      	mov	ip, r2
 8007d36:	f852 1b04 	ldr.w	r1, [r2], #4
 8007d3a:	f1b1 3fff 	cmp.w	r1, #4294967295
 8007d3e:	d01e      	beq.n	8007d7e <__gethex+0x3ce>
 8007d40:	3101      	adds	r1, #1
 8007d42:	f8cc 1000 	str.w	r1, [ip]
 8007d46:	f1b8 0f02 	cmp.w	r8, #2
 8007d4a:	f104 0214 	add.w	r2, r4, #20
 8007d4e:	d13d      	bne.n	8007dcc <__gethex+0x41c>
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	3b01      	subs	r3, #1
 8007d54:	42ab      	cmp	r3, r5
 8007d56:	d10b      	bne.n	8007d70 <__gethex+0x3c0>
 8007d58:	1169      	asrs	r1, r5, #5
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	f005 051f 	and.w	r5, r5, #31
 8007d60:	fa03 f505 	lsl.w	r5, r3, r5
 8007d64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007d68:	421d      	tst	r5, r3
 8007d6a:	bf18      	it	ne
 8007d6c:	f04f 0801 	movne.w	r8, #1
 8007d70:	f048 0820 	orr.w	r8, r8, #32
 8007d74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d76:	601c      	str	r4, [r3, #0]
 8007d78:	9b02      	ldr	r3, [sp, #8]
 8007d7a:	601e      	str	r6, [r3, #0]
 8007d7c:	e6a2      	b.n	8007ac4 <__gethex+0x114>
 8007d7e:	4290      	cmp	r0, r2
 8007d80:	f842 3c04 	str.w	r3, [r2, #-4]
 8007d84:	d8d6      	bhi.n	8007d34 <__gethex+0x384>
 8007d86:	68a2      	ldr	r2, [r4, #8]
 8007d88:	4593      	cmp	fp, r2
 8007d8a:	db17      	blt.n	8007dbc <__gethex+0x40c>
 8007d8c:	6861      	ldr	r1, [r4, #4]
 8007d8e:	4648      	mov	r0, r9
 8007d90:	3101      	adds	r1, #1
 8007d92:	f7fd ff4f 	bl	8005c34 <_Balloc>
 8007d96:	4682      	mov	sl, r0
 8007d98:	b918      	cbnz	r0, 8007da2 <__gethex+0x3f2>
 8007d9a:	4b1b      	ldr	r3, [pc, #108]	; (8007e08 <__gethex+0x458>)
 8007d9c:	4602      	mov	r2, r0
 8007d9e:	2184      	movs	r1, #132	; 0x84
 8007da0:	e6b3      	b.n	8007b0a <__gethex+0x15a>
 8007da2:	6922      	ldr	r2, [r4, #16]
 8007da4:	3202      	adds	r2, #2
 8007da6:	f104 010c 	add.w	r1, r4, #12
 8007daa:	0092      	lsls	r2, r2, #2
 8007dac:	300c      	adds	r0, #12
 8007dae:	f7ff fd4b 	bl	8007848 <memcpy>
 8007db2:	4621      	mov	r1, r4
 8007db4:	4648      	mov	r0, r9
 8007db6:	f7fd ff7d 	bl	8005cb4 <_Bfree>
 8007dba:	4654      	mov	r4, sl
 8007dbc:	6922      	ldr	r2, [r4, #16]
 8007dbe:	1c51      	adds	r1, r2, #1
 8007dc0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007dc4:	6121      	str	r1, [r4, #16]
 8007dc6:	2101      	movs	r1, #1
 8007dc8:	6151      	str	r1, [r2, #20]
 8007dca:	e7bc      	b.n	8007d46 <__gethex+0x396>
 8007dcc:	6921      	ldr	r1, [r4, #16]
 8007dce:	4559      	cmp	r1, fp
 8007dd0:	dd0b      	ble.n	8007dea <__gethex+0x43a>
 8007dd2:	2101      	movs	r1, #1
 8007dd4:	4620      	mov	r0, r4
 8007dd6:	f7ff fd83 	bl	80078e0 <rshift>
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	3601      	adds	r6, #1
 8007dde:	42b3      	cmp	r3, r6
 8007de0:	f6ff aedb 	blt.w	8007b9a <__gethex+0x1ea>
 8007de4:	f04f 0801 	mov.w	r8, #1
 8007de8:	e7c2      	b.n	8007d70 <__gethex+0x3c0>
 8007dea:	f015 051f 	ands.w	r5, r5, #31
 8007dee:	d0f9      	beq.n	8007de4 <__gethex+0x434>
 8007df0:	9b01      	ldr	r3, [sp, #4]
 8007df2:	441a      	add	r2, r3
 8007df4:	f1c5 0520 	rsb	r5, r5, #32
 8007df8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8007dfc:	f7fe f80c 	bl	8005e18 <__hi0bits>
 8007e00:	42a8      	cmp	r0, r5
 8007e02:	dbe6      	blt.n	8007dd2 <__gethex+0x422>
 8007e04:	e7ee      	b.n	8007de4 <__gethex+0x434>
 8007e06:	bf00      	nop
 8007e08:	080084a1 	.word	0x080084a1

08007e0c <L_shift>:
 8007e0c:	f1c2 0208 	rsb	r2, r2, #8
 8007e10:	0092      	lsls	r2, r2, #2
 8007e12:	b570      	push	{r4, r5, r6, lr}
 8007e14:	f1c2 0620 	rsb	r6, r2, #32
 8007e18:	6843      	ldr	r3, [r0, #4]
 8007e1a:	6804      	ldr	r4, [r0, #0]
 8007e1c:	fa03 f506 	lsl.w	r5, r3, r6
 8007e20:	432c      	orrs	r4, r5
 8007e22:	40d3      	lsrs	r3, r2
 8007e24:	6004      	str	r4, [r0, #0]
 8007e26:	f840 3f04 	str.w	r3, [r0, #4]!
 8007e2a:	4288      	cmp	r0, r1
 8007e2c:	d3f4      	bcc.n	8007e18 <L_shift+0xc>
 8007e2e:	bd70      	pop	{r4, r5, r6, pc}

08007e30 <__match>:
 8007e30:	b530      	push	{r4, r5, lr}
 8007e32:	6803      	ldr	r3, [r0, #0]
 8007e34:	3301      	adds	r3, #1
 8007e36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e3a:	b914      	cbnz	r4, 8007e42 <__match+0x12>
 8007e3c:	6003      	str	r3, [r0, #0]
 8007e3e:	2001      	movs	r0, #1
 8007e40:	bd30      	pop	{r4, r5, pc}
 8007e42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e46:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007e4a:	2d19      	cmp	r5, #25
 8007e4c:	bf98      	it	ls
 8007e4e:	3220      	addls	r2, #32
 8007e50:	42a2      	cmp	r2, r4
 8007e52:	d0f0      	beq.n	8007e36 <__match+0x6>
 8007e54:	2000      	movs	r0, #0
 8007e56:	e7f3      	b.n	8007e40 <__match+0x10>

08007e58 <__hexnan>:
 8007e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e5c:	680b      	ldr	r3, [r1, #0]
 8007e5e:	6801      	ldr	r1, [r0, #0]
 8007e60:	115e      	asrs	r6, r3, #5
 8007e62:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007e66:	f013 031f 	ands.w	r3, r3, #31
 8007e6a:	b087      	sub	sp, #28
 8007e6c:	bf18      	it	ne
 8007e6e:	3604      	addne	r6, #4
 8007e70:	2500      	movs	r5, #0
 8007e72:	1f37      	subs	r7, r6, #4
 8007e74:	4682      	mov	sl, r0
 8007e76:	4690      	mov	r8, r2
 8007e78:	9301      	str	r3, [sp, #4]
 8007e7a:	f846 5c04 	str.w	r5, [r6, #-4]
 8007e7e:	46b9      	mov	r9, r7
 8007e80:	463c      	mov	r4, r7
 8007e82:	9502      	str	r5, [sp, #8]
 8007e84:	46ab      	mov	fp, r5
 8007e86:	784a      	ldrb	r2, [r1, #1]
 8007e88:	1c4b      	adds	r3, r1, #1
 8007e8a:	9303      	str	r3, [sp, #12]
 8007e8c:	b342      	cbz	r2, 8007ee0 <__hexnan+0x88>
 8007e8e:	4610      	mov	r0, r2
 8007e90:	9105      	str	r1, [sp, #20]
 8007e92:	9204      	str	r2, [sp, #16]
 8007e94:	f7ff fd76 	bl	8007984 <__hexdig_fun>
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	d14f      	bne.n	8007f3c <__hexnan+0xe4>
 8007e9c:	9a04      	ldr	r2, [sp, #16]
 8007e9e:	9905      	ldr	r1, [sp, #20]
 8007ea0:	2a20      	cmp	r2, #32
 8007ea2:	d818      	bhi.n	8007ed6 <__hexnan+0x7e>
 8007ea4:	9b02      	ldr	r3, [sp, #8]
 8007ea6:	459b      	cmp	fp, r3
 8007ea8:	dd13      	ble.n	8007ed2 <__hexnan+0x7a>
 8007eaa:	454c      	cmp	r4, r9
 8007eac:	d206      	bcs.n	8007ebc <__hexnan+0x64>
 8007eae:	2d07      	cmp	r5, #7
 8007eb0:	dc04      	bgt.n	8007ebc <__hexnan+0x64>
 8007eb2:	462a      	mov	r2, r5
 8007eb4:	4649      	mov	r1, r9
 8007eb6:	4620      	mov	r0, r4
 8007eb8:	f7ff ffa8 	bl	8007e0c <L_shift>
 8007ebc:	4544      	cmp	r4, r8
 8007ebe:	d950      	bls.n	8007f62 <__hexnan+0x10a>
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	f1a4 0904 	sub.w	r9, r4, #4
 8007ec6:	f844 3c04 	str.w	r3, [r4, #-4]
 8007eca:	f8cd b008 	str.w	fp, [sp, #8]
 8007ece:	464c      	mov	r4, r9
 8007ed0:	461d      	mov	r5, r3
 8007ed2:	9903      	ldr	r1, [sp, #12]
 8007ed4:	e7d7      	b.n	8007e86 <__hexnan+0x2e>
 8007ed6:	2a29      	cmp	r2, #41	; 0x29
 8007ed8:	d155      	bne.n	8007f86 <__hexnan+0x12e>
 8007eda:	3102      	adds	r1, #2
 8007edc:	f8ca 1000 	str.w	r1, [sl]
 8007ee0:	f1bb 0f00 	cmp.w	fp, #0
 8007ee4:	d04f      	beq.n	8007f86 <__hexnan+0x12e>
 8007ee6:	454c      	cmp	r4, r9
 8007ee8:	d206      	bcs.n	8007ef8 <__hexnan+0xa0>
 8007eea:	2d07      	cmp	r5, #7
 8007eec:	dc04      	bgt.n	8007ef8 <__hexnan+0xa0>
 8007eee:	462a      	mov	r2, r5
 8007ef0:	4649      	mov	r1, r9
 8007ef2:	4620      	mov	r0, r4
 8007ef4:	f7ff ff8a 	bl	8007e0c <L_shift>
 8007ef8:	4544      	cmp	r4, r8
 8007efa:	d934      	bls.n	8007f66 <__hexnan+0x10e>
 8007efc:	f1a8 0204 	sub.w	r2, r8, #4
 8007f00:	4623      	mov	r3, r4
 8007f02:	f853 1b04 	ldr.w	r1, [r3], #4
 8007f06:	f842 1f04 	str.w	r1, [r2, #4]!
 8007f0a:	429f      	cmp	r7, r3
 8007f0c:	d2f9      	bcs.n	8007f02 <__hexnan+0xaa>
 8007f0e:	1b3b      	subs	r3, r7, r4
 8007f10:	f023 0303 	bic.w	r3, r3, #3
 8007f14:	3304      	adds	r3, #4
 8007f16:	3e03      	subs	r6, #3
 8007f18:	3401      	adds	r4, #1
 8007f1a:	42a6      	cmp	r6, r4
 8007f1c:	bf38      	it	cc
 8007f1e:	2304      	movcc	r3, #4
 8007f20:	4443      	add	r3, r8
 8007f22:	2200      	movs	r2, #0
 8007f24:	f843 2b04 	str.w	r2, [r3], #4
 8007f28:	429f      	cmp	r7, r3
 8007f2a:	d2fb      	bcs.n	8007f24 <__hexnan+0xcc>
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	b91b      	cbnz	r3, 8007f38 <__hexnan+0xe0>
 8007f30:	4547      	cmp	r7, r8
 8007f32:	d126      	bne.n	8007f82 <__hexnan+0x12a>
 8007f34:	2301      	movs	r3, #1
 8007f36:	603b      	str	r3, [r7, #0]
 8007f38:	2005      	movs	r0, #5
 8007f3a:	e025      	b.n	8007f88 <__hexnan+0x130>
 8007f3c:	3501      	adds	r5, #1
 8007f3e:	2d08      	cmp	r5, #8
 8007f40:	f10b 0b01 	add.w	fp, fp, #1
 8007f44:	dd06      	ble.n	8007f54 <__hexnan+0xfc>
 8007f46:	4544      	cmp	r4, r8
 8007f48:	d9c3      	bls.n	8007ed2 <__hexnan+0x7a>
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	f844 3c04 	str.w	r3, [r4, #-4]
 8007f50:	2501      	movs	r5, #1
 8007f52:	3c04      	subs	r4, #4
 8007f54:	6822      	ldr	r2, [r4, #0]
 8007f56:	f000 000f 	and.w	r0, r0, #15
 8007f5a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007f5e:	6020      	str	r0, [r4, #0]
 8007f60:	e7b7      	b.n	8007ed2 <__hexnan+0x7a>
 8007f62:	2508      	movs	r5, #8
 8007f64:	e7b5      	b.n	8007ed2 <__hexnan+0x7a>
 8007f66:	9b01      	ldr	r3, [sp, #4]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d0df      	beq.n	8007f2c <__hexnan+0xd4>
 8007f6c:	f1c3 0320 	rsb	r3, r3, #32
 8007f70:	f04f 32ff 	mov.w	r2, #4294967295
 8007f74:	40da      	lsrs	r2, r3
 8007f76:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007f7a:	4013      	ands	r3, r2
 8007f7c:	f846 3c04 	str.w	r3, [r6, #-4]
 8007f80:	e7d4      	b.n	8007f2c <__hexnan+0xd4>
 8007f82:	3f04      	subs	r7, #4
 8007f84:	e7d2      	b.n	8007f2c <__hexnan+0xd4>
 8007f86:	2004      	movs	r0, #4
 8007f88:	b007      	add	sp, #28
 8007f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007f8e <__ascii_mbtowc>:
 8007f8e:	b082      	sub	sp, #8
 8007f90:	b901      	cbnz	r1, 8007f94 <__ascii_mbtowc+0x6>
 8007f92:	a901      	add	r1, sp, #4
 8007f94:	b142      	cbz	r2, 8007fa8 <__ascii_mbtowc+0x1a>
 8007f96:	b14b      	cbz	r3, 8007fac <__ascii_mbtowc+0x1e>
 8007f98:	7813      	ldrb	r3, [r2, #0]
 8007f9a:	600b      	str	r3, [r1, #0]
 8007f9c:	7812      	ldrb	r2, [r2, #0]
 8007f9e:	1e10      	subs	r0, r2, #0
 8007fa0:	bf18      	it	ne
 8007fa2:	2001      	movne	r0, #1
 8007fa4:	b002      	add	sp, #8
 8007fa6:	4770      	bx	lr
 8007fa8:	4610      	mov	r0, r2
 8007faa:	e7fb      	b.n	8007fa4 <__ascii_mbtowc+0x16>
 8007fac:	f06f 0001 	mvn.w	r0, #1
 8007fb0:	e7f8      	b.n	8007fa4 <__ascii_mbtowc+0x16>

08007fb2 <_realloc_r>:
 8007fb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fb6:	4680      	mov	r8, r0
 8007fb8:	4614      	mov	r4, r2
 8007fba:	460e      	mov	r6, r1
 8007fbc:	b921      	cbnz	r1, 8007fc8 <_realloc_r+0x16>
 8007fbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007fc2:	4611      	mov	r1, r2
 8007fc4:	f7fd bdaa 	b.w	8005b1c <_malloc_r>
 8007fc8:	b92a      	cbnz	r2, 8007fd6 <_realloc_r+0x24>
 8007fca:	f7fd fd33 	bl	8005a34 <_free_r>
 8007fce:	4625      	mov	r5, r4
 8007fd0:	4628      	mov	r0, r5
 8007fd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fd6:	f000 f842 	bl	800805e <_malloc_usable_size_r>
 8007fda:	4284      	cmp	r4, r0
 8007fdc:	4607      	mov	r7, r0
 8007fde:	d802      	bhi.n	8007fe6 <_realloc_r+0x34>
 8007fe0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007fe4:	d812      	bhi.n	800800c <_realloc_r+0x5a>
 8007fe6:	4621      	mov	r1, r4
 8007fe8:	4640      	mov	r0, r8
 8007fea:	f7fd fd97 	bl	8005b1c <_malloc_r>
 8007fee:	4605      	mov	r5, r0
 8007ff0:	2800      	cmp	r0, #0
 8007ff2:	d0ed      	beq.n	8007fd0 <_realloc_r+0x1e>
 8007ff4:	42bc      	cmp	r4, r7
 8007ff6:	4622      	mov	r2, r4
 8007ff8:	4631      	mov	r1, r6
 8007ffa:	bf28      	it	cs
 8007ffc:	463a      	movcs	r2, r7
 8007ffe:	f7ff fc23 	bl	8007848 <memcpy>
 8008002:	4631      	mov	r1, r6
 8008004:	4640      	mov	r0, r8
 8008006:	f7fd fd15 	bl	8005a34 <_free_r>
 800800a:	e7e1      	b.n	8007fd0 <_realloc_r+0x1e>
 800800c:	4635      	mov	r5, r6
 800800e:	e7df      	b.n	8007fd0 <_realloc_r+0x1e>

08008010 <__ascii_wctomb>:
 8008010:	b149      	cbz	r1, 8008026 <__ascii_wctomb+0x16>
 8008012:	2aff      	cmp	r2, #255	; 0xff
 8008014:	bf85      	ittet	hi
 8008016:	238a      	movhi	r3, #138	; 0x8a
 8008018:	6003      	strhi	r3, [r0, #0]
 800801a:	700a      	strbls	r2, [r1, #0]
 800801c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008020:	bf98      	it	ls
 8008022:	2001      	movls	r0, #1
 8008024:	4770      	bx	lr
 8008026:	4608      	mov	r0, r1
 8008028:	4770      	bx	lr
	...

0800802c <fiprintf>:
 800802c:	b40e      	push	{r1, r2, r3}
 800802e:	b503      	push	{r0, r1, lr}
 8008030:	4601      	mov	r1, r0
 8008032:	ab03      	add	r3, sp, #12
 8008034:	4805      	ldr	r0, [pc, #20]	; (800804c <fiprintf+0x20>)
 8008036:	f853 2b04 	ldr.w	r2, [r3], #4
 800803a:	6800      	ldr	r0, [r0, #0]
 800803c:	9301      	str	r3, [sp, #4]
 800803e:	f000 f83f 	bl	80080c0 <_vfiprintf_r>
 8008042:	b002      	add	sp, #8
 8008044:	f85d eb04 	ldr.w	lr, [sp], #4
 8008048:	b003      	add	sp, #12
 800804a:	4770      	bx	lr
 800804c:	20000068 	.word	0x20000068

08008050 <abort>:
 8008050:	b508      	push	{r3, lr}
 8008052:	2006      	movs	r0, #6
 8008054:	f000 f976 	bl	8008344 <raise>
 8008058:	2001      	movs	r0, #1
 800805a:	f7f9 f9f5 	bl	8001448 <_exit>

0800805e <_malloc_usable_size_r>:
 800805e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008062:	1f18      	subs	r0, r3, #4
 8008064:	2b00      	cmp	r3, #0
 8008066:	bfbc      	itt	lt
 8008068:	580b      	ldrlt	r3, [r1, r0]
 800806a:	18c0      	addlt	r0, r0, r3
 800806c:	4770      	bx	lr

0800806e <__sfputc_r>:
 800806e:	6893      	ldr	r3, [r2, #8]
 8008070:	3b01      	subs	r3, #1
 8008072:	2b00      	cmp	r3, #0
 8008074:	b410      	push	{r4}
 8008076:	6093      	str	r3, [r2, #8]
 8008078:	da08      	bge.n	800808c <__sfputc_r+0x1e>
 800807a:	6994      	ldr	r4, [r2, #24]
 800807c:	42a3      	cmp	r3, r4
 800807e:	db01      	blt.n	8008084 <__sfputc_r+0x16>
 8008080:	290a      	cmp	r1, #10
 8008082:	d103      	bne.n	800808c <__sfputc_r+0x1e>
 8008084:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008088:	f7fc bd3f 	b.w	8004b0a <__swbuf_r>
 800808c:	6813      	ldr	r3, [r2, #0]
 800808e:	1c58      	adds	r0, r3, #1
 8008090:	6010      	str	r0, [r2, #0]
 8008092:	7019      	strb	r1, [r3, #0]
 8008094:	4608      	mov	r0, r1
 8008096:	f85d 4b04 	ldr.w	r4, [sp], #4
 800809a:	4770      	bx	lr

0800809c <__sfputs_r>:
 800809c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800809e:	4606      	mov	r6, r0
 80080a0:	460f      	mov	r7, r1
 80080a2:	4614      	mov	r4, r2
 80080a4:	18d5      	adds	r5, r2, r3
 80080a6:	42ac      	cmp	r4, r5
 80080a8:	d101      	bne.n	80080ae <__sfputs_r+0x12>
 80080aa:	2000      	movs	r0, #0
 80080ac:	e007      	b.n	80080be <__sfputs_r+0x22>
 80080ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080b2:	463a      	mov	r2, r7
 80080b4:	4630      	mov	r0, r6
 80080b6:	f7ff ffda 	bl	800806e <__sfputc_r>
 80080ba:	1c43      	adds	r3, r0, #1
 80080bc:	d1f3      	bne.n	80080a6 <__sfputs_r+0xa>
 80080be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080080c0 <_vfiprintf_r>:
 80080c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080c4:	460d      	mov	r5, r1
 80080c6:	b09d      	sub	sp, #116	; 0x74
 80080c8:	4614      	mov	r4, r2
 80080ca:	4698      	mov	r8, r3
 80080cc:	4606      	mov	r6, r0
 80080ce:	b118      	cbz	r0, 80080d8 <_vfiprintf_r+0x18>
 80080d0:	6a03      	ldr	r3, [r0, #32]
 80080d2:	b90b      	cbnz	r3, 80080d8 <_vfiprintf_r+0x18>
 80080d4:	f7fc fc24 	bl	8004920 <__sinit>
 80080d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080da:	07d9      	lsls	r1, r3, #31
 80080dc:	d405      	bmi.n	80080ea <_vfiprintf_r+0x2a>
 80080de:	89ab      	ldrh	r3, [r5, #12]
 80080e0:	059a      	lsls	r2, r3, #22
 80080e2:	d402      	bmi.n	80080ea <_vfiprintf_r+0x2a>
 80080e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080e6:	f7fc fe21 	bl	8004d2c <__retarget_lock_acquire_recursive>
 80080ea:	89ab      	ldrh	r3, [r5, #12]
 80080ec:	071b      	lsls	r3, r3, #28
 80080ee:	d501      	bpl.n	80080f4 <_vfiprintf_r+0x34>
 80080f0:	692b      	ldr	r3, [r5, #16]
 80080f2:	b99b      	cbnz	r3, 800811c <_vfiprintf_r+0x5c>
 80080f4:	4629      	mov	r1, r5
 80080f6:	4630      	mov	r0, r6
 80080f8:	f7fc fd44 	bl	8004b84 <__swsetup_r>
 80080fc:	b170      	cbz	r0, 800811c <_vfiprintf_r+0x5c>
 80080fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008100:	07dc      	lsls	r4, r3, #31
 8008102:	d504      	bpl.n	800810e <_vfiprintf_r+0x4e>
 8008104:	f04f 30ff 	mov.w	r0, #4294967295
 8008108:	b01d      	add	sp, #116	; 0x74
 800810a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800810e:	89ab      	ldrh	r3, [r5, #12]
 8008110:	0598      	lsls	r0, r3, #22
 8008112:	d4f7      	bmi.n	8008104 <_vfiprintf_r+0x44>
 8008114:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008116:	f7fc fe0a 	bl	8004d2e <__retarget_lock_release_recursive>
 800811a:	e7f3      	b.n	8008104 <_vfiprintf_r+0x44>
 800811c:	2300      	movs	r3, #0
 800811e:	9309      	str	r3, [sp, #36]	; 0x24
 8008120:	2320      	movs	r3, #32
 8008122:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008126:	f8cd 800c 	str.w	r8, [sp, #12]
 800812a:	2330      	movs	r3, #48	; 0x30
 800812c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80082e0 <_vfiprintf_r+0x220>
 8008130:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008134:	f04f 0901 	mov.w	r9, #1
 8008138:	4623      	mov	r3, r4
 800813a:	469a      	mov	sl, r3
 800813c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008140:	b10a      	cbz	r2, 8008146 <_vfiprintf_r+0x86>
 8008142:	2a25      	cmp	r2, #37	; 0x25
 8008144:	d1f9      	bne.n	800813a <_vfiprintf_r+0x7a>
 8008146:	ebba 0b04 	subs.w	fp, sl, r4
 800814a:	d00b      	beq.n	8008164 <_vfiprintf_r+0xa4>
 800814c:	465b      	mov	r3, fp
 800814e:	4622      	mov	r2, r4
 8008150:	4629      	mov	r1, r5
 8008152:	4630      	mov	r0, r6
 8008154:	f7ff ffa2 	bl	800809c <__sfputs_r>
 8008158:	3001      	adds	r0, #1
 800815a:	f000 80a9 	beq.w	80082b0 <_vfiprintf_r+0x1f0>
 800815e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008160:	445a      	add	r2, fp
 8008162:	9209      	str	r2, [sp, #36]	; 0x24
 8008164:	f89a 3000 	ldrb.w	r3, [sl]
 8008168:	2b00      	cmp	r3, #0
 800816a:	f000 80a1 	beq.w	80082b0 <_vfiprintf_r+0x1f0>
 800816e:	2300      	movs	r3, #0
 8008170:	f04f 32ff 	mov.w	r2, #4294967295
 8008174:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008178:	f10a 0a01 	add.w	sl, sl, #1
 800817c:	9304      	str	r3, [sp, #16]
 800817e:	9307      	str	r3, [sp, #28]
 8008180:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008184:	931a      	str	r3, [sp, #104]	; 0x68
 8008186:	4654      	mov	r4, sl
 8008188:	2205      	movs	r2, #5
 800818a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800818e:	4854      	ldr	r0, [pc, #336]	; (80082e0 <_vfiprintf_r+0x220>)
 8008190:	f7f8 f81e 	bl	80001d0 <memchr>
 8008194:	9a04      	ldr	r2, [sp, #16]
 8008196:	b9d8      	cbnz	r0, 80081d0 <_vfiprintf_r+0x110>
 8008198:	06d1      	lsls	r1, r2, #27
 800819a:	bf44      	itt	mi
 800819c:	2320      	movmi	r3, #32
 800819e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081a2:	0713      	lsls	r3, r2, #28
 80081a4:	bf44      	itt	mi
 80081a6:	232b      	movmi	r3, #43	; 0x2b
 80081a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081ac:	f89a 3000 	ldrb.w	r3, [sl]
 80081b0:	2b2a      	cmp	r3, #42	; 0x2a
 80081b2:	d015      	beq.n	80081e0 <_vfiprintf_r+0x120>
 80081b4:	9a07      	ldr	r2, [sp, #28]
 80081b6:	4654      	mov	r4, sl
 80081b8:	2000      	movs	r0, #0
 80081ba:	f04f 0c0a 	mov.w	ip, #10
 80081be:	4621      	mov	r1, r4
 80081c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081c4:	3b30      	subs	r3, #48	; 0x30
 80081c6:	2b09      	cmp	r3, #9
 80081c8:	d94d      	bls.n	8008266 <_vfiprintf_r+0x1a6>
 80081ca:	b1b0      	cbz	r0, 80081fa <_vfiprintf_r+0x13a>
 80081cc:	9207      	str	r2, [sp, #28]
 80081ce:	e014      	b.n	80081fa <_vfiprintf_r+0x13a>
 80081d0:	eba0 0308 	sub.w	r3, r0, r8
 80081d4:	fa09 f303 	lsl.w	r3, r9, r3
 80081d8:	4313      	orrs	r3, r2
 80081da:	9304      	str	r3, [sp, #16]
 80081dc:	46a2      	mov	sl, r4
 80081de:	e7d2      	b.n	8008186 <_vfiprintf_r+0xc6>
 80081e0:	9b03      	ldr	r3, [sp, #12]
 80081e2:	1d19      	adds	r1, r3, #4
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	9103      	str	r1, [sp, #12]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	bfbb      	ittet	lt
 80081ec:	425b      	neglt	r3, r3
 80081ee:	f042 0202 	orrlt.w	r2, r2, #2
 80081f2:	9307      	strge	r3, [sp, #28]
 80081f4:	9307      	strlt	r3, [sp, #28]
 80081f6:	bfb8      	it	lt
 80081f8:	9204      	strlt	r2, [sp, #16]
 80081fa:	7823      	ldrb	r3, [r4, #0]
 80081fc:	2b2e      	cmp	r3, #46	; 0x2e
 80081fe:	d10c      	bne.n	800821a <_vfiprintf_r+0x15a>
 8008200:	7863      	ldrb	r3, [r4, #1]
 8008202:	2b2a      	cmp	r3, #42	; 0x2a
 8008204:	d134      	bne.n	8008270 <_vfiprintf_r+0x1b0>
 8008206:	9b03      	ldr	r3, [sp, #12]
 8008208:	1d1a      	adds	r2, r3, #4
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	9203      	str	r2, [sp, #12]
 800820e:	2b00      	cmp	r3, #0
 8008210:	bfb8      	it	lt
 8008212:	f04f 33ff 	movlt.w	r3, #4294967295
 8008216:	3402      	adds	r4, #2
 8008218:	9305      	str	r3, [sp, #20]
 800821a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80082f0 <_vfiprintf_r+0x230>
 800821e:	7821      	ldrb	r1, [r4, #0]
 8008220:	2203      	movs	r2, #3
 8008222:	4650      	mov	r0, sl
 8008224:	f7f7 ffd4 	bl	80001d0 <memchr>
 8008228:	b138      	cbz	r0, 800823a <_vfiprintf_r+0x17a>
 800822a:	9b04      	ldr	r3, [sp, #16]
 800822c:	eba0 000a 	sub.w	r0, r0, sl
 8008230:	2240      	movs	r2, #64	; 0x40
 8008232:	4082      	lsls	r2, r0
 8008234:	4313      	orrs	r3, r2
 8008236:	3401      	adds	r4, #1
 8008238:	9304      	str	r3, [sp, #16]
 800823a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800823e:	4829      	ldr	r0, [pc, #164]	; (80082e4 <_vfiprintf_r+0x224>)
 8008240:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008244:	2206      	movs	r2, #6
 8008246:	f7f7 ffc3 	bl	80001d0 <memchr>
 800824a:	2800      	cmp	r0, #0
 800824c:	d03f      	beq.n	80082ce <_vfiprintf_r+0x20e>
 800824e:	4b26      	ldr	r3, [pc, #152]	; (80082e8 <_vfiprintf_r+0x228>)
 8008250:	bb1b      	cbnz	r3, 800829a <_vfiprintf_r+0x1da>
 8008252:	9b03      	ldr	r3, [sp, #12]
 8008254:	3307      	adds	r3, #7
 8008256:	f023 0307 	bic.w	r3, r3, #7
 800825a:	3308      	adds	r3, #8
 800825c:	9303      	str	r3, [sp, #12]
 800825e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008260:	443b      	add	r3, r7
 8008262:	9309      	str	r3, [sp, #36]	; 0x24
 8008264:	e768      	b.n	8008138 <_vfiprintf_r+0x78>
 8008266:	fb0c 3202 	mla	r2, ip, r2, r3
 800826a:	460c      	mov	r4, r1
 800826c:	2001      	movs	r0, #1
 800826e:	e7a6      	b.n	80081be <_vfiprintf_r+0xfe>
 8008270:	2300      	movs	r3, #0
 8008272:	3401      	adds	r4, #1
 8008274:	9305      	str	r3, [sp, #20]
 8008276:	4619      	mov	r1, r3
 8008278:	f04f 0c0a 	mov.w	ip, #10
 800827c:	4620      	mov	r0, r4
 800827e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008282:	3a30      	subs	r2, #48	; 0x30
 8008284:	2a09      	cmp	r2, #9
 8008286:	d903      	bls.n	8008290 <_vfiprintf_r+0x1d0>
 8008288:	2b00      	cmp	r3, #0
 800828a:	d0c6      	beq.n	800821a <_vfiprintf_r+0x15a>
 800828c:	9105      	str	r1, [sp, #20]
 800828e:	e7c4      	b.n	800821a <_vfiprintf_r+0x15a>
 8008290:	fb0c 2101 	mla	r1, ip, r1, r2
 8008294:	4604      	mov	r4, r0
 8008296:	2301      	movs	r3, #1
 8008298:	e7f0      	b.n	800827c <_vfiprintf_r+0x1bc>
 800829a:	ab03      	add	r3, sp, #12
 800829c:	9300      	str	r3, [sp, #0]
 800829e:	462a      	mov	r2, r5
 80082a0:	4b12      	ldr	r3, [pc, #72]	; (80082ec <_vfiprintf_r+0x22c>)
 80082a2:	a904      	add	r1, sp, #16
 80082a4:	4630      	mov	r0, r6
 80082a6:	f7fb fceb 	bl	8003c80 <_printf_float>
 80082aa:	4607      	mov	r7, r0
 80082ac:	1c78      	adds	r0, r7, #1
 80082ae:	d1d6      	bne.n	800825e <_vfiprintf_r+0x19e>
 80082b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082b2:	07d9      	lsls	r1, r3, #31
 80082b4:	d405      	bmi.n	80082c2 <_vfiprintf_r+0x202>
 80082b6:	89ab      	ldrh	r3, [r5, #12]
 80082b8:	059a      	lsls	r2, r3, #22
 80082ba:	d402      	bmi.n	80082c2 <_vfiprintf_r+0x202>
 80082bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082be:	f7fc fd36 	bl	8004d2e <__retarget_lock_release_recursive>
 80082c2:	89ab      	ldrh	r3, [r5, #12]
 80082c4:	065b      	lsls	r3, r3, #25
 80082c6:	f53f af1d 	bmi.w	8008104 <_vfiprintf_r+0x44>
 80082ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082cc:	e71c      	b.n	8008108 <_vfiprintf_r+0x48>
 80082ce:	ab03      	add	r3, sp, #12
 80082d0:	9300      	str	r3, [sp, #0]
 80082d2:	462a      	mov	r2, r5
 80082d4:	4b05      	ldr	r3, [pc, #20]	; (80082ec <_vfiprintf_r+0x22c>)
 80082d6:	a904      	add	r1, sp, #16
 80082d8:	4630      	mov	r0, r6
 80082da:	f7fb ff75 	bl	80041c8 <_printf_i>
 80082de:	e7e4      	b.n	80082aa <_vfiprintf_r+0x1ea>
 80082e0:	08008761 	.word	0x08008761
 80082e4:	0800876b 	.word	0x0800876b
 80082e8:	08003c81 	.word	0x08003c81
 80082ec:	0800809d 	.word	0x0800809d
 80082f0:	08008767 	.word	0x08008767

080082f4 <_raise_r>:
 80082f4:	291f      	cmp	r1, #31
 80082f6:	b538      	push	{r3, r4, r5, lr}
 80082f8:	4604      	mov	r4, r0
 80082fa:	460d      	mov	r5, r1
 80082fc:	d904      	bls.n	8008308 <_raise_r+0x14>
 80082fe:	2316      	movs	r3, #22
 8008300:	6003      	str	r3, [r0, #0]
 8008302:	f04f 30ff 	mov.w	r0, #4294967295
 8008306:	bd38      	pop	{r3, r4, r5, pc}
 8008308:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800830a:	b112      	cbz	r2, 8008312 <_raise_r+0x1e>
 800830c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008310:	b94b      	cbnz	r3, 8008326 <_raise_r+0x32>
 8008312:	4620      	mov	r0, r4
 8008314:	f000 f830 	bl	8008378 <_getpid_r>
 8008318:	462a      	mov	r2, r5
 800831a:	4601      	mov	r1, r0
 800831c:	4620      	mov	r0, r4
 800831e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008322:	f000 b817 	b.w	8008354 <_kill_r>
 8008326:	2b01      	cmp	r3, #1
 8008328:	d00a      	beq.n	8008340 <_raise_r+0x4c>
 800832a:	1c59      	adds	r1, r3, #1
 800832c:	d103      	bne.n	8008336 <_raise_r+0x42>
 800832e:	2316      	movs	r3, #22
 8008330:	6003      	str	r3, [r0, #0]
 8008332:	2001      	movs	r0, #1
 8008334:	e7e7      	b.n	8008306 <_raise_r+0x12>
 8008336:	2400      	movs	r4, #0
 8008338:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800833c:	4628      	mov	r0, r5
 800833e:	4798      	blx	r3
 8008340:	2000      	movs	r0, #0
 8008342:	e7e0      	b.n	8008306 <_raise_r+0x12>

08008344 <raise>:
 8008344:	4b02      	ldr	r3, [pc, #8]	; (8008350 <raise+0xc>)
 8008346:	4601      	mov	r1, r0
 8008348:	6818      	ldr	r0, [r3, #0]
 800834a:	f7ff bfd3 	b.w	80082f4 <_raise_r>
 800834e:	bf00      	nop
 8008350:	20000068 	.word	0x20000068

08008354 <_kill_r>:
 8008354:	b538      	push	{r3, r4, r5, lr}
 8008356:	4d07      	ldr	r5, [pc, #28]	; (8008374 <_kill_r+0x20>)
 8008358:	2300      	movs	r3, #0
 800835a:	4604      	mov	r4, r0
 800835c:	4608      	mov	r0, r1
 800835e:	4611      	mov	r1, r2
 8008360:	602b      	str	r3, [r5, #0]
 8008362:	f7f9 f861 	bl	8001428 <_kill>
 8008366:	1c43      	adds	r3, r0, #1
 8008368:	d102      	bne.n	8008370 <_kill_r+0x1c>
 800836a:	682b      	ldr	r3, [r5, #0]
 800836c:	b103      	cbz	r3, 8008370 <_kill_r+0x1c>
 800836e:	6023      	str	r3, [r4, #0]
 8008370:	bd38      	pop	{r3, r4, r5, pc}
 8008372:	bf00      	nop
 8008374:	2000038c 	.word	0x2000038c

08008378 <_getpid_r>:
 8008378:	f7f9 b84e 	b.w	8001418 <_getpid>

0800837c <_init>:
 800837c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800837e:	bf00      	nop
 8008380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008382:	bc08      	pop	{r3}
 8008384:	469e      	mov	lr, r3
 8008386:	4770      	bx	lr

08008388 <_fini>:
 8008388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800838a:	bf00      	nop
 800838c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800838e:	bc08      	pop	{r3}
 8008390:	469e      	mov	lr, r3
 8008392:	4770      	bx	lr
