<pragmas>
<pragma file="HLS_Pooling/sources/pooling.c" line="26" pragmaType="pipeline" parentfunction="Pooling" off="1" ii="0" rewind="0" style=""/>
<pragma file="HLS_Pooling/sources/pooling.c" line="30" pragmaType="pipeline" parentfunction="Pooling" off="1" ii="0" rewind="0" style=""/>
<pragma file="HLS_Pooling/sources/pooling.c" line="15" pragmaType="interface" parentfunction="Pooling" mode="m_axi" port="in_image" bundle="gmem" offset="slave" name="" depth="-1" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="HLS_Pooling/sources/pooling.c" line="16" pragmaType="interface" parentfunction="Pooling" mode="m_axi" port="max_pool_image" bundle="gmem1" offset="slave" name="" depth="-1" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="HLS_Pooling/sources/pooling.c" line="17" pragmaType="interface" parentfunction="Pooling" mode="m_axi" port="min_pool_image" bundle="gmem2" offset="slave" name="" depth="-1" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="HLS_Pooling/sources/pooling.c" line="18" pragmaType="interface" parentfunction="Pooling" mode="s_axilite" port="in_image" bundle="CTRL" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="HLS_Pooling/sources/pooling.c" line="19" pragmaType="interface" parentfunction="Pooling" mode="s_axilite" port="max_pool_image" bundle="CTRL" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="HLS_Pooling/sources/pooling.c" line="20" pragmaType="interface" parentfunction="Pooling" mode="s_axilite" port="min_pool_image" bundle="CTRL" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="HLS_Pooling/sources/pooling.c" line="21" pragmaType="interface" parentfunction="Pooling" mode="s_axilite" port="" bundle="CTRL" offset="-1" name="" clock="" impl="" register="0"/>
</pragmas>
