
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.50000000000000000000;
1.50000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_16_1";
mvm_16_16_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_16_1' with
	the parameters "16,16,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "1,16,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "16,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE16_LOGSIZE4/105 |   16   |   16    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 684 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b16_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b16_g1'
  Processing 'mvm_16_16_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  132034.7      0.86     485.0   19562.7                          
    0:00:26  132034.7      0.86     485.0   19562.7                          
    0:00:26  132079.4      0.86     485.0   19562.7                          
    0:00:27  132124.1      0.86     485.0   19562.7                          
    0:00:27  132168.7      0.86     485.0   19562.7                          
    0:00:27  132206.3      0.86     485.0   19520.1                          
    0:00:27  132649.9      0.86     358.6    9454.2                          
    0:00:42  127507.1      0.41      74.5       0.0                          
    0:00:42  127507.1      0.41      74.5       0.0                          
    0:00:42  127507.1      0.41      74.5       0.0                          
    0:00:42  127507.4      0.41      74.5       0.0                          
    0:00:43  127507.4      0.41      74.5       0.0                          
    0:00:52  109195.9      0.42      42.9       0.0                          
    0:00:53  109121.2      0.41      41.2       0.0                          
    0:00:55  109135.8      0.39      39.6       0.0                          
    0:00:57  109147.5      0.38      38.6       0.0                          
    0:00:58  109165.1      0.37      36.0       0.0                          
    0:00:59  109168.0      0.36      35.5       0.0                          
    0:00:59  109177.0      0.34      35.0       0.0                          
    0:01:00  109185.8      0.31      34.2       0.0                          
    0:01:00  109200.2      0.30      33.7       0.0                          
    0:01:01  109216.9      0.30      33.6       0.0                          
    0:01:01  109231.8      0.29      33.4       0.0                          
    0:01:02  109245.4      0.28      33.1       0.0                          
    0:01:02  109260.6      0.28      32.7       0.0                          
    0:01:02  109272.8      0.28      32.5       0.0                          
    0:01:03  109283.4      0.27      32.2       0.0                          
    0:01:03  109147.0      0.27      32.2       0.0                          
    0:01:03  109147.0      0.27      32.2       0.0                          
    0:01:03  109147.0      0.27      32.2       0.0                          
    0:01:03  109147.0      0.27      32.2       0.0                          
    0:01:03  109147.0      0.27      32.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:03  109147.0      0.27      32.2       0.0                          
    0:01:04  109163.2      0.26      31.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:04  109174.1      0.26      31.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109185.6      0.26      31.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109199.4      0.26      31.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:04  109211.4      0.25      31.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109225.5      0.25      30.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109237.7      0.25      29.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109251.3      0.25      28.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109270.7      0.25      28.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109288.0      0.25      27.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109298.3      0.25      26.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109308.4      0.24      26.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109327.6      0.24      26.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109346.2      0.24      25.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109362.7      0.23      25.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109379.7      0.23      24.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109393.3      0.23      24.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109407.9      0.23      24.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109421.0      0.23      23.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109425.7      0.22      23.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109438.3      0.22      23.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109447.6      0.22      23.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:06  109454.2      0.22      23.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109459.0      0.22      23.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:06  109472.3      0.22      23.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:06  109496.5      0.21      22.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109500.8      0.21      22.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:06  109512.2      0.21      22.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:06  109522.0      0.21      22.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109538.8      0.21      21.9      15.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109551.8      0.20      21.7      15.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:06  109568.6      0.20      21.3      15.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109575.2      0.20      21.0      15.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109579.8      0.20      20.7      15.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109587.5      0.20      20.6      15.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109595.5      0.20      20.5      15.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:07  109609.0      0.20      20.4      15.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109616.5      0.19      20.2      15.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109623.1      0.19      20.1      15.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109629.2      0.19      20.0      15.7 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:07  109639.6      0.19      19.9      15.7 path/path/path/genblk1.add_in_reg[30]/D
    0:01:07  109648.4      0.19      19.8      15.7 path/path/path/genblk1.add_in_reg[30]/D
    0:01:07  109655.3      0.19      19.5      15.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109667.0      0.19      19.1      15.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109672.1      0.19      18.9      15.7 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:07  109684.0      0.19      18.3      15.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:08  109689.9      0.19      18.3      15.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:08  109697.3      0.19      18.0      15.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:08  109712.5      0.19      17.9      15.7 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:08  109721.3      0.19      17.8      15.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109731.1      0.18      17.7      15.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109742.6      0.18      17.3      15.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109753.7      0.18      17.3      15.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109764.9      0.18      17.2      15.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109781.4      0.18      16.8      15.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109784.3      0.18      16.8      15.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109789.1      0.18      16.7      15.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:08  109792.0      0.18      16.7      15.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109799.7      0.18      16.6      15.7 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109812.8      0.18      16.2      15.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109815.4      0.17      16.2      15.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109820.0      0.17      16.2      15.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109824.5      0.17      16.0      15.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109829.0      0.17      15.7      15.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109830.9      0.17      15.7      15.7 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109833.8      0.17      15.7      15.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109838.6      0.17      15.6      15.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:09  109847.9      0.17      15.6      15.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109855.9      0.17      15.5      15.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109865.2      0.17      15.4      15.7 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109870.5      0.17      15.4      15.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109884.9      0.17      15.4      31.3 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109888.9      0.17      15.2      15.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109898.4      0.17      15.0      15.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109903.5      0.17      14.9      15.7 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109907.7      0.17      14.9      15.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109913.3      0.16      14.8      15.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109914.4      0.16      14.8      15.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109923.4      0.16      14.8      15.7 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109934.3      0.16      14.7      39.9 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109939.1      0.16      14.7      39.9 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109940.2      0.16      14.7      39.9 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:10  109949.5      0.16      14.6      39.9 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:11  109955.4      0.16      14.6      39.9 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109961.5      0.16      14.6      39.9 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109969.7      0.16      14.5      39.9 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:11  109974.5      0.16      14.5      39.9 path/path/path/genblk1.add_in_reg[31]/D
    0:01:11  109978.5      0.16      14.4      39.9 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109981.2      0.16      14.4      39.9 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:11  109986.2      0.16      14.4      39.9 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109991.5      0.16      14.3      39.9 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:11  109996.3      0.16      14.1      39.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  109999.5      0.15      14.0      39.9 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:11  110010.7      0.15      14.0      39.9 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110015.2      0.15      13.8      39.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110015.7      0.15      13.8      39.9 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110022.9      0.15      13.8      39.9 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:12  110028.0      0.15      13.8      39.9 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110031.2      0.15      13.7      39.9 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110034.9      0.15      13.7      39.9 path/path/path/genblk1.add_in_reg[31]/D
    0:01:12  110038.9      0.15      13.7      39.9 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110039.7      0.15      13.7      39.9 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:12  110049.0      0.15      13.5      39.9 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:12  110055.4      0.15      13.5      39.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110079.8      0.15      13.5      55.5 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110087.3      0.15      13.2      55.5 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110095.0      0.15      13.2      55.5 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110100.1      0.15      13.2      55.5 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:12  110105.4      0.15      13.1      55.5 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110107.5      0.15      13.1      55.5 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110117.9      0.14      13.0      55.5 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110121.9      0.14      13.0      55.5 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110126.7      0.14      13.0      55.5 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110130.9      0.14      13.0      55.5 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110133.8      0.14      13.0      55.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110140.2      0.14      12.7      55.5 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110148.2      0.14      12.7      55.5 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110158.8      0.14      12.7      55.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110158.3      0.14      12.7      55.5 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110160.2      0.14      12.6      55.5 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110167.9      0.14      12.6      55.5 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110169.0      0.14      12.6      55.5 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110172.9      0.14      12.6      55.5 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110188.1      0.14      12.5      71.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110198.7      0.14      12.2      71.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110205.7      0.14      12.2      71.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110210.7      0.14      12.2      71.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110212.3      0.14      12.1      71.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110218.2      0.14      12.1      71.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110244.8      0.14      11.8     102.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110250.3      0.14      11.8     102.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110252.7      0.14      11.7     102.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110249.6      0.14      11.7      86.8 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110254.9      0.14      11.6      86.8 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110266.8      0.14      11.5      86.8 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110266.0      0.14      11.5      86.8 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110273.5      0.14      11.5      86.8 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110275.9      0.14      11.5      86.8 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110275.1      0.13      11.5      86.8 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110276.4      0.13      11.5      86.8 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110282.8      0.13      11.2      86.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110288.4      0.13      11.1      86.8 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110290.0      0.13      11.1      86.8 path/path/path/genblk1.add_in_reg[31]/D
    0:01:15  110295.6      0.13      11.1      86.8 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110297.4      0.13      11.1      86.8 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110301.7      0.13      11.1      86.8 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110305.1      0.13      11.0      86.8 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110306.2      0.13      11.0      86.8 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110312.3      0.13      11.0      86.8 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:16  110316.3      0.13      11.0      86.8 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:16  110318.7      0.13      10.9      86.8 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:16  110327.5      0.13      10.9      86.8 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:16  110328.3      0.13      10.9      86.8 path/path/path/genblk1.add_in_reg[31]/D
    0:01:16  110343.7      0.13      10.8      86.8 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110347.4      0.13      10.8      86.8 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:16  110349.8      0.13      10.8      86.8 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110350.1      0.13      10.8      86.8 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:16  110352.2      0.13      10.8      86.8 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:16  110353.3      0.13      10.8      86.8 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:17  110358.9      0.13      10.7      86.8 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:17  110366.1      0.13      10.7      86.8 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110359.4      0.13      10.7      71.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110361.5      0.13      10.7      71.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:17  110361.5      0.13      10.7      71.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110363.4      0.13      10.7      71.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110370.8      0.13      10.5      71.2 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:17  110375.9      0.13      10.5      71.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:17  110379.6      0.13      10.5      71.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:17  110381.0      0.13      10.5      71.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110381.5      0.13      10.5      71.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110383.9      0.13      10.3      71.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110387.1      0.13      10.4      71.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:17  110391.1      0.13      10.4      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110392.9      0.13      10.4      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110400.6      0.13      10.3      71.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110401.4      0.13      10.3      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110404.9      0.13      10.3      71.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110409.2      0.13      10.3      71.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110423.5      0.12      10.3      71.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:18  110432.8      0.12      10.3      71.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110435.5      0.12      10.2      71.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110436.8      0.12      10.2      71.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110444.0      0.12      10.2      71.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110445.6      0.12      10.2      71.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110446.1      0.12      10.2      71.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110453.0      0.12      10.2      71.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110455.7      0.12      10.2      71.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110459.4      0.12      10.2      71.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110466.9      0.12      10.1      71.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110479.6      0.12      10.0      71.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:19  110486.3      0.12      10.0      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:19  110492.7      0.12      10.0      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:19  110497.2      0.12      10.0      71.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110502.8      0.12      10.0      71.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:19  110510.2      0.12       9.9      71.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110518.7      0.12       9.9      71.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:19  110523.5      0.12       9.9      71.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110525.7      0.12       9.9      71.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:20  110528.1      0.12       9.8      71.2 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:20  110530.7      0.12       9.8      71.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:20  110535.2      0.12       9.6      71.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110541.1      0.12       9.6      71.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:20  110544.5      0.12       9.6      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:20  110548.0      0.12       9.6      71.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110550.1      0.12       9.6      71.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110554.4      0.12       9.6      71.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:20  110557.8      0.12       9.6      71.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110558.1      0.12       9.6      71.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110560.0      0.12       9.6      71.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:20  110561.8      0.12       9.5      71.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110562.6      0.12       9.5      71.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:21  110584.7      0.12       9.4      71.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110590.6      0.12       9.4      71.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:21  110596.9      0.11       9.4      71.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110601.7      0.11       9.3      71.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110609.7      0.11       9.2      71.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110611.8      0.11       9.2      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:21  110622.7      0.11       9.2      71.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:21  110634.7      0.11       9.0      71.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110639.8      0.11       9.0      71.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110641.9      0.11       9.0      71.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:21  110643.2      0.11       9.0      71.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110651.7      0.11       9.0      71.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110656.5      0.11       9.0      71.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110664.2      0.11       9.0      71.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110671.7      0.11       9.0      71.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110672.0      0.11       8.9      71.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110674.9      0.11       8.9      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110679.9      0.11       8.9      71.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110686.3      0.11       8.9      71.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110687.9      0.11       8.9      71.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110691.4      0.11       8.9      71.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110697.2      0.11       8.9      71.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110703.1      0.11       8.8      71.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110704.9      0.11       8.8      71.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110708.7      0.11       8.7      71.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:23  110718.2      0.11       8.7      71.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110722.0      0.11       8.7      71.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110723.6      0.11       8.7      71.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110724.9      0.11       8.7      71.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:23  110731.3      0.11       8.5      71.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  110734.2      0.11       8.5      71.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110738.2      0.11       8.5      71.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110741.9      0.11       8.5      71.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110746.7      0.11       8.5      71.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110747.2      0.11       8.5      71.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:23  110748.8      0.11       8.5      71.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110754.7      0.11       8.4      71.2 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:24  110759.2      0.11       8.4      71.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110766.4      0.11       8.4      71.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110769.3      0.10       8.4      71.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:24  110774.4      0.10       8.3      71.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110777.6      0.10       8.3      71.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110781.6      0.10       8.3      71.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110784.2      0.10       8.3      71.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110789.3      0.10       8.2      71.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110794.3      0.10       8.2      71.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:24  110799.9      0.10       8.2      71.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110807.1      0.10       8.1      71.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110813.5      0.10       8.1      71.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:24  110817.7      0.10       8.1      71.2 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110820.4      0.10       8.1      71.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110823.3      0.10       8.0      71.2                          
    0:01:26  110804.7      0.10       8.0      71.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:26  110804.7      0.10       8.0      71.2                          
    0:01:26  110774.9      0.10       8.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110778.1      0.10       8.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110780.5      0.10       7.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110786.3      0.10       7.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110788.7      0.10       7.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:26  110793.5      0.10       7.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110793.8      0.10       7.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:27  110800.2      0.10       7.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110805.8      0.10       7.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:27  110818.0      0.10       7.7      15.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:27  110812.1      0.10       7.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110818.5      0.10       7.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110820.7      0.10       7.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110827.6      0.10       7.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110832.4      0.10       7.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110834.2      0.10       7.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:27  110837.7      0.10       7.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:27  110845.4      0.10       7.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110847.5      0.10       7.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110851.0      0.10       7.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110857.4      0.10       7.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110857.9      0.10       7.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:28  110870.4      0.09       7.4      15.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110875.2      0.09       7.4      15.7 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:28  110872.5      0.09       7.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:28  110874.1      0.09       7.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110879.7      0.09       7.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:28  110882.6      0.09       7.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110891.9      0.09       7.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:28  110894.3      0.09       7.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:28  110899.9      0.09       7.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110902.3      0.09       7.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:28  110905.8      0.09       7.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110909.2      0.09       7.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110911.4      0.09       7.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:29  110912.7      0.09       7.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110921.2      0.09       7.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110925.2      0.09       7.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110926.5      0.09       7.3       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:29  110926.5      0.09       7.3       0.0                          
    0:01:29  110926.5      0.09       7.3       0.0                          
    0:01:31  110527.3      0.09       7.3       0.0                          
    0:01:32  110489.7      0.09       7.3       0.0                          
    0:01:32  110463.7      0.09       7.3       0.0                          
    0:01:33  110438.1      0.09       7.3       0.0                          
    0:01:33  110415.8      0.09       7.3       0.0                          
    0:01:33  110396.6      0.09       7.3       0.0                          
    0:01:34  110377.5      0.09       7.3       0.0                          
    0:01:34  110359.9      0.09       7.3       0.0                          
    0:01:34  110350.9      0.09       7.3       0.0                          
    0:01:34  110341.9      0.09       7.3       0.0                          
    0:01:35  110325.4      0.09       7.3       0.0                          
    0:01:35  110316.8      0.09       7.3       0.0                          
    0:01:35  110308.3      0.09       7.3       0.0                          
    0:01:35  110299.8      0.09       7.3       0.0                          
    0:01:35  110291.3      0.09       7.3       0.0                          
    0:01:35  110282.8      0.09       7.3       0.0                          
    0:01:35  110282.8      0.09       7.3       0.0                          
    0:01:36  110282.8      0.09       7.3       0.0                          
    0:01:36  110205.4      0.11       7.6       0.0                          
    0:01:36  110195.6      0.11       7.6       0.0                          
    0:01:36  110195.6      0.11       7.6       0.0                          
    0:01:36  110195.6      0.11       7.6       0.0                          
    0:01:36  110195.6      0.11       7.6       0.0                          
    0:01:36  110195.6      0.11       7.6       0.0                          
    0:01:36  110195.6      0.11       7.6       0.0                          
    0:01:36  110197.9      0.10       7.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110200.3      0.10       7.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:37  110254.9      0.09       7.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  110278.3      0.09       7.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110280.4      0.09       7.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110283.3      0.09       6.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110286.3      0.09       6.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  110287.6      0.09       6.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:38  110291.3      0.09       6.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110293.7      0.09       6.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110294.0      0.09       6.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:38  110296.1      0.09       6.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110299.8      0.09       6.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110309.7      0.09       6.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110316.1      0.09       6.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110323.2      0.09       6.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110326.2      0.09       6.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110338.7      0.09       6.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  110344.0      0.09       6.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110346.4      0.09       6.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110353.8      0.09       6.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  110357.3      0.09       6.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110361.0      0.09       6.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110364.2      0.09       6.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110367.1      0.08       6.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110367.4      0.08       6.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110369.8      0.08       6.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110371.4      0.08       6.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110378.0      0.08       6.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:39  110379.1      0.08       6.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:39  110380.4      0.08       6.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:40  110384.7      0.08       6.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110387.1      0.08       5.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  110389.5      0.08       5.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110395.3      0.08       5.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:40  110399.0      0.08       5.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110402.5      0.08       5.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:40  110407.0      0.08       5.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110412.3      0.08       5.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110417.1      0.08       5.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110422.5      0.08       5.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  110427.2      0.08       5.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  110429.4      0.08       5.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:40  110429.9      0.08       5.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:41  110437.6      0.08       5.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110439.5      0.08       5.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110445.3      0.08       5.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110453.0      0.08       5.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110458.1      0.08       5.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110462.6      0.08       5.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110473.3      0.08       5.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:41  110476.7      0.08       5.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110477.8      0.08       5.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110478.6      0.08       5.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110482.3      0.08       5.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:41  110487.9      0.08       5.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:42  110490.8      0.08       5.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110492.4      0.08       5.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110499.3      0.08       5.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110500.7      0.08       5.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110508.6      0.08       5.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110513.2      0.08       5.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110513.2      0.08       5.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:42  110516.9      0.08       5.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  110517.9      0.08       5.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110526.2      0.08       5.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110528.1      0.08       5.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:42  110528.6      0.08       5.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:43  110530.2      0.07       5.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110530.7      0.07       5.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110535.8      0.07       5.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110536.8      0.07       5.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:43  110537.1      0.07       5.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110542.9      0.07       5.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110545.9      0.07       5.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110548.3      0.07       5.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:43  110552.0      0.07       5.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110553.9      0.07       5.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110556.8      0.07       5.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:43  110557.8      0.07       5.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:44  110561.3      0.07       5.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:44  110563.2      0.07       5.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:44  110566.9      0.07       5.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:44  110570.1      0.07       5.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:44  110570.1      0.07       5.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:44  110570.9      0.07       5.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:44  110569.5      0.07       5.2       0.0                          
    0:01:44  110555.5      0.07       5.2       0.0                          
    0:01:44  110538.4      0.07       5.2       0.0                          
    0:01:45  110519.3      0.07       5.2       0.0                          
    0:01:45  110500.4      0.07       5.2       0.0                          
    0:01:45  110482.3      0.07       5.2       0.0                          
    0:01:45  110465.3      0.07       5.2       0.0                          
    0:01:45  110446.1      0.07       5.2       0.0                          
    0:01:46  110427.5      0.07       5.2       0.0                          
    0:01:47  110336.3      0.07       5.2       0.0                          
    0:01:47  110216.6      0.07       5.2       0.0                          
    0:01:47  110174.3      0.07       5.3       0.0                          
    0:01:48  110136.5      0.07       5.3       0.0                          
    0:01:48  110085.4      0.07       5.3       0.0                          
    0:01:49  110030.4      0.07       5.3       0.0                          
    0:01:49  109977.4      0.07       5.3       0.0                          
    0:01:50  109934.1      0.07       5.3       0.0                          
    0:01:50  109931.9      0.07       5.3       0.0                          
    0:01:50  109929.3      0.07       5.3       0.0                          
    0:01:50  109928.0      0.07       5.3       0.0                          
    0:01:50  109925.0      0.07       5.3       0.0                          
    0:01:51  109924.2      0.07       5.3       0.0                          
    0:01:51  109922.4      0.07       5.3       0.0                          
    0:01:52  109913.6      0.07       5.3       0.0                          
    0:01:52  109913.6      0.07       5.3       0.0                          
    0:01:52  109877.7      0.08       5.4       0.0                          
    0:01:52  109875.8      0.08       5.4       0.0                          
    0:01:52  109875.8      0.08       5.4       0.0                          
    0:01:52  109875.8      0.08       5.4       0.0                          
    0:01:52  109875.8      0.08       5.4       0.0                          
    0:01:52  109875.8      0.08       5.4       0.0                          
    0:01:52  109875.8      0.08       5.4       0.0                          
    0:01:53  109881.7      0.08       5.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:53  109882.5      0.08       5.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:53  109891.2      0.07       5.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:53  109893.4      0.07       5.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:53  109895.0      0.07       5.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:53  109898.4      0.07       5.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:53  109899.5      0.07       5.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:53  109901.9      0.07       5.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:53  109905.9      0.07       5.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:54  109915.5      0.07       5.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:54  109918.6      0.07       5.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:54  109918.9      0.07       5.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:54  109922.6      0.07       5.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:54  109933.3      0.07       5.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:54  109937.8      0.07       5.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:54  109944.2      0.07       4.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:54  109945.0      0.07       4.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:54  109945.2      0.07       4.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:54  109947.9      0.07       4.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:54  109949.0      0.07       4.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:54  109950.3      0.07       4.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:54  109954.6      0.07       4.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:55  109962.0      0.07       4.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  109968.4      0.07       4.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:55  109970.8      0.07       4.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:55  109971.3      0.07       4.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:55  109976.6      0.07       4.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:55  109979.6      0.07       4.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:55  109982.8      0.07       4.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:55  109983.6      0.07       4.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:55  109987.3      0.07       4.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:55  109991.3      0.07       4.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:55  109995.5      0.07       4.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:55  109999.0      0.07       4.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110001.6      0.07       4.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110013.3      0.07       4.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110014.9      0.07       4.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110018.4      0.07       4.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110022.4      0.07       4.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110025.0      0.07       4.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110028.2      0.07       4.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110032.2      0.07       4.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110034.6      0.07       4.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110036.5      0.07       4.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110042.3      0.07       4.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110045.8      0.06       4.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  110049.8      0.06       4.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  110050.6      0.06       4.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110050.6      0.06       4.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110053.0      0.06       4.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110052.7      0.06       4.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:57  110053.5      0.06       4.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:57  110055.9      0.06       4.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110057.2      0.06       4.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110058.8      0.06       4.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110061.0      0.06       4.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110062.0      0.06       4.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:57  110062.8      0.06       4.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  110064.7      0.06       4.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110068.7      0.06       4.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:58  110068.9      0.06       4.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110071.3      0.06       4.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110079.0      0.06       4.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110082.2      0.06       4.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110083.6      0.06       4.1       0.0                          
    0:01:58  110083.6      0.06       4.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:58  110088.1      0.06       4.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:58  110093.1      0.06       4.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110098.2      0.06       4.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:59  110105.6      0.06       4.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:59  110108.0      0.06       4.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:59  110113.4      0.06       4.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:59  110114.2      0.06       4.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:59  110114.4      0.06       4.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:59  110119.7      0.06       4.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:59  110122.4      0.06       4.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:59  110123.7      0.06       4.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:59  110130.6      0.06       4.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:00  110133.3      0.06       4.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 12136 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 23:55:46 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              53006.884202
Buf/Inv area:                     3200.512003
Noncombinational area:           57126.424043
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                110133.308245
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 23:55:51 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  41.1154 mW   (88%)
  Net Switching Power  =   5.7492 mW   (12%)
                         ---------
Total Dynamic Power    =  46.8645 mW  (100%)

Cell Leakage Power     =   2.2896 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.8331e+04          847.7629        9.5603e+05        4.0136e+04  (  81.65%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.7840e+03        4.9014e+03        1.3336e+06        9.0189e+03  (  18.35%)
--------------------------------------------------------------------------------------------------
Total          4.1115e+04 uW     5.7491e+03 uW     2.2896e+06 nW     4.9155e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 23:55:51 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[7]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[7]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/path/Mat_a_Mem/Mem/data_out_tri[7]/Z (TBUF_X4)     0.13       0.22 f
  path/path/Mat_a_Mem/Mem/data_out[7] (memory_b16_SIZE16_LOGSIZE4_0)
                                                          0.00       0.22 f
  path/path/Mat_a_Mem/data_out[7] (seqMemory_b16_SIZE16_0)
                                                          0.00       0.22 f
  path/path/path/in0[7] (mac_b16_g1_0)                    0.00       0.22 f
  path/path/path/mult_21/a[7] (mac_b16_g1_0_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/path/path/mult_21/U1044/Z (XOR2_X1)                0.08       0.30 f
  path/path/path/mult_21/U996/ZN (NAND2_X1)               0.04       0.34 r
  path/path/path/mult_21/U824/Z (BUF_X1)                  0.04       0.38 r
  path/path/path/mult_21/U1430/ZN (OAI22_X1)              0.04       0.42 f
  path/path/path/mult_21/U332/CO (FA_X1)                  0.10       0.52 f
  path/path/path/mult_21/U322/S (FA_X1)                   0.11       0.63 f
  path/path/path/mult_21/U320/S (FA_X1)                   0.15       0.78 r
  path/path/path/mult_21/U319/S (FA_X1)                   0.12       0.90 f
  path/path/path/mult_21/U983/ZN (NOR2_X1)                0.05       0.94 r
  path/path/path/mult_21/U1274/ZN (OAI21_X1)              0.03       0.98 f
  path/path/path/mult_21/U1273/ZN (AOI21_X1)              0.04       1.02 r
  path/path/path/mult_21/U1442/ZN (OAI21_X1)              0.04       1.06 f
  path/path/path/mult_21/U1039/ZN (AOI21_X1)              0.04       1.10 r
  path/path/path/mult_21/U1505/ZN (OAI21_X1)              0.03       1.13 f
  path/path/path/mult_21/U1504/ZN (AOI21_X1)              0.04       1.17 r
  path/path/path/mult_21/U1224/ZN (INV_X1)                0.03       1.20 f
  path/path/path/mult_21/U884/CO (FA_X1)                  0.09       1.29 f
  path/path/path/mult_21/U992/ZN (NAND2_X1)               0.04       1.33 r
  path/path/path/mult_21/U863/ZN (NAND3_X1)               0.04       1.37 f
  path/path/path/mult_21/U1021/ZN (NAND2_X1)              0.04       1.40 r
  path/path/path/mult_21/U1022/ZN (NAND3_X1)              0.04       1.44 f
  path/path/path/mult_21/U1026/ZN (NAND2_X1)              0.03       1.47 r
  path/path/path/mult_21/U1004/ZN (AND3_X1)               0.05       1.52 r
  path/path/path/mult_21/product[31] (mac_b16_g1_0_DW_mult_tc_1)
                                                          0.00       1.52 r
  path/path/path/genblk1.add_in_reg[31]/D (DFF_X2)        0.01       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  path/path/path/genblk1.add_in_reg[31]/CK (DFF_X2)       0.00       1.50 r
  library setup time                                     -0.03       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
