# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
# File: C:\Users\reece\OneDrive\Desktop\quartus_projects\mr_top\fightpga.csv
# Generated on: Tue Aug 27 22:44:24 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
clk_out,Output,PIN_A11,8A,B8A_N0,PIN_A11,3.3-V LVTTL,,,,,,,,,,,,,
display_en,Output,PIN_F10,8A,B8A_N0,PIN_F10,3.3-V LVTTL,,,,,,,,,,,,,
hsync,Output,PIN_B11,8A,B8A_N0,PIN_B11,3.3-V LVTTL,,,,,,,,,,,,,
p1_inputs[4],Input,PIN_AA21,4A,B4A_N0,PIN_AA21,3.3-V LVTTL,,,,,,,,,,,,,
p1_inputs[3],Input,PIN_AE23,4A,B4A_N0,PIN_AE23,3.3-V LVTTL,,,,,,,,,,,,,
p1_inputs[2],Input,PIN_AC23,4A,B4A_N0,PIN_AC23,3.3-V LVTTL,,,,,,,,,,,,,
p1_inputs[1],Input,PIN_AF25,4A,B4A_N0,PIN_AF25,3.3-V LVTTL,,,,,,,,,,,,,
p1_inputs[0],Input,PIN_AG25,4A,B4A_N0,PIN_AG25,3.3-V LVTTL,,,,,,,,,,,,,
p2_inputs[4],Input,PIN_AJ22,4A,B4A_N0,PIN_AJ22,3.3-V LVTTL,,,,,,,,,,,,,
p2_inputs[3],Input,PIN_AF23,4A,B4A_N0,PIN_AF23,3.3-V LVTTL,,,,,,,,,,,,,
p2_inputs[2],Input,PIN_AG22,4A,B4A_N0,PIN_AG22,3.3-V LVTTL,,,,,,,,,,,,,
p2_inputs[1],Input,PIN_AD21,4A,B4A_N0,PIN_AD21,3.3-V LVTTL,,,,,,,,,,,,,
p2_inputs[0],Input,PIN_AC22,4A,B4A_N0,PIN_AC22,3.3-V LVTTL,,,,,,,,,,,,,
palette_select[1],Input,PIN_AC12,3A,B3A_N0,PIN_AC12,3.3-V LVTTL,,,,,,,,,,,,,
palette_select[0],Input,PIN_AB12,3A,B3A_N0,PIN_AB12,3.3-V LVTTL,,,,,,,,,,,,,
pll_locked,Output,PIN_V16,4A,B4A_N0,PIN_V16,3.3-V LVTTL,,,,,,,,,,,,,
ref_clk,Input,PIN_AF14,3B,B3B_N0,PIN_AF14,3.3-V LVTTL,,,,,,,,,,,,,
reset,Input,PIN_AA14,3B,B3B_N0,PIN_AA14,3.3-V LVTTL,,,,,,,,,,,,,
vga_b[7],Output,PIN_J14,8A,B8A_N0,PIN_J14,3.3-V LVTTL,,,,,,,,,,,,,
vga_b[6],Output,PIN_G15,8A,B8A_N0,PIN_G15,3.3-V LVTTL,,,,,,,,,,,,,
vga_b[5],Output,PIN_F15,8A,B8A_N0,PIN_F15,3.3-V LVTTL,,,,,,,,,,,,,
vga_b[4],Output,PIN_H14,8A,B8A_N0,PIN_H14,3.3-V LVTTL,,,,,,,,,,,,,
vga_b[3],Output,PIN_F14,8A,B8A_N0,PIN_F14,3.3-V LVTTL,,,,,,,,,,,,,
vga_b[2],Output,PIN_H13,8A,B8A_N0,PIN_H13,3.3-V LVTTL,,,,,,,,,,,,,
vga_b[1],Output,PIN_G13,8A,B8A_N0,PIN_G13,3.3-V LVTTL,,,,,,,,,,,,,
vga_b[0],Output,PIN_B13,8A,B8A_N0,PIN_B13,3.3-V LVTTL,,,,,,,,,,,,,
vga_g[7],Output,PIN_E11,8A,B8A_N0,PIN_E11,3.3-V LVTTL,,,,,,,,,,,,,
vga_g[6],Output,PIN_F11,8A,B8A_N0,PIN_F11,3.3-V LVTTL,,,,,,,,,,,,,
vga_g[5],Output,PIN_G12,8A,B8A_N0,PIN_G12,3.3-V LVTTL,,,,,,,,,,,,,
vga_g[4],Output,PIN_G11,8A,B8A_N0,PIN_G11,3.3-V LVTTL,,,,,,,,,,,,,
vga_g[3],Output,PIN_G10,8A,B8A_N0,PIN_G10,3.3-V LVTTL,,,,,,,,,,,,,
vga_g[2],Output,PIN_H12,8A,B8A_N0,PIN_H12,3.3-V LVTTL,,,,,,,,,,,,,
vga_g[1],Output,PIN_J10,8A,B8A_N0,PIN_J10,3.3-V LVTTL,,,,,,,,,,,,,
vga_g[0],Output,PIN_J9,8A,B8A_N0,PIN_J9,3.3-V LVTTL,,,,,,,,,,,,,
vga_r[7],Output,PIN_F13,8A,B8A_N0,PIN_F13,3.3-V LVTTL,,,,,,,,,,,,,
vga_r[6],Output,PIN_E12,8A,B8A_N0,PIN_E12,3.3-V LVTTL,,,,,,,,,,,,,
vga_r[5],Output,PIN_D12,8A,B8A_N0,PIN_D12,3.3-V LVTTL,,,,,,,,,,,,,
vga_r[4],Output,PIN_C12,8A,B8A_N0,PIN_C12,3.3-V LVTTL,,,,,,,,,,,,,
vga_r[3],Output,PIN_B12,8A,B8A_N0,PIN_B12,3.3-V LVTTL,,,,,,,,,,,,,
vga_r[2],Output,PIN_E13,8A,B8A_N0,PIN_E13,3.3-V LVTTL,,,,,,,,,,,,,
vga_r[1],Output,PIN_C13,8A,B8A_N0,PIN_C13,3.3-V LVTTL,,,,,,,,,,,,,
vga_r[0],Output,PIN_A13,8A,B8A_N0,PIN_A13,3.3-V LVTTL,,,,,,,,,,,,,
vga_sync,Output,PIN_C10,8A,B8A_N0,PIN_C10,3.3-V LVTTL,,,,,,,,,,,,,
vsync,Output,PIN_D11,8A,B8A_N0,PIN_D11,3.3-V LVTTL,,,,,,,,,,,,,
