<h1 id="unit15">Unit 1.5</h1>
<h2 id="harwaresimulation">Harware simulation</h2>
<h3 id="simulationoptions">Simulation options</h3>
<ul>
<li>interactive</li>
<li>script-based</li>
<li>with / without output and compare files</li>
</ul>
<h4 id="interactive">Interactive</h4>
<p>Manually input 0s and 1s, let the simulator simulate the hardware</p>
<h4 id="scriptbased">Script based</h4>
<p><a href="./test_script_select.png">Test script selection</a><br />
Scirpt files: Xor.tst</p>
<pre><code>load Xor.hdl;
set a 0, set b 0, eval;
set a 0, set b 1, eval;
set a 1, set b 0, eval;
set a 1, set b 1, eval;
</code></pre>
<p>To create an output file:</p>
<pre><code>output-file Xor.out,
output-list a b out;
set a 0, set b 0, eval, output &lt;-- on each line where we want to output
</code></pre>
<p>To compare an output file:</p>
<pre><code>output-file Xor.out,
compare-to Xor.cmp,
...
</code></pre>
<p>The chip logic can be implemented in any high level language. This gives us the opportunity to plan and create a .cmp file to use when writing the chip in HDL.</p>
<h3 id="hardwareconstuctionprojects">Hardware constuction projects</h3>
<ul>
<li>system achitects</li>
<li>developers</li>
</ul>
<p>System architect decides which chips are needed.<br />
Architect creates</p>
<ul>
<li>a chip API</li>
<li>a test script</li>
<li>a compare file</li>
</ul>
<p>With these resources a developer codes a chip.</p>