// Seed: 2962396114
module module_0 ();
  parameter id_1 = ~1;
  wire [1 : -1] id_2;
  initial id_2 += 1'd0;
  if (id_1[-1]) begin : LABEL_0
    integer \id_3 ;
    wire id_4;
  end else begin : LABEL_1
    logic id_5;
  end
  parameter id_6 = id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd59,
    parameter id_3  = 32'd36,
    parameter id_7  = 32'd32
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire _id_7;
  inout wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  inout wire _id_3;
  output logic [7:0] id_2;
  input wire id_1;
  localparam id_12 = 1;
  wire id_13;
  wire [1 'h0 -  -1 : id_12] id_14;
  assign id_4[1] = id_12 * id_14;
  wire [1 : -1 'b0] id_15;
  wire id_16;
  ;
  localparam id_17 = -1;
  wire id_18;
  wire id_19;
  ;
  module_0 modCall_1 ();
  wire id_20;
  wire id_21;
  assign id_18 = id_3;
  logic id_22;
  generate
    logic [(  id_3  ) : id_3  |  -1] id_23;
  endgenerate
endmodule
