#-----------------------------------------------------------
# xsim v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu Jul 08 11:49:55 2021
# Process ID: 9920
# Current directory: C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/insertionSort/xsim_script.tcl}
# Log file: C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/insertionSort/xsim_script.tcl
# xsim {insertionSort} -autoloadwcfg -tclbatch {insertionSort.tcl}
Vivado Simulator 2016.1
Time resolution is 1 ps
source insertionSort.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_insertionSort_top/AESL_inst_insertionSort/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set posOutData_group [add_wave_group posOutData(wire) -into $cinputgroup]
## add_wave /apatb_insertionSort_top/AESL_inst_insertionSort/posOutData -into $posOutData_group -radix hex
## set dataIn_group [add_wave_group dataIn(wire) -into $cinputgroup]
## add_wave /apatb_insertionSort_top/AESL_inst_insertionSort/dataIn -into $dataIn_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_insertionSort_top/AESL_inst_insertionSort/ap_start -into $blocksiggroup
## add_wave /apatb_insertionSort_top/AESL_inst_insertionSort/ap_done -into $blocksiggroup
## add_wave /apatb_insertionSort_top/AESL_inst_insertionSort/ap_idle -into $blocksiggroup
## add_wave /apatb_insertionSort_top/AESL_inst_insertionSort/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_insertionSort_top/AESL_inst_insertionSort/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_insertionSort_top/AESL_inst_insertionSort/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_insertionSort_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_insertionSort_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_insertionSort_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_insertionSort_top/LENGTH_dataIn -into $tb_portdepth_group -radix hex
## add_wave /apatb_insertionSort_top/LENGTH_posOutData -into $tb_portdepth_group -radix hex
## add_wave /apatb_insertionSort_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_insertionSort_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_posOutData_group [add_wave_group posOutData(wire) -into $tbcinputgroup]
## add_wave /apatb_insertionSort_top/posOutData -into $tb_posOutData_group -radix hex
## set tb_dataIn_group [add_wave_group dataIn(wire) -into $tbcinputgroup]
## add_wave /apatb_insertionSort_top/dataIn -into $tb_dataIn_group -radix hex
## save_wave_config insertionSort.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 512 [0.00%] @ "125000"
// RTL Simulation : 512 / 512 [0.00%] @ "673395000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 673435 ns : File "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.autotb.v" Line 319
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jul 08 11:50:00 2021...
