{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421962150014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421962150015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 22 13:29:09 2015 " "Processing started: Thu Jan 22 13:29:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421962150015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1421962150015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lights -c lights " "Command: quartus_map --read_settings_files=on --write_settings_files=off lights -c lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1421962150015 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1421962153215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_drawer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixel_drawer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_drawer-rtl " "Found design unit 1: pixel_drawer-rtl" {  } { { "pixel_drawer.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/pixel_drawer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154457 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_drawer " "Found entity 1: pixel_drawer" {  } { { "pixel_drawer.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/pixel_drawer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system-rtl " "Found design unit 1: nios_system-rtl" {  } { { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154514 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_width_adapter-rtl " "Found design unit 1: nios_system_width_adapter-rtl" {  } { { "nios_system/synthesis/nios_system_width_adapter.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154521 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_width_adapter " "Found entity 1: nios_system_width_adapter" {  } { { "nios_system/synthesis/nios_system_width_adapter.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_width_adapter_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_width_adapter_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_width_adapter_002-rtl " "Found design unit 1: nios_system_width_adapter_002-rtl" {  } { { "nios_system/synthesis/nios_system_width_adapter_002.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_002.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154527 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_width_adapter_002 " "Found entity 1: nios_system_width_adapter_002" {  } { { "nios_system/synthesis/nios_system_width_adapter_002.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_width_adapter_005.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_width_adapter_005.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_width_adapter_005-rtl " "Found design unit 1: nios_system_width_adapter_005-rtl" {  } { { "nios_system/synthesis/nios_system_width_adapter_005.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_005.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154532 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_width_adapter_005 " "Found entity 1: nios_system_width_adapter_005" {  } { { "nios_system/synthesis/nios_system_width_adapter_005.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_005.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_width_adapter_007.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_width_adapter_007.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_width_adapter_007-rtl " "Found design unit 1: nios_system_width_adapter_007-rtl" {  } { { "nios_system/synthesis/nios_system_width_adapter_007.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_007.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154538 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_width_adapter_007 " "Found entity 1: nios_system_width_adapter_007" {  } { { "nios_system/synthesis/nios_system_width_adapter_007.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_007.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_burst_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_burst_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_burst_adapter-rtl " "Found design unit 1: nios_system_burst_adapter-rtl" {  } { { "nios_system/synthesis/nios_system_burst_adapter.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_burst_adapter.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154544 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_burst_adapter " "Found entity 1: nios_system_burst_adapter" {  } { { "nios_system/synthesis/nios_system_burst_adapter.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_burst_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_burst_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_burst_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_burst_adapter_001-rtl " "Found design unit 1: nios_system_burst_adapter_001-rtl" {  } { { "nios_system/synthesis/nios_system_burst_adapter_001.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_burst_adapter_001.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154550 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_burst_adapter_001 " "Found entity 1: nios_system_burst_adapter_001" {  } { { "nios_system/synthesis/nios_system_burst_adapter_001.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_burst_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller-rtl " "Found design unit 1: nios_system_rst_controller-rtl" {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154560 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller " "Found entity 1: nios_system_rst_controller" {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller_001-rtl " "Found design unit 1: nios_system_rst_controller_001-rtl" {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154571 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller_001 " "Found entity 1: nios_system_rst_controller_001" {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154582 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154593 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154604 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154614 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154626 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_sdram_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_system_sdram_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154639 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_system_sdram_s1_translator_avalon_universal_slave_0_agent" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154651 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: nios_system_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154662 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_instruction_master_translator " "Found entity 1: nios_system_nios2_qsys_0_instruction_master_translator" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: nios_system_nios2_qsys_0_data_master_translator-rtl" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154673 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_data_master_translator " "Found entity 1: nios_system_nios2_qsys_0_data_master_translator" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator-rtl " "Found design unit 1: nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator-rtl" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154686 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator " "Found entity 1: nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_pixel_drawer_0_avalon_master_translator-rtl " "Found design unit 1: nios_system_pixel_drawer_0_avalon_master_translator-rtl" {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154697 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_drawer_0_avalon_master_translator " "Found entity 1: nios_system_pixel_drawer_0_avalon_master_translator" {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: nios_system_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154706 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_translator" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: nios_system_onchip_memory2_0_s1_translator-rtl" {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154713 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory2_0_s1_translator " "Found entity 1: nios_system_onchip_memory2_0_s1_translator" {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_sdram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sdram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_sdram_s1_translator-rtl " "Found design unit 1: nios_system_sdram_s1_translator-rtl" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154720 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_s1_translator " "Found entity 1: nios_system_sdram_s1_translator" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_pixel_drawer_0_avalon_slave_0_translator-rtl " "Found design unit 1: nios_system_pixel_drawer_0_avalon_slave_0_translator-rtl" {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154727 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_drawer_0_avalon_slave_0_translator " "Found entity 1: nios_system_pixel_drawer_0_avalon_slave_0_translator" {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_switches_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_switches_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_switches_s1_translator-rtl " "Found design unit 1: nios_system_switches_s1_translator-rtl" {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154734 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_switches_s1_translator " "Found entity 1: nios_system_switches_s1_translator" {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_leds_s1_translator-rtl " "Found design unit 1: nios_system_leds_s1_translator-rtl" {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154741 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_leds_s1_translator " "Found entity 1: nios_system_leds_s1_translator" {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: nios_system_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154747 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: nios_system_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_character_lcd_0_avalon_lcd_slave_translator-rtl " "Found design unit 1: nios_system_character_lcd_0_avalon_lcd_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154754 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_character_lcd_0_avalon_lcd_slave_translator " "Found entity 1: nios_system_character_lcd_0_avalon_lcd_slave_translator" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_pixel_buffer_avalon_sram_slave_translator-rtl " "Found design unit 1: nios_system_pixel_buffer_avalon_sram_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154761 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_buffer_avalon_sram_slave_translator " "Found entity 1: nios_system_pixel_buffer_avalon_sram_slave_translator" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_pixel_buffer_dma_avalon_control_slave_translator-rtl " "Found design unit 1: nios_system_pixel_buffer_dma_avalon_control_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154768 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_buffer_dma_avalon_control_slave_translator " "Found entity 1: nios_system_pixel_buffer_dma_avalon_control_slave_translator" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_char_drawer_avalon_char_control_slave_translator-rtl " "Found design unit 1: nios_system_char_drawer_avalon_char_control_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154775 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_char_drawer_avalon_char_control_slave_translator " "Found entity 1: nios_system_char_drawer_avalon_char_control_slave_translator" {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_char_drawer_avalon_char_buffer_slave_translator-rtl " "Found design unit 1: nios_system_char_drawer_avalon_char_buffer_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154783 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_char_drawer_avalon_char_buffer_slave_translator " "Found entity 1: nios_system_char_drawer_avalon_char_buffer_slave_translator" {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_timer_0_s1_translator-rtl " "Found design unit 1: nios_system_timer_0_s1_translator-rtl" {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154790 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_timer_0_s1_translator " "Found entity 1: nios_system_timer_0_s1_translator" {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154797 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Found entity 1: nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154804 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Found entity 1: nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154856 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_mux_001 " "Found entity 1: nios_system_rsp_xbar_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_mux " "Found entity 1: nios_system_rsp_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_011 " "Found entity 1: nios_system_rsp_xbar_demux_011" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_011.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_007 " "Found entity 1: nios_system_rsp_xbar_demux_007" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_007.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_004 " "Found entity 1: nios_system_rsp_xbar_demux_004" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_004.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_002 " "Found entity 1: nios_system_rsp_xbar_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux " "Found entity 1: nios_system_rsp_xbar_demux" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_mux_011 " "Found entity 1: nios_system_cmd_xbar_mux_011" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_011.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_011.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_mux_002 " "Found entity 1: nios_system_cmd_xbar_mux_002" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_mux " "Found entity 1: nios_system_cmd_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux_002 " "Found entity 1: nios_system_cmd_xbar_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux_001 " "Found entity 1: nios_system_cmd_xbar_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux " "Found entity 1: nios_system_cmd_xbar_demux" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962154994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962154994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155038 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155038 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155038 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155038 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155038 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155038 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_011.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_011.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_011.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_011.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_011_default_decode " "Found entity 1: nios_system_id_router_011_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_011.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155052 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_011 " "Found entity 2: nios_system_id_router_011" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_011.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_011.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_007.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_007.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_007.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_007.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_007_default_decode " "Found entity 1: nios_system_id_router_007_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_007.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155065 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_007 " "Found entity 2: nios_system_id_router_007" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_007.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_004_default_decode " "Found entity 1: nios_system_id_router_004_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155076 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_004 " "Found entity 2: nios_system_id_router_004" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_002_default_decode " "Found entity 1: nios_system_id_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155088 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_002 " "Found entity 2: nios_system_id_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router.sv(48) " "Verilog HDL Declaration information at nios_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router.sv(49) " "Verilog HDL Declaration information at nios_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_default_decode " "Found entity 1: nios_system_id_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155096 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router " "Found entity 2: nios_system_id_router" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_002_default_decode " "Found entity 1: nios_system_addr_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155103 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_002 " "Found entity 2: nios_system_addr_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_001_default_decode " "Found entity 1: nios_system_addr_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155112 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_001 " "Found entity 2: nios_system_addr_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1421962155118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_default_decode " "Found entity 1: nios_system_addr_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155120 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router " "Found entity 2: nios_system_addr_router" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/pixel_drawer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/submodules/pixel_drawer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_drawer-rtl " "Found design unit 1: pixel_drawer-rtl" {  } { { "nios_system/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/pixel_drawer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155161 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_drawer " "Found entity 1: pixel_drawer" {  } { { "nios_system/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/pixel_drawer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_timer_0 " "Found entity 1: nios_system_timer_0" {  } { { "nios_system/synthesis/submodules/nios_system_timer_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_alpha_blender " "Found entity 1: nios_system_alpha_blender" {  } { { "nios_system/synthesis/submodules/nios_system_alpha_blender.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_alpha_blender.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_fb_color_rom.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_char_drawer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_char_drawer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_char_drawer " "Found entity 1: nios_system_char_drawer" {  } { { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_vga_controller " "Found entity 1: nios_system_vga_controller" {  } { { "nios_system/synthesis/submodules/nios_system_vga_controller.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_vga_controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_video_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_video_fifo " "Found entity 1: nios_system_video_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_video_fifo.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_video_fifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155253 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1421962155260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_scaler " "Found entity 1: nios_system_scaler" {  } { { "nios_system/synthesis/submodules/nios_system_scaler.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rgb_resampler " "Found entity 1: nios_system_rgb_resampler" {  } { { "nios_system/synthesis/submodules/nios_system_rgb_resampler.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rgb_resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_buffer_dma " "Found entity 1: nios_system_pixel_buffer_dma" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_buffer " "Found entity 1: nios_system_pixel_buffer" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_key1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_key1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_key1 " "Found entity 1: nios_system_key1" {  } { { "nios_system/synthesis/submodules/nios_system_key1.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_key1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_clocks " "Found entity 1: nios_system_clocks" {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_character_lcd_communication.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_communication " "Found entity 1: altera_up_character_lcd_communication" {  } { { "nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_character_lcd_communication.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_initialization " "Found entity 1: altera_up_character_lcd_initialization" {  } { { "nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_character_lcd_initialization.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_character_lcd_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_character_lcd_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_character_lcd_0 " "Found entity 1: nios_system_character_lcd_0" {  } { { "nios_system/synthesis/submodules/nios_system_character_lcd_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_character_lcd_0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_input_efifo_module " "Found entity 1: nios_system_sdram_input_efifo_module" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155328 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram " "Found entity 2: nios_system_sdram" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_0_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155338 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_jtag_uart_0_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155338 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_0_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155338 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_jtag_uart_0_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155338 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart_0 " "Found entity 5: nios_system_jtag_uart_0" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_LEDs " "Found entity 1: nios_system_LEDs" {  } { { "nios_system/synthesis/submodules/nios_system_LEDs.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_switches " "Found entity 1: nios_system_switches" {  } { { "nios_system/synthesis/submodules/nios_system_switches.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory2_0 " "Found entity 1: nios_system_onchip_memory2_0" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios_system_nios2_qsys_0_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios_system_nios2_qsys_0_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios_system_nios2_qsys_0_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios_system_nios2_qsys_0_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios_system_nios2_qsys_0_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: nios_system_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: nios_system_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: nios_system_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios_system_nios2_qsys_0_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios_system_nios2_qsys_0_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_qsys_0_nios2_oci " "Found entity 20: nios_system_nios2_qsys_0_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_qsys_0 " "Found entity 21: nios_system_nios2_qsys_0" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_system_nios2_qsys_0_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_test_bench " "Found entity 1: nios_system_nios2_qsys_0_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lights.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lights-Structure " "Found design unit 1: lights-Structure" {  } { { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155432 ""} { "Info" "ISGN_ENTITY_NAME" "1 lights " "Found entity 1: lights" {  } { { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962155432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962155432 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(316) " "Verilog HDL or VHDL warning at nios_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421962155551 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(326) " "Verilog HDL or VHDL warning at nios_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421962155551 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(336) " "Verilog HDL or VHDL warning at nios_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421962155551 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(680) " "Verilog HDL or VHDL warning at nios_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421962155555 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421962155567 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421962155567 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421962155568 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1421962155574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lights " "Elaborating entity \"lights\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1421962155921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:NiosII " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:NiosII\"" {  } { { "lights.vhd" "NiosII" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962155954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_system_nios2_qsys_0\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962157757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_test_bench nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench " "Elaborating entity \"nios_system_nios2_qsys_0_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_test_bench" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_register_bank_a_module nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios_system_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_register_bank_a" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962158579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_system_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158581 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421962158581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dah1 " "Found entity 1: altsyncram_dah1" {  } { { "db/altsyncram_dah1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_dah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962158803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962158803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dah1 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_dah1:auto_generated " "Elaborating entity \"altsyncram_dah1\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_a_module:nios_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_dah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962158810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_register_bank_b_module nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios_system_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_register_bank_b" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962159209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_system_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159209 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421962159209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eah1 " "Found entity 1: altsyncram_eah1" {  } { { "db/altsyncram_eah1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_eah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962159376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962159376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eah1 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_eah1:auto_generated " "Elaborating entity \"altsyncram_eah1\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_register_bank_b_module:nios_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_eah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_debug nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962159907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159907 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421962159907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_ocimem nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_ociram_sp_ram_module nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios_system_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962159985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962160055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_system_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160056 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421962160056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hn81 " "Found entity 1: altsyncram_hn81" {  } { { "db/altsyncram_hn81.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_hn81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962160207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962160207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hn81 nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_hn81:auto_generated " "Elaborating entity \"altsyncram_hn81\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_hn81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_avalon_reg nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_avalon_reg:the_nios_system_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_avalon_reg:the_nios_system_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_break nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_break:the_nios_system_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_break:the_nios_system_nios2_qsys_0_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_xbrk nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_xbrk:the_nios_system_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_xbrk:the_nios_system_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_dbrk nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dbrk:the_nios_system_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dbrk:the_nios_system_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_itrace nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_itrace:the_nios_system_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_itrace:the_nios_system_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_dtrace nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_td_mode nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace\|nios_system_nios2_qsys_0_nios2_oci_td_mode:nios_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_system_nios2_qsys_0_nios2_oci_dtrace\|nios_system_nios2_qsys_0_nios2_oci_td_mode:nios_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_fifo nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_compute_tm_count nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_compute_tm_count:nios_system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_compute_tm_count:nios_system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_fifowp_inc nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifowp_inc:nios_system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifowp_inc:nios_system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_fifocount_inc nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifocount_inc:nios_system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_nios2_oci_fifocount_inc:nios_system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "nios_system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962160963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_oci_test_bench nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_oci_test_bench:the_nios_system_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios_system_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_fifo:the_nios_system_nios2_qsys_0_nios2_oci_fifo\|nios_system_nios2_qsys_0_oci_test_bench:the_nios_system_nios2_qsys_0_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161010 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_system_nios2_qsys_0_oci_test_bench " "Entity \"nios_system_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1421962161012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_pib nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_pib:the_nios_system_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_pib:the_nios_system_nios2_qsys_0_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_nios2_oci_im nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_im:the_nios_system_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios_system_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_oci_im:the_nios_system_nios2_qsys_0_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_wrapper nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_tck nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_system_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_system_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_sysclk nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_system_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios_system_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962161378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161378 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421962161378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161387 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_memory2_0 nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_system_onchip_memory2_0\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "onchip_memory2_0" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962161556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161556 ""}  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421962161556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bcd1 " "Found entity 1: altsyncram_bcd1" {  } { { "db/altsyncram_bcd1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_bcd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962161709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962161709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bcd1 nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bcd1:auto_generated " "Elaborating entity \"altsyncram_bcd1\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bcd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962161713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_switches nios_system:NiosII\|nios_system_switches:switches " "Elaborating entity \"nios_system_switches\" for hierarchy \"nios_system:NiosII\|nios_system_switches:switches\"" {  } { { "nios_system/synthesis/nios_system.vhd" "switches" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_LEDs nios_system:NiosII\|nios_system_LEDs:leds " "Elaborating entity \"nios_system_LEDs\" for hierarchy \"nios_system:NiosII\|nios_system_LEDs:leds\"" {  } { { "nios_system/synthesis/nios_system.vhd" "leds" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_system_jtag_uart_0\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "jtag_uart_0" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_w nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_w\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_w" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "wfifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962162255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162255 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421962162255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962162383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962162383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962162417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962162417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962162507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962162507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962162645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962162645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962162651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962163466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962163466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962163471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962163765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962163765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962163775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962163943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962163943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962163948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_r nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_r\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_r" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962163986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "nios_system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962164349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164350 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421962164350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram nios_system:NiosII\|nios_system_sdram:sdram " "Elaborating entity \"nios_system_sdram\" for hierarchy \"nios_system:NiosII\|nios_system_sdram:sdram\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sdram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_input_efifo_module nios_system:NiosII\|nios_system_sdram:sdram\|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module " "Elaborating entity \"nios_system_sdram_input_efifo_module\" for hierarchy \"nios_system:NiosII\|nios_system_sdram:sdram\|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "the_nios_system_sdram_input_efifo_module" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_character_lcd_0 nios_system:NiosII\|nios_system_character_lcd_0:character_lcd_0 " "Elaborating entity \"nios_system_character_lcd_0\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0:character_lcd_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "character_lcd_0" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_communication nios_system:NiosII\|nios_system_character_lcd_0:character_lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm " "Elaborating entity \"altera_up_character_lcd_communication\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0:character_lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\"" {  } { { "nios_system/synthesis/submodules/nios_system_character_lcd_0.v" "Char_LCD_Comm" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_character_lcd_0.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_initialization nios_system:NiosII\|nios_system_character_lcd_0:character_lcd_0\|altera_up_character_lcd_initialization:Char_LCD_Init " "Elaborating entity \"altera_up_character_lcd_initialization\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0:character_lcd_0\|altera_up_character_lcd_initialization:Char_LCD_Init\"" {  } { { "nios_system/synthesis/submodules/nios_system_character_lcd_0.v" "Char_LCD_Init" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_character_lcd_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clocks nios_system:NiosII\|nios_system_clocks:clocks " "Elaborating entity \"nios_system_clocks\" for hierarchy \"nios_system:NiosII\|nios_system_clocks:clocks\"" {  } { { "nios_system/synthesis/nios_system.vhd" "clocks" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_clocks.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_clocks.v" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164906 ""}  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_clocks.v" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421962164906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_key1 nios_system:NiosII\|nios_system_key1:key1 " "Elaborating entity \"nios_system_key1\" for hierarchy \"nios_system:NiosII\|nios_system_key1:key1\"" {  } { { "nios_system/synthesis/nios_system.vhd" "key1" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962164921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer nios_system:NiosII\|nios_system_pixel_buffer:pixel_buffer " "Elaborating entity \"nios_system_pixel_buffer\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer:pixel_buffer\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer_dma nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma " "Elaborating entity \"nios_system_pixel_buffer_dma\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer_dma" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nios_system_pixel_buffer_dma.v(256) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(256): truncated value with size 32 to match size of target (16)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421962165214 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nios_system_pixel_buffer_dma.v(257) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(257): truncated value with size 32 to match size of target (16)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421962165214 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_system_pixel_buffer_dma.v(262) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(262): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421962165215 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_system_pixel_buffer_dma.v(263) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(263): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421962165215 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 nios_system_pixel_buffer_dma.v(343) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(343): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421962165219 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_system_pixel_buffer_dma.v(357) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(357): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421962165220 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "Image_Buffer" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962165383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165383 ""}  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421962165383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_70a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_70a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_70a1 " "Found entity 1: scfifo_70a1" {  } { { "db/scfifo_70a1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/scfifo_70a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962165514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962165514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_70a1 nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated " "Elaborating entity \"scfifo_70a1\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sn31 " "Found entity 1: a_dpfifo_sn31" {  } { { "db/a_dpfifo_sn31.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_sn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962165578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962165578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sn31 nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo " "Elaborating entity \"a_dpfifo_sn31\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\"" {  } { { "db/scfifo_70a1.tdf" "dpfifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/scfifo_70a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3d81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3d81 " "Found entity 1: altsyncram_3d81" {  } { { "db/altsyncram_3d81.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_3d81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962165741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962165741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3d81 nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram " "Elaborating entity \"altsyncram_3d81\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\"" {  } { { "db/a_dpfifo_sn31.tdf" "FIFOram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_sn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962165927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962165927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_sn31.tdf" "almost_full_comparer" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_sn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_sn31.tdf" "three_comparison" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_sn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962165953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962166116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962166116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_sn31.tdf" "rd_ptr_msb" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_sn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962166357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962166357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_sn31.tdf" "usedw_counter" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_sn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962166531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962166531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_sn31.tdf" "wr_ptr" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_sn31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rgb_resampler nios_system:NiosII\|nios_system_rgb_resampler:rgb_resampler " "Elaborating entity \"nios_system_rgb_resampler\" for hierarchy \"nios_system:NiosII\|nios_system_rgb_resampler:rgb_resampler\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rgb_resampler" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166568 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a nios_system_rgb_resampler.v(125) " "Verilog HDL or VHDL warning at nios_system_rgb_resampler.v(125): object \"a\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_rgb_resampler.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rgb_resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421962166569 "|lights|nios_system:NiosII|nios_system_rgb_resampler:rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_scaler nios_system:NiosII\|nios_system_scaler:scaler " "Elaborating entity \"nios_system_scaler\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\"" {  } { { "nios_system/synthesis/nios_system.vhd" "scaler" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "nios_system/synthesis/submodules/nios_system_scaler.v" "Multiply_Height" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_scaler.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421962166648 "|lights|nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421962166649 "|lights|nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421962166650 "|lights|nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962166798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166798 ""}  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421962166798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qd31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qd31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qd31 " "Found entity 1: scfifo_qd31" {  } { { "db/scfifo_qd31.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/scfifo_qd31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962166937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962166937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qd31 nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated " "Elaborating entity \"scfifo_qd31\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962166943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d531 " "Found entity 1: a_dpfifo_d531" {  } { { "db/a_dpfifo_d531.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_d531.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962167674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962167674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d531 nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo " "Elaborating entity \"a_dpfifo_d531\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\"" {  } { { "db/scfifo_qd31.tdf" "dpfifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/scfifo_qd31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962167683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pc81 " "Found entity 1: altsyncram_pc81" {  } { { "db/altsyncram_pc81.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_pc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962167935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962167935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pc81 nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram " "Elaborating entity \"altsyncram_pc81\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\"" {  } { { "db/a_dpfifo_d531.tdf" "FIFOram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_d531.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962167940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4o8 " "Found entity 1: cmpr_4o8" {  } { { "db/cmpr_4o8.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cmpr_4o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962168217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962168217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer " "Elaborating entity \"cmpr_4o8\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d531.tdf" "almost_full_comparer" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_d531.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962168222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison " "Elaborating entity \"cmpr_4o8\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison\"" {  } { { "db/a_dpfifo_d531.tdf" "three_comparison" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_d531.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962168245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5b " "Found entity 1: cntr_f5b" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_f5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962168396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962168396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f5b nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_f5b:rd_ptr_msb " "Elaborating entity \"cntr_f5b\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_f5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d531.tdf" "rd_ptr_msb" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_d531.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962168401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s57 " "Found entity 1: cntr_s57" {  } { { "db/cntr_s57.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_s57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962168554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962168554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s57 nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter " "Elaborating entity \"cntr_s57\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter\"" {  } { { "db/a_dpfifo_d531.tdf" "usedw_counter" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_d531.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962168559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5b " "Found entity 1: cntr_g5b" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cntr_g5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962168719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962168719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g5b nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr " "Elaborating entity \"cntr_g5b\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\"" {  } { { "db/a_dpfifo_d531.tdf" "wr_ptr" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_dpfifo_d531.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962168724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"nios_system:NiosII\|nios_system_scaler:scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "nios_system/synthesis/submodules/nios_system_scaler.v" "Multiply_Width" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_scaler.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421962169360 "|lights|nios_system:NiosII|nios_system_scaler:scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_video_fifo nios_system:NiosII\|nios_system_video_fifo:video_fifo " "Elaborating entity \"nios_system_video_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "video_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\"" {  } { { "nios_system/synthesis/submodules/nios_system_video_fifo.v" "Data_FIFO" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_video_fifo.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\"" {  } { { "nios_system/synthesis/submodules/nios_system_video_fifo.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_video_fifo.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962169679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169679 ""}  } { { "nios_system/synthesis/submodules/nios_system_video_fifo.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_video_fifo.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421962169679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5oj1 " "Found entity 1: dcfifo_5oj1" {  } { { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962169860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962169860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5oj1 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated " "Elaborating entity \"dcfifo_5oj1\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bcb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bcb " "Found entity 1: a_gray2bin_bcb" {  } { { "db/a_gray2bin_bcb.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_gray2bin_bcb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962169909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962169909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bcb nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bcb\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962169917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_f86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f86 " "Found entity 1: a_graycounter_f86" {  } { { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_graycounter_f86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962170084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962170084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f86 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p " "Elaborating entity \"a_graycounter_f86\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "rdptr_g1p" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962170089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_41c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_41c " "Found entity 1: a_graycounter_41c" {  } { { "db/a_graycounter_41c.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_graycounter_41c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962170227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962170227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p " "Elaborating entity \"a_graycounter_41c\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g1p" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962170232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_31c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_31c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_31c " "Found entity 1: a_graycounter_31c" {  } { { "db/a_graycounter_31c.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_graycounter_31c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962170431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962170431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_31c nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp " "Elaborating entity \"a_graycounter_31c\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_gp" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962170436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ku.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ku " "Found entity 1: altsyncram_7ku" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_7ku.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962170600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962170600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ku nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram " "Elaborating entity \"altsyncram_7ku\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\"" {  } { { "db/dcfifo_5oj1.tdf" "fifo_ram" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962170609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962170759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962170759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr " "Elaborating entity \"dffpipe_c2e\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_5oj1.tdf" "rdaclr" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962170764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7u7 " "Found entity 1: alt_synch_pipe_7u7" {  } { { "db/alt_synch_pipe_7u7.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/alt_synch_pipe_7u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962170793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962170793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\"" {  } { { "db/dcfifo_5oj1.tdf" "rs_dgwp" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962170797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962170915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962170915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_7u7.tdf" "dffpipe16" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/alt_synch_pipe_7u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962170920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962170968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962170968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_brp" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962170973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/alt_synch_pipe_8u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962171046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962171046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_dgrp" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962171055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962171152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962171152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe20" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/alt_synch_pipe_8u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962171157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o16 " "Found entity 1: cmpr_o16" {  } { { "db/cmpr_o16.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/cmpr_o16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962172076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962172076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o16 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_o16\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_5oj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962172305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962172305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_5oj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_vga_controller nios_system:NiosII\|nios_system_vga_controller:vga_controller " "Elaborating entity \"nios_system_vga_controller\" for hierarchy \"nios_system:NiosII\|nios_system_vga_controller:vga_controller\"" {  } { { "nios_system/synthesis/nios_system.vhd" "vga_controller" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing nios_system:NiosII\|nios_system_vga_controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"nios_system:NiosII\|nios_system_vga_controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "nios_system/synthesis/submodules/nios_system_vga_controller.v" "VGA_Timing" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_vga_controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172426 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421962172429 "|lights|nios_system:NiosII|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1421962172429 "|lights|nios_system:NiosII|nios_system_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_char_drawer nios_system:NiosII\|nios_system_char_drawer:char_drawer " "Elaborating entity \"nios_system_char_drawer\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\"" {  } { { "nios_system/synthesis/nios_system.vhd" "char_drawer" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\"" {  } { { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "Char_Buffer_Memory" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\"" {  } { { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 379 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172614 ""}  } { { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 379 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421962172614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4272 " "Found entity 1: altsyncram_4272" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_4272.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962172755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962172755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4272 nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated " "Elaborating entity \"altsyncram_4272\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962172760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962173370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962173370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2 " "Elaborating entity \"decode_1oa\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2\"" {  } { { "db/altsyncram_4272.tdf" "decode2" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_4272.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a " "Elaborating entity \"decode_1oa\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a\"" {  } { { "db/altsyncram_4272.tdf" "decode_a" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_4272.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962173542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962173542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4 " "Elaborating entity \"mux_hib\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4\"" {  } { { "db/altsyncram_4272.tdf" "mux4" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_4272.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "Character_Rom" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173666 ""}  } { { "nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1421962173666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e5i1 " "Found entity 1: altsyncram_e5i1" {  } { { "db/altsyncram_e5i1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_e5i1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962173809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962173809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e5i1 nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated " "Elaborating entity \"altsyncram_e5i1\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962173813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aib " "Found entity 1: mux_aib" {  } { { "db/mux_aib.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/mux_aib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421962174011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421962174011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aib nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2 " "Elaborating entity \"mux_aib\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2\"" {  } { { "db/altsyncram_e5i1.tdf" "mux2" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_e5i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_alpha_blender nios_system:NiosII\|nios_system_alpha_blender:alpha_blender " "Elaborating entity \"nios_system_alpha_blender\" for hierarchy \"nios_system:NiosII\|nios_system_alpha_blender:alpha_blender\"" {  } { { "nios_system/synthesis/nios_system.vhd" "alpha_blender" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple nios_system:NiosII\|nios_system_alpha_blender:alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"nios_system:NiosII\|nios_system_alpha_blender:alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "nios_system/synthesis/submodules/nios_system_alpha_blender.v" "alpha_blender" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_alpha_blender.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_timer_0 nios_system:NiosII\|nios_system_timer_0:timer_0 " "Elaborating entity \"nios_system_timer_0\" for hierarchy \"nios_system:NiosII\|nios_system_timer_0:timer_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "timer_0" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_drawer nios_system:NiosII\|pixel_drawer:pixel_drawer_0 " "Elaborating entity \"pixel_drawer\" for hierarchy \"nios_system:NiosII\|pixel_drawer:pixel_drawer_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_drawer_0" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_instruction_master_translator nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"nios_system_nios2_qsys_0_instruction_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174422 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_system_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174426 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174426 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174427 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_system_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174427 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_system_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174427 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_data_master_translator nios_system:NiosII\|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"nios_system_nios2_qsys_0_data_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174508 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_system_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174512 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174512 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174512 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_system_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174513 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_system_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174513 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174625 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174628 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174629 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174629 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174629 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_drawer_0_avalon_master_translator nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator " "Elaborating entity \"nios_system_pixel_drawer_0_avalon_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_drawer_0_avalon_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174701 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_system_pixel_drawer_0_avalon_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174704 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_pixel_drawer_0_avalon_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174704 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_pixel_drawer_0_avalon_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174705 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_system_pixel_drawer_0_avalon_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174705 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_system_pixel_drawer_0_avalon_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174705 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator\|altera_merlin_master_translator:pixel_drawer_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_master_translator:pixel_drawer_0_avalon_master_translator\|altera_merlin_master_translator:pixel_drawer_0_avalon_master_translator\"" {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" "pixel_drawer_0_avalon_master_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_translator nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174797 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174800 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174801 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174802 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174802 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174802 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174803 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174803 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174804 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174804 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174805 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174806 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_memory2_0_s1_translator nios_system:NiosII\|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"nios_system_onchip_memory2_0_s1_translator\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174915 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174921 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174921 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174921 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174922 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174922 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174923 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_system_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174923 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174924 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174924 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174925 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962174926 "|lights|nios_system:NiosII|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962174962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_s1_translator nios_system:NiosII\|nios_system_sdram_s1_translator:sdram_s1_translator " "Elaborating entity \"nios_system_sdram_s1_translator\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator:sdram_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sdram_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175031 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_sdram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175034 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_sdram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175034 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_sdram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175035 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_sdram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175035 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_sdram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175035 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_sdram_s1_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175035 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_sdram_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175035 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_sdram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175036 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_sdram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175036 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_sdram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175036 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_sdram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175037 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "sdram_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_drawer_0_avalon_slave_0_translator nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator " "Elaborating entity \"nios_system_pixel_drawer_0_avalon_slave_0_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_drawer_0_avalon_slave_0_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175151 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(56) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175154 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175154 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175154 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175154 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175155 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175155 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175155 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175155 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175156 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175156 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175156 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175157 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175157 "|lights|nios_system:NiosII|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator\|altera_merlin_slave_translator:pixel_drawer_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_drawer_0_avalon_slave_0_translator:pixel_drawer_0_avalon_slave_0_translator\|altera_merlin_slave_translator:pixel_drawer_0_avalon_slave_0_translator\"" {  } { { "nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" "pixel_drawer_0_avalon_slave_0_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_drawer_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_switches_s1_translator nios_system:NiosII\|nios_system_switches_s1_translator:switches_s1_translator " "Elaborating entity \"nios_system_switches_s1_translator\" for hierarchy \"nios_system:NiosII\|nios_system_switches_s1_translator:switches_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "switches_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175268 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_switches_s1_translator.vhd(53) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175271 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_switches_s1_translator.vhd(54) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175271 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_switches_s1_translator.vhd(55) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175271 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_switches_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175272 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_system_switches_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175272 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_switches_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175272 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_switches_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175272 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_switches_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175273 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_switches_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175273 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_system_switches_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175273 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios_system_switches_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175273 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_switches_s1_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175274 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios_system_switches_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175274 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_switches_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175274 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_switches_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175275 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_switches_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_switches_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175275 "|lights|nios_system:NiosII|nios_system_switches_s1_translator:switches_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_switches_s1_translator:switches_s1_translator\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_switches_s1_translator:switches_s1_translator\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "nios_system/synthesis/nios_system_switches_s1_translator.vhd" "switches_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_switches_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_leds_s1_translator nios_system:NiosII\|nios_system_leds_s1_translator:leds_s1_translator " "Elaborating entity \"nios_system_leds_s1_translator\" for hierarchy \"nios_system:NiosII\|nios_system_leds_s1_translator:leds_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "leds_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175369 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175374 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175374 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175375 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175375 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175375 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175375 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175376 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175376 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_system_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175376 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175376 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175377 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175377 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_leds_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175377 "|lights|nios_system:NiosII|nios_system_leds_s1_translator:leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_avalon_jtag_slave_translator nios_system:NiosII\|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"nios_system_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175422 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175425 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175426 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175426 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175426 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175427 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175427 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175427 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175427 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175428 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175428 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175428 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175429 "|lights|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_character_lcd_0_avalon_lcd_slave_translator nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator " "Elaborating entity \"nios_system_character_lcd_0_avalon_lcd_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "character_lcd_0_avalon_lcd_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175519 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175521 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175522 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175522 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175522 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175522 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175523 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175523 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175523 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175524 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175524 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175524 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175525 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator\|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator:character_lcd_0_avalon_lcd_slave_translator\|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" "character_lcd_0_avalon_lcd_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer_avalon_sram_slave_translator nios_system:NiosII\|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator " "Elaborating entity \"nios_system_pixel_buffer_avalon_sram_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer_avalon_sram_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175649 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175653 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175653 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175653 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(61): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175654 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175654 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175654 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175654 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175655 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175655 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175655 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175656 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_avalon_sram_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175656 "|lights|nios_system:NiosII|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_avalon_sram_slave_translator:pixel_buffer_avalon_sram_slave_translator\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" "pixel_buffer_avalon_sram_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_avalon_sram_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer_dma_avalon_control_slave_translator nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator " "Elaborating entity \"nios_system_pixel_buffer_dma_avalon_control_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer_dma_avalon_control_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175729 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175732 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(58): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175732 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175732 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(60): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175733 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175733 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175734 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175734 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175734 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175735 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175735 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175735 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175736 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" "pixel_buffer_dma_avalon_control_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_char_drawer_avalon_char_control_slave_translator nios_system:NiosII\|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator " "Elaborating entity \"nios_system_char_drawer_avalon_char_control_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "char_drawer_avalon_char_control_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175814 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_char_drawer_avalon_char_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175817 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_char_drawer_avalon_char_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175818 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_char_drawer_avalon_char_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175818 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_char_drawer_avalon_char_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175818 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_char_drawer_avalon_char_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175819 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_char_drawer_avalon_char_control_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175819 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_char_drawer_avalon_char_control_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175820 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_char_drawer_avalon_char_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175821 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_char_drawer_avalon_char_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175821 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_char_drawer_avalon_char_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175822 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_char_drawer_avalon_char_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175822 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator\|altera_merlin_slave_translator:char_drawer_avalon_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer_avalon_char_control_slave_translator:char_drawer_avalon_char_control_slave_translator\|altera_merlin_slave_translator:char_drawer_avalon_char_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" "char_drawer_avalon_char_control_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_char_drawer_avalon_char_buffer_slave_translator nios_system:NiosII\|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator " "Elaborating entity \"nios_system_char_drawer_avalon_char_buffer_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "char_drawer_avalon_char_buffer_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 5994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175906 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175909 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175909 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175910 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175910 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175910 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175910 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175911 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175911 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175911 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175912 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962175912 "|lights|nios_system:NiosII|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator\|altera_merlin_slave_translator:char_drawer_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_char_drawer_avalon_char_buffer_slave_translator:char_drawer_avalon_char_buffer_slave_translator\|altera_merlin_slave_translator:char_drawer_avalon_char_buffer_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" "char_drawer_avalon_char_buffer_slave_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_char_drawer_avalon_char_buffer_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962175966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_timer_0_s1_translator nios_system:NiosII\|nios_system_timer_0_s1_translator:timer_0_s1_translator " "Elaborating entity \"nios_system_timer_0_s1_translator\" for hierarchy \"nios_system:NiosII\|nios_system_timer_0_s1_translator:timer_0_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "timer_0_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962176010 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_timer_0_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176014 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_timer_0_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176015 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_timer_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176015 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_timer_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176016 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_timer_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176016 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_timer_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176017 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_timer_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176017 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_timer_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176017 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_system_timer_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176018 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_timer_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176019 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_timer_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176019 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_timer_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176020 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_timer_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_timer_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176020 "|lights|nios_system:NiosII|nios_system_timer_0_s1_translator:timer_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" "timer_0_s1_translator" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_timer_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962176057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962176109 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176114 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176114 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962176178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962176234 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176241 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176242 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962176285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962176332 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176336 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176336 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962176373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962176417 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176421 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176422 "|lights|nios_system:NiosII|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962176460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962176496 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176502 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962176649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962176714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962176783 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176785 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176785 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176786 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176787 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176787 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962176787 "|lights|nios_system:NiosII|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962176886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_s1_translator_avalon_universal_slave_0_agent nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_system_sdram_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962177037 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962177043 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962177100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962177354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962177401 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962177403 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962177403 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962177404 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962177405 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962177405 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962177405 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962177439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 6836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962177787 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962177789 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962177789 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962177790 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962177791 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962177791 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962177791 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962177791 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962177792 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962177818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 7383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962178016 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178021 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962178069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962178117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 7466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962178168 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178170 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178170 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178171 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178172 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178172 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178173 "|lights|nios_system:NiosII|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962178215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 7970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962178452 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178454 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178455 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178455 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178456 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178456 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178457 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962178534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962178718 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178720 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178721 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178721 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178722 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178722 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178723 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178723 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962178723 "|lights|nios_system:NiosII|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962178766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router nios_system:NiosII\|nios_system_addr_router:addr_router " "Elaborating entity \"nios_system_addr_router\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router:addr_router\"" {  } { { "nios_system/synthesis/nios_system.vhd" "addr_router" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962179111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_default_decode nios_system:NiosII\|nios_system_addr_router:addr_router\|nios_system_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router:addr_router\|nios_system_addr_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962179174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_001 nios_system:NiosII\|nios_system_addr_router_001:addr_router_001 " "Elaborating entity \"nios_system_addr_router_001\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_001:addr_router_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "addr_router_001" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962179191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_001_default_decode nios_system:NiosII\|nios_system_addr_router_001:addr_router_001\|nios_system_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_001_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_001:addr_router_001\|nios_system_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962179285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_002 nios_system:NiosII\|nios_system_addr_router_002:addr_router_002 " "Elaborating entity \"nios_system_addr_router_002\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_002:addr_router_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "addr_router_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_002_default_decode nios_system:NiosII\|nios_system_addr_router_002:addr_router_002\|nios_system_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_002_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_002:addr_router_002\|nios_system_addr_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router nios_system:NiosII\|nios_system_id_router:id_router " "Elaborating entity \"nios_system_id_router\" for hierarchy \"nios_system:NiosII\|nios_system_id_router:id_router\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_default_decode nios_system:NiosII\|nios_system_id_router:id_router\|nios_system_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router:id_router\|nios_system_id_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_002 nios_system:NiosII\|nios_system_id_router_002:id_router_002 " "Elaborating entity \"nios_system_id_router_002\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_002:id_router_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_002_default_decode nios_system:NiosII\|nios_system_id_router_002:id_router_002\|nios_system_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_002_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_002:id_router_002\|nios_system_id_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_004 nios_system:NiosII\|nios_system_id_router_004:id_router_004 " "Elaborating entity \"nios_system_id_router_004\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_004:id_router_004\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_004" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_004_default_decode nios_system:NiosII\|nios_system_id_router_004:id_router_004\|nios_system_id_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_004_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_004:id_router_004\|nios_system_id_router_004_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_007 nios_system:NiosII\|nios_system_id_router_007:id_router_007 " "Elaborating entity \"nios_system_id_router_007\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_007:id_router_007\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_007" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_007_default_decode nios_system:NiosII\|nios_system_id_router_007:id_router_007\|nios_system_id_router_007_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_007_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_007:id_router_007\|nios_system_id_router_007_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_007.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_011 nios_system:NiosII\|nios_system_id_router_011:id_router_011 " "Elaborating entity \"nios_system_id_router_011\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_011:id_router_011\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_011" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_011_default_decode nios_system:NiosII\|nios_system_id_router_011:id_router_011\|nios_system_id_router_011_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_011_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_011:id_router_011\|nios_system_id_router_011_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_011.sv" "the_default_decode" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_id_router_011.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_burst_adapter nios_system:NiosII\|nios_system_burst_adapter:burst_adapter " "Elaborating entity \"nios_system_burst_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter:burst_adapter\"" {  } { { "nios_system/synthesis/nios_system.vhd" "burst_adapter" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:NiosII\|nios_system_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios_system/synthesis/nios_system_burst_adapter.vhd" "burst_adapter" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_burst_adapter.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system:NiosII\|nios_system_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_burst_adapter_001 nios_system:NiosII\|nios_system_burst_adapter_001:burst_adapter_001 " "Elaborating entity \"nios_system_burst_adapter_001\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter_001:burst_adapter_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "burst_adapter_001" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 8950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:NiosII\|nios_system_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "nios_system/synthesis/nios_system_burst_adapter_001.vhd" "burst_adapter_001" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_burst_adapter_001.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system:NiosII\|nios_system_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_burst_adapter nios_system:NiosII\|nios_system_burst_adapter:burst_adapter_002 " "Elaborating entity \"nios_system_burst_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter:burst_adapter_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "burst_adapter_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:NiosII\|nios_system_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios_system/synthesis/nios_system_burst_adapter.vhd" "burst_adapter" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_burst_adapter.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rst_controller nios_system:NiosII\|nios_system_rst_controller:rst_controller " "Elaborating entity \"nios_system_rst_controller\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rst_controller" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:NiosII\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "rst_controller" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:NiosII\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rst_controller_001 nios_system:NiosII\|nios_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios_system_rst_controller_001\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller_001:rst_controller_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rst_controller_001" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180967 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios_system_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at nios_system_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421962180969 "|lights|nios_system:NiosII|nios_system_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:NiosII\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962180991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux nios_system:NiosII\|nios_system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_system_cmd_xbar_demux\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_demux" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962181037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux_001 nios_system:NiosII\|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_system_cmd_xbar_demux_001\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_demux_001" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962181073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux_002 nios_system:NiosII\|nios_system_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"nios_system_cmd_xbar_demux_002\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_demux_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962181152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_mux nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_system_cmd_xbar_mux\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_mux" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962181178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962181231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962181260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_mux_002 nios_system:NiosII\|nios_system_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"nios_system_cmd_xbar_mux_002\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_mux_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962181382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_mux_011 nios_system:NiosII\|nios_system_cmd_xbar_mux_011:cmd_xbar_mux_011 " "Elaborating entity \"nios_system_cmd_xbar_mux_011\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux_011:cmd_xbar_mux_011\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_mux_011" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962181506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_cmd_xbar_mux_011:cmd_xbar_mux_011\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux_011:cmd_xbar_mux_011\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_011.sv" "arb" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_011.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962181564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_cmd_xbar_mux_011:cmd_xbar_mux_011\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux_011:cmd_xbar_mux_011\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962181594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux nios_system:NiosII\|nios_system_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios_system_rsp_xbar_demux\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_demux" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962181655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_002 nios_system:NiosII\|nios_system_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios_system_rsp_xbar_demux_002\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_demux_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962181693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_004 nios_system:NiosII\|nios_system_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"nios_system_rsp_xbar_demux_004\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_demux_004" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962181735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_007 nios_system:NiosII\|nios_system_rsp_xbar_demux_007:rsp_xbar_demux_007 " "Elaborating entity \"nios_system_rsp_xbar_demux_007\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux_007:rsp_xbar_demux_007\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_demux_007" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962181933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_011 nios_system:NiosII\|nios_system_rsp_xbar_demux_011:rsp_xbar_demux_011 " "Elaborating entity \"nios_system_rsp_xbar_demux_011\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux_011:rsp_xbar_demux_011\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_demux_011" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962182006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_mux nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_system_rsp_xbar_mux\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_mux" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962182062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962182127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962182155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_mux_001 nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_system_rsp_xbar_mux_001\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_mux_001" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962182176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962182421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962182449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_width_adapter nios_system:NiosII\|nios_system_width_adapter:width_adapter " "Elaborating entity \"nios_system_width_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter:width_adapter\"" {  } { { "nios_system/synthesis/nios_system.vhd" "width_adapter" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 9961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962182476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|nios_system_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios_system/synthesis/nios_system_width_adapter.vhd" "width_adapter" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962182516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_width_adapter_002 nios_system:NiosII\|nios_system_width_adapter_002:width_adapter_002 " "Elaborating entity \"nios_system_width_adapter_002\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter_002:width_adapter_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "width_adapter_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 10081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962182618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|nios_system_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "nios_system/synthesis/nios_system_width_adapter_002.vhd" "width_adapter_002" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_002.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962182681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_width_adapter_005 nios_system:NiosII\|nios_system_width_adapter_005:width_adapter_005 " "Elaborating entity \"nios_system_width_adapter_005\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter_005:width_adapter_005\"" {  } { { "nios_system/synthesis/nios_system.vhd" "width_adapter_005" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 10261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962182800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|nios_system_width_adapter_005:width_adapter_005\|altera_merlin_width_adapter:width_adapter_005 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter_005:width_adapter_005\|altera_merlin_width_adapter:width_adapter_005\"" {  } { { "nios_system/synthesis/nios_system_width_adapter_005.vhd" "width_adapter_005" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_005.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962182848 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1421962182869 "|lights|nios_system:NiosII|nios_system_width_adapter_005:width_adapter_005|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421962182871 "|lights|nios_system:NiosII|nios_system_width_adapter_005:width_adapter_005|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421962182872 "|lights|nios_system:NiosII|nios_system_width_adapter_005:width_adapter_005|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1421962182903 "|lights|nios_system:NiosII|nios_system_width_adapter_005:width_adapter_005|altera_merlin_width_adapter:width_adapter_005"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_width_adapter_007 nios_system:NiosII\|nios_system_width_adapter_007:width_adapter_007 " "Elaborating entity \"nios_system_width_adapter_007\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter_007:width_adapter_007\"" {  } { { "nios_system/synthesis/nios_system.vhd" "width_adapter_007" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 10381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962183251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|nios_system_width_adapter_007:width_adapter_007\|altera_merlin_width_adapter:width_adapter_007 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter_007:width_adapter_007\|altera_merlin_width_adapter:width_adapter_007\"" {  } { { "nios_system/synthesis/nios_system_width_adapter_007.vhd" "width_adapter_007" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_width_adapter_007.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962183286 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1421962183306 "|lights|nios_system:NiosII|nios_system_width_adapter_007:width_adapter_007|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421962183308 "|lights|nios_system:NiosII|nios_system_width_adapter_007:width_adapter_007|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421962183309 "|lights|nios_system:NiosII|nios_system_width_adapter_007:width_adapter_007|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1421962183354 "|lights|nios_system:NiosII|nios_system_width_adapter_007:width_adapter_007|altera_merlin_width_adapter:width_adapter_007"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:NiosII\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:NiosII\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.vhd" "irq_mapper" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 10561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1421962183463 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187653 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187654 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187654 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187654 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187655 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187655 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187681 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187681 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187681 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187682 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187682 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187682 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187702 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187702 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187703 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187703 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187703 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187703 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187729 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187729 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187730 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187730 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187730 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187730 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187781 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187781 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187782 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187782 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187782 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187782 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187809 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187809 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187809 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187810 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187810 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187810 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187837 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187837 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187838 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187838 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187838 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187838 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187884 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187884 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187884 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187885 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187885 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187885 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187913 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187913 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187914 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187914 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187914 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187914 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187942 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187942 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187942 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187942 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187943 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187943 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187969 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187969 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187969 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187970 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187970 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962187970 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962188022 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962188022 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962188022 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962188022 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962188023 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1421962188023 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "Char_Buffer_Memory" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 379 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1421962188249 "|lights|nios_system:NiosII|nios_system_char_drawer:char_drawer|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_clocks.v" 163 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1421962188285 "|lights|nios_system:NiosII|nios_system_clocks:clocks|altpll:DE_Clock_Generator_System"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7 " "Synthesized away node \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_4272.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4706 0 0 } } { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962191396 "|lights|nios_system:NiosII|nios_system_char_drawer:char_drawer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15 " "Synthesized away node \"nios_system:NiosII\|nios_system_char_drawer:char_drawer\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_4272.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "nios_system/synthesis/submodules/nios_system_char_drawer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_char_drawer.v" 379 0 0 } } { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4706 0 0 } } { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962191396 "|lights|nios_system:NiosII|nios_system_char_drawer:char_drawer|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\] " "Synthesized away node \"nios_system:NiosII\|nios_system_video_fifo:video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/altsyncram_7ku.tdf" 68 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "nios_system/synthesis/submodules/nios_system_video_fifo.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_video_fifo.v" 174 0 0 } } { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/nios_system.vhd" 4669 0 0 } } { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962191396 "|lights|nios_system:NiosII|nios_system_video_fifo:video_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1421962191396 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1421962191396 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"nios_system:NiosII\|nios_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1421962197038 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1421962197038 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1421962208314 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 354 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 348 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3167 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 4133 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_sdram.v" 304 -1 0 } } { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 3740 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 393 -1 0 } } { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v" 599 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/db/a_graycounter_f86.tdf" 37 2 0 } } { "nios_system/synthesis/submodules/nios_system_timer_0.v" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/nios_system_timer_0.v" 180 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1421962209181 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1421962209182 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1421962214881 "|lights|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "lights.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/lights.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1421962214881 "|lights|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1421962214881 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "nios_system:NiosII\|pixel_drawer:pixel_drawer_0\|state\[31\] Low " "Register nios_system:NiosII\|pixel_drawer:pixel_drawer_0\|state\[31\] will power up to Low" {  } { { "nios_system/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/pixel_drawer.vhd" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1421962215070 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "nios_system:NiosII\|pixel_drawer:pixel_drawer_0\|state\[0\] Low " "Register nios_system:NiosII\|pixel_drawer:pixel_drawer_0\|state\[0\] will power up to Low" {  } { { "nios_system/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/nios_system/synthesis/submodules/pixel_drawer.vhd" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1421962215070 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1421962215070 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "679 " "679 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1421962220137 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1421962220591 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1421962220591 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1421962220744 "|lights|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1421962220744 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/output_files/lights.map.smsg " "Generated suppressed messages file C:/Users/Chris/Desktop/EECE353/Lab6/qsys_tutorial/output_files/lights.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1421962222914 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1421962225861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1421962225861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5921 " "Implemented 5921 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1421962227392 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1421962227392 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1421962227392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5528 " "Implemented 5528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1421962227392 ""} { "Info" "ICUT_CUT_TM_RAMS" "241 " "Implemented 241 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1421962227392 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1421962227392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1421962227392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 349 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 349 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421962227751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 22 13:30:27 2015 " "Processing ended: Thu Jan 22 13:30:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421962227751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421962227751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421962227751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421962227751 ""}
