$version Generated by VerilatedVcd $end
$date Sat Apr 27 17:16:11 2024
 $end
$timescale  10s $end

 $scope module TOP $end
  $var wire  1 & i_clk $end
  $var wire  8 $ i_data [7:0] $end
  $var wire  1 # i_stb $end
  $var wire  1 % i_wr $end
  $var wire  1 ' o_busy $end
  $var wire  1 ( o_uart_tx $end
  $scope module uart_tx $end
   $var wire 32 , IDLE [31:0] $end
   $var wire 32 - LAST_STATE [31:0] $end
   $var wire 32 + WIDTH [31:0] $end
   $var wire  1 & i_clk $end
   $var wire  8 $ i_data [7:0] $end
   $var wire  1 # i_stb $end
   $var wire  1 % i_wr $end
   $var wire  1 ' o_busy $end
   $var wire  1 ( o_uart_tx $end
   $var wire  8 ) r_data [7:0] $end
   $var wire 32 * r_state [31:0] $end
   $scope module uart_tx_comb_inst $end
    $var wire 32 / END_BIT [31:0] $end
    $var wire 32 , IDLE [31:0] $end
    $var wire 32 / IDLE_BIT [31:0] $end
    $var wire 32 - LAST_STATE [31:0] $end
    $var wire 32 , START_BIT [31:0] $end
    $var wire 32 . STATES_WIDTH [31:0] $end
    $var wire 32 + WIDTH [31:0] $end
    $var wire  1 ( o_uart_tx $end
    $var wire  8 ) r_data [7:0] $end
    $var wire 32 * r_state [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


