# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../esercizio1.srcs/sources_1/new/demux_1_4.vhd" \
"../../../../esercizio1.srcs/sim_1/new/TB_demux_1_4.vhd" \

# Do not sort compile order
nosort
