Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/tanmayee/vhdl/half/testbench_isim_beh.exe -prj /home/tanmayee/vhdl/half/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/tanmayee/vhdl/half/half.vhd" into library work
Parsing VHDL file "/home/tanmayee/vhdl/half/full.vhd" into library work
Parsing VHDL file "/home/tanmayee/vhdl/half/fiveadder.vhd" into library work
Parsing VHDL file "/home/tanmayee/vhdl/half/wtree.vhd" into library work
Parsing VHDL file "/home/tanmayee/vhdl/half/testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95204 KB
Fuse CPU Usage: 1150 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity half [half_default]
Compiling architecture behavioral of entity full [full_default]
Compiling architecture behavioral of entity fiveadder [fiveadder_default]
Compiling architecture behavioral of entity wtree [wtree_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable /home/tanmayee/vhdl/half/testbench_isim_beh.exe
Fuse Memory Usage: 103856 KB
Fuse CPU Usage: 1170 ms
GCC CPU Usage: 310 ms
