#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 29 17:05:30 2025
# Process ID: 20340
# Current directory: F:/vivado-project/MCU/prj/SCM_MCU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24432 F:\vivado-project\MCU\prj\SCM_MCU\SCM_MCU.xpr
# Log file: F:/vivado-project/MCU/prj/SCM_MCU/vivado.log
# Journal file: F:/vivado-project/MCU/prj/SCM_MCU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 953.715 ; gain = 221.801
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.sim/sim_1/behav/xsim/imdec.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/MCU/rtl/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/MCU/rtl/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/MCU/rtl/control_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/MCU/rtl/decoder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/MCU/rtl/memory_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/MCU/rtl/mux1to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_1to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/MCU/rtl/mux2to1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/MCU/rtl/mux2to1_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/MCU/rtl/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/MCU/rtl/mux4to1_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/MCU/rtl/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/MCU/rtl/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/MCU/rtl/scm_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scm_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/MCU/rtl/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.sim/sim_1/behav/xsim'
"xelab -wto 02776a6ffa434e0a9fc1c140f27b0f96 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 02776a6ffa434e0a9fc1c140f27b0f96 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_1to1_32bit
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_32bit_default
Compiling module xil_defaultlib.mux_4to1_32bit
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.memory_32bit
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.mux2to1_4bit
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.decoder4bit
Compiling module xil_defaultlib.control_decoder
Compiling module xil_defaultlib.scm_mcu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File F:\vivado-projectMCUÜimdec.coe referenced on F:/vivado-project/MCU/rtl/rom.v at line 9 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1008.125 ; gain = 27.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 29 17:06:41 2025...
