==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 176.082 ; gain = 84.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 176.082 ; gain = 84.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 176.082 ; gain = 84.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:69) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:24: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 176.082 ; gain = 84.727
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:69) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:24:30) to (spam-filter/src/sw/sgd_sw.cpp:24:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:65) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 179.883 ; gain = 88.527
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 182.062 ; gain = 90.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.516 seconds; current allocated memory: 123.766 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 124.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 126.093 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 199.160 ; gain = 107.805
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 24.194 seconds; peak allocated memory: 126.093 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from spam-filter/src/sw/sgd_sw.cpp:1:
spam-filter/src/sw/sgd_sw.cpp:17:43: warning: expression result unused [-Wunused-value]
  DOT: for (int i = 0; i < NUM_FEATURES; i+2)
                                         ~^~
spam-filter/src/sw/sgd_sw.cpp:36:44: warning: expression result unused [-Wunused-value]
  GRAD: for (int i = 0; i < NUM_FEATURES; i+2)
                                          ~^~
spam-filter/src/sw/sgd_sw.cpp:49:46: warning: expression result unused [-Wunused-value]
  UPDATE: for (int i = 0; i < NUM_FEATURES; i+2)
                                            ~^~
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.070 ; gain = 83.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.070 ; gain = 83.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.070 ; gain = 83.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:72) automatically.
WARNING: [SYNCHK 200-77] The top function 'dotProduct' (spam-filter/src/sw/sgd_sw.cpp:13) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.070 ; gain = 83.746
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:72) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 176.824 ; gain = 85.500
WARNING: [XFORM 203-561] 'DOT' (spam-filter/src/sw/sgd_sw.cpp:18:4) in function 'SgdLR_sw' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 180.004 ; gain = 88.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.414 seconds; current allocated memory: 120.145 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 120.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 120.586 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 195.879 ; gain = 104.555
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 17.925 seconds; peak allocated memory: 120.586 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from spam-filter/src/sw/sgd_sw.cpp:1:
spam-filter/src/sw/sgd_sw.cpp:17:43: warning: expression result unused [-Wunused-value]
  DOT: for (int i = 0; i < NUM_FEATURES; i+3)
                                         ~^~
spam-filter/src/sw/sgd_sw.cpp:37:44: warning: expression result unused [-Wunused-value]
  GRAD: for (int i = 0; i < NUM_FEATURES; i+3)
                                          ~^~
spam-filter/src/sw/sgd_sw.cpp:51:46: warning: expression result unused [-Wunused-value]
  UPDATE: for (int i = 0; i < NUM_FEATURES; i+3)
                                            ~^~
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.801 ; gain = 84.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.801 ; gain = 84.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.801 ; gain = 84.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:76) automatically.
WARNING: [SYNCHK 200-77] The top function 'dotProduct' (spam-filter/src/sw/sgd_sw.cpp:13) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.801 ; gain = 84.449
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:76) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 177.234 ; gain = 85.883
WARNING: [XFORM 203-561] 'DOT' (spam-filter/src/sw/sgd_sw.cpp:18:4) in function 'SgdLR_sw' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 180.418 ; gain = 89.066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.246 seconds; current allocated memory: 120.271 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 120.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 120.712 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 196.270 ; gain = 104.918
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 15.596 seconds; peak allocated memory: 120.712 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.223 ; gain = 83.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.223 ; gain = 83.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.223 ; gain = 83.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:78) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.223 ; gain = 83.742
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:78) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:27:30) to (spam-filter/src/sw/sgd_sw.cpp:27:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:74) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.590 ; gain = 88.109
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 182.031 ; gain = 90.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.503 seconds; current allocated memory: 123.675 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 124.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 126.064 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 199.277 ; gain = 107.797
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 16.625 seconds; peak allocated memory: 126.064 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 176.027 ; gain = 84.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 176.027 ; gain = 84.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 176.027 ; gain = 84.734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:82) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:31: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 176.027 ; gain = 84.734
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:82) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:31:30) to (spam-filter/src/sw/sgd_sw.cpp:31:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:78) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 180.141 ; gain = 88.848
INFO: [XFORM 203-151] Mapping array 'data.V' (spam-filter/src/sw/sgd_sw.cpp:61) with offset 1024 and array 'theta.V' (spam-filter/src/sw/sgd_sw.cpp:63) with offset 0 into array 'result2' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 181.797 ; gain = 90.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.658 seconds; current allocated memory: 123.769 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 124.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/result2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 126.257 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 199.215 ; gain = 107.922
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 21.649 seconds; peak allocated memory: 126.257 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.992 ; gain = 84.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.992 ; gain = 84.641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.992 ; gain = 84.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:82) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:31: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 175.992 ; gain = 84.641
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:82) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:31:30) to (spam-filter/src/sw/sgd_sw.cpp:31:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:78) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 179.289 ; gain = 87.938
INFO: [XFORM 203-151] Mapping array 'data.V' (spam-filter/src/sw/sgd_sw.cpp:61) with offset 32 and array 'theta.V' (spam-filter/src/sw/sgd_sw.cpp:63) with offset 0 into array 'result2' vertically.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 181.934 ; gain = 90.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.026 seconds; current allocated memory: 123.779 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 124.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/result2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 126.246 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 199.102 ; gain = 107.750
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 22.214 seconds; peak allocated memory: 126.246 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.852 ; gain = 84.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.852 ; gain = 84.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 175.852 ; gain = 84.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:85) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:34: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 175.852 ; gain = 84.484
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:85) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:34:30) to (spam-filter/src/sw/sgd_sw.cpp:34:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:81) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 179.898 ; gain = 88.531
INFO: [XFORM 203-151] Mapping array 'data.V' (spam-filter/src/sw/sgd_sw.cpp:64) with offset 32 and array 'theta.V' (spam-filter/src/sw/sgd_sw.cpp:66) with offset 0 into array 'result2' vertically.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 182.078 ; gain = 90.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.762 seconds; current allocated memory: 123.781 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 124.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/result2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 126.248 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 199.113 ; gain = 107.746
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 22.971 seconds; peak allocated memory: 126.248 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.664 ; gain = 84.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.664 ; gain = 84.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.664 ; gain = 84.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:85) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:34: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.664 ; gain = 84.305
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:85) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:34:30) to (spam-filter/src/sw/sgd_sw.cpp:34:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:81) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 180.008 ; gain = 88.648
INFO: [XFORM 203-151] Mapping array 'data.V' (spam-filter/src/sw/sgd_sw.cpp:64) with offset 32 and array 'theta.V' (spam-filter/src/sw/sgd_sw.cpp:66) with offset 0 into array 'result2' vertically.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 182.188 ; gain = 90.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.519 seconds; current allocated memory: 123.777 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 124.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/result2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 126.244 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 199.426 ; gain = 108.066
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 18.286 seconds; peak allocated memory: 126.244 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from spam-filter/src/sw/sgd_sw.cpp:1:
spam-filter/src/sw/sgd_sw.cpp:20:43: warning: expression result unused [-Wunused-value]
  DOT: for (int i = 0; i < NUM_FEATURES; i+2)
                                         ~^~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.664 ; gain = 84.395
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.664 ; gain = 84.395
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.664 ; gain = 84.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:79) automatically.
WARNING: [SYNCHK 200-77] The top function 'dotProduct' (spam-filter/src/sw/sgd_sw.cpp:13) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.664 ; gain = 84.395
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:79) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 176.707 ; gain = 85.438
WARNING: [XFORM 203-561] 'DOT' (spam-filter/src/sw/sgd_sw.cpp:21:4) in function 'SgdLR_sw' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 180.152 ; gain = 88.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.735 seconds; current allocated memory: 120.119 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 120.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 120.576 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 196.031 ; gain = 104.762
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 19.39 seconds; peak allocated memory: 120.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 174.871 ; gain = 83.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 174.871 ; gain = 83.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 174.871 ; gain = 83.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:85) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:34: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 174.871 ; gain = 83.512
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:85) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:34:30) to (spam-filter/src/sw/sgd_sw.cpp:34:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:81) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 178.867 ; gain = 87.508
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 181.543 ; gain = 90.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.049 seconds; current allocated memory: 123.843 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 124.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 126.364 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 199.117 ; gain = 107.758
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 22.677 seconds; peak allocated memory: 126.364 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.023 ; gain = 83.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.023 ; gain = 83.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.023 ; gain = 83.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:93) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:36: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.023 ; gain = 83.742
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:93) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:36:30) to (spam-filter/src/sw/sgd_sw.cpp:36:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:89) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 180.238 ; gain = 88.957
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 182.156 ; gain = 90.875
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.167 seconds; current allocated memory: 125.312 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 126.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 128.609 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 201.555 ; gain = 110.273
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 21.432 seconds; peak allocated memory: 128.609 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.758 ; gain = 84.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.758 ; gain = 84.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.758 ; gain = 84.434
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:36: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.758 ; gain = 84.434
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:36:30) to (spam-filter/src/sw/sgd_sw.cpp:36:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 180.105 ; gain = 88.781
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 212.508 ; gain = 121.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.729 seconds; current allocated memory: 162.465 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 162.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 163.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 163.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 163.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 164.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 164.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 164.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 164.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 164.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 165.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 166.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeGradient'.
INFO: [HLS 200-111]  Elapsed time: 0.643 seconds; current allocated memory: 167.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 167.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 168.146 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 237.355 ; gain = 146.031
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 24.578 seconds; peak allocated memory: 168.146 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.027 ; gain = 84.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.027 ; gain = 84.711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 176.027 ; gain = 84.711
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 176.027 ; gain = 84.711
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:40:30) to (spam-filter/src/sw/sgd_sw.cpp:40:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:103) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 181.375 ; gain = 90.059
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 195.418 ; gain = 104.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.829 seconds; current allocated memory: 145.179 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 145.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 146.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 146.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 147.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 147.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 148.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 149.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 151.479 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 222.480 ; gain = 131.164
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 21.652 seconds; peak allocated memory: 151.479 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.012 ; gain = 83.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.012 ; gain = 83.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.012 ; gain = 83.680
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.012 ; gain = 83.680
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:40:30) to (spam-filter/src/sw/sgd_sw.cpp:40:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:101) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:103) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 181.805 ; gain = 90.473
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 195.422 ; gain = 104.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.57 seconds; current allocated memory: 145.169 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 145.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 146.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 146.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 147.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 147.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 148.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 149.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 151.463 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 222.684 ; gain = 131.352
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 21.697 seconds; peak allocated memory: 151.463 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: F:\vlsi\spam-filter\src\sw\sgd_sw.cpp:49
ERROR: [HLS 214-123] expected unqualified-id: F:\vlsi\spam-filter\src\sw\sgd_sw.cpp:50
ERROR: [HLS 214-124] use of undeclared identifier 'computeGradient': F:\vlsi\spam-filter\src\sw\sgd_sw.cpp:108
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.320 ; gain = 83.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.320 ; gain = 83.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.320 ; gain = 83.953
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.320 ; gain = 83.953
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:88).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'updateParameter' (spam-filter/src/sw/sgd_sw.cpp:67).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'computeGradient' (spam-filter/src/sw/sgd_sw.cpp:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProduct' (spam-filter/src/sw/sgd_sw.cpp:13).
INFO: [HLS 200-489] Unrolling loop 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:99) in function 'SgdLR_sw' completely with a factor of 5.
ERROR: [XFORM 203-504] Stop unrolling loop 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:99) in function 'SgdLR_sw' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.129 ; gain = 84.617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.129 ; gain = 84.617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 176.129 ; gain = 84.617
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 176.129 ; gain = 84.617
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProduct' (spam-filter/src/sw/sgd_sw.cpp:13).
INFO: [HLS 200-489] Unrolling loop 'DOT' (spam-filter/src/sw/sgd_sw.cpp:22) in function 'dotProduct' completely with a factor of 128.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:108) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 207.219 ; gain = 115.707
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:13 . Memory (MB): peak = 277.852 ; gain = 186.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dotProduct'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('feature_V_load_2', spam-filter/src/sw/sgd_sw.cpp:26) on array 'feature_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'feature_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 210.22 seconds; current allocated memory: 245.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 40.738 seconds; current allocated memory: 290.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.492 seconds; current allocated memory: 294.528 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 294.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 295.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.763 seconds; current allocated memory: 300.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 14.908 seconds; current allocated memory: 379.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 36.483 seconds; current allocated memory: 399.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 1.279 seconds; current allocated memory: 401.734 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:08 ; elapsed = 00:05:37 . Memory (MB): peak = 790.418 ; gain = 698.906
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 337.398 seconds; peak allocated memory: 401.734 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 175.195 ; gain = 83.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 175.195 ; gain = 83.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 175.195 ; gain = 83.809
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 175.195 ; gain = 83.809
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:108) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 181.215 ; gain = 89.828
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 195.941 ; gain = 104.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.617 seconds; current allocated memory: 145.138 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 145.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 146.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 146.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 147.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 147.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 148.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 149.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 1.009 seconds; current allocated memory: 151.431 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:46 . Memory (MB): peak = 222.066 ; gain = 130.680
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 46.384 seconds; peak allocated memory: 151.431 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 175.105 ; gain = 83.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 175.105 ; gain = 83.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 175.105 ; gain = 83.762
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 175.105 ; gain = 83.762
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:108) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 180.980 ; gain = 89.637
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 195.195 ; gain = 103.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('feature_V_load_2', spam-filter/src/sw/sgd_sw.cpp:26) on array 'feature_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'feature_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (17.7436ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dotProduct' consists of the following:
	'load' operation ('feature_V_load_6', spam-filter/src/sw/sgd_sw.cpp:30) on array 'feature_V' [114]  (3.25 ns)
	'mul' operation ('mul_ln1192_13', spam-filter/src/sw/sgd_sw.cpp:30) [116]  (8.51 ns)
	'add' operation ('ret.V', spam-filter/src/sw/sgd_sw.cpp:30) [119]  (2.99 ns)
	'add' operation ('ret.V', spam-filter/src/sw/sgd_sw.cpp:31) [134]  (2.99 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.91 seconds; current allocated memory: 145.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 145.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 145.955 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 146.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 147.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 147.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 148.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 149.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 151.551 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 223.309 ; gain = 131.965
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 29.237 seconds; peak allocated memory: 151.551 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 176.047 ; gain = 84.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 176.047 ; gain = 84.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 176.047 ; gain = 84.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:104) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 176.047 ; gain = 84.703
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:104) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:108) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 180.047 ; gain = 88.703
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:102:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:99:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 184.688 ; gain = 93.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.414 seconds; current allocated memory: 134.539 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 135.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 135.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 136.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 137.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 139.514 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 210.508 ; gain = 119.164
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 24.433 seconds; peak allocated memory: 139.514 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.883 ; gain = 84.617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.883 ; gain = 84.617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.883 ; gain = 84.617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:110) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.883 ; gain = 84.617
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:110) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:108) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 179.965 ; gain = 88.699
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:103:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:100:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 183.691 ; gain = 92.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.308 seconds; current allocated memory: 133.875 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 134.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 134.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 135.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 136.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 138.124 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 209.258 ; gain = 117.992
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 22.484 seconds; peak allocated memory: 138.124 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.172 ; gain = 83.812
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.172 ; gain = 83.812
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.172 ; gain = 83.812
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:107) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 175.172 ; gain = 83.812
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:107) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:109) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.129 ; gain = 87.770
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:104:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:101:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 181.570 ; gain = 90.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'UPDATE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.867 seconds; current allocated memory: 123.736 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 124.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 126.359 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 199.184 ; gain = 107.824
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 21.476 seconds; peak allocated memory: 126.359 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.770 ; gain = 84.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.770 ; gain = 84.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.770 ; gain = 84.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:107) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 175.770 ; gain = 84.430
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:107) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:109) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.082 ; gain = 87.742
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:104:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:101:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 181.527 ; gain = 90.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.004 seconds; current allocated memory: 123.710 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 124.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 126.271 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 198.832 ; gain = 107.492
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 20.905 seconds; peak allocated memory: 126.271 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.188 ; gain = 83.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.188 ; gain = 83.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 175.188 ; gain = 83.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:107) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:111) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 175.188 ; gain = 83.879
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:107) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:111) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:109) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 180.266 ; gain = 88.957
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:104:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:101:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 183.543 ; gain = 92.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.978 seconds; current allocated memory: 133.873 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 134.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 134.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 135.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 136.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 138.117 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 209.230 ; gain = 117.922
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 23.996 seconds; peak allocated memory: 138.117 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.273 ; gain = 83.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.273 ; gain = 83.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 175.273 ; gain = 83.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:120) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 175.273 ; gain = 83.910
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:120) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:118) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 181.438 ; gain = 90.074
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:113:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:110:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 184.160 ; gain = 92.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.584 seconds; current allocated memory: 134.922 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 135.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 136.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 137.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 138.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 140.105 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 212.555 ; gain = 121.191
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 23.816 seconds; peak allocated memory: 140.105 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.371 ; gain = 84.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.371 ; gain = 84.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 175.371 ; gain = 84.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 175.371 ; gain = 84.090
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:111) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 179.688 ; gain = 88.406
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:106:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:103:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 183.641 ; gain = 92.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.985 seconds; current allocated memory: 133.874 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 134.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 134.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 135.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 136.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 138.123 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 209.535 ; gain = 118.254
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 24.405 seconds; peak allocated memory: 138.123 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.941 ; gain = 84.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.941 ; gain = 84.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 175.941 ; gain = 84.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 175.941 ; gain = 84.621
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'updateParameter' (spam-filter/src/sw/sgd_sw.cpp:68).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'computeGradient' (spam-filter/src/sw/sgd_sw.cpp:46).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'GRAD' (spam-filter/src/sw/sgd_sw.cpp:52) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProduct' (spam-filter/src/sw/sgd_sw.cpp:13).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'DOT' (spam-filter/src/sw/sgd_sw.cpp:22) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:75) in function 'updateParameter' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'GRAD' (spam-filter/src/sw/sgd_sw.cpp:52) in function 'computeGradient' completely with a factor of 1024.
INFO: [HLS 200-489] Unrolling loop 'DOT' (spam-filter/src/sw/sgd_sw.cpp:22) in function 'dotProduct' completely with a factor of 1024.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:111) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:48 ; elapsed = 00:05:14 . Memory (MB): peak = 239.898 ; gain = 148.578
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:103:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:53 ; elapsed = 00:40:35 . Memory (MB): peak = 1239.113 ; gain = 1147.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dotProduct'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('feature_V_load_2', spam-filter/src/sw/sgd_sw.cpp:24) on array 'feature_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'feature_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2616.85 seconds; current allocated memory: 358.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 105.376 seconds; current allocated memory: 402.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeGradient'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('feature_V_load_2', spam-filter/src/sw/sgd_sw.cpp:54) on array 'feature_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'feature_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 126.124 seconds; current allocated memory: 430.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 68.373 seconds; current allocated memory: 463.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'updateParameter'.
WARNING: [SCHED 204-68] The II Violation in module 'updateParameter' (Function: updateParameter): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('param_V_addr_write_ln77', spam-filter/src/sw/sgd_sw.cpp:77) of variable 'trunc_ln', spam-filter/src/sw/sgd_sw.cpp:77 on array 'param_V' and 'load' operation ('param_V_load', spam-filter/src/sw/sgd_sw.cpp:77) on array 'param_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('grad_V_load_4', spam-filter/src/sw/sgd_sw.cpp:81) on array 'grad_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'grad_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 133.386 seconds; current allocated memory: 491.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 95.172 seconds; current allocated memory: 536.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'dotProduct' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 74.047 seconds; current allocated memory: 540.144 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.525 seconds; current allocated memory: 554.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 31.118 seconds; current allocated memory: 639.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeGradient'.
INFO: [HLS 200-111]  Elapsed time: 137.467 seconds; current allocated memory: 718.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 113.026 seconds; current allocated memory: 822.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 90.014 seconds; current allocated memory: 837.304 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:29:41 ; elapsed = 01:00:30 . Memory (MB): peak = 1415.910 ; gain = 1324.590
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 3631.17 seconds; peak allocated memory: 837.304 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.812 ; gain = 84.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.812 ; gain = 84.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:75) in function 'updateParameter(ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>)': changing partial unrolling into complete unrolling since the unrolling factor (=128) is no less than the loop trip count (=128).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 175.812 ; gain = 84.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:115) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:93) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 175.812 ; gain = 84.469
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:75) in function 'updateParameter': changing partial unrolling into complete unrolling since the unrolling factor (=128) is no less than the loop trip count (=128).
INFO: [HLS 200-489] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:75) in function 'updateParameter' completely with a factor of 128.
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 175.812 ; gain = 84.469
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.523 ; gain = 87.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.021 seconds; current allocated memory: 117.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 117.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 117.700 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 178.523 ; gain = 87.180
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 20.633 seconds; peak allocated memory: 117.700 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.648 ; gain = 84.316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.648 ; gain = 84.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.648 ; gain = 84.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:115) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:93) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.648 ; gain = 84.316
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:75) in function 'updateParameter' partially with a factor of 128.
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.648 ; gain = 84.316
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 177.988 ; gain = 86.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.222 seconds; current allocated memory: 117.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 117.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 117.562 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 177.988 ; gain = 86.656
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 15.475 seconds; peak allocated memory: 117.562 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.125 ; gain = 83.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.125 ; gain = 83.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.125 ; gain = 83.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:115) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:93) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.125 ; gain = 83.781
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:75) in function 'updateParameter' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 175.727 ; gain = 84.383
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 178.348 ; gain = 87.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.523 seconds; current allocated memory: 117.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 117.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 117.562 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 178.348 ; gain = 87.004
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 17.211 seconds; peak allocated memory: 117.562 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.188 ; gain = 84.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.188 ; gain = 84.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 176.188 ; gain = 84.906
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:115) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 176.188 ; gain = 84.906
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:75) in function 'updateParameter' partially with a factor of 128.
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:111) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 181.699 ; gain = 90.418
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:107:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:104:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 193.746 ; gain = 102.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.513 seconds; current allocated memory: 145.339 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.216 seconds; current allocated memory: 150.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.465 seconds; current allocated memory: 151.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 152.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 1.177 seconds; current allocated memory: 160.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 2.889 seconds; current allocated memory: 164.382 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 252.816 ; gain = 161.535
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 31.012 seconds; peak allocated memory: 164.382 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.496 ; gain = 84.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.496 ; gain = 84.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.496 ; gain = 84.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:110) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 175.496 ; gain = 84.184
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:76) in function 'updateParameter' partially with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'GRAD' (spam-filter/src/sw/sgd_sw.cpp:52) in function 'computeGradient' completely with a factor of 1024.
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:110) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 200.953 ; gain = 109.641
INFO: [XFORM 203-541] Flattening a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:108:6) in function 'SgdLR_sw'.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:105:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:01:28 . Memory (MB): peak = 455.297 ; gain = 363.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeGradient'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('feature_V_load_2', spam-filter/src/sw/sgd_sw.cpp:55) on array 'feature_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'feature_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 172.705 seconds; current allocated memory: 222.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 49.67 seconds; current allocated memory: 256.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.865 seconds; current allocated memory: 263.497 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.542 seconds; current allocated memory: 268.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'computeGradient' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.45 seconds; current allocated memory: 269.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.422 seconds; current allocated memory: 273.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeGradient'.
INFO: [HLS 200-111]  Elapsed time: 16.475 seconds; current allocated memory: 335.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 45.356 seconds; current allocated memory: 358.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 8.844 seconds; current allocated memory: 361.351 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:05 ; elapsed = 00:05:49 . Memory (MB): peak = 608.391 ; gain = 517.078
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 349.43 seconds; peak allocated memory: 361.351 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 176.125 ; gain = 84.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 176.125 ; gain = 84.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 176.125 ; gain = 84.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:110) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 176.125 ; gain = 84.820
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:110) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.934 ; gain = 88.629
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:108:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:105:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 183.688 ; gain = 92.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.882 seconds; current allocated memory: 133.873 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 134.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 134.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 135.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 136.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 138.117 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 209.242 ; gain = 117.938
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 21.011 seconds; peak allocated memory: 138.117 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.070 ; gain = 83.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.070 ; gain = 83.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.070 ; gain = 83.715
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.070 ; gain = 83.715
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 181.273 ; gain = 89.918
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 195.137 ; gain = 103.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('feature_V_load_2', spam-filter/src/sw/sgd_sw.cpp:26) on array 'feature_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'feature_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (17.7436ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dotProduct' consists of the following:
	'load' operation ('feature_V_load_6', spam-filter/src/sw/sgd_sw.cpp:30) on array 'feature_V' [114]  (3.25 ns)
	'mul' operation ('mul_ln1192_13', spam-filter/src/sw/sgd_sw.cpp:30) [116]  (8.51 ns)
	'add' operation ('ret.V', spam-filter/src/sw/sgd_sw.cpp:30) [119]  (2.99 ns)
	'add' operation ('ret.V', spam-filter/src/sw/sgd_sw.cpp:31) [134]  (2.99 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.071 seconds; current allocated memory: 145.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 145.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 145.955 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 146.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 147.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 147.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 148.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 149.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 151.551 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 222.926 ; gain = 131.570
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 21.016 seconds; peak allocated memory: 151.551 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.441 ; gain = 84.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.441 ; gain = 84.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.441 ; gain = 84.070
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.441 ; gain = 84.070
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 181.273 ; gain = 89.902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 195.562 ; gain = 104.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.846 seconds; current allocated memory: 145.138 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 145.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 146.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 146.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 147.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 147.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 148.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 149.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 151.431 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 222.547 ; gain = 131.176
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 20.744 seconds; peak allocated memory: 151.431 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.535 ; gain = 84.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.535 ; gain = 84.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.535 ; gain = 84.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:110) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.535 ; gain = 84.145
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:110) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 179.203 ; gain = 87.812
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:108:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:105:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 181.645 ; gain = 90.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'UPDATE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.474 seconds; current allocated memory: 123.736 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 124.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 126.359 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 199.293 ; gain = 107.902
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 17.686 seconds; peak allocated memory: 126.359 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.266 ; gain = 83.930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.266 ; gain = 83.930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.266 ; gain = 83.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:110) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.266 ; gain = 83.930
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:110) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 179.922 ; gain = 88.586
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:108:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:105:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 183.203 ; gain = 91.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.998 seconds; current allocated memory: 133.874 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 134.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 134.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 135.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 136.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 138.117 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 209.168 ; gain = 117.832
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 19.093 seconds; peak allocated memory: 138.117 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.613 ; gain = 84.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.613 ; gain = 84.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.613 ; gain = 84.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:94) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.613 ; gain = 84.324
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 176.875 ; gain = 85.586
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 180.586 ; gain = 89.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.492 seconds; current allocated memory: 118.982 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 119.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/label_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/label_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SgdLR_sw/theta_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'SgdLR_sw/theta_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 119.480 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 196.445 ; gain = 105.156
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 16.919 seconds; peak allocated memory: 119.480 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.688 ; gain = 84.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.688 ; gain = 84.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.688 ; gain = 84.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.688 ; gain = 84.344
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 181.090 ; gain = 89.746
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:108:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:105:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.391 ; gain = 93.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.476 seconds; current allocated memory: 134.713 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 135.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UPDATE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 136.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 137.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 137.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 139.912 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 210.570 ; gain = 119.227
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 19.882 seconds; peak allocated memory: 139.912 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 176.000 ; gain = 84.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 176.000 ; gain = 84.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 176.000 ; gain = 84.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:110) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 176.000 ; gain = 84.656
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:110) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 178.793 ; gain = 87.449
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 181.500 ; gain = 90.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.361 seconds; current allocated memory: 123.707 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 124.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 126.096 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 199.008 ; gain = 107.664
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 25.341 seconds; peak allocated memory: 126.096 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 174.977 ; gain = 83.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 174.977 ; gain = 83.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 174.977 ; gain = 83.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:110) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 174.977 ; gain = 83.637
INFO: [HLS 200-489] Unrolling loop 'DOT' (spam-filter/src/sw/sgd_sw.cpp:22) in function 'dotProduct' completely with a factor of 1024.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 205.266 ; gain = 113.926
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:01:08 . Memory (MB): peak = 266.691 ; gain = 175.352
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.078 seconds; current allocated memory: 234.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 37.001 seconds; current allocated memory: 278.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.585 seconds; current allocated memory: 283.652 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.468 seconds; current allocated memory: 285.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 13.955 seconds; current allocated memory: 364.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 34.342 seconds; current allocated memory: 385.984 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:08 ; elapsed = 00:03:33 . Memory (MB): peak = 779.609 ; gain = 688.270
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 212.978 seconds; peak allocated memory: 385.984 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.383 ; gain = 84.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.383 ; gain = 84.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.383 ; gain = 84.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:118) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.383 ; gain = 84.031
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:77) in function 'updateParameter' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'GRAD' (spam-filter/src/sw/sgd_sw.cpp:52) in function 'computeGradient' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'DOT' (spam-filter/src/sw/sgd_sw.cpp:22) in function 'dotProduct' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:118) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.809 ; gain = 88.457
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 181.203 ; gain = 89.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.994 seconds; current allocated memory: 124.055 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 125.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 126.725 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 199.496 ; gain = 108.145
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 21.211 seconds; peak allocated memory: 126.725 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.270 ; gain = 83.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.270 ; gain = 83.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.270 ; gain = 83.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:118) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.270 ; gain = 83.898
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:77) in function 'updateParameter' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'GRAD' (spam-filter/src/sw/sgd_sw.cpp:52) in function 'computeGradient' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'DOT' (spam-filter/src/sw/sgd_sw.cpp:22) in function 'dotProduct' partially with a factor of 4.
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:118) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 180.027 ; gain = 88.656
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 181.945 ; gain = 90.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.133 seconds; current allocated memory: 124.747 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 125.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 128.065 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 201.102 ; gain = 109.730
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 18.344 seconds; peak allocated memory: 128.065 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 176.074 ; gain = 84.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 176.074 ; gain = 84.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.074 ; gain = 84.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:118) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.074 ; gain = 84.707
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:77) in function 'updateParameter' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'GRAD' (spam-filter/src/sw/sgd_sw.cpp:52) in function 'computeGradient' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'DOT' (spam-filter/src/sw/sgd_sw.cpp:22) in function 'dotProduct' partially with a factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 180.141 ; gain = 88.773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 193.895 ; gain = 102.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.349 seconds; current allocated memory: 144.228 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 144.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 145.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 145.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 146.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 147.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 147.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 148.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 150.526 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 221.277 ; gain = 129.910
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 20.385 seconds; peak allocated memory: 150.526 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 176.094 ; gain = 84.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 176.094 ; gain = 84.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.094 ; gain = 84.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:118) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.094 ; gain = 84.758
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:77) in function 'updateParameter' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'GRAD' (spam-filter/src/sw/sgd_sw.cpp:52) in function 'computeGradient' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'DOT' (spam-filter/src/sw/sgd_sw.cpp:22) in function 'dotProduct' partially with a factor of 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 180.004 ; gain = 88.668
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 205.574 ; gain = 114.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.406 seconds; current allocated memory: 155.659 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 156.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 157.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 157.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 158.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 158.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 159.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 160.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 161.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeGradient'.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 163.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 164.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 165.995 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 239.363 ; gain = 148.027
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 22.45 seconds; peak allocated memory: 165.995 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.918 ; gain = 84.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.918 ; gain = 84.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.918 ; gain = 84.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:118) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.918 ; gain = 84.582
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:77) in function 'updateParameter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'GRAD' (spam-filter/src/sw/sgd_sw.cpp:52) in function 'computeGradient' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'DOT' (spam-filter/src/sw/sgd_sw.cpp:22) in function 'dotProduct' partially with a factor of 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 181.020 ; gain = 89.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 209.992 ; gain = 118.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.04 seconds; current allocated memory: 159.092 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 160.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 161.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 162.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 163.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 165.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 165.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 166.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 169.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeGradient'.
INFO: [HLS 200-111]  Elapsed time: 1.001 seconds; current allocated memory: 172.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.892 seconds; current allocated memory: 174.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 1.016 seconds; current allocated memory: 176.476 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 259.816 ; gain = 168.480
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 25.819 seconds; peak allocated memory: 176.476 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.301 ; gain = 83.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.301 ; gain = 83.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.301 ; gain = 83.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:118) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.301 ; gain = 83.824
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:77) in function 'updateParameter' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'GRAD' (spam-filter/src/sw/sgd_sw.cpp:52) in function 'computeGradient' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'DOT' (spam-filter/src/sw/sgd_sw.cpp:22) in function 'dotProduct' partially with a factor of 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 181.160 ; gain = 89.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 208.223 ; gain = 116.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.524 seconds; current allocated memory: 158.368 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 159.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 161.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 162.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 162.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 163.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 163.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 164.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 167.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeGradient'.
INFO: [HLS 200-111]  Elapsed time: 0.951 seconds; current allocated memory: 170.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 1.029 seconds; current allocated memory: 171.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 173.339 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 253.641 ; gain = 162.164
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 24.449 seconds; peak allocated memory: 173.339 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 176.199 ; gain = 84.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 176.199 ; gain = 84.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.199 ; gain = 84.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:118) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.199 ; gain = 84.855
INFO: [XFORM 203-501] Unrolling loop 'GRAD' (spam-filter/src/sw/sgd_sw.cpp:52) in function 'computeGradient' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'DOT' (spam-filter/src/sw/sgd_sw.cpp:22) in function 'dotProduct' partially with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:118) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 181.555 ; gain = 90.211
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:110:6) in function 'SgdLR_sw' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:107:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 197.594 ; gain = 106.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.78 seconds; current allocated memory: 147.838 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 149.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 150.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 151.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UPDATE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 152.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 153.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 155.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeGradient'.
INFO: [HLS 200-111]  Elapsed time: 1.076 seconds; current allocated memory: 158.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.976 seconds; current allocated memory: 160.475 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 237.578 ; gain = 146.234
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 23.365 seconds; peak allocated memory: 160.475 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 176.332 ; gain = 84.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 176.332 ; gain = 84.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.332 ; gain = 84.984
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:116) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:118) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.332 ; gain = 84.984
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:77) in function 'updateParameter' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'GRAD' (spam-filter/src/sw/sgd_sw.cpp:52) in function 'computeGradient' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'DOT' (spam-filter/src/sw/sgd_sw.cpp:22) in function 'dotProduct' partially with a factor of 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:41:30) to (spam-filter/src/sw/sgd_sw.cpp:41:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:114) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 181.148 ; gain = 89.801
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 209.070 ; gain = 117.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.62 seconds; current allocated memory: 158.404 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 160.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 161.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 162.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UPDATE'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('grad_V_load_2', spam-filter/src/sw/sgd_sw.cpp:81) on array 'grad_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'grad_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('param_V_addr_6_write_ln81', spam-filter/src/sw/sgd_sw.cpp:81) of variable 'trunc_ln708_6', spam-filter/src/sw/sgd_sw.cpp:81 on array 'param_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'param_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 162.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 163.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 163.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 164.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 167.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeGradient'.
INFO: [HLS 200-111]  Elapsed time: 0.984 seconds; current allocated memory: 170.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.769 seconds; current allocated memory: 172.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 173.835 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 254.879 ; gain = 163.531
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 24.446 seconds; peak allocated memory: 173.835 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.477 ; gain = 84.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.477 ; gain = 84.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.477 ; gain = 84.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:119) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.477 ; gain = 84.055
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:78) in function 'updateParameter' partially with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:117) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:42:30) to (spam-filter/src/sw/sgd_sw.cpp:42:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:115) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 179.922 ; gain = 88.500
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:111:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:108:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 185.578 ; gain = 94.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.571 seconds; current allocated memory: 135.979 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 137.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 137.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 138.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 140.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 143.085 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 213.324 ; gain = 121.902
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 20.455 seconds; peak allocated memory: 143.085 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.805 ; gain = 84.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.805 ; gain = 84.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.805 ; gain = 84.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:119) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.805 ; gain = 84.523
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:119) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:42:30) to (spam-filter/src/sw/sgd_sw.cpp:42:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:115) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 179.508 ; gain = 88.227
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:111:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:108:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 181.688 ; gain = 90.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.994 seconds; current allocated memory: 123.710 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 124.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 126.271 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 198.898 ; gain = 107.617
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 17.71 seconds; peak allocated memory: 126.271 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.727 ; gain = 84.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.727 ; gain = 84.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.727 ; gain = 84.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:119) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 175.727 ; gain = 84.359
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:78) in function 'updateParameter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'GRAD' (spam-filter/src/sw/sgd_sw.cpp:53) in function 'computeGradient' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'DOT' (spam-filter/src/sw/sgd_sw.cpp:22) in function 'dotProduct' partially with a factor of 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:42:30) to (spam-filter/src/sw/sgd_sw.cpp:42:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:115) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 180.887 ; gain = 89.520
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 208.551 ; gain = 117.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.064 seconds; current allocated memory: 158.411 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 160.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 160.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 161.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 162.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 163.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 163.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 164.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 167.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeGradient'.
INFO: [HLS 200-111]  Elapsed time: 1.018 seconds; current allocated memory: 169.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 171.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 1.042 seconds; current allocated memory: 173.538 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 253.551 ; gain = 162.184
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 26.458 seconds; peak allocated memory: 173.538 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.637 ; gain = 84.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 175.637 ; gain = 84.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.637 ; gain = 84.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:119) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 175.637 ; gain = 84.305
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:78) in function 'updateParameter' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'GRAD' (spam-filter/src/sw/sgd_sw.cpp:53) in function 'computeGradient' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'DOT' (spam-filter/src/sw/sgd_sw.cpp:22) in function 'dotProduct' partially with a factor of 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:42:30) to (spam-filter/src/sw/sgd_sw.cpp:42:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:115) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 181.195 ; gain = 89.863
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 208.492 ; gain = 117.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.192 seconds; current allocated memory: 158.368 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 159.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 161.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 162.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 162.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 163.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 163.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 164.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 167.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeGradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeGradient'.
INFO: [HLS 200-111]  Elapsed time: 1.051 seconds; current allocated memory: 170.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateParameter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateParameter'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 171.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 173.339 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 253.789 ; gain = 162.457
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 25.23 seconds; peak allocated memory: 173.339 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 175.176 ; gain = 83.684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 175.176 ; gain = 83.684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 175.176 ; gain = 83.684
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:119) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 175.176 ; gain = 83.684
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:119) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:42:30) to (spam-filter/src/sw/sgd_sw.cpp:42:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:115) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 179.484 ; gain = 87.992
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:111:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:108:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 181.664 ; gain = 90.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'UPDATE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.161 seconds; current allocated memory: 123.721 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 124.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 126.345 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 199.305 ; gain = 107.812
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 27.332 seconds; peak allocated memory: 126.345 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 174.988 ; gain = 83.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 174.988 ; gain = 83.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 174.988 ; gain = 83.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:119) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 174.988 ; gain = 83.664
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:119) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:42:30) to (spam-filter/src/sw/sgd_sw.cpp:42:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:115) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 179.648 ; gain = 88.324
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:111:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:108:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 181.305 ; gain = 89.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.874 seconds; current allocated memory: 123.710 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 124.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 126.271 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 199.203 ; gain = 107.879
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 21.126 seconds; peak allocated memory: 126.271 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 176.117 ; gain = 84.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 176.117 ; gain = 84.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.117 ; gain = 84.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:119) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 176.117 ; gain = 84.648
INFO: [XFORM 203-501] Unrolling loop 'UPDATE' (spam-filter/src/sw/sgd_sw.cpp:78) in function 'updateParameter' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'GRAD' (spam-filter/src/sw/sgd_sw.cpp:53) in function 'computeGradient' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'DOT' (spam-filter/src/sw/sgd_sw.cpp:22) in function 'dotProduct' partially with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:119) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:42:30) to (spam-filter/src/sw/sgd_sw.cpp:42:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:115) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.586 ; gain = 88.117
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 182.027 ; gain = 90.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.592 seconds; current allocated memory: 124.055 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 125.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 126.725 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 199.289 ; gain = 107.820
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 16.872 seconds; peak allocated memory: 126.725 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'spam-filter/src/sw/sgd_sw.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.824 ; gain = 84.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 175.824 ; gain = 84.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.824 ; gain = 84.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:119) automatically.
WARNING: [SYNCHK 200-23] spam-filter/src/sw/sgd_sw.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 175.824 ; gain = 84.379
INFO: [XFORM 203-602] Inlining function 'dotProduct' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function 'computeGradient' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:117) automatically.
INFO: [XFORM 203-602] Inlining function 'updateParameter' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:119) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (spam-filter/src/sw/sgd_sw.cpp:42:30) to (spam-filter/src/sw/sgd_sw.cpp:42:30) in function 'Sigmoid'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Sigmoid' into 'SgdLR_sw' (spam-filter/src/sw/sgd_sw.cpp:115) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 179.629 ; gain = 88.184
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TRAINING_INST' (spam-filter/src/sw/sgd_sw.cpp:111:6) in function 'SgdLR_sw' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'EPOCH' (spam-filter/src/sw/sgd_sw.cpp:108:4) in function 'SgdLR_sw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 181.547 ; gain = 90.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR_sw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'UPDATE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.272 seconds; current allocated memory: 123.736 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 124.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR_sw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR_sw/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR_sw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fadd_32ns_32ns_32_5_full_dsp_1' to 'SgdLR_sw_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fdiv_32ns_32ns_32_16_1' to 'SgdLR_sw_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fpext_32ns_64_2_1' to 'SgdLR_sw_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_sw_fexp_32ns_32ns_32_9_full_dsp_1' to 'SgdLR_sw_fexp_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'SgdLR_sw_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR_sw'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 126.359 MB.
INFO: [RTMG 210-278] Implementing memory 'SgdLR_sw_gradient_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 198.941 ; gain = 107.496
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR_sw.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR_sw.
INFO: [HLS 200-112] Total elapsed time: 20.6 seconds; peak allocated memory: 126.359 MB.
