
Modulo_IO_6_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003dd8  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000550  20000000  00403dd8  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00000bb8  20000550  00404328  00010550  2**2
                  ALLOC
  3 .stack        00002000  20001108  00404ee0  00010550  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010550  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010579  2**0
                  CONTENTS, READONLY
  6 .debug_info   000099ad  00000000  00000000  000105d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001866  00000000  00000000  00019f81  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000770  00000000  00000000  0001b7e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_ranges 000006a8  00000000  00000000  0001bf57  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  00010cb4  00000000  00000000  0001c5ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000af3e  00000000  00000000  0002d2b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00046e97  00000000  00000000  000381f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00000fa4  00000000  00000000  0007f088  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000308d  00000000  00000000  0008002c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003108 	.word	0x20003108
  400004:	0040072d 	.word	0x0040072d
  400008:	00400729 	.word	0x00400729
  40000c:	00400729 	.word	0x00400729
  400010:	00400729 	.word	0x00400729
  400014:	00400729 	.word	0x00400729
  400018:	00400729 	.word	0x00400729
	...
  40002c:	00400729 	.word	0x00400729
  400030:	00400729 	.word	0x00400729
  400034:	00000000 	.word	0x00000000
  400038:	00400729 	.word	0x00400729
  40003c:	00400729 	.word	0x00400729
  400040:	00400729 	.word	0x00400729
  400044:	00400729 	.word	0x00400729
  400048:	00400729 	.word	0x00400729
  40004c:	00400729 	.word	0x00400729
  400050:	00400729 	.word	0x00400729
  400054:	00400729 	.word	0x00400729
  400058:	00400729 	.word	0x00400729
  40005c:	00400729 	.word	0x00400729
  400060:	004028dd 	.word	0x004028dd
  400064:	00402b99 	.word	0x00402b99
  400068:	00400729 	.word	0x00400729
  40006c:	00400229 	.word	0x00400229
  400070:	0040023d 	.word	0x0040023d
  400074:	00400729 	.word	0x00400729
  400078:	00400729 	.word	0x00400729
  40007c:	00400729 	.word	0x00400729
  400080:	00400729 	.word	0x00400729
  400084:	00400729 	.word	0x00400729
  400088:	00400729 	.word	0x00400729
  40008c:	00400729 	.word	0x00400729
  400090:	00400729 	.word	0x00400729
  400094:	00400729 	.word	0x00400729
  400098:	00400729 	.word	0x00400729
  40009c:	00400729 	.word	0x00400729
  4000a0:	00400729 	.word	0x00400729
  4000a4:	00400729 	.word	0x00400729
  4000a8:	00400729 	.word	0x00400729
  4000ac:	00400729 	.word	0x00400729
  4000b0:	00400729 	.word	0x00400729
  4000b4:	00400729 	.word	0x00400729
  4000b8:	00400729 	.word	0x00400729
  4000bc:	00400729 	.word	0x00400729
  4000c0:	00400729 	.word	0x00400729
  4000c4:	00400729 	.word	0x00400729
  4000c8:	00400729 	.word	0x00400729
  4000cc:	00400729 	.word	0x00400729

004000d0 <__do_global_dtors_aux>:
  4000d0:	b510      	push	{r4, lr}
  4000d2:	4c05      	ldr	r4, [pc, #20]	; (4000e8 <__do_global_dtors_aux+0x18>)
  4000d4:	7823      	ldrb	r3, [r4, #0]
  4000d6:	b933      	cbnz	r3, 4000e6 <__do_global_dtors_aux+0x16>
  4000d8:	4b04      	ldr	r3, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x1c>)
  4000da:	b113      	cbz	r3, 4000e2 <__do_global_dtors_aux+0x12>
  4000dc:	4804      	ldr	r0, [pc, #16]	; (4000f0 <__do_global_dtors_aux+0x20>)
  4000de:	f3af 8000 	nop.w
  4000e2:	2301      	movs	r3, #1
  4000e4:	7023      	strb	r3, [r4, #0]
  4000e6:	bd10      	pop	{r4, pc}
  4000e8:	20000550 	.word	0x20000550
  4000ec:	00000000 	.word	0x00000000
  4000f0:	00403dd8 	.word	0x00403dd8

004000f4 <frame_dummy>:
  4000f4:	b508      	push	{r3, lr}
  4000f6:	4b06      	ldr	r3, [pc, #24]	; (400110 <frame_dummy+0x1c>)
  4000f8:	b11b      	cbz	r3, 400102 <frame_dummy+0xe>
  4000fa:	4806      	ldr	r0, [pc, #24]	; (400114 <frame_dummy+0x20>)
  4000fc:	4906      	ldr	r1, [pc, #24]	; (400118 <frame_dummy+0x24>)
  4000fe:	f3af 8000 	nop.w
  400102:	4806      	ldr	r0, [pc, #24]	; (40011c <frame_dummy+0x28>)
  400104:	6803      	ldr	r3, [r0, #0]
  400106:	b113      	cbz	r3, 40010e <frame_dummy+0x1a>
  400108:	4b05      	ldr	r3, [pc, #20]	; (400120 <frame_dummy+0x2c>)
  40010a:	b103      	cbz	r3, 40010e <frame_dummy+0x1a>
  40010c:	4798      	blx	r3
  40010e:	bd08      	pop	{r3, pc}
  400110:	00000000 	.word	0x00000000
  400114:	00403dd8 	.word	0x00403dd8
  400118:	20000554 	.word	0x20000554
  40011c:	00403dd8 	.word	0x00403dd8
  400120:	00000000 	.word	0x00000000

00400124 <matrix_set_system_io>:
	
	p_matrix->MATRIX_SYSIO = ul_io;
	
#else
	
	p_matrix->CCFG_SYSIO = ul_io;
  400124:	4b01      	ldr	r3, [pc, #4]	; (40012c <matrix_set_system_io+0x8>)
  400126:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
  40012a:	4770      	bx	lr
  40012c:	400e0200 	.word	0x400e0200

00400130 <pdc_tx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  400130:	460b      	mov	r3, r1
  400132:	b119      	cbz	r1, 40013c <pdc_tx_init+0xc>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  400134:	6809      	ldr	r1, [r1, #0]
  400136:	6081      	str	r1, [r0, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  400138:	685b      	ldr	r3, [r3, #4]
  40013a:	60c3      	str	r3, [r0, #12]
	}
	if (p_next_packet) {
  40013c:	b11a      	cbz	r2, 400146 <pdc_tx_init+0x16>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  40013e:	6813      	ldr	r3, [r2, #0]
  400140:	6183      	str	r3, [r0, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  400142:	6853      	ldr	r3, [r2, #4]
  400144:	61c3      	str	r3, [r0, #28]
  400146:	4770      	bx	lr

00400148 <pdc_enable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  400148:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
  40014c:	05c9      	lsls	r1, r1, #23
  40014e:	0dc9      	lsrs	r1, r1, #23
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  400150:	6201      	str	r1, [r0, #32]
  400152:	4770      	bx	lr

00400154 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400154:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400156:	480e      	ldr	r0, [pc, #56]	; (400190 <sysclk_init+0x3c>)
  400158:	4b0e      	ldr	r3, [pc, #56]	; (400194 <sysclk_init+0x40>)
  40015a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40015c:	2000      	movs	r0, #0
  40015e:	213e      	movs	r1, #62	; 0x3e
  400160:	4b0d      	ldr	r3, [pc, #52]	; (400198 <sysclk_init+0x44>)
  400162:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400164:	4c0d      	ldr	r4, [pc, #52]	; (40019c <sysclk_init+0x48>)
  400166:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400168:	2800      	cmp	r0, #0
  40016a:	d0fc      	beq.n	400166 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40016c:	4b0c      	ldr	r3, [pc, #48]	; (4001a0 <sysclk_init+0x4c>)
  40016e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400170:	4a0c      	ldr	r2, [pc, #48]	; (4001a4 <sysclk_init+0x50>)
  400172:	4b0d      	ldr	r3, [pc, #52]	; (4001a8 <sysclk_init+0x54>)
  400174:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400176:	4c0d      	ldr	r4, [pc, #52]	; (4001ac <sysclk_init+0x58>)
  400178:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40017a:	2800      	cmp	r0, #0
  40017c:	d0fc      	beq.n	400178 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40017e:	2010      	movs	r0, #16
  400180:	4b0b      	ldr	r3, [pc, #44]	; (4001b0 <sysclk_init+0x5c>)
  400182:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400184:	4b0b      	ldr	r3, [pc, #44]	; (4001b4 <sysclk_init+0x60>)
  400186:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400188:	4801      	ldr	r0, [pc, #4]	; (400190 <sysclk_init+0x3c>)
  40018a:	4b02      	ldr	r3, [pc, #8]	; (400194 <sysclk_init+0x40>)
  40018c:	4798      	blx	r3
  40018e:	bd10      	pop	{r4, pc}
  400190:	03d09000 	.word	0x03d09000
  400194:	200000ad 	.word	0x200000ad
  400198:	004002b5 	.word	0x004002b5
  40019c:	00400309 	.word	0x00400309
  4001a0:	00400319 	.word	0x00400319
  4001a4:	201f3f03 	.word	0x201f3f03
  4001a8:	400e0400 	.word	0x400e0400
  4001ac:	00400329 	.word	0x00400329
  4001b0:	00400251 	.word	0x00400251
  4001b4:	004007dd 	.word	0x004007dd

004001b8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4001b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4001bc:	4681      	mov	r9, r0
  4001be:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4001c0:	4b14      	ldr	r3, [pc, #80]	; (400214 <pio_handler_process+0x5c>)
  4001c2:	4798      	blx	r3
  4001c4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4001c6:	4648      	mov	r0, r9
  4001c8:	4b13      	ldr	r3, [pc, #76]	; (400218 <pio_handler_process+0x60>)
  4001ca:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4001cc:	4005      	ands	r5, r0
  4001ce:	d017      	beq.n	400200 <pio_handler_process+0x48>
  4001d0:	4f12      	ldr	r7, [pc, #72]	; (40021c <pio_handler_process+0x64>)
  4001d2:	f107 040c 	add.w	r4, r7, #12
  4001d6:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4001d8:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  4001dc:	42b3      	cmp	r3, r6
  4001de:	d10a      	bne.n	4001f6 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4001e0:	f854 1c08 	ldr.w	r1, [r4, #-8]
  4001e4:	4229      	tst	r1, r5
  4001e6:	d006      	beq.n	4001f6 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4001e8:	6823      	ldr	r3, [r4, #0]
  4001ea:	4630      	mov	r0, r6
  4001ec:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4001ee:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4001f2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4001f6:	42bc      	cmp	r4, r7
  4001f8:	d002      	beq.n	400200 <pio_handler_process+0x48>
  4001fa:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4001fc:	2d00      	cmp	r5, #0
  4001fe:	d1eb      	bne.n	4001d8 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400200:	4b07      	ldr	r3, [pc, #28]	; (400220 <pio_handler_process+0x68>)
  400202:	681b      	ldr	r3, [r3, #0]
  400204:	b123      	cbz	r3, 400210 <pio_handler_process+0x58>
		if (pio_capture_handler) {
  400206:	4b07      	ldr	r3, [pc, #28]	; (400224 <pio_handler_process+0x6c>)
  400208:	681b      	ldr	r3, [r3, #0]
  40020a:	b10b      	cbz	r3, 400210 <pio_handler_process+0x58>
			pio_capture_handler(p_pio);
  40020c:	4648      	mov	r0, r9
  40020e:	4798      	blx	r3
  400210:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400214:	00400599 	.word	0x00400599
  400218:	0040059d 	.word	0x0040059d
  40021c:	20000570 	.word	0x20000570
  400220:	200005fc 	.word	0x200005fc
  400224:	2000056c 	.word	0x2000056c

00400228 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400228:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40022a:	4802      	ldr	r0, [pc, #8]	; (400234 <PIOA_Handler+0xc>)
  40022c:	210b      	movs	r1, #11
  40022e:	4b02      	ldr	r3, [pc, #8]	; (400238 <PIOA_Handler+0x10>)
  400230:	4798      	blx	r3
  400232:	bd08      	pop	{r3, pc}
  400234:	400e0e00 	.word	0x400e0e00
  400238:	004001b9 	.word	0x004001b9

0040023c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40023c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40023e:	4802      	ldr	r0, [pc, #8]	; (400248 <PIOB_Handler+0xc>)
  400240:	210c      	movs	r1, #12
  400242:	4b02      	ldr	r3, [pc, #8]	; (40024c <PIOB_Handler+0x10>)
  400244:	4798      	blx	r3
  400246:	bd08      	pop	{r3, pc}
  400248:	400e1000 	.word	0x400e1000
  40024c:	004001b9 	.word	0x004001b9

00400250 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400250:	4b17      	ldr	r3, [pc, #92]	; (4002b0 <pmc_switch_mck_to_pllack+0x60>)
  400252:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400254:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  400258:	4310      	orrs	r0, r2
  40025a:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40025c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40025e:	f013 0f08 	tst.w	r3, #8
  400262:	d109      	bne.n	400278 <pmc_switch_mck_to_pllack+0x28>
  400264:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400268:	4911      	ldr	r1, [pc, #68]	; (4002b0 <pmc_switch_mck_to_pllack+0x60>)
  40026a:	e001      	b.n	400270 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40026c:	3b01      	subs	r3, #1
  40026e:	d019      	beq.n	4002a4 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400270:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400272:	f012 0f08 	tst.w	r2, #8
  400276:	d0f9      	beq.n	40026c <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400278:	4b0d      	ldr	r3, [pc, #52]	; (4002b0 <pmc_switch_mck_to_pllack+0x60>)
  40027a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40027c:	f022 0203 	bic.w	r2, r2, #3
  400280:	f042 0202 	orr.w	r2, r2, #2
  400284:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400286:	6e98      	ldr	r0, [r3, #104]	; 0x68
  400288:	f010 0008 	ands.w	r0, r0, #8
  40028c:	d10c      	bne.n	4002a8 <pmc_switch_mck_to_pllack+0x58>
  40028e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400292:	4907      	ldr	r1, [pc, #28]	; (4002b0 <pmc_switch_mck_to_pllack+0x60>)
  400294:	e001      	b.n	40029a <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400296:	3b01      	subs	r3, #1
  400298:	d008      	beq.n	4002ac <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40029a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40029c:	f012 0f08 	tst.w	r2, #8
  4002a0:	d0f9      	beq.n	400296 <pmc_switch_mck_to_pllack+0x46>
  4002a2:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4002a4:	2001      	movs	r0, #1
  4002a6:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4002a8:	2000      	movs	r0, #0
  4002aa:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4002ac:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4002ae:	4770      	bx	lr
  4002b0:	400e0400 	.word	0x400e0400

004002b4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4002b4:	b138      	cbz	r0, 4002c6 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4002b6:	4911      	ldr	r1, [pc, #68]	; (4002fc <pmc_switch_mainck_to_xtal+0x48>)
  4002b8:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4002ba:	4a11      	ldr	r2, [pc, #68]	; (400300 <pmc_switch_mainck_to_xtal+0x4c>)
  4002bc:	401a      	ands	r2, r3
  4002be:	4b11      	ldr	r3, [pc, #68]	; (400304 <pmc_switch_mainck_to_xtal+0x50>)
  4002c0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4002c2:	620b      	str	r3, [r1, #32]
  4002c4:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4002c6:	4a0d      	ldr	r2, [pc, #52]	; (4002fc <pmc_switch_mainck_to_xtal+0x48>)
  4002c8:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4002ca:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4002ce:	f023 0303 	bic.w	r3, r3, #3
  4002d2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4002d6:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4002da:	0209      	lsls	r1, r1, #8
  4002dc:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4002de:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4002e0:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4002e2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4002e4:	f013 0f01 	tst.w	r3, #1
  4002e8:	d0fb      	beq.n	4002e2 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4002ea:	4a04      	ldr	r2, [pc, #16]	; (4002fc <pmc_switch_mainck_to_xtal+0x48>)
  4002ec:	6a13      	ldr	r3, [r2, #32]
  4002ee:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4002f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4002f6:	6213      	str	r3, [r2, #32]
  4002f8:	4770      	bx	lr
  4002fa:	bf00      	nop
  4002fc:	400e0400 	.word	0x400e0400
  400300:	fec8fffc 	.word	0xfec8fffc
  400304:	01370002 	.word	0x01370002

00400308 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400308:	4b02      	ldr	r3, [pc, #8]	; (400314 <pmc_osc_is_ready_mainck+0xc>)
  40030a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40030c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400310:	4770      	bx	lr
  400312:	bf00      	nop
  400314:	400e0400 	.word	0x400e0400

00400318 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400318:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40031c:	4b01      	ldr	r3, [pc, #4]	; (400324 <pmc_disable_pllack+0xc>)
  40031e:	629a      	str	r2, [r3, #40]	; 0x28
  400320:	4770      	bx	lr
  400322:	bf00      	nop
  400324:	400e0400 	.word	0x400e0400

00400328 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400328:	4b02      	ldr	r3, [pc, #8]	; (400334 <pmc_is_locked_pllack+0xc>)
  40032a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40032c:	f000 0002 	and.w	r0, r0, #2
  400330:	4770      	bx	lr
  400332:	bf00      	nop
  400334:	400e0400 	.word	0x400e0400

00400338 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400338:	2822      	cmp	r0, #34	; 0x22
  40033a:	d820      	bhi.n	40037e <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
  40033c:	281f      	cmp	r0, #31
  40033e:	d80d      	bhi.n	40035c <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400340:	4b12      	ldr	r3, [pc, #72]	; (40038c <pmc_enable_periph_clk+0x54>)
  400342:	699a      	ldr	r2, [r3, #24]
  400344:	2301      	movs	r3, #1
  400346:	4083      	lsls	r3, r0
  400348:	401a      	ands	r2, r3
  40034a:	4293      	cmp	r3, r2
  40034c:	d019      	beq.n	400382 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
  40034e:	2301      	movs	r3, #1
  400350:	fa03 f000 	lsl.w	r0, r3, r0
  400354:	4b0d      	ldr	r3, [pc, #52]	; (40038c <pmc_enable_periph_clk+0x54>)
  400356:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400358:	2000      	movs	r0, #0
  40035a:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40035c:	4b0b      	ldr	r3, [pc, #44]	; (40038c <pmc_enable_periph_clk+0x54>)
  40035e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
  400362:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400364:	2301      	movs	r3, #1
  400366:	4083      	lsls	r3, r0
  400368:	401a      	ands	r2, r3
  40036a:	4293      	cmp	r3, r2
  40036c:	d00b      	beq.n	400386 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
  40036e:	2301      	movs	r3, #1
  400370:	fa03 f000 	lsl.w	r0, r3, r0
  400374:	4b05      	ldr	r3, [pc, #20]	; (40038c <pmc_enable_periph_clk+0x54>)
  400376:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  40037a:	2000      	movs	r0, #0
  40037c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40037e:	2001      	movs	r0, #1
  400380:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400382:	2000      	movs	r0, #0
  400384:	4770      	bx	lr
  400386:	2000      	movs	r0, #0
}
  400388:	4770      	bx	lr
  40038a:	bf00      	nop
  40038c:	400e0400 	.word	0x400e0400

00400390 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400390:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400392:	23ac      	movs	r3, #172	; 0xac
  400394:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400396:	680a      	ldr	r2, [r1, #0]
  400398:	684b      	ldr	r3, [r1, #4]
  40039a:	fbb2 f3f3 	udiv	r3, r2, r3
  40039e:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4003a0:	1e5c      	subs	r4, r3, #1
  4003a2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4003a6:	4294      	cmp	r4, r2
  4003a8:	d80a      	bhi.n	4003c0 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  4003aa:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4003ac:	688b      	ldr	r3, [r1, #8]
  4003ae:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4003b0:	f240 2302 	movw	r3, #514	; 0x202
  4003b4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4003b8:	2350      	movs	r3, #80	; 0x50
  4003ba:	6003      	str	r3, [r0, #0]

	return 0;
  4003bc:	2000      	movs	r0, #0
  4003be:	e000      	b.n	4003c2 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  4003c0:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  4003c2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003c6:	4770      	bx	lr

004003c8 <uart_enable_tx>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  4003c8:	2340      	movs	r3, #64	; 0x40
  4003ca:	6003      	str	r3, [r0, #0]
  4003cc:	4770      	bx	lr
  4003ce:	bf00      	nop

004003d0 <uart_enable_rx>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  4003d0:	2310      	movs	r3, #16
  4003d2:	6003      	str	r3, [r0, #0]
  4003d4:	4770      	bx	lr
  4003d6:	bf00      	nop

004003d8 <uart_enable>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable(Uart *p_uart)
{
	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4003d8:	2350      	movs	r3, #80	; 0x50
  4003da:	6003      	str	r3, [r0, #0]
  4003dc:	4770      	bx	lr
  4003de:	bf00      	nop

004003e0 <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  4003e0:	6081      	str	r1, [r0, #8]
  4003e2:	4770      	bx	lr

004003e4 <uart_get_status>:
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
	return p_uart->UART_SR;
  4003e4:	6940      	ldr	r0, [r0, #20]
}
  4003e6:	4770      	bx	lr

004003e8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4003e8:	6943      	ldr	r3, [r0, #20]
  4003ea:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4003ee:	bf1d      	ittte	ne
  4003f0:	6983      	ldrne	r3, [r0, #24]
  4003f2:	700b      	strbne	r3, [r1, #0]
	return 0;
  4003f4:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4003f6:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  4003f8:	4770      	bx	lr
  4003fa:	bf00      	nop

004003fc <uart_get_pdc_base>:
	if (p_uart == UART2)
		p_pdc_base = PDC_UART2;
#endif

	return p_pdc_base;
}
  4003fc:	4b03      	ldr	r3, [pc, #12]	; (40040c <uart_get_pdc_base+0x10>)
  4003fe:	4a04      	ldr	r2, [pc, #16]	; (400410 <uart_get_pdc_base+0x14>)
  400400:	4904      	ldr	r1, [pc, #16]	; (400414 <uart_get_pdc_base+0x18>)
  400402:	4288      	cmp	r0, r1
  400404:	bf0c      	ite	eq
  400406:	4610      	moveq	r0, r2
  400408:	4618      	movne	r0, r3
  40040a:	4770      	bx	lr
  40040c:	400e0700 	.word	0x400e0700
  400410:	400e0900 	.word	0x400e0900
  400414:	400e0800 	.word	0x400e0800

00400418 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400418:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40041a:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	switch (ul_type) {
  40041c:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400420:	d02e      	beq.n	400480 <pio_set_peripheral+0x68>
  400422:	d808      	bhi.n	400436 <pio_set_peripheral+0x1e>
  400424:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400428:	d014      	beq.n	400454 <pio_set_peripheral+0x3c>
  40042a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40042e:	d01d      	beq.n	40046c <pio_set_peripheral+0x54>
  400430:	2900      	cmp	r1, #0
  400432:	d135      	bne.n	4004a0 <pio_set_peripheral+0x88>
  400434:	e035      	b.n	4004a2 <pio_set_peripheral+0x8a>
  400436:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40043a:	d032      	beq.n	4004a2 <pio_set_peripheral+0x8a>
  40043c:	d803      	bhi.n	400446 <pio_set_peripheral+0x2e>
  40043e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400442:	d027      	beq.n	400494 <pio_set_peripheral+0x7c>
  400444:	e02c      	b.n	4004a0 <pio_set_peripheral+0x88>
  400446:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40044a:	d02a      	beq.n	4004a2 <pio_set_peripheral+0x8a>
  40044c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400450:	d027      	beq.n	4004a2 <pio_set_peripheral+0x8a>
  400452:	e025      	b.n	4004a0 <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400454:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400456:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400458:	43d3      	mvns	r3, r2
  40045a:	4021      	ands	r1, r4
  40045c:	4019      	ands	r1, r3
  40045e:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400460:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400462:	6f44      	ldr	r4, [r0, #116]	; 0x74
  400464:	4021      	ands	r1, r4
  400466:	400b      	ands	r3, r1
  400468:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40046a:	e019      	b.n	4004a0 <pio_set_peripheral+0x88>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40046c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40046e:	4313      	orrs	r3, r2
  400470:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400472:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400474:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400476:	400b      	ands	r3, r1
  400478:	ea23 0302 	bic.w	r3, r3, r2
  40047c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40047e:	e00f      	b.n	4004a0 <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400480:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400482:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400484:	400b      	ands	r3, r1
  400486:	ea23 0302 	bic.w	r3, r3, r2
  40048a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40048c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40048e:	4313      	orrs	r3, r2
  400490:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400492:	e005      	b.n	4004a0 <pio_set_peripheral+0x88>

	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400494:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400496:	4313      	orrs	r3, r2
  400498:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40049a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40049c:	4313      	orrs	r3, r2
  40049e:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4004a0:	6042      	str	r2, [r0, #4]
}
  4004a2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004a6:	4770      	bx	lr

004004a8 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4004a8:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4004aa:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4004ae:	bf14      	ite	ne
  4004b0:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4004b2:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4004b4:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  4004b8:	bf14      	ite	ne
  4004ba:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4004bc:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4004be:	f012 0f02 	tst.w	r2, #2
  4004c2:	d002      	beq.n	4004ca <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  4004c4:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4004c8:	e004      	b.n	4004d4 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4004ca:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  4004ce:	bf18      	it	ne
  4004d0:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4004d4:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4004d6:	6001      	str	r1, [r0, #0]
  4004d8:	4770      	bx	lr
  4004da:	bf00      	nop

004004dc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4004dc:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4004de:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4004e0:	9c01      	ldr	r4, [sp, #4]
  4004e2:	b10c      	cbz	r4, 4004e8 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  4004e4:	6641      	str	r1, [r0, #100]	; 0x64
  4004e6:	e000      	b.n	4004ea <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4004e8:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4004ea:	b10b      	cbz	r3, 4004f0 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  4004ec:	6501      	str	r1, [r0, #80]	; 0x50
  4004ee:	e000      	b.n	4004f2 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4004f0:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4004f2:	b10a      	cbz	r2, 4004f8 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  4004f4:	6301      	str	r1, [r0, #48]	; 0x30
  4004f6:	e000      	b.n	4004fa <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4004f8:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4004fa:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4004fc:	6001      	str	r1, [r0, #0]
}
  4004fe:	f85d 4b04 	ldr.w	r4, [sp], #4
  400502:	4770      	bx	lr

00400504 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  400504:	b5f0      	push	{r4, r5, r6, r7, lr}
  400506:	b083      	sub	sp, #12
  400508:	4607      	mov	r7, r0
  40050a:	460c      	mov	r4, r1
  40050c:	4616      	mov	r6, r2
  40050e:	461d      	mov	r5, r3
	/* Configure pins */
	switch (ul_type) {
  400510:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400514:	d014      	beq.n	400540 <pio_configure+0x3c>
  400516:	d809      	bhi.n	40052c <pio_configure+0x28>
  400518:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40051c:	d010      	beq.n	400540 <pio_configure+0x3c>
  40051e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400522:	d00d      	beq.n	400540 <pio_configure+0x3c>
  400524:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400528:	d12c      	bne.n	400584 <pio_configure+0x80>
  40052a:	e009      	b.n	400540 <pio_configure+0x3c>
  40052c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400530:	d018      	beq.n	400564 <pio_configure+0x60>
  400532:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400536:	d015      	beq.n	400564 <pio_configure+0x60>
  400538:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40053c:	d00c      	beq.n	400558 <pio_configure+0x54>
  40053e:	e021      	b.n	400584 <pio_configure+0x80>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400540:	4638      	mov	r0, r7
  400542:	4621      	mov	r1, r4
  400544:	4632      	mov	r2, r6
  400546:	4b11      	ldr	r3, [pc, #68]	; (40058c <pio_configure+0x88>)
  400548:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40054a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40054e:	bf14      	ite	ne
  400550:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400552:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400554:	2001      	movs	r0, #1
  400556:	e016      	b.n	400586 <pio_configure+0x82>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400558:	4611      	mov	r1, r2
  40055a:	461a      	mov	r2, r3
  40055c:	4b0c      	ldr	r3, [pc, #48]	; (400590 <pio_configure+0x8c>)
  40055e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400560:	2001      	movs	r0, #1
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
		break;
  400562:	e010      	b.n	400586 <pio_configure+0x82>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400564:	f005 0301 	and.w	r3, r5, #1
  400568:	9300      	str	r3, [sp, #0]
  40056a:	4638      	mov	r0, r7
  40056c:	4631      	mov	r1, r6
  40056e:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  400572:	bf14      	ite	ne
  400574:	2200      	movne	r2, #0
  400576:	2201      	moveq	r2, #1
  400578:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40057c:	4c05      	ldr	r4, [pc, #20]	; (400594 <pio_configure+0x90>)
  40057e:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400580:	2001      	movs	r0, #1
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
		break;
  400582:	e000      	b.n	400586 <pio_configure+0x82>

	default:
		return 0;
  400584:	2000      	movs	r0, #0
	}

	return 1;
}
  400586:	b003      	add	sp, #12
  400588:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40058a:	bf00      	nop
  40058c:	00400419 	.word	0x00400419
  400590:	004004a9 	.word	0x004004a9
  400594:	004004dd 	.word	0x004004dd

00400598 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400598:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40059a:	4770      	bx	lr

0040059c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40059c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40059e:	4770      	bx	lr

004005a0 <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4005a0:	0943      	lsrs	r3, r0, #5
  4005a2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4005a6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4005aa:	025b      	lsls	r3, r3, #9
 */
uint32_t pio_get_pin_value(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
  4005ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4005ae:	f000 001f 	and.w	r0, r0, #31
  4005b2:	fa23 f000 	lsr.w	r0, r3, r0
}
  4005b6:	f000 0001 	and.w	r0, r0, #1
  4005ba:	4770      	bx	lr

004005bc <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4005bc:	0943      	lsrs	r3, r0, #5
  4005be:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4005c2:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4005c6:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4005c8:	f000 001f 	and.w	r0, r0, #31
  4005cc:	2201      	movs	r2, #1
  4005ce:	fa02 f000 	lsl.w	r0, r2, r0
  4005d2:	6318      	str	r0, [r3, #48]	; 0x30
  4005d4:	4770      	bx	lr
  4005d6:	bf00      	nop

004005d8 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4005d8:	0943      	lsrs	r3, r0, #5
  4005da:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4005de:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4005e2:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4005e4:	f000 001f 	and.w	r0, r0, #31
  4005e8:	2201      	movs	r2, #1
  4005ea:	fa02 f000 	lsl.w	r0, r2, r0
  4005ee:	6358      	str	r0, [r3, #52]	; 0x34
  4005f0:	4770      	bx	lr
  4005f2:	bf00      	nop

004005f4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4005f4:	b570      	push	{r4, r5, r6, lr}
  4005f6:	b082      	sub	sp, #8
  4005f8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4005fa:	0944      	lsrs	r4, r0, #5
  4005fc:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  400600:	f204 7407 	addw	r4, r4, #1799	; 0x707
  400604:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400606:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  40060a:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  40060e:	d047      	beq.n	4006a0 <pio_configure_pin+0xac>
  400610:	d809      	bhi.n	400626 <pio_configure_pin+0x32>
  400612:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  400616:	d021      	beq.n	40065c <pio_configure_pin+0x68>
  400618:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  40061c:	d02f      	beq.n	40067e <pio_configure_pin+0x8a>
  40061e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  400622:	d16f      	bne.n	400704 <pio_configure_pin+0x110>
  400624:	e009      	b.n	40063a <pio_configure_pin+0x46>
  400626:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  40062a:	d055      	beq.n	4006d8 <pio_configure_pin+0xe4>
  40062c:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  400630:	d052      	beq.n	4006d8 <pio_configure_pin+0xe4>
  400632:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  400636:	d044      	beq.n	4006c2 <pio_configure_pin+0xce>
  400638:	e064      	b.n	400704 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40063a:	f000 001f 	and.w	r0, r0, #31
  40063e:	2401      	movs	r4, #1
  400640:	4084      	lsls	r4, r0
  400642:	4630      	mov	r0, r6
  400644:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400648:	4622      	mov	r2, r4
  40064a:	4b30      	ldr	r3, [pc, #192]	; (40070c <pio_configure_pin+0x118>)
  40064c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40064e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400652:	bf14      	ite	ne
  400654:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400656:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400658:	2001      	movs	r0, #1
  40065a:	e054      	b.n	400706 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40065c:	f000 001f 	and.w	r0, r0, #31
  400660:	2401      	movs	r4, #1
  400662:	4084      	lsls	r4, r0
  400664:	4630      	mov	r0, r6
  400666:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40066a:	4622      	mov	r2, r4
  40066c:	4b27      	ldr	r3, [pc, #156]	; (40070c <pio_configure_pin+0x118>)
  40066e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400670:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400674:	bf14      	ite	ne
  400676:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400678:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40067a:	2001      	movs	r0, #1
  40067c:	e043      	b.n	400706 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40067e:	f000 001f 	and.w	r0, r0, #31
  400682:	2401      	movs	r4, #1
  400684:	4084      	lsls	r4, r0
  400686:	4630      	mov	r0, r6
  400688:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40068c:	4622      	mov	r2, r4
  40068e:	4b1f      	ldr	r3, [pc, #124]	; (40070c <pio_configure_pin+0x118>)
  400690:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400692:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400696:	bf14      	ite	ne
  400698:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40069a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40069c:	2001      	movs	r0, #1
  40069e:	e032      	b.n	400706 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4006a0:	f000 001f 	and.w	r0, r0, #31
  4006a4:	2401      	movs	r4, #1
  4006a6:	4084      	lsls	r4, r0
  4006a8:	4630      	mov	r0, r6
  4006aa:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4006ae:	4622      	mov	r2, r4
  4006b0:	4b16      	ldr	r3, [pc, #88]	; (40070c <pio_configure_pin+0x118>)
  4006b2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4006b4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4006b8:	bf14      	ite	ne
  4006ba:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4006bc:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4006be:	2001      	movs	r0, #1
  4006c0:	e021      	b.n	400706 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4006c2:	f000 011f 	and.w	r1, r0, #31
  4006c6:	2401      	movs	r4, #1
  4006c8:	4630      	mov	r0, r6
  4006ca:	fa04 f101 	lsl.w	r1, r4, r1
  4006ce:	462a      	mov	r2, r5
  4006d0:	4b0f      	ldr	r3, [pc, #60]	; (400710 <pio_configure_pin+0x11c>)
  4006d2:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4006d4:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  4006d6:	e016      	b.n	400706 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4006d8:	f000 011f 	and.w	r1, r0, #31
  4006dc:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4006de:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4006e2:	ea05 0304 	and.w	r3, r5, r4
  4006e6:	9300      	str	r3, [sp, #0]
  4006e8:	4630      	mov	r0, r6
  4006ea:	fa04 f101 	lsl.w	r1, r4, r1
  4006ee:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4006f2:	bf14      	ite	ne
  4006f4:	2200      	movne	r2, #0
  4006f6:	2201      	moveq	r2, #1
  4006f8:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4006fc:	4d05      	ldr	r5, [pc, #20]	; (400714 <pio_configure_pin+0x120>)
  4006fe:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  400700:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400702:	e000      	b.n	400706 <pio_configure_pin+0x112>

	default:
		return 0;
  400704:	2000      	movs	r0, #0
	}

	return 1;
}
  400706:	b002      	add	sp, #8
  400708:	bd70      	pop	{r4, r5, r6, pc}
  40070a:	bf00      	nop
  40070c:	00400419 	.word	0x00400419
  400710:	004004a9 	.word	0x004004a9
  400714:	004004dd 	.word	0x004004dd

00400718 <board_init>:
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
	WDT->WDT_MR = WDT_MR_WDDIS; 
  400718:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40071c:	4b01      	ldr	r3, [pc, #4]	; (400724 <board_init+0xc>)
  40071e:	605a      	str	r2, [r3, #4]
  400720:	4770      	bx	lr
  400722:	bf00      	nop
  400724:	400e1450 	.word	0x400e1450

00400728 <Dummy_Handler>:
  400728:	e7fe      	b.n	400728 <Dummy_Handler>
  40072a:	bf00      	nop

0040072c <Reset_Handler>:
  40072c:	b510      	push	{r4, lr}
  40072e:	4b1e      	ldr	r3, [pc, #120]	; (4007a8 <Reset_Handler+0x7c>)
  400730:	4a1e      	ldr	r2, [pc, #120]	; (4007ac <Reset_Handler+0x80>)
  400732:	429a      	cmp	r2, r3
  400734:	d003      	beq.n	40073e <Reset_Handler+0x12>
  400736:	4b1e      	ldr	r3, [pc, #120]	; (4007b0 <Reset_Handler+0x84>)
  400738:	4a1b      	ldr	r2, [pc, #108]	; (4007a8 <Reset_Handler+0x7c>)
  40073a:	429a      	cmp	r2, r3
  40073c:	d304      	bcc.n	400748 <Reset_Handler+0x1c>
  40073e:	4b1d      	ldr	r3, [pc, #116]	; (4007b4 <Reset_Handler+0x88>)
  400740:	4a1d      	ldr	r2, [pc, #116]	; (4007b8 <Reset_Handler+0x8c>)
  400742:	429a      	cmp	r2, r3
  400744:	d30f      	bcc.n	400766 <Reset_Handler+0x3a>
  400746:	e01a      	b.n	40077e <Reset_Handler+0x52>
  400748:	4b1c      	ldr	r3, [pc, #112]	; (4007bc <Reset_Handler+0x90>)
  40074a:	4c1d      	ldr	r4, [pc, #116]	; (4007c0 <Reset_Handler+0x94>)
  40074c:	1ae4      	subs	r4, r4, r3
  40074e:	f024 0403 	bic.w	r4, r4, #3
  400752:	3404      	adds	r4, #4
  400754:	2300      	movs	r3, #0
  400756:	4814      	ldr	r0, [pc, #80]	; (4007a8 <Reset_Handler+0x7c>)
  400758:	4914      	ldr	r1, [pc, #80]	; (4007ac <Reset_Handler+0x80>)
  40075a:	585a      	ldr	r2, [r3, r1]
  40075c:	501a      	str	r2, [r3, r0]
  40075e:	3304      	adds	r3, #4
  400760:	42a3      	cmp	r3, r4
  400762:	d1fa      	bne.n	40075a <Reset_Handler+0x2e>
  400764:	e7eb      	b.n	40073e <Reset_Handler+0x12>
  400766:	4b17      	ldr	r3, [pc, #92]	; (4007c4 <Reset_Handler+0x98>)
  400768:	4917      	ldr	r1, [pc, #92]	; (4007c8 <Reset_Handler+0x9c>)
  40076a:	1ac9      	subs	r1, r1, r3
  40076c:	f021 0103 	bic.w	r1, r1, #3
  400770:	1d1a      	adds	r2, r3, #4
  400772:	4411      	add	r1, r2
  400774:	2200      	movs	r2, #0
  400776:	f843 2f04 	str.w	r2, [r3, #4]!
  40077a:	428b      	cmp	r3, r1
  40077c:	d1fb      	bne.n	400776 <Reset_Handler+0x4a>
  40077e:	4a13      	ldr	r2, [pc, #76]	; (4007cc <Reset_Handler+0xa0>)
  400780:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
  400784:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400788:	4911      	ldr	r1, [pc, #68]	; (4007d0 <Reset_Handler+0xa4>)
  40078a:	608b      	str	r3, [r1, #8]
  40078c:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  400790:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
  400794:	d203      	bcs.n	40079e <Reset_Handler+0x72>
  400796:	688a      	ldr	r2, [r1, #8]
  400798:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  40079c:	608a      	str	r2, [r1, #8]
  40079e:	4b0d      	ldr	r3, [pc, #52]	; (4007d4 <Reset_Handler+0xa8>)
  4007a0:	4798      	blx	r3
  4007a2:	4b0d      	ldr	r3, [pc, #52]	; (4007d8 <Reset_Handler+0xac>)
  4007a4:	4798      	blx	r3
  4007a6:	e7fe      	b.n	4007a6 <Reset_Handler+0x7a>
  4007a8:	20000000 	.word	0x20000000
  4007ac:	00403dd8 	.word	0x00403dd8
  4007b0:	20000550 	.word	0x20000550
  4007b4:	20001108 	.word	0x20001108
  4007b8:	20000550 	.word	0x20000550
  4007bc:	20000004 	.word	0x20000004
  4007c0:	20000553 	.word	0x20000553
  4007c4:	2000054c 	.word	0x2000054c
  4007c8:	20001103 	.word	0x20001103
  4007cc:	00400000 	.word	0x00400000
  4007d0:	e000ed00 	.word	0xe000ed00
  4007d4:	00403c61 	.word	0x00403c61
  4007d8:	0040306d 	.word	0x0040306d

004007dc <SystemCoreClockUpdate>:
  4007dc:	4b3d      	ldr	r3, [pc, #244]	; (4008d4 <SystemCoreClockUpdate+0xf8>)
  4007de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4007e0:	f003 0303 	and.w	r3, r3, #3
  4007e4:	2b03      	cmp	r3, #3
  4007e6:	d85d      	bhi.n	4008a4 <SystemCoreClockUpdate+0xc8>
  4007e8:	e8df f003 	tbb	[pc, r3]
  4007ec:	2b2b0e02 	.word	0x2b2b0e02
  4007f0:	4b39      	ldr	r3, [pc, #228]	; (4008d8 <SystemCoreClockUpdate+0xfc>)
  4007f2:	695b      	ldr	r3, [r3, #20]
  4007f4:	f013 0f80 	tst.w	r3, #128	; 0x80
  4007f8:	bf14      	ite	ne
  4007fa:	f44f 4200 	movne.w	r2, #32768	; 0x8000
  4007fe:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400802:	4b36      	ldr	r3, [pc, #216]	; (4008dc <SystemCoreClockUpdate+0x100>)
  400804:	601a      	str	r2, [r3, #0]
  400806:	e04d      	b.n	4008a4 <SystemCoreClockUpdate+0xc8>
  400808:	4b32      	ldr	r3, [pc, #200]	; (4008d4 <SystemCoreClockUpdate+0xf8>)
  40080a:	6a1b      	ldr	r3, [r3, #32]
  40080c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400810:	d003      	beq.n	40081a <SystemCoreClockUpdate+0x3e>
  400812:	4a33      	ldr	r2, [pc, #204]	; (4008e0 <SystemCoreClockUpdate+0x104>)
  400814:	4b31      	ldr	r3, [pc, #196]	; (4008dc <SystemCoreClockUpdate+0x100>)
  400816:	601a      	str	r2, [r3, #0]
  400818:	e044      	b.n	4008a4 <SystemCoreClockUpdate+0xc8>
  40081a:	4a32      	ldr	r2, [pc, #200]	; (4008e4 <SystemCoreClockUpdate+0x108>)
  40081c:	4b2f      	ldr	r3, [pc, #188]	; (4008dc <SystemCoreClockUpdate+0x100>)
  40081e:	601a      	str	r2, [r3, #0]
  400820:	4b2c      	ldr	r3, [pc, #176]	; (4008d4 <SystemCoreClockUpdate+0xf8>)
  400822:	6a1b      	ldr	r3, [r3, #32]
  400824:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400828:	2b10      	cmp	r3, #16
  40082a:	d002      	beq.n	400832 <SystemCoreClockUpdate+0x56>
  40082c:	2b20      	cmp	r3, #32
  40082e:	d004      	beq.n	40083a <SystemCoreClockUpdate+0x5e>
  400830:	e038      	b.n	4008a4 <SystemCoreClockUpdate+0xc8>
  400832:	4a2d      	ldr	r2, [pc, #180]	; (4008e8 <SystemCoreClockUpdate+0x10c>)
  400834:	4b29      	ldr	r3, [pc, #164]	; (4008dc <SystemCoreClockUpdate+0x100>)
  400836:	601a      	str	r2, [r3, #0]
  400838:	e034      	b.n	4008a4 <SystemCoreClockUpdate+0xc8>
  40083a:	4a29      	ldr	r2, [pc, #164]	; (4008e0 <SystemCoreClockUpdate+0x104>)
  40083c:	4b27      	ldr	r3, [pc, #156]	; (4008dc <SystemCoreClockUpdate+0x100>)
  40083e:	601a      	str	r2, [r3, #0]
  400840:	e030      	b.n	4008a4 <SystemCoreClockUpdate+0xc8>
  400842:	4b24      	ldr	r3, [pc, #144]	; (4008d4 <SystemCoreClockUpdate+0xf8>)
  400844:	6a1b      	ldr	r3, [r3, #32]
  400846:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40084a:	d003      	beq.n	400854 <SystemCoreClockUpdate+0x78>
  40084c:	4a24      	ldr	r2, [pc, #144]	; (4008e0 <SystemCoreClockUpdate+0x104>)
  40084e:	4b23      	ldr	r3, [pc, #140]	; (4008dc <SystemCoreClockUpdate+0x100>)
  400850:	601a      	str	r2, [r3, #0]
  400852:	e012      	b.n	40087a <SystemCoreClockUpdate+0x9e>
  400854:	4a23      	ldr	r2, [pc, #140]	; (4008e4 <SystemCoreClockUpdate+0x108>)
  400856:	4b21      	ldr	r3, [pc, #132]	; (4008dc <SystemCoreClockUpdate+0x100>)
  400858:	601a      	str	r2, [r3, #0]
  40085a:	4b1e      	ldr	r3, [pc, #120]	; (4008d4 <SystemCoreClockUpdate+0xf8>)
  40085c:	6a1b      	ldr	r3, [r3, #32]
  40085e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400862:	2b10      	cmp	r3, #16
  400864:	d002      	beq.n	40086c <SystemCoreClockUpdate+0x90>
  400866:	2b20      	cmp	r3, #32
  400868:	d004      	beq.n	400874 <SystemCoreClockUpdate+0x98>
  40086a:	e006      	b.n	40087a <SystemCoreClockUpdate+0x9e>
  40086c:	4a1e      	ldr	r2, [pc, #120]	; (4008e8 <SystemCoreClockUpdate+0x10c>)
  40086e:	4b1b      	ldr	r3, [pc, #108]	; (4008dc <SystemCoreClockUpdate+0x100>)
  400870:	601a      	str	r2, [r3, #0]
  400872:	e002      	b.n	40087a <SystemCoreClockUpdate+0x9e>
  400874:	4a1a      	ldr	r2, [pc, #104]	; (4008e0 <SystemCoreClockUpdate+0x104>)
  400876:	4b19      	ldr	r3, [pc, #100]	; (4008dc <SystemCoreClockUpdate+0x100>)
  400878:	601a      	str	r2, [r3, #0]
  40087a:	4b16      	ldr	r3, [pc, #88]	; (4008d4 <SystemCoreClockUpdate+0xf8>)
  40087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40087e:	f003 0303 	and.w	r3, r3, #3
  400882:	2b02      	cmp	r3, #2
  400884:	4b13      	ldr	r3, [pc, #76]	; (4008d4 <SystemCoreClockUpdate+0xf8>)
  400886:	bf07      	ittee	eq
  400888:	6a98      	ldreq	r0, [r3, #40]	; 0x28
  40088a:	6a99      	ldreq	r1, [r3, #40]	; 0x28
  40088c:	6ad8      	ldrne	r0, [r3, #44]	; 0x2c
  40088e:	6ad9      	ldrne	r1, [r3, #44]	; 0x2c
  400890:	4b12      	ldr	r3, [pc, #72]	; (4008dc <SystemCoreClockUpdate+0x100>)
  400892:	f3c0 400a 	ubfx	r0, r0, #16, #11
  400896:	681a      	ldr	r2, [r3, #0]
  400898:	fb00 2202 	mla	r2, r0, r2, r2
  40089c:	b2c9      	uxtb	r1, r1
  40089e:	fbb2 f2f1 	udiv	r2, r2, r1
  4008a2:	601a      	str	r2, [r3, #0]
  4008a4:	4b0b      	ldr	r3, [pc, #44]	; (4008d4 <SystemCoreClockUpdate+0xf8>)
  4008a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4008ac:	2b70      	cmp	r3, #112	; 0x70
  4008ae:	d107      	bne.n	4008c0 <SystemCoreClockUpdate+0xe4>
  4008b0:	4b0a      	ldr	r3, [pc, #40]	; (4008dc <SystemCoreClockUpdate+0x100>)
  4008b2:	681a      	ldr	r2, [r3, #0]
  4008b4:	490d      	ldr	r1, [pc, #52]	; (4008ec <SystemCoreClockUpdate+0x110>)
  4008b6:	fba1 0202 	umull	r0, r2, r1, r2
  4008ba:	0852      	lsrs	r2, r2, #1
  4008bc:	601a      	str	r2, [r3, #0]
  4008be:	4770      	bx	lr
  4008c0:	4b04      	ldr	r3, [pc, #16]	; (4008d4 <SystemCoreClockUpdate+0xf8>)
  4008c2:	6b19      	ldr	r1, [r3, #48]	; 0x30
  4008c4:	4b05      	ldr	r3, [pc, #20]	; (4008dc <SystemCoreClockUpdate+0x100>)
  4008c6:	f3c1 1102 	ubfx	r1, r1, #4, #3
  4008ca:	681a      	ldr	r2, [r3, #0]
  4008cc:	40ca      	lsrs	r2, r1
  4008ce:	601a      	str	r2, [r3, #0]
  4008d0:	4770      	bx	lr
  4008d2:	bf00      	nop
  4008d4:	400e0400 	.word	0x400e0400
  4008d8:	400e1410 	.word	0x400e1410
  4008dc:	200000f4 	.word	0x200000f4
  4008e0:	00b71b00 	.word	0x00b71b00
  4008e4:	003d0900 	.word	0x003d0900
  4008e8:	007a1200 	.word	0x007a1200
  4008ec:	aaaaaaab 	.word	0xaaaaaaab

004008f0 <sendCmdEltra>:
int eltra_polling_timeout = 0x00;
char cmd_null[1]={0x00};

void	sendCmdEltra(char, char [], int);
void	sendCmdEltra(char cmd_eltra, char data_eltra[], int len)
{
  4008f0:	b530      	push	{r4, r5, lr}
  4008f2:	b08b      	sub	sp, #44	; 0x2c
	char checksum = 0; 
	char checksum_hi = 0;
	char checksum_lo = 0;
	int index = 0;
	
	innerData[index++] = WUP_eltra;
  4008f4:	2312      	movs	r3, #18
  4008f6:	f88d 3008 	strb.w	r3, [sp, #8]
	innerData[index++] = STX_eltra;
  4008fa:	2302      	movs	r3, #2
  4008fc:	f88d 3009 	strb.w	r3, [sp, #9]
	innerData[index++] = DEST_eltra;
  400900:	2342      	movs	r3, #66	; 0x42
  400902:	f88d 300a 	strb.w	r3, [sp, #10]
	innerData[index++] = cmd_eltra;
  400906:	f88d 000b 	strb.w	r0, [sp, #11]

	if (len > 0) {
  40090a:	2a00      	cmp	r2, #0
  40090c:	dd3b      	ble.n	400986 <sendCmdEltra+0x96>
  40090e:	2300      	movs	r3, #0
  400910:	a802      	add	r0, sp, #8
  400912:	4418      	add	r0, r3
		for (int i=0; i<len; i++) {
			innerData[index++] = data_eltra[i];
  400914:	5ccc      	ldrb	r4, [r1, r3]
  400916:	7104      	strb	r4, [r0, #4]
	innerData[index++] = STX_eltra;
	innerData[index++] = DEST_eltra;
	innerData[index++] = cmd_eltra;

	if (len > 0) {
		for (int i=0; i<len; i++) {
  400918:	3301      	adds	r3, #1
  40091a:	4293      	cmp	r3, r2
  40091c:	d1f8      	bne.n	400910 <sendCmdEltra+0x20>
  40091e:	1d14      	adds	r4, r2, #4
			innerData[index++] = data_eltra[i];
		}
	}

	innerData[index++] = ETX_eltra;
  400920:	1d50      	adds	r0, r2, #5
  400922:	ab0a      	add	r3, sp, #40	; 0x28
  400924:	4423      	add	r3, r4
  400926:	2203      	movs	r2, #3
  400928:	f803 2c20 	strb.w	r2, [r3, #-32]
	
	for (int j=0; j<index; j++) {
  40092c:	2800      	cmp	r0, #0

void	sendCmdEltra(char, char [], int);
void	sendCmdEltra(char cmd_eltra, char data_eltra[], int len)
{
	char innerData[32];
	char checksum = 0; 
  40092e:	bfd8      	it	le
  400930:	2200      	movle	r2, #0
		}
	}

	innerData[index++] = ETX_eltra;
	
	for (int j=0; j<index; j++) {
  400932:	dd06      	ble.n	400942 <sendCmdEltra+0x52>
  400934:	e02c      	b.n	400990 <sendCmdEltra+0xa0>
		checksum = checksum ^ innerData[j];
  400936:	a902      	add	r1, sp, #8
  400938:	5c59      	ldrb	r1, [r3, r1]
  40093a:	404a      	eors	r2, r1
		}
	}

	innerData[index++] = ETX_eltra;
	
	for (int j=0; j<index; j++) {
  40093c:	3301      	adds	r3, #1
  40093e:	4283      	cmp	r3, r0
  400940:	dbf9      	blt.n	400936 <sendCmdEltra+0x46>
	}

	checksum_hi = (checksum >> 4 & 0x0F) + 0x30;
	checksum_lo = (checksum & 0x0F) + 0x30;

	innerData[index++] = checksum_hi;
  400942:	ab0a      	add	r3, sp, #40	; 0x28
  400944:	4418      	add	r0, r3
	
	for (int j=0; j<index; j++) {
		checksum = checksum ^ innerData[j];
	}

	checksum_hi = (checksum >> 4 & 0x0F) + 0x30;
  400946:	0913      	lsrs	r3, r2, #4
  400948:	3330      	adds	r3, #48	; 0x30
	checksum_lo = (checksum & 0x0F) + 0x30;

	innerData[index++] = checksum_hi;
  40094a:	f800 3c20 	strb.w	r3, [r0, #-32]
	innerData[index++] = checksum_lo;
  40094e:	ab0a      	add	r3, sp, #40	; 0x28
  400950:	4423      	add	r3, r4
	for (int j=0; j<index; j++) {
		checksum = checksum ^ innerData[j];
	}

	checksum_hi = (checksum >> 4 & 0x0F) + 0x30;
	checksum_lo = (checksum & 0x0F) + 0x30;
  400952:	f002 020f 	and.w	r2, r2, #15
  400956:	3230      	adds	r2, #48	; 0x30

	innerData[index++] = checksum_hi;
	innerData[index++] = checksum_lo;
  400958:	f803 2c1e 	strb.w	r2, [r3, #-30]

	innerData[index++] = EOT_eltra;
  40095c:	2204      	movs	r2, #4
  40095e:	f803 2c1d 	strb.w	r2, [r3, #-29]

	
	Pdc	*serial_232;
	pdc_packet_t serial_232_TX_packet;
	serial_232 = uart_get_pdc_base(UART0);
  400962:	480e      	ldr	r0, [pc, #56]	; (40099c <sendCmdEltra+0xac>)
  400964:	4b0e      	ldr	r3, [pc, #56]	; (4009a0 <sendCmdEltra+0xb0>)
  400966:	4798      	blx	r3
  400968:	4605      	mov	r5, r0
	pdc_enable_transfer(serial_232, PERIPH_PTCR_TXTEN);
  40096a:	f44f 7180 	mov.w	r1, #256	; 0x100
  40096e:	4b0d      	ldr	r3, [pc, #52]	; (4009a4 <sendCmdEltra+0xb4>)
  400970:	4798      	blx	r3
	serial_232_TX_packet.ul_addr = (uint32_t)innerData;
  400972:	ab02      	add	r3, sp, #8
  400974:	9300      	str	r3, [sp, #0]
	checksum_lo = (checksum & 0x0F) + 0x30;

	innerData[index++] = checksum_hi;
	innerData[index++] = checksum_lo;

	innerData[index++] = EOT_eltra;
  400976:	3404      	adds	r4, #4
	Pdc	*serial_232;
	pdc_packet_t serial_232_TX_packet;
	serial_232 = uart_get_pdc_base(UART0);
	pdc_enable_transfer(serial_232, PERIPH_PTCR_TXTEN);
	serial_232_TX_packet.ul_addr = (uint32_t)innerData;
	serial_232_TX_packet.ul_size = index;
  400978:	9401      	str	r4, [sp, #4]
	pdc_tx_init(serial_232, &serial_232_TX_packet, NULL);
  40097a:	4628      	mov	r0, r5
  40097c:	4669      	mov	r1, sp
  40097e:	2200      	movs	r2, #0
  400980:	4b09      	ldr	r3, [pc, #36]	; (4009a8 <sendCmdEltra+0xb8>)
  400982:	4798      	blx	r3
  400984:	e007      	b.n	400996 <sendCmdEltra+0xa6>
		for (int i=0; i<len; i++) {
			innerData[index++] = data_eltra[i];
		}
	}

	innerData[index++] = ETX_eltra;
  400986:	2303      	movs	r3, #3
  400988:	f88d 300c 	strb.w	r3, [sp, #12]
  40098c:	2005      	movs	r0, #5
	int index = 0;
	
	innerData[index++] = WUP_eltra;
	innerData[index++] = STX_eltra;
	innerData[index++] = DEST_eltra;
	innerData[index++] = cmd_eltra;
  40098e:	2404      	movs	r4, #4

	if (len > 0) {
  400990:	2300      	movs	r3, #0
  400992:	461a      	mov	r2, r3
  400994:	e7cf      	b.n	400936 <sendCmdEltra+0x46>
	serial_232 = uart_get_pdc_base(UART0);
	pdc_enable_transfer(serial_232, PERIPH_PTCR_TXTEN);
	serial_232_TX_packet.ul_addr = (uint32_t)innerData;
	serial_232_TX_packet.ul_size = index;
	pdc_tx_init(serial_232, &serial_232_TX_packet, NULL);
}	
  400996:	b00b      	add	sp, #44	; 0x2c
  400998:	bd30      	pop	{r4, r5, pc}
  40099a:	bf00      	nop
  40099c:	400e0600 	.word	0x400e0600
  4009a0:	004003fd 	.word	0x004003fd
  4009a4:	00400149 	.word	0x00400149
  4009a8:	00400131 	.word	0x00400131

004009ac <sendInquireEltra>:

void	sendInquireEltra(void);
void	sendInquireEltra()
{
  4009ac:	b530      	push	{r4, r5, lr}
  4009ae:	b085      	sub	sp, #20
	char buffer_eltra[2] = {0x12, 0x05};	
  4009b0:	4b0c      	ldr	r3, [pc, #48]	; (4009e4 <sendInquireEltra+0x38>)
  4009b2:	881b      	ldrh	r3, [r3, #0]
  4009b4:	f8ad 300c 	strh.w	r3, [sp, #12]
		
	inquire_eltra = 0;
  4009b8:	2400      	movs	r4, #0
  4009ba:	4b0b      	ldr	r3, [pc, #44]	; (4009e8 <sendInquireEltra+0x3c>)
  4009bc:	601c      	str	r4, [r3, #0]

	Pdc	*serial_232;
	pdc_packet_t serial_232_TX_packet;
	serial_232 = uart_get_pdc_base(UART0);
  4009be:	480b      	ldr	r0, [pc, #44]	; (4009ec <sendInquireEltra+0x40>)
  4009c0:	4b0b      	ldr	r3, [pc, #44]	; (4009f0 <sendInquireEltra+0x44>)
  4009c2:	4798      	blx	r3
  4009c4:	4605      	mov	r5, r0
	pdc_enable_transfer(serial_232, PERIPH_PTCR_TXTEN);
  4009c6:	f44f 7180 	mov.w	r1, #256	; 0x100
  4009ca:	4b0a      	ldr	r3, [pc, #40]	; (4009f4 <sendInquireEltra+0x48>)
  4009cc:	4798      	blx	r3
	serial_232_TX_packet.ul_addr = (uint32_t)buffer_eltra;
  4009ce:	ab03      	add	r3, sp, #12
  4009d0:	9301      	str	r3, [sp, #4]
	serial_232_TX_packet.ul_size = 2;
  4009d2:	2302      	movs	r3, #2
  4009d4:	9302      	str	r3, [sp, #8]
	pdc_tx_init(serial_232, &serial_232_TX_packet, NULL);
  4009d6:	4628      	mov	r0, r5
  4009d8:	a901      	add	r1, sp, #4
  4009da:	4622      	mov	r2, r4
  4009dc:	4b06      	ldr	r3, [pc, #24]	; (4009f8 <sendInquireEltra+0x4c>)
  4009de:	4798      	blx	r3

}
  4009e0:	b005      	add	sp, #20
  4009e2:	bd30      	pop	{r4, r5, pc}
  4009e4:	00403da8 	.word	0x00403da8
  4009e8:	20000114 	.word	0x20000114
  4009ec:	400e0600 	.word	0x400e0600
  4009f0:	004003fd 	.word	0x004003fd
  4009f4:	00400149 	.word	0x00400149
  4009f8:	00400131 	.word	0x00400131

004009fc <not_ack_RS485>:

void	not_ack_RS485(void);
void	not_ack_RS485()
{
  4009fc:	b530      	push	{r4, r5, lr}
  4009fe:	b083      	sub	sp, #12
	if (bufer_serial_rx[0] != 0x80)
  400a00:	4b11      	ldr	r3, [pc, #68]	; (400a48 <not_ack_RS485+0x4c>)
  400a02:	781b      	ldrb	r3, [r3, #0]
  400a04:	2b80      	cmp	r3, #128	; 0x80
  400a06:	d01d      	beq.n	400a44 <not_ack_RS485+0x48>
	{
		bufer_seria_tx[0] = 0xA1;
  400a08:	4c10      	ldr	r4, [pc, #64]	; (400a4c <not_ack_RS485+0x50>)
  400a0a:	23a1      	movs	r3, #161	; 0xa1
  400a0c:	7023      	strb	r3, [r4, #0]
		bufer_seria_tx[1] = 0x15;
  400a0e:	2315      	movs	r3, #21
  400a10:	7063      	strb	r3, [r4, #1]
		bufer_seria_tx[2] = error_code;
  400a12:	4b0f      	ldr	r3, [pc, #60]	; (400a50 <not_ack_RS485+0x54>)
  400a14:	781b      	ldrb	r3, [r3, #0]
  400a16:	70a3      	strb	r3, [r4, #2]
		bufer_seria_tx[3] = -(0xA1 ^ 0x15 ^ error_code);
  400a18:	f083 03b4 	eor.w	r3, r3, #180	; 0xb4
  400a1c:	425b      	negs	r3, r3
  400a1e:	70e3      	strb	r3, [r4, #3]
		bufer_seria_tx[4] = 0xFC;
  400a20:	23fc      	movs	r3, #252	; 0xfc
  400a22:	7123      	strb	r3, [r4, #4]
		
		Pdc	*serial_485;
		pdc_packet_t serial_485_TX_packet;
		serial_485 = uart_get_pdc_base(UART1);
  400a24:	480b      	ldr	r0, [pc, #44]	; (400a54 <not_ack_RS485+0x58>)
  400a26:	4b0c      	ldr	r3, [pc, #48]	; (400a58 <not_ack_RS485+0x5c>)
  400a28:	4798      	blx	r3
  400a2a:	4605      	mov	r5, r0
		pdc_enable_transfer(serial_485, PERIPH_PTCR_TXTEN);
  400a2c:	f44f 7180 	mov.w	r1, #256	; 0x100
  400a30:	4b0a      	ldr	r3, [pc, #40]	; (400a5c <not_ack_RS485+0x60>)
  400a32:	4798      	blx	r3
		serial_485_TX_packet.ul_addr = (uint32_t)bufer_seria_tx;
  400a34:	9400      	str	r4, [sp, #0]
		serial_485_TX_packet.ul_size = 5;
  400a36:	2305      	movs	r3, #5
  400a38:	9301      	str	r3, [sp, #4]
		pdc_tx_init(serial_485, &serial_485_TX_packet, NULL);
  400a3a:	4628      	mov	r0, r5
  400a3c:	4669      	mov	r1, sp
  400a3e:	2200      	movs	r2, #0
  400a40:	4b07      	ldr	r3, [pc, #28]	; (400a60 <not_ack_RS485+0x64>)
  400a42:	4798      	blx	r3
	}
}
  400a44:	b003      	add	sp, #12
  400a46:	bd30      	pop	{r4, r5, pc}
  400a48:	20000608 	.word	0x20000608
  400a4c:	20000b08 	.word	0x20000b08
  400a50:	200005ed 	.word	0x200005ed
  400a54:	400e0800 	.word	0x400e0800
  400a58:	004003fd 	.word	0x004003fd
  400a5c:	00400149 	.word	0x00400149
  400a60:	00400131 	.word	0x00400131

00400a64 <escenario_set>:



void	escenario_set(char);
void	escenario_set(char	escenario_idx)
{
  400a64:	b410      	push	{r4}
	switch (escenario_idx)
  400a66:	284d      	cmp	r0, #77	; 0x4d
  400a68:	f201 86ee 	bhi.w	402848 <escenario_set+0x1de4>
  400a6c:	e8df f010 	tbh	[pc, r0, lsl #1]
  400a70:	008c004e 	.word	0x008c004e
  400a74:	020400c9 	.word	0x020400c9
  400a78:	037b033e 	.word	0x037b033e
  400a7c:	05ec04b6 	.word	0x05ec04b6
  400a80:	08600726 	.word	0x08600726
  400a84:	0ad4099a 	.word	0x0ad4099a
  400a88:	0d3b0c0a 	.word	0x0d3b0c0a
  400a8c:	0eac0e70 	.word	0x0eac0e70
  400a90:	0eec0eec 	.word	0x0eec0eec
  400a94:	02420107 	.word	0x02420107
  400a98:	03b90eec 	.word	0x03b90eec
  400a9c:	062e04f4 	.word	0x062e04f4
  400aa0:	089e0764 	.word	0x089e0764
  400aa4:	0b1209d8 	.word	0x0b1209d8
  400aa8:	0d7c0c47 	.word	0x0d7c0c47
  400aac:	0eec0eec 	.word	0x0eec0eec
  400ab0:	0eec0eec 	.word	0x0eec0eec
  400ab4:	02800145 	.word	0x02800145
  400ab8:	03f70eec 	.word	0x03f70eec
  400abc:	066c0532 	.word	0x066c0532
  400ac0:	08dc07a6 	.word	0x08dc07a6
  400ac4:	0b4f0a16 	.word	0x0b4f0a16
  400ac8:	0db90c84 	.word	0x0db90c84
  400acc:	0eec0eec 	.word	0x0eec0eec
  400ad0:	0eec0eec 	.word	0x0eec0eec
  400ad4:	02be0183 	.word	0x02be0183
  400ad8:	04350eec 	.word	0x04350eec
  400adc:	06aa0570 	.word	0x06aa0570
  400ae0:	091e07e4 	.word	0x091e07e4
  400ae4:	0b8c0a54 	.word	0x0b8c0a54
  400ae8:	0df60cc1 	.word	0x0df60cc1
  400aec:	0eec0eec 	.word	0x0eec0eec
  400af0:	0eec0eec 	.word	0x0eec0eec
  400af4:	02fc01c6 	.word	0x02fc01c6
  400af8:	04730eec 	.word	0x04730eec
  400afc:	06e805ae 	.word	0x06e805ae
  400b00:	095c0822 	.word	0x095c0822
  400b04:	0bc90a96 	.word	0x0bc90a96
  400b08:	0e330cfe 	.word	0x0e330cfe
	{
		case 0x00:
			port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;  //Kaba prueba Laboratorio
  400b0c:	49b9      	ldr	r1, [pc, #740]	; (400df4 <escenario_set+0x390>)
  400b0e:	24ff      	movs	r4, #255	; 0xff
  400b10:	640c      	str	r4, [r1, #64]	; 0x40
			port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO; //Kaba prueba Laboratorio
  400b12:	4ab9      	ldr	r2, [pc, #740]	; (400df8 <escenario_set+0x394>)
  400b14:	6414      	str	r4, [r2, #64]	; 0x40
			
			//port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;   Normal no Kaba
			//port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO; Normal no Kaba
			
			port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  400b16:	2300      	movs	r3, #0
  400b18:	644b      	str	r3, [r1, #68]	; 0x44
			port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  400b1a:	6453      	str	r3, [r2, #68]	; 0x44
			
			port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400b1c:	648b      	str	r3, [r1, #72]	; 0x48
			port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400b1e:	6493      	str	r3, [r2, #72]	; 0x48
			
			port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400b20:	64cb      	str	r3, [r1, #76]	; 0x4c
			port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400b22:	64d3      	str	r3, [r2, #76]	; 0x4c
			
			port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400b24:	650b      	str	r3, [r1, #80]	; 0x50
			port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400b26:	6513      	str	r3, [r2, #80]	; 0x50
			
			port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  400b28:	654c      	str	r4, [r1, #84]	; 0x54
			port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  400b2a:	6554      	str	r4, [r2, #84]	; 0x54
			
			port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400b2c:	668b      	str	r3, [r1, #104]	; 0x68
			port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400b2e:	6693      	str	r3, [r2, #104]	; 0x68
			
			port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400b30:	66cb      	str	r3, [r1, #108]	; 0x6c
			port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400b32:	66d3      	str	r3, [r2, #108]	; 0x6c
			
			port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  400b34:	670b      	str	r3, [r1, #112]	; 0x70
			port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  400b36:	6713      	str	r3, [r2, #112]	; 0x70
			
			port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400b38:	674b      	str	r3, [r1, #116]	; 0x74
			port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400b3a:	6753      	str	r3, [r2, #116]	; 0x74
			
			port_slots_write[EMERGENCIA_PASO_OFST] = ENCENDIDO;
  400b3c:	f8c1 4080 	str.w	r4, [r1, #128]	; 0x80
			port_slots_default[EMERGENCIA_PASO_OFST] = ENCENDIDO;
  400b40:	f8c2 4080 	str.w	r4, [r2, #128]	; 0x80
			
			port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400b44:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
			port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400b48:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
			
			port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400b4c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
			port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400b50:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
			
			port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400b54:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
			port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400b58:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
			
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400b5c:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
			port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400b60:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
			
			port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400b64:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
			port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400b68:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
			
			port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400b6c:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
			port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400b70:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
			
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400b74:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
			port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400b78:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
			
			port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400b7c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
			port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400b80:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  400b84:	f001 be9f 	b.w	4028c6 <escenario_set+0x1e62>
		
		case 0x01:
			port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  400b88:	499a      	ldr	r1, [pc, #616]	; (400df4 <escenario_set+0x390>)
  400b8a:	2300      	movs	r3, #0
  400b8c:	640b      	str	r3, [r1, #64]	; 0x40
			port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  400b8e:	4a9a      	ldr	r2, [pc, #616]	; (400df8 <escenario_set+0x394>)
  400b90:	6413      	str	r3, [r2, #64]	; 0x40
	
			port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  400b92:	644b      	str	r3, [r1, #68]	; 0x44
			port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  400b94:	6453      	str	r3, [r2, #68]	; 0x44
	
			port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400b96:	648b      	str	r3, [r1, #72]	; 0x48
			port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400b98:	6493      	str	r3, [r2, #72]	; 0x48
	
			port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400b9a:	64cb      	str	r3, [r1, #76]	; 0x4c
			port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400b9c:	64d3      	str	r3, [r2, #76]	; 0x4c
	
			port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400b9e:	650b      	str	r3, [r1, #80]	; 0x50
			port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400ba0:	6513      	str	r3, [r2, #80]	; 0x50
	
			port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400ba2:	654b      	str	r3, [r1, #84]	; 0x54
			port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400ba4:	6553      	str	r3, [r2, #84]	; 0x54
	
			port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400ba6:	668b      	str	r3, [r1, #104]	; 0x68
			port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400ba8:	6693      	str	r3, [r2, #104]	; 0x68
	
			port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400baa:	66cb      	str	r3, [r1, #108]	; 0x6c
			port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400bac:	66d3      	str	r3, [r2, #108]	; 0x6c
	
			port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  400bae:	670b      	str	r3, [r1, #112]	; 0x70
			port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  400bb0:	6713      	str	r3, [r2, #112]	; 0x70
	
			port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400bb2:	674b      	str	r3, [r1, #116]	; 0x74
			port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400bb4:	6753      	str	r3, [r2, #116]	; 0x74
			//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
	
			//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
			//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
	
			port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400bb6:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
			port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400bba:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
			port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400bbe:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
			port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400bc2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
			port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400bc6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
			port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400bca:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
			port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400bce:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
			port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400bd2:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400bd6:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
			port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400bda:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
			port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400bde:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
			port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400be2:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
			port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400be6:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
			port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400bea:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400bee:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
			port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400bf2:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
			port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400bf6:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
			port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400bfa:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		
		break;
  400bfe:	f001 be62 	b.w	4028c6 <escenario_set+0x1e62>
	
	
	case 0x02:
		/* Your code here */
		port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400c02:	497c      	ldr	r1, [pc, #496]	; (400df4 <escenario_set+0x390>)
  400c04:	24ff      	movs	r4, #255	; 0xff
  400c06:	678c      	str	r4, [r1, #120]	; 0x78
		port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400c08:	4a7b      	ldr	r2, [pc, #492]	; (400df8 <escenario_set+0x394>)
  400c0a:	6794      	str	r4, [r2, #120]	; 0x78

		port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400c0c:	67cc      	str	r4, [r1, #124]	; 0x7c
		port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400c0e:	67d4      	str	r4, [r2, #124]	; 0x7c

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400c10:	2300      	movs	r3, #0
  400c12:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400c14:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400c16:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400c18:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400c1a:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400c1c:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400c1e:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400c20:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400c22:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400c24:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400c26:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400c28:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  400c2a:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  400c2c:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  400c2e:	674c      	str	r4, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  400c30:	6754      	str	r4, [r2, #116]	; 0x74

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400c32:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400c36:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400c3a:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400c3e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400c42:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400c46:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400c4a:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400c4e:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400c52:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400c56:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400c5a:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400c5e:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400c62:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400c66:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400c6a:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400c6e:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400c72:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400c76:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  400c7a:	f001 be24 	b.w	4028c6 <escenario_set+0x1e62>



	case 0x12:
		/* Your code here */
		port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400c7e:	495d      	ldr	r1, [pc, #372]	; (400df4 <escenario_set+0x390>)
  400c80:	24ff      	movs	r4, #255	; 0xff
  400c82:	678c      	str	r4, [r1, #120]	; 0x78
		port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400c84:	4a5c      	ldr	r2, [pc, #368]	; (400df8 <escenario_set+0x394>)
  400c86:	6794      	str	r4, [r2, #120]	; 0x78

		port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400c88:	67cc      	str	r4, [r1, #124]	; 0x7c
		port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400c8a:	67d4      	str	r4, [r2, #124]	; 0x7c

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400c8c:	2300      	movs	r3, #0
  400c8e:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400c90:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400c92:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400c94:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400c96:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400c98:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400c9a:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400c9c:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400c9e:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400ca0:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400ca2:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400ca4:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  400ca6:	670c      	str	r4, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  400ca8:	6714      	str	r4, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400caa:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400cac:	6753      	str	r3, [r2, #116]	; 0x74

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400cae:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400cb2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400cb6:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400cba:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400cbe:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400cc2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400cc6:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400cca:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400cce:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400cd2:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400cd6:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400cda:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400cde:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400ce2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400ce6:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400cea:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400cee:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400cf2:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  400cf6:	f001 bde6 	b.w	4028c6 <escenario_set+0x1e62>


	case 0x22:
		/* Your code here */
		port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400cfa:	493e      	ldr	r1, [pc, #248]	; (400df4 <escenario_set+0x390>)
  400cfc:	24ff      	movs	r4, #255	; 0xff
  400cfe:	678c      	str	r4, [r1, #120]	; 0x78
		port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400d00:	4a3d      	ldr	r2, [pc, #244]	; (400df8 <escenario_set+0x394>)
  400d02:	6794      	str	r4, [r2, #120]	; 0x78

		port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400d04:	67cc      	str	r4, [r1, #124]	; 0x7c
		port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400d06:	67d4      	str	r4, [r2, #124]	; 0x7c

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400d08:	2300      	movs	r3, #0
  400d0a:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400d0c:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400d0e:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400d10:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400d12:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400d14:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400d16:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400d18:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400d1a:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400d1c:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  400d1e:	66cc      	str	r4, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  400d20:	66d4      	str	r4, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  400d22:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  400d24:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  400d26:	674c      	str	r4, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  400d28:	6754      	str	r4, [r2, #116]	; 0x74

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400d2a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400d2e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400d32:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400d36:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400d3a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400d3e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400d42:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400d46:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400d4a:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400d4e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400d52:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400d56:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400d5a:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400d5e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400d62:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400d66:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400d6a:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400d6e:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  400d72:	f001 bda8 	b.w	4028c6 <escenario_set+0x1e62>



	case 0x32:
		/* Your code here */
		port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400d76:	491f      	ldr	r1, [pc, #124]	; (400df4 <escenario_set+0x390>)
  400d78:	24ff      	movs	r4, #255	; 0xff
  400d7a:	678c      	str	r4, [r1, #120]	; 0x78
		port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400d7c:	4a1e      	ldr	r2, [pc, #120]	; (400df8 <escenario_set+0x394>)
  400d7e:	6794      	str	r4, [r2, #120]	; 0x78

		port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400d80:	67cc      	str	r4, [r1, #124]	; 0x7c
		port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400d82:	67d4      	str	r4, [r2, #124]	; 0x7c

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400d84:	2300      	movs	r3, #0
  400d86:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400d88:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400d8a:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400d8c:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400d8e:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400d90:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400d92:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400d94:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400d96:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400d98:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  400d9a:	66cc      	str	r4, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  400d9c:	66d4      	str	r4, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  400d9e:	670c      	str	r4, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  400da0:	6714      	str	r4, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400da2:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400da4:	6753      	str	r3, [r2, #116]	; 0x74

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400da6:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400daa:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400dae:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400db2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400db6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400dba:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400dbe:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400dc2:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400dc6:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400dca:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400dce:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400dd2:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400dd6:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400dda:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400dde:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400de2:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400de6:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400dea:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  400dee:	f001 bd6a 	b.w	4028c6 <escenario_set+0x1e62>
  400df2:	bf00      	nop
  400df4:	20000708 	.word	0x20000708
  400df8:	20000c08 	.word	0x20000c08



	case 0x42:
		/* Your code here */
		port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400dfc:	49b9      	ldr	r1, [pc, #740]	; (4010e4 <escenario_set+0x680>)
  400dfe:	24ff      	movs	r4, #255	; 0xff
  400e00:	678c      	str	r4, [r1, #120]	; 0x78
		port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400e02:	4ab9      	ldr	r2, [pc, #740]	; (4010e8 <escenario_set+0x684>)
  400e04:	6794      	str	r4, [r2, #120]	; 0x78

		port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400e06:	67cc      	str	r4, [r1, #124]	; 0x7c
		port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400e08:	67d4      	str	r4, [r2, #124]	; 0x7c

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400e0a:	2300      	movs	r3, #0
  400e0c:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400e0e:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400e10:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400e12:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400e14:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400e16:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400e18:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400e1a:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  400e1c:	668c      	str	r4, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  400e1e:	6694      	str	r4, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400e20:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400e22:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  400e24:	670c      	str	r4, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  400e26:	6714      	str	r4, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400e28:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400e2a:	6753      	str	r3, [r2, #116]	; 0x74
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400e2c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400e30:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400e34:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400e38:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400e3c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400e40:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400e44:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400e48:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400e4c:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400e50:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400e54:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400e58:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400e5c:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400e60:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400e64:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400e68:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400e6c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400e70:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  400e74:	f001 bd27 	b.w	4028c6 <escenario_set+0x1e62>

			
		// MODO A CONTROLADO, MODO B BLOQUEADO
		case 0x03:
			port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400e78:	499a      	ldr	r1, [pc, #616]	; (4010e4 <escenario_set+0x680>)
  400e7a:	24ff      	movs	r4, #255	; 0xff
  400e7c:	640c      	str	r4, [r1, #64]	; 0x40
			port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400e7e:	4a9a      	ldr	r2, [pc, #616]	; (4010e8 <escenario_set+0x684>)
  400e80:	6414      	str	r4, [r2, #64]	; 0x40
			
			port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  400e82:	644c      	str	r4, [r1, #68]	; 0x44
			port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  400e84:	6454      	str	r4, [r2, #68]	; 0x44
			
			port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400e86:	2300      	movs	r3, #0
  400e88:	648b      	str	r3, [r1, #72]	; 0x48
			port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400e8a:	6493      	str	r3, [r2, #72]	; 0x48
			
			port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  400e8c:	64cc      	str	r4, [r1, #76]	; 0x4c
			port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  400e8e:	64d4      	str	r4, [r2, #76]	; 0x4c
			
			port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  400e90:	650c      	str	r4, [r1, #80]	; 0x50
			port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  400e92:	6514      	str	r4, [r2, #80]	; 0x50
			
			port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400e94:	654b      	str	r3, [r1, #84]	; 0x54
			port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400e96:	6553      	str	r3, [r2, #84]	; 0x54
			
			port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400e98:	668b      	str	r3, [r1, #104]	; 0x68
			port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400e9a:	6693      	str	r3, [r2, #104]	; 0x68
			
			port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400e9c:	66cb      	str	r3, [r1, #108]	; 0x6c
			port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400e9e:	66d3      	str	r3, [r2, #108]	; 0x6c
			
			port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  400ea0:	670b      	str	r3, [r1, #112]	; 0x70
			port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  400ea2:	6713      	str	r3, [r2, #112]	; 0x70
			
			port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400ea4:	674b      	str	r3, [r1, #116]	; 0x74
			port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400ea6:	6753      	str	r3, [r2, #116]	; 0x74
			//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
			
			//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
			//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
			
			port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400ea8:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
			port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400eac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
			
			port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400eb0:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
			port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400eb4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
			
			port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400eb8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
			port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400ebc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
			
			port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400ec0:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
			port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400ec4:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
			
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400ec8:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
			port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400ecc:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
			
			port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400ed0:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
			port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400ed4:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
			
			port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400ed8:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
			port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400edc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
			
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400ee0:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
			port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400ee4:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
			
			port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400ee8:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
			port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400eec:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  400ef0:	f001 bce9 	b.w	4028c6 <escenario_set+0x1e62>
		
		// MODO A CONTROLADO, MODO B LIBRE
		case 0x13:
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400ef4:	497b      	ldr	r1, [pc, #492]	; (4010e4 <escenario_set+0x680>)
  400ef6:	24ff      	movs	r4, #255	; 0xff
  400ef8:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400efa:	4a7b      	ldr	r2, [pc, #492]	; (4010e8 <escenario_set+0x684>)
  400efc:	6414      	str	r4, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  400efe:	2300      	movs	r3, #0
  400f00:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  400f02:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400f04:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400f06:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  400f08:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  400f0a:	64d4      	str	r4, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400f0c:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400f0e:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  400f10:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  400f12:	6554      	str	r4, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400f14:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400f16:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400f18:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400f1a:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  400f1c:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  400f1e:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400f20:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400f22:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400f24:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400f28:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400f2c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400f30:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400f34:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400f38:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400f3c:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400f40:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400f44:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400f48:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400f4c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400f50:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400f54:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400f58:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400f5c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400f60:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400f64:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400f68:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  400f6c:	f001 bcab 	b.w	4028c6 <escenario_set+0x1e62>
		
		//MODO A BLOQUEADO, MODO B BLOQUEADO
		case 0x23:
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400f70:	495c      	ldr	r1, [pc, #368]	; (4010e4 <escenario_set+0x680>)
  400f72:	24ff      	movs	r4, #255	; 0xff
  400f74:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400f76:	4a5c      	ldr	r2, [pc, #368]	; (4010e8 <escenario_set+0x684>)
  400f78:	6414      	str	r4, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  400f7a:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  400f7c:	6454      	str	r4, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  400f7e:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  400f80:	6494      	str	r4, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400f82:	2300      	movs	r3, #0
  400f84:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400f86:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  400f88:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  400f8a:	6514      	str	r4, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400f8c:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400f8e:	6553      	str	r3, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400f90:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400f92:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400f94:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400f96:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  400f98:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  400f9a:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400f9c:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400f9e:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400fa0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400fa4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400fa8:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400fac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400fb0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400fb4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400fb8:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400fbc:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400fc0:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400fc4:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400fc8:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400fcc:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400fd0:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400fd4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400fd8:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400fdc:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400fe0:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400fe4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  400fe8:	f001 bc6d 	b.w	4028c6 <escenario_set+0x1e62>
		
		
		//MODO A BLOQUEADO, MODO B LIBRE
		case 0x33:
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400fec:	493d      	ldr	r1, [pc, #244]	; (4010e4 <escenario_set+0x680>)
  400fee:	24ff      	movs	r4, #255	; 0xff
  400ff0:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400ff2:	4a3d      	ldr	r2, [pc, #244]	; (4010e8 <escenario_set+0x684>)
  400ff4:	6414      	str	r4, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  400ff6:	2300      	movs	r3, #0
  400ff8:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  400ffa:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  400ffc:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  400ffe:	6494      	str	r4, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401000:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401002:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401004:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401006:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401008:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  40100a:	6554      	str	r4, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  40100c:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  40100e:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401010:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401012:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401014:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401016:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401018:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40101a:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40101c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401020:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401024:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401028:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40102c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401030:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401034:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401038:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40103c:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401040:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401044:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401048:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40104c:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401050:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401054:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401058:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40105c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401060:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  401064:	f001 bc2f 	b.w	4028c6 <escenario_set+0x1e62>
		
		
		case 0x43:
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401068:	491e      	ldr	r1, [pc, #120]	; (4010e4 <escenario_set+0x680>)
  40106a:	2300      	movs	r3, #0
  40106c:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  40106e:	4a1e      	ldr	r2, [pc, #120]	; (4010e8 <escenario_set+0x684>)
  401070:	6413      	str	r3, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401072:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401074:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401076:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401078:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  40107a:	24ff      	movs	r4, #255	; 0xff
  40107c:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  40107e:	64d4      	str	r4, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401080:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401082:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401084:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401086:	6554      	str	r4, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401088:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  40108a:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40108c:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40108e:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401090:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401092:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401094:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401096:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401098:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40109c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4010a0:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4010a4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4010a8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4010ac:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4010b0:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4010b4:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4010b8:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4010bc:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4010c0:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4010c4:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4010c8:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4010cc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4010d0:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4010d4:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4010d8:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4010dc:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		
		break;
  4010e0:	f001 bbf1 	b.w	4028c6 <escenario_set+0x1e62>
  4010e4:	20000708 	.word	0x20000708
  4010e8:	20000c08 	.word	0x20000c08
		
		
		case 0x04:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  4010ec:	49b9      	ldr	r1, [pc, #740]	; (4013d4 <escenario_set+0x970>)
  4010ee:	2300      	movs	r3, #0
  4010f0:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  4010f2:	4ab9      	ldr	r2, [pc, #740]	; (4013d8 <escenario_set+0x974>)
  4010f4:	6413      	str	r3, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  4010f6:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  4010f8:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4010fa:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4010fc:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4010fe:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401100:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401102:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401104:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401106:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401108:	6553      	str	r3, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  40110a:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  40110c:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40110e:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401110:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401112:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401114:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401116:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401118:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40111a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40111e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401122:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401126:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40112a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40112e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401132:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401136:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40113a:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40113e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401142:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401146:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40114a:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40114e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401152:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401156:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40115a:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40115e:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

		break;
  401162:	f001 bbb0 	b.w	4028c6 <escenario_set+0x1e62>
		
		
		case 0x05:
		/* Your code here */
			port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401166:	499b      	ldr	r1, [pc, #620]	; (4013d4 <escenario_set+0x970>)
  401168:	2300      	movs	r3, #0
  40116a:	640b      	str	r3, [r1, #64]	; 0x40
			port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  40116c:	4a9a      	ldr	r2, [pc, #616]	; (4013d8 <escenario_set+0x974>)
  40116e:	6413      	str	r3, [r2, #64]	; 0x40
		
			port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401170:	644b      	str	r3, [r1, #68]	; 0x44
			port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401172:	6453      	str	r3, [r2, #68]	; 0x44
		
			port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401174:	648b      	str	r3, [r1, #72]	; 0x48
			port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401176:	6493      	str	r3, [r2, #72]	; 0x48
		
			port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401178:	64cb      	str	r3, [r1, #76]	; 0x4c
			port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40117a:	64d3      	str	r3, [r2, #76]	; 0x4c
		
			port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  40117c:	650b      	str	r3, [r1, #80]	; 0x50
			port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40117e:	6513      	str	r3, [r2, #80]	; 0x50
		
			port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401180:	654b      	str	r3, [r1, #84]	; 0x54
			port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401182:	6553      	str	r3, [r2, #84]	; 0x54
		
			port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401184:	668b      	str	r3, [r1, #104]	; 0x68
			port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401186:	6693      	str	r3, [r2, #104]	; 0x68
		
			port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401188:	66cb      	str	r3, [r1, #108]	; 0x6c
			port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40118a:	66d3      	str	r3, [r2, #108]	; 0x6c
		
			port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  40118c:	24ff      	movs	r4, #255	; 0xff
  40118e:	670c      	str	r4, [r1, #112]	; 0x70
			port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  401190:	6714      	str	r4, [r2, #112]	; 0x70
		
			port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401192:	674b      	str	r3, [r1, #116]	; 0x74
			port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401194:	6753      	str	r3, [r2, #116]	; 0x74
			//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
			//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
			//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
			port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401196:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
			port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40119a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
			port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40119e:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
			port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4011a2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
			port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4011a6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
			port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4011aa:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
			port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4011ae:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
			port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4011b2:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4011b6:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
			port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4011ba:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
			port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4011be:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
			port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4011c2:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
			port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4011c6:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
			port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4011ca:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4011ce:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
			port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4011d2:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
			port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4011d6:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
			port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4011da:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  4011de:	f001 bb72 	b.w	4028c6 <escenario_set+0x1e62>
		
		// MODO A CONTROLADO, MODO B LIBRE
		case 0x15:
			port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  4011e2:	497c      	ldr	r1, [pc, #496]	; (4013d4 <escenario_set+0x970>)
  4011e4:	2300      	movs	r3, #0
  4011e6:	640b      	str	r3, [r1, #64]	; 0x40
			port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  4011e8:	4a7b      	ldr	r2, [pc, #492]	; (4013d8 <escenario_set+0x974>)
  4011ea:	6413      	str	r3, [r2, #64]	; 0x40
		
			port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  4011ec:	644b      	str	r3, [r1, #68]	; 0x44
			port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  4011ee:	6453      	str	r3, [r2, #68]	; 0x44
		
			port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4011f0:	648b      	str	r3, [r1, #72]	; 0x48
			port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4011f2:	6493      	str	r3, [r2, #72]	; 0x48
		
			port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4011f4:	64cb      	str	r3, [r1, #76]	; 0x4c
			port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4011f6:	64d3      	str	r3, [r2, #76]	; 0x4c
		
			port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4011f8:	650b      	str	r3, [r1, #80]	; 0x50
			port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4011fa:	6513      	str	r3, [r2, #80]	; 0x50
		
			port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4011fc:	654b      	str	r3, [r1, #84]	; 0x54
			port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4011fe:	6553      	str	r3, [r2, #84]	; 0x54
		
			port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401200:	668b      	str	r3, [r1, #104]	; 0x68
			port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401202:	6693      	str	r3, [r2, #104]	; 0x68
		
			port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401204:	66cb      	str	r3, [r1, #108]	; 0x6c
			port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401206:	66d3      	str	r3, [r2, #108]	; 0x6c
		
			port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401208:	670b      	str	r3, [r1, #112]	; 0x70
			port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40120a:	6713      	str	r3, [r2, #112]	; 0x70
		
			port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  40120c:	24ff      	movs	r4, #255	; 0xff
  40120e:	674c      	str	r4, [r1, #116]	; 0x74
			port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  401210:	6754      	str	r4, [r2, #116]	; 0x74
			//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
			//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
			//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
			port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401212:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
			port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401216:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
			port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40121a:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
			port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40121e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
			port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401222:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
			port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401226:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
			port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40122a:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
			port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40122e:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401232:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
			port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401236:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
			port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40123a:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
			port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40123e:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
			port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401242:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
			port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401246:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40124a:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
			port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40124e:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
			port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401252:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
			port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401256:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  40125a:	f001 bb34 	b.w	4028c6 <escenario_set+0x1e62>
		
		//MODO A BLOQUEADO, MODO B BLOQUEADO
		case 0x25:
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  40125e:	495d      	ldr	r1, [pc, #372]	; (4013d4 <escenario_set+0x970>)
  401260:	2300      	movs	r3, #0
  401262:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401264:	4a5c      	ldr	r2, [pc, #368]	; (4013d8 <escenario_set+0x974>)
  401266:	6413      	str	r3, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401268:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  40126a:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40126c:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  40126e:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401270:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401272:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401274:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401276:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401278:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  40127a:	6553      	str	r3, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  40127c:	24ff      	movs	r4, #255	; 0xff
  40127e:	668c      	str	r4, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  401280:	6694      	str	r4, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401282:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401284:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  401286:	670c      	str	r4, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  401288:	6714      	str	r4, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40128a:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40128c:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40128e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401292:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401296:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40129a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40129e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4012a2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4012a6:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4012aa:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4012ae:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4012b2:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4012b6:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4012ba:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4012be:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4012c2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4012c6:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4012ca:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4012ce:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4012d2:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  4012d6:	f001 baf6 	b.w	4028c6 <escenario_set+0x1e62>
		
		
		//MODO A BLOQUEADO, MODO B LIBRE
		case 0x35:
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  4012da:	493e      	ldr	r1, [pc, #248]	; (4013d4 <escenario_set+0x970>)
  4012dc:	2300      	movs	r3, #0
  4012de:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  4012e0:	4a3d      	ldr	r2, [pc, #244]	; (4013d8 <escenario_set+0x974>)
  4012e2:	6413      	str	r3, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  4012e4:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  4012e6:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4012e8:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4012ea:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4012ec:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4012ee:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4012f0:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4012f2:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4012f4:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4012f6:	6553      	str	r3, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  4012f8:	24ff      	movs	r4, #255	; 0xff
  4012fa:	668c      	str	r4, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  4012fc:	6694      	str	r4, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4012fe:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401300:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401302:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401304:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  401306:	674c      	str	r4, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  401308:	6754      	str	r4, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40130a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40130e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401312:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401316:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40131a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40131e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401322:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401326:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40132a:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40132e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401332:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401336:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40133a:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40133e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401342:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401346:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40134a:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40134e:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  401352:	f001 bab8 	b.w	4028c6 <escenario_set+0x1e62>
		
		
		case 0x45:
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401356:	491f      	ldr	r1, [pc, #124]	; (4013d4 <escenario_set+0x970>)
  401358:	2300      	movs	r3, #0
  40135a:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  40135c:	4a1e      	ldr	r2, [pc, #120]	; (4013d8 <escenario_set+0x974>)
  40135e:	6413      	str	r3, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401360:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401362:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401364:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401366:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401368:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40136a:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  40136c:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40136e:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401370:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401372:	6553      	str	r3, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401374:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401376:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  401378:	24ff      	movs	r4, #255	; 0xff
  40137a:	66cc      	str	r4, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  40137c:	66d4      	str	r4, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  40137e:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401380:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  401382:	674c      	str	r4, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  401384:	6754      	str	r4, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401386:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40138a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40138e:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401392:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401396:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40139a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40139e:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4013a2:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4013a6:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4013aa:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4013ae:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4013b2:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4013b6:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4013ba:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4013be:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4013c2:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4013c6:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4013ca:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		
		break;
  4013ce:	f001 ba7a 	b.w	4028c6 <escenario_set+0x1e62>
  4013d2:	bf00      	nop
  4013d4:	20000708 	.word	0x20000708
  4013d8:	20000c08 	.word	0x20000c08
		
		
		//MODO A CONTROLADO, MODO B BLOQUEADO
		case 0x06:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4013dc:	49b9      	ldr	r1, [pc, #740]	; (4016c4 <escenario_set+0xc60>)
  4013de:	24ff      	movs	r4, #255	; 0xff
  4013e0:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4013e2:	4ab9      	ldr	r2, [pc, #740]	; (4016c8 <escenario_set+0xc64>)
  4013e4:	6414      	str	r4, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4013e6:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4013e8:	6454      	str	r4, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4013ea:	2300      	movs	r3, #0
  4013ec:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4013ee:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4013f0:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4013f2:	64d4      	str	r4, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4013f4:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4013f6:	6514      	str	r4, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4013f8:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4013fa:	6553      	str	r3, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4013fc:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4013fe:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401400:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401402:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401404:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401406:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401408:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40140a:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40140c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401410:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401414:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401418:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40141c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401420:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401424:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401428:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40142c:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401430:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401434:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401438:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40143c:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401440:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401444:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401448:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40144c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401450:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

		break;
  401454:	f001 ba37 	b.w	4028c6 <escenario_set+0x1e62>
		
		
		//MODO A CONTROLADO, MODO B LIBRE
		case 0x16:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401458:	499a      	ldr	r1, [pc, #616]	; (4016c4 <escenario_set+0xc60>)
  40145a:	24ff      	movs	r4, #255	; 0xff
  40145c:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  40145e:	4a9a      	ldr	r2, [pc, #616]	; (4016c8 <escenario_set+0xc64>)
  401460:	6414      	str	r4, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401462:	2300      	movs	r3, #0
  401464:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401466:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401468:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  40146a:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  40146c:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  40146e:	64d4      	str	r4, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401470:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401472:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401474:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401476:	6554      	str	r4, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401478:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  40147a:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40147c:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40147e:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401480:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401482:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401484:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401486:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401488:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40148c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401490:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401494:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401498:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40149c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4014a0:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4014a4:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4014a8:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4014ac:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4014b0:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4014b4:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4014b8:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4014bc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4014c0:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4014c4:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4014c8:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4014cc:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

		break;
  4014d0:	f001 b9f9 	b.w	4028c6 <escenario_set+0x1e62>
		
		case 0x26:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4014d4:	497b      	ldr	r1, [pc, #492]	; (4016c4 <escenario_set+0xc60>)
  4014d6:	24ff      	movs	r4, #255	; 0xff
  4014d8:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4014da:	4a7b      	ldr	r2, [pc, #492]	; (4016c8 <escenario_set+0xc64>)
  4014dc:	6414      	str	r4, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4014de:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4014e0:	6454      	str	r4, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  4014e2:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  4014e4:	6494      	str	r4, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4014e6:	2300      	movs	r3, #0
  4014e8:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4014ea:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4014ec:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4014ee:	6514      	str	r4, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4014f0:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4014f2:	6553      	str	r3, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4014f4:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4014f6:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4014f8:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  4014fa:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4014fc:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4014fe:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401500:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401502:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401504:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401508:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40150c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401510:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401514:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401518:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40151c:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401520:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401524:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401528:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40152c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401530:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401534:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401538:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40153c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401540:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401544:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401548:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

		break;
  40154c:	f001 b9bb 	b.w	4028c6 <escenario_set+0x1e62>
		
		
		case 0x36:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401550:	495c      	ldr	r1, [pc, #368]	; (4016c4 <escenario_set+0xc60>)
  401552:	24ff      	movs	r4, #255	; 0xff
  401554:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401556:	4a5c      	ldr	r2, [pc, #368]	; (4016c8 <escenario_set+0xc64>)
  401558:	6414      	str	r4, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  40155a:	2300      	movs	r3, #0
  40155c:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  40155e:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401560:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401562:	6494      	str	r4, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401564:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401566:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401568:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40156a:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  40156c:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  40156e:	6554      	str	r4, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401570:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401572:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401574:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401576:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401578:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40157a:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40157c:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40157e:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401580:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401584:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401588:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40158c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401590:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401594:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401598:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40159c:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4015a0:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4015a4:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4015a8:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4015ac:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4015b0:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4015b4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4015b8:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4015bc:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4015c0:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4015c4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

		break;
  4015c8:	f001 b97d 	b.w	4028c6 <escenario_set+0x1e62>
		
		case 0x46:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  4015cc:	493d      	ldr	r1, [pc, #244]	; (4016c4 <escenario_set+0xc60>)
  4015ce:	2300      	movs	r3, #0
  4015d0:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  4015d2:	4a3d      	ldr	r2, [pc, #244]	; (4016c8 <escenario_set+0xc64>)
  4015d4:	6413      	str	r3, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  4015d6:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  4015d8:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4015da:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4015dc:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4015de:	24ff      	movs	r4, #255	; 0xff
  4015e0:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4015e2:	64d4      	str	r4, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4015e4:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4015e6:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  4015e8:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  4015ea:	6554      	str	r4, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4015ec:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4015ee:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4015f0:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  4015f2:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4015f4:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4015f6:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  4015f8:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  4015fa:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4015fc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401600:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401604:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401608:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40160c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401610:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401614:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401618:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40161c:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401620:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401624:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401628:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40162c:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401630:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401634:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401638:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40163c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401640:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

		break;
  401644:	f001 b93f 	b.w	4028c6 <escenario_set+0x1e62>
		
	case 0x07:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401648:	491e      	ldr	r1, [pc, #120]	; (4016c4 <escenario_set+0xc60>)
  40164a:	24ff      	movs	r4, #255	; 0xff
  40164c:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  40164e:	4a1e      	ldr	r2, [pc, #120]	; (4016c8 <escenario_set+0xc64>)
  401650:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  401652:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  401654:	6454      	str	r4, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401656:	2300      	movs	r3, #0
  401658:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  40165a:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  40165c:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  40165e:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401660:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401662:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401664:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401666:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401668:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  40166a:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40166c:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40166e:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401670:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401672:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401674:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401676:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401678:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40167c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401680:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401684:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401688:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40168c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401690:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401694:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401698:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40169c:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4016a0:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4016a4:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4016a8:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4016ac:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4016b0:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4016b4:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4016b8:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4016bc:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  4016c0:	f001 b901 	b.w	4028c6 <escenario_set+0x1e62>
  4016c4:	20000708 	.word	0x20000708
  4016c8:	20000c08 	.word	0x20000c08

	case 0x17:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4016cc:	49b9      	ldr	r1, [pc, #740]	; (4019b4 <escenario_set+0xf50>)
  4016ce:	24ff      	movs	r4, #255	; 0xff
  4016d0:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4016d2:	4ab9      	ldr	r2, [pc, #740]	; (4019b8 <escenario_set+0xf54>)
  4016d4:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  4016d6:	2300      	movs	r3, #0
  4016d8:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  4016da:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4016dc:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4016de:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4016e0:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4016e2:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4016e4:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4016e6:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  4016e8:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  4016ea:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4016ec:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4016ee:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4016f0:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  4016f2:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4016f4:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4016f6:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  4016f8:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  4016fa:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4016fc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401700:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401704:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401708:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40170c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401710:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401714:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401718:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40171c:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401720:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401724:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401728:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40172c:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401730:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401734:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401738:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40173c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401740:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401744:	f001 b8bf 	b.w	4028c6 <escenario_set+0x1e62>
		
		
	case 0x27:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401748:	499a      	ldr	r1, [pc, #616]	; (4019b4 <escenario_set+0xf50>)
  40174a:	2300      	movs	r3, #0
  40174c:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  40174e:	4a9a      	ldr	r2, [pc, #616]	; (4019b8 <escenario_set+0xf54>)
  401750:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401752:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401754:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401756:	24ff      	movs	r4, #255	; 0xff
  401758:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  40175a:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  40175c:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40175e:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401760:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401762:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401764:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401766:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401768:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  40176a:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40176c:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40176e:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401770:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401772:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401774:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401776:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401778:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40177c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401780:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401784:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401788:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40178c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401790:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401794:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401798:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40179c:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4017a0:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4017a4:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4017a8:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4017ac:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4017b0:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4017b4:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4017b8:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4017bc:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  4017c0:	f001 b881 	b.w	4028c6 <escenario_set+0x1e62>
		
		
	case 0x37:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4017c4:	497b      	ldr	r1, [pc, #492]	; (4019b4 <escenario_set+0xf50>)
  4017c6:	24ff      	movs	r4, #255	; 0xff
  4017c8:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4017ca:	4a7b      	ldr	r2, [pc, #492]	; (4019b8 <escenario_set+0xf54>)
  4017cc:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4017ce:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4017d0:	6454      	str	r4, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  4017d2:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  4017d4:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4017d6:	2300      	movs	r3, #0
  4017d8:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4017da:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4017dc:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4017de:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  4017e0:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  4017e2:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4017e4:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4017e6:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4017e8:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  4017ea:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4017ec:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4017ee:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  4017f0:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  4017f2:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4017f4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4017f8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4017fc:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401800:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401804:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401808:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40180c:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401810:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401814:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401818:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40181c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401820:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401824:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401828:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40182c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401830:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401834:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401838:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  40183c:	f001 b843 	b.w	4028c6 <escenario_set+0x1e62>
	
	
	case 0x47:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401840:	495c      	ldr	r1, [pc, #368]	; (4019b4 <escenario_set+0xf50>)
  401842:	2300      	movs	r3, #0
  401844:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401846:	4a5c      	ldr	r2, [pc, #368]	; (4019b8 <escenario_set+0xf54>)
  401848:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  40184a:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  40184c:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40184e:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401850:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401852:	24ff      	movs	r4, #255	; 0xff
  401854:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401856:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401858:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40185a:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  40185c:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  40185e:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401860:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401862:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401864:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401866:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401868:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40186a:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40186c:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40186e:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401870:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401874:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401878:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40187c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401880:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401884:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401888:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40188c:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401890:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401894:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401898:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40189c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4018a0:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4018a4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4018a8:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4018ac:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4018b0:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4018b4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  4018b8:	f001 b805 	b.w	4028c6 <escenario_set+0x1e62>
	
		
		
	case 0x08:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4018bc:	493d      	ldr	r1, [pc, #244]	; (4019b4 <escenario_set+0xf50>)
  4018be:	24ff      	movs	r4, #255	; 0xff
  4018c0:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4018c2:	4a3d      	ldr	r2, [pc, #244]	; (4019b8 <escenario_set+0xf54>)
  4018c4:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4018c6:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4018c8:	6454      	str	r4, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4018ca:	2300      	movs	r3, #0
  4018cc:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4018ce:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4018d0:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4018d2:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4018d4:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4018d6:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4018d8:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4018da:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4018dc:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4018de:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4018e0:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  4018e2:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4018e4:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4018e6:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  4018e8:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  4018ea:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4018ec:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4018f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4018f4:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4018f8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4018fc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401900:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401904:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401908:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40190c:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401910:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401914:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401918:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40191c:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401920:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401924:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401928:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40192c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401930:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401934:	f000 bfc7 	b.w	4028c6 <escenario_set+0x1e62>
		
	
	
	case 0x18:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401938:	491e      	ldr	r1, [pc, #120]	; (4019b4 <escenario_set+0xf50>)
  40193a:	24ff      	movs	r4, #255	; 0xff
  40193c:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  40193e:	4a1e      	ldr	r2, [pc, #120]	; (4019b8 <escenario_set+0xf54>)
  401940:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401942:	2300      	movs	r3, #0
  401944:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401946:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401948:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  40194a:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  40194c:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  40194e:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401950:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401952:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401954:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401956:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401958:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  40195a:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40195c:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40195e:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401960:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401962:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401964:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401966:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401968:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40196c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401970:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401974:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401978:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40197c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401980:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401984:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401988:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40198c:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401990:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401994:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401998:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40199c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4019a0:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4019a4:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4019a8:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4019ac:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;	
  4019b0:	f000 bf89 	b.w	4028c6 <escenario_set+0x1e62>
  4019b4:	20000708 	.word	0x20000708
  4019b8:	20000c08 	.word	0x20000c08
		
		
	case 0x28:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  4019bc:	49b9      	ldr	r1, [pc, #740]	; (401ca4 <escenario_set+0x1240>)
  4019be:	2300      	movs	r3, #0
  4019c0:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  4019c2:	4ab9      	ldr	r2, [pc, #740]	; (401ca8 <escenario_set+0x1244>)
  4019c4:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  4019c6:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  4019c8:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  4019ca:	24ff      	movs	r4, #255	; 0xff
  4019cc:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  4019ce:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4019d0:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4019d2:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4019d4:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4019d6:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4019d8:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4019da:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4019dc:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4019de:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4019e0:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  4019e2:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4019e4:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4019e6:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  4019e8:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  4019ea:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4019ec:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4019f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4019f4:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4019f8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4019fc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401a00:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401a04:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401a08:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401a0c:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401a10:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401a14:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401a18:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401a1c:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401a20:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401a24:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401a28:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401a2c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401a30:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401a34:	f000 bf47 	b.w	4028c6 <escenario_set+0x1e62>
		
		
		
	case 0x38:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401a38:	499a      	ldr	r1, [pc, #616]	; (401ca4 <escenario_set+0x1240>)
  401a3a:	24ff      	movs	r4, #255	; 0xff
  401a3c:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401a3e:	4a9a      	ldr	r2, [pc, #616]	; (401ca8 <escenario_set+0x1244>)
  401a40:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401a42:	2300      	movs	r3, #0
  401a44:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401a46:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401a48:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401a4a:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401a4c:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401a4e:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401a50:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401a52:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401a54:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401a56:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401a58:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401a5a:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401a5c:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401a5e:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401a60:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401a62:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401a64:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401a66:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401a68:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401a6c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401a70:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401a74:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401a78:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401a7c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401a80:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401a84:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401a88:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401a8c:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401a90:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401a94:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401a98:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401a9c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401aa0:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401aa4:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401aa8:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401aac:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401ab0:	f000 bf09 	b.w	4028c6 <escenario_set+0x1e62>
		
		
		
	case 0x48:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401ab4:	497b      	ldr	r1, [pc, #492]	; (401ca4 <escenario_set+0x1240>)
  401ab6:	2300      	movs	r3, #0
  401ab8:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401aba:	4a7b      	ldr	r2, [pc, #492]	; (401ca8 <escenario_set+0x1244>)
  401abc:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401abe:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401ac0:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401ac2:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401ac4:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401ac6:	24ff      	movs	r4, #255	; 0xff
  401ac8:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401aca:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401acc:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401ace:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401ad0:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401ad2:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401ad4:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401ad6:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401ad8:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401ada:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401adc:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401ade:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401ae0:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401ae2:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401ae4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401ae8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401aec:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401af0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401af4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401af8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401afc:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401b00:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401b04:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401b08:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401b0c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401b10:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401b14:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401b18:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401b1c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401b20:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401b24:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401b28:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401b2c:	f000 becb 	b.w	4028c6 <escenario_set+0x1e62>
		


	case 0x09:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401b30:	495c      	ldr	r1, [pc, #368]	; (401ca4 <escenario_set+0x1240>)
  401b32:	24ff      	movs	r4, #255	; 0xff
  401b34:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401b36:	4a5c      	ldr	r2, [pc, #368]	; (401ca8 <escenario_set+0x1244>)
  401b38:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  401b3a:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  401b3c:	6454      	str	r4, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401b3e:	2300      	movs	r3, #0
  401b40:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401b42:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401b44:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401b46:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401b48:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401b4a:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401b4c:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401b4e:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401b50:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401b52:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401b54:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401b56:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401b58:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401b5a:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401b5c:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401b5e:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401b60:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401b64:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401b68:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401b6c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401b70:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401b74:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401b78:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401b7c:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401b80:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401b84:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401b88:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401b8c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401b90:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401b94:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401b98:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401b9c:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401ba0:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401ba4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401ba8:	f000 be8d 	b.w	4028c6 <escenario_set+0x1e62>



	case 0x19:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401bac:	493d      	ldr	r1, [pc, #244]	; (401ca4 <escenario_set+0x1240>)
  401bae:	24ff      	movs	r4, #255	; 0xff
  401bb0:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401bb2:	4a3d      	ldr	r2, [pc, #244]	; (401ca8 <escenario_set+0x1244>)
  401bb4:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401bb6:	2300      	movs	r3, #0
  401bb8:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401bba:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401bbc:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401bbe:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401bc0:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401bc2:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401bc4:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401bc6:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401bc8:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401bca:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401bcc:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401bce:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401bd0:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401bd2:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401bd4:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401bd6:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401bd8:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401bda:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401bdc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401be0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401be4:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401be8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401bec:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401bf0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401bf4:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401bf8:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401bfc:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401c00:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401c04:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401c08:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401c0c:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401c10:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401c14:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401c18:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401c1c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401c20:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401c24:	f000 be4f 	b.w	4028c6 <escenario_set+0x1e62>


	case 0x29:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401c28:	491e      	ldr	r1, [pc, #120]	; (401ca4 <escenario_set+0x1240>)
  401c2a:	2300      	movs	r3, #0
  401c2c:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401c2e:	4a1e      	ldr	r2, [pc, #120]	; (401ca8 <escenario_set+0x1244>)
  401c30:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401c32:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401c34:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401c36:	24ff      	movs	r4, #255	; 0xff
  401c38:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401c3a:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401c3c:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401c3e:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401c40:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401c42:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401c44:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401c46:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401c48:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401c4a:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401c4c:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401c4e:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401c50:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401c52:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401c54:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401c56:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401c58:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401c5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401c60:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401c64:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401c68:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401c6c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401c70:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401c74:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401c78:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401c7c:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401c80:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401c84:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401c88:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401c8c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401c90:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401c94:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401c98:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401c9c:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401ca0:	f000 be11 	b.w	4028c6 <escenario_set+0x1e62>
  401ca4:	20000708 	.word	0x20000708
  401ca8:	20000c08 	.word	0x20000c08



	case 0x39:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401cac:	49b9      	ldr	r1, [pc, #740]	; (401f94 <escenario_set+0x1530>)
  401cae:	24ff      	movs	r4, #255	; 0xff
  401cb0:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401cb2:	4ab9      	ldr	r2, [pc, #740]	; (401f98 <escenario_set+0x1534>)
  401cb4:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401cb6:	2300      	movs	r3, #0
  401cb8:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401cba:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401cbc:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401cbe:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401cc0:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401cc2:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401cc4:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401cc6:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401cc8:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401cca:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401ccc:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401cce:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401cd0:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401cd2:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401cd4:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401cd6:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401cd8:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401cda:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401cdc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401ce0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401ce4:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401ce8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401cec:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401cf0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401cf4:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401cf8:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401cfc:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401d00:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401d04:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401d08:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401d0c:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401d10:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401d14:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401d18:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401d1c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401d20:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401d24:	f000 bdcf 	b.w	4028c6 <escenario_set+0x1e62>



	case 0x49:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401d28:	499a      	ldr	r1, [pc, #616]	; (401f94 <escenario_set+0x1530>)
  401d2a:	2300      	movs	r3, #0
  401d2c:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401d2e:	4a9a      	ldr	r2, [pc, #616]	; (401f98 <escenario_set+0x1534>)
  401d30:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401d32:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401d34:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401d36:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401d38:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401d3a:	24ff      	movs	r4, #255	; 0xff
  401d3c:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401d3e:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401d40:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401d42:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401d44:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401d46:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401d48:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401d4a:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401d4c:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401d4e:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401d50:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401d52:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401d54:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401d56:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401d58:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401d5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401d60:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401d64:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401d68:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401d6c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401d70:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401d74:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401d78:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401d7c:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401d80:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401d84:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401d88:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401d8c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401d90:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401d94:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401d98:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401d9c:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401da0:	f000 bd91 	b.w	4028c6 <escenario_set+0x1e62>



	case 0x0A:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401da4:	497b      	ldr	r1, [pc, #492]	; (401f94 <escenario_set+0x1530>)
  401da6:	24ff      	movs	r4, #255	; 0xff
  401da8:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401daa:	4a7b      	ldr	r2, [pc, #492]	; (401f98 <escenario_set+0x1534>)
  401dac:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  401dae:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  401db0:	6454      	str	r4, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401db2:	2300      	movs	r3, #0
  401db4:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401db6:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401db8:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401dba:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401dbc:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401dbe:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401dc0:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401dc2:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401dc4:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401dc6:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401dc8:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401dca:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401dcc:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401dce:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401dd0:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401dd2:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401dd4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401dd8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401ddc:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401de0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401de4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401de8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401dec:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401df0:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401df4:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401df8:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401dfc:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401e00:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401e04:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401e08:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401e0c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401e10:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401e14:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401e18:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401e1c:	f000 bd53 	b.w	4028c6 <escenario_set+0x1e62>



	case 0x1A:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401e20:	495c      	ldr	r1, [pc, #368]	; (401f94 <escenario_set+0x1530>)
  401e22:	24ff      	movs	r4, #255	; 0xff
  401e24:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401e26:	4a5c      	ldr	r2, [pc, #368]	; (401f98 <escenario_set+0x1534>)
  401e28:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401e2a:	2300      	movs	r3, #0
  401e2c:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401e2e:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401e30:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401e32:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401e34:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401e36:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401e38:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401e3a:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401e3c:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401e3e:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401e40:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401e42:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401e44:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401e46:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401e48:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401e4a:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401e4c:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401e4e:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401e50:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401e54:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401e58:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401e5c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401e60:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401e64:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401e68:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401e6c:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401e70:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401e74:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401e78:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401e7c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401e80:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401e84:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401e88:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401e8c:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401e90:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401e94:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401e98:	f000 bd15 	b.w	4028c6 <escenario_set+0x1e62>


	case 0x2A:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401e9c:	493d      	ldr	r1, [pc, #244]	; (401f94 <escenario_set+0x1530>)
  401e9e:	2300      	movs	r3, #0
  401ea0:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401ea2:	4a3d      	ldr	r2, [pc, #244]	; (401f98 <escenario_set+0x1534>)
  401ea4:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401ea6:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401ea8:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401eaa:	24ff      	movs	r4, #255	; 0xff
  401eac:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401eae:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401eb0:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401eb2:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401eb4:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401eb6:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401eb8:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401eba:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401ebc:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401ebe:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401ec0:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401ec2:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401ec4:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401ec6:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401ec8:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401eca:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401ecc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401ed0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401ed4:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401ed8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401edc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401ee0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401ee4:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401ee8:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401eec:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401ef0:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401ef4:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401ef8:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401efc:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401f00:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401f04:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401f08:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401f0c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401f10:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401f14:	f000 bcd7 	b.w	4028c6 <escenario_set+0x1e62>



	case 0x3A:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401f18:	491e      	ldr	r1, [pc, #120]	; (401f94 <escenario_set+0x1530>)
  401f1a:	24ff      	movs	r4, #255	; 0xff
  401f1c:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401f1e:	4a1e      	ldr	r2, [pc, #120]	; (401f98 <escenario_set+0x1534>)
  401f20:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401f22:	2300      	movs	r3, #0
  401f24:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401f26:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401f28:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401f2a:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401f2c:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401f2e:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401f30:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401f32:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401f34:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401f36:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401f38:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401f3a:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401f3c:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401f3e:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401f40:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401f42:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401f44:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401f46:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401f48:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401f4c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401f50:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401f54:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401f58:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401f5c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401f60:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401f64:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401f68:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401f6c:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401f70:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401f74:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401f78:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401f7c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401f80:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401f84:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401f88:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401f8c:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401f90:	f000 bc99 	b.w	4028c6 <escenario_set+0x1e62>
  401f94:	20000708 	.word	0x20000708
  401f98:	20000c08 	.word	0x20000c08



	case 0x4A:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401f9c:	49b7      	ldr	r1, [pc, #732]	; (40227c <escenario_set+0x1818>)
  401f9e:	2300      	movs	r3, #0
  401fa0:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401fa2:	4ab7      	ldr	r2, [pc, #732]	; (402280 <escenario_set+0x181c>)
  401fa4:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401fa6:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401fa8:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401faa:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401fac:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401fae:	24ff      	movs	r4, #255	; 0xff
  401fb0:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401fb2:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401fb4:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401fb6:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401fb8:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401fba:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401fbc:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401fbe:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401fc0:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401fc2:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401fc4:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401fc6:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401fc8:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401fca:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401fcc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401fd0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401fd4:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401fd8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401fdc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401fe0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401fe4:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401fe8:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401fec:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401ff0:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401ff4:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401ff8:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401ffc:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402000:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402004:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402008:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40200c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402010:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  402014:	f000 bc57 	b.w	4028c6 <escenario_set+0x1e62>

	case 0x0B:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402018:	4998      	ldr	r1, [pc, #608]	; (40227c <escenario_set+0x1818>)
  40201a:	23ff      	movs	r3, #255	; 0xff
  40201c:	678b      	str	r3, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40201e:	4a98      	ldr	r2, [pc, #608]	; (402280 <escenario_set+0x181c>)
  402020:	6793      	str	r3, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402022:	67cb      	str	r3, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402024:	67d3      	str	r3, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  402026:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  402028:	6693      	str	r3, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  40202a:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  40202c:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  40202e:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  402030:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  402032:	2300      	movs	r3, #0
  402034:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  402036:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  402038:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  40203a:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  40203c:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40203e:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  402040:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402042:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  402044:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  402046:	6553      	str	r3, [r2, #84]	; 0x54
		
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  402048:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40204c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  402050:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  402054:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  402058:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40205c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402060:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402064:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402068:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40206c:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402070:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402074:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402078:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40207c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402080:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402084:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402088:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40208c:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	
	break;
  402090:	f000 bc19 	b.w	4028c6 <escenario_set+0x1e62>

	case 0x1B:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402094:	4979      	ldr	r1, [pc, #484]	; (40227c <escenario_set+0x1818>)
  402096:	24ff      	movs	r4, #255	; 0xff
  402098:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40209a:	4a79      	ldr	r2, [pc, #484]	; (402280 <escenario_set+0x181c>)
  40209c:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40209e:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4020a0:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  4020a2:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  4020a4:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  4020a6:	66cc      	str	r4, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  4020a8:	66d4      	str	r4, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4020aa:	2300      	movs	r3, #0
  4020ac:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4020ae:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  4020b0:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  4020b2:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4020b4:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4020b6:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4020b8:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4020ba:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4020bc:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4020be:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4020c0:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4020c2:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4020c4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4020c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4020cc:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4020d0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4020d4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4020d8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4020dc:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4020e0:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4020e4:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4020e8:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4020ec:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4020f0:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4020f4:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4020f8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4020fc:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402100:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402104:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402108:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  40210c:	e3db      	b.n	4028c6 <escenario_set+0x1e62>


	case 0x2B:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40210e:	495b      	ldr	r1, [pc, #364]	; (40227c <escenario_set+0x1818>)
  402110:	24ff      	movs	r4, #255	; 0xff
  402112:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402114:	4a5a      	ldr	r2, [pc, #360]	; (402280 <escenario_set+0x181c>)
  402116:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402118:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40211a:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  40211c:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  40211e:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  402120:	2300      	movs	r3, #0
  402122:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  402124:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  402126:	670c      	str	r4, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  402128:	6714      	str	r4, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40212a:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40212c:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40212e:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402130:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  402132:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402134:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  402136:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402138:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  40213a:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  40213c:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40213e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  402142:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  402146:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40214a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40214e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  402152:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402156:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40215a:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40215e:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402162:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402166:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40216a:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40216e:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402172:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402176:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40217a:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40217e:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402182:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  402186:	e39e      	b.n	4028c6 <escenario_set+0x1e62>


	case 0x3B:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402188:	493c      	ldr	r1, [pc, #240]	; (40227c <escenario_set+0x1818>)
  40218a:	24ff      	movs	r4, #255	; 0xff
  40218c:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40218e:	4a3c      	ldr	r2, [pc, #240]	; (402280 <escenario_set+0x181c>)
  402190:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402192:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402194:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  402196:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  402198:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40219a:	2300      	movs	r3, #0
  40219c:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40219e:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4021a0:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4021a2:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  4021a4:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  4021a6:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4021a8:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4021aa:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4021ac:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4021ae:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4021b0:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4021b2:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4021b4:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4021b6:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4021b8:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4021bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4021c0:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4021c4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4021c8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4021cc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4021d0:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4021d4:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4021d8:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4021dc:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4021e0:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4021e4:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4021e8:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4021ec:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4021f0:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4021f4:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4021f8:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4021fc:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  402200:	e361      	b.n	4028c6 <escenario_set+0x1e62>



	case 0x4B:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402202:	491e      	ldr	r1, [pc, #120]	; (40227c <escenario_set+0x1818>)
  402204:	24ff      	movs	r4, #255	; 0xff
  402206:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402208:	4a1d      	ldr	r2, [pc, #116]	; (402280 <escenario_set+0x181c>)
  40220a:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40220c:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40220e:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  402210:	2300      	movs	r3, #0
  402212:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  402214:	6693      	str	r3, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  402216:	66cc      	str	r4, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  402218:	66d4      	str	r4, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  40221a:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40221c:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  40221e:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  402220:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  402222:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402224:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  402226:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402228:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  40222a:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40222c:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  40222e:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  402230:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  402232:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  402236:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40223a:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40223e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  402242:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  402246:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40224a:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40224e:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402252:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402256:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40225a:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40225e:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402262:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402266:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40226a:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40226e:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402272:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402276:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  40227a:	e324      	b.n	4028c6 <escenario_set+0x1e62>
  40227c:	20000708 	.word	0x20000708
  402280:	20000c08 	.word	0x20000c08

	case 0x0C:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402284:	49b6      	ldr	r1, [pc, #728]	; (402560 <escenario_set+0x1afc>)
  402286:	23ff      	movs	r3, #255	; 0xff
  402288:	678b      	str	r3, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40228a:	4ab6      	ldr	r2, [pc, #728]	; (402564 <escenario_set+0x1b00>)
  40228c:	6793      	str	r3, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40228e:	67cb      	str	r3, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402290:	67d3      	str	r3, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  402292:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  402294:	6693      	str	r3, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  402296:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  402298:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  40229a:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  40229c:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40229e:	2300      	movs	r3, #0
  4022a0:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  4022a2:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4022a4:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4022a6:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4022a8:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4022aa:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4022ac:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4022ae:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4022b0:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4022b2:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4022b4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4022b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4022bc:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4022c0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4022c4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4022c8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4022cc:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4022d0:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4022d4:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4022d8:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4022dc:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4022e0:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4022e4:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4022e8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4022ec:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4022f0:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4022f4:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4022f8:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	
	break;
  4022fc:	e2e3      	b.n	4028c6 <escenario_set+0x1e62>

	case 0x1C:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4022fe:	4998      	ldr	r1, [pc, #608]	; (402560 <escenario_set+0x1afc>)
  402300:	24ff      	movs	r4, #255	; 0xff
  402302:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402304:	4a97      	ldr	r2, [pc, #604]	; (402564 <escenario_set+0x1b00>)
  402306:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402308:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40230a:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  40230c:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  40230e:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  402310:	66cc      	str	r4, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  402312:	66d4      	str	r4, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  402314:	2300      	movs	r3, #0
  402316:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  402318:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  40231a:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  40231c:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40231e:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402320:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  402322:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402324:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  402326:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402328:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  40232a:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  40232c:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40232e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  402332:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  402336:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40233a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40233e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  402342:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402346:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40234a:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40234e:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402352:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402356:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40235a:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40235e:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402362:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402366:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40236a:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40236e:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402372:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  402376:	e2a6      	b.n	4028c6 <escenario_set+0x1e62>


	case 0x2C:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402378:	4979      	ldr	r1, [pc, #484]	; (402560 <escenario_set+0x1afc>)
  40237a:	24ff      	movs	r4, #255	; 0xff
  40237c:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40237e:	4a79      	ldr	r2, [pc, #484]	; (402564 <escenario_set+0x1b00>)
  402380:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402382:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402384:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  402386:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  402388:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40238a:	2300      	movs	r3, #0
  40238c:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40238e:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  402390:	670c      	str	r4, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  402392:	6714      	str	r4, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  402394:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  402396:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  402398:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  40239a:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  40239c:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40239e:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4023a0:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4023a2:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4023a4:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4023a6:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4023a8:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4023ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4023b0:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4023b4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4023b8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4023bc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4023c0:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4023c4:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4023c8:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4023cc:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4023d0:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4023d4:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4023d8:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4023dc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4023e0:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4023e4:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4023e8:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4023ec:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  4023f0:	e269      	b.n	4028c6 <escenario_set+0x1e62>


	case 0x3C:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4023f2:	495b      	ldr	r1, [pc, #364]	; (402560 <escenario_set+0x1afc>)
  4023f4:	24ff      	movs	r4, #255	; 0xff
  4023f6:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4023f8:	4a5a      	ldr	r2, [pc, #360]	; (402564 <escenario_set+0x1b00>)
  4023fa:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4023fc:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4023fe:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  402400:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  402402:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  402404:	2300      	movs	r3, #0
  402406:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  402408:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  40240a:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40240c:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  40240e:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  402410:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  402412:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402414:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  402416:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402418:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  40241a:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40241c:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  40241e:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  402420:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  402422:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  402426:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40242a:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40242e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  402432:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  402436:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40243a:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40243e:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402442:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402446:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40244a:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40244e:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402452:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402456:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40245a:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40245e:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402462:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402466:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  40246a:	e22c      	b.n	4028c6 <escenario_set+0x1e62>

	case 0x4C:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40246c:	493c      	ldr	r1, [pc, #240]	; (402560 <escenario_set+0x1afc>)
  40246e:	24ff      	movs	r4, #255	; 0xff
  402470:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402472:	4a3c      	ldr	r2, [pc, #240]	; (402564 <escenario_set+0x1b00>)
  402474:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402476:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402478:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  40247a:	2300      	movs	r3, #0
  40247c:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  40247e:	6693      	str	r3, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  402480:	66cc      	str	r4, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  402482:	66d4      	str	r4, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  402484:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  402486:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  402488:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  40248a:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40248c:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  40248e:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  402490:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402492:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  402494:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402496:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  402498:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  40249a:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40249c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4024a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4024a4:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4024a8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4024ac:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4024b0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4024b4:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4024b8:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4024bc:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4024c0:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4024c4:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4024c8:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4024cc:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4024d0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4024d4:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4024d8:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4024dc:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4024e0:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  4024e4:	e1ef      	b.n	4028c6 <escenario_set+0x1e62>
	
	case 0x0D:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4024e6:	491e      	ldr	r1, [pc, #120]	; (402560 <escenario_set+0x1afc>)
  4024e8:	23ff      	movs	r3, #255	; 0xff
  4024ea:	678b      	str	r3, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4024ec:	4a1d      	ldr	r2, [pc, #116]	; (402564 <escenario_set+0x1b00>)
  4024ee:	6793      	str	r3, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4024f0:	67cb      	str	r3, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4024f2:	67d3      	str	r3, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  4024f4:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  4024f6:	6693      	str	r3, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  4024f8:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  4024fa:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  4024fc:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  4024fe:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  402500:	2300      	movs	r3, #0
  402502:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  402504:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  402506:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402508:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  40250a:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40250c:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  40250e:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402510:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  402512:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  402514:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  402516:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40251a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40251e:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  402522:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  402526:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40252a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40252e:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402532:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402536:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40253a:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40253e:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402542:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402546:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40254a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40254e:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402552:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402556:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40255a:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	
	break;
  40255e:	e1b2      	b.n	4028c6 <escenario_set+0x1e62>
  402560:	20000708 	.word	0x20000708
  402564:	20000c08 	.word	0x20000c08

	case 0x1D:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402568:	49b5      	ldr	r1, [pc, #724]	; (402840 <escenario_set+0x1ddc>)
  40256a:	24ff      	movs	r4, #255	; 0xff
  40256c:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40256e:	4ab5      	ldr	r2, [pc, #724]	; (402844 <escenario_set+0x1de0>)
  402570:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402572:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402574:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  402576:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  402578:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  40257a:	66cc      	str	r4, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  40257c:	66d4      	str	r4, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  40257e:	2300      	movs	r3, #0
  402580:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  402582:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  402584:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  402586:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  402588:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  40258a:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  40258c:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40258e:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  402590:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402592:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  402594:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  402596:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  402598:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40259c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4025a0:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4025a4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4025a8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4025ac:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4025b0:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4025b4:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4025b8:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4025bc:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4025c0:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4025c4:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4025c8:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4025cc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4025d0:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4025d4:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4025d8:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4025dc:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  4025e0:	e171      	b.n	4028c6 <escenario_set+0x1e62>


	case 0x2D:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4025e2:	4997      	ldr	r1, [pc, #604]	; (402840 <escenario_set+0x1ddc>)
  4025e4:	24ff      	movs	r4, #255	; 0xff
  4025e6:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4025e8:	4a96      	ldr	r2, [pc, #600]	; (402844 <escenario_set+0x1de0>)
  4025ea:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4025ec:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4025ee:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  4025f0:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  4025f2:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4025f4:	2300      	movs	r3, #0
  4025f6:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  4025f8:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  4025fa:	670c      	str	r4, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  4025fc:	6714      	str	r4, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  4025fe:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  402600:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  402602:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402604:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  402606:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402608:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  40260a:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40260c:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  40260e:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  402610:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  402612:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  402616:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40261a:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40261e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  402622:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  402626:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40262a:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40262e:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402632:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402636:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40263a:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40263e:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402642:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402646:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40264a:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40264e:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402652:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402656:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  40265a:	e134      	b.n	4028c6 <escenario_set+0x1e62>


	case 0x3D:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40265c:	4978      	ldr	r1, [pc, #480]	; (402840 <escenario_set+0x1ddc>)
  40265e:	24ff      	movs	r4, #255	; 0xff
  402660:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402662:	4a78      	ldr	r2, [pc, #480]	; (402844 <escenario_set+0x1de0>)
  402664:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402666:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402668:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  40266a:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  40266c:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40266e:	2300      	movs	r3, #0
  402670:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  402672:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  402674:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  402676:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  402678:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  40267a:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40267c:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  40267e:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  402680:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402682:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  402684:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402686:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  402688:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  40268a:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40268c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  402690:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  402694:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  402698:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40269c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4026a0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4026a4:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4026a8:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4026ac:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4026b0:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4026b4:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4026b8:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4026bc:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4026c0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4026c4:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4026c8:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4026cc:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4026d0:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  4026d4:	e0f7      	b.n	4028c6 <escenario_set+0x1e62>

	case 0x4D:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4026d6:	495a      	ldr	r1, [pc, #360]	; (402840 <escenario_set+0x1ddc>)
  4026d8:	24ff      	movs	r4, #255	; 0xff
  4026da:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4026dc:	4a59      	ldr	r2, [pc, #356]	; (402844 <escenario_set+0x1de0>)
  4026de:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4026e0:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4026e2:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4026e4:	2300      	movs	r3, #0
  4026e6:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4026e8:	6693      	str	r3, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  4026ea:	66cc      	str	r4, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  4026ec:	66d4      	str	r4, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4026ee:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4026f0:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  4026f2:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  4026f4:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4026f6:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4026f8:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4026fa:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4026fc:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4026fe:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402700:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  402702:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  402704:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  402706:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40270a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40270e:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  402712:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  402716:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40271a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40271e:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402722:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402726:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40272a:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40272e:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402732:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402736:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40273a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40273e:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402742:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402746:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40274a:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  40274e:	e0ba      	b.n	4028c6 <escenario_set+0x1e62>
	
	
	case 0x0E:
	port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  402750:	493b      	ldr	r1, [pc, #236]	; (402840 <escenario_set+0x1ddc>)
  402752:	2300      	movs	r3, #0
  402754:	640b      	str	r3, [r1, #64]	; 0x40
	port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  402756:	4a3b      	ldr	r2, [pc, #236]	; (402844 <escenario_set+0x1de0>)
  402758:	6413      	str	r3, [r2, #64]	; 0x40
	
	port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  40275a:	644b      	str	r3, [r1, #68]	; 0x44
	port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  40275c:	6453      	str	r3, [r2, #68]	; 0x44
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40275e:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402760:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  402762:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402764:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  402766:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402768:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  40276a:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  40276c:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  40276e:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  402770:	6693      	str	r3, [r2, #104]	; 0x68
	
	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  402772:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  402774:	66d3      	str	r3, [r2, #108]	; 0x6c
	
	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  402776:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  402778:	6713      	str	r3, [r2, #112]	; 0x70
	
	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40277a:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40277c:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40277e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  402782:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  402786:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40278a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40278e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  402792:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402796:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40279a:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40279e:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4027a2:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4027a6:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4027aa:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4027ae:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4027b2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4027b6:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4027ba:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4027be:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4027c2:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	break;
  4027c6:	e07e      	b.n	4028c6 <escenario_set+0x1e62>
	
	
	case 0x0F:
	port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  4027c8:	491d      	ldr	r1, [pc, #116]	; (402840 <escenario_set+0x1ddc>)
  4027ca:	2300      	movs	r3, #0
  4027cc:	640b      	str	r3, [r1, #64]	; 0x40
	port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  4027ce:	4a1d      	ldr	r2, [pc, #116]	; (402844 <escenario_set+0x1de0>)
  4027d0:	6413      	str	r3, [r2, #64]	; 0x40
	
	port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  4027d2:	644b      	str	r3, [r1, #68]	; 0x44
	port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  4027d4:	6453      	str	r3, [r2, #68]	; 0x44
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4027d6:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4027d8:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4027da:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4027dc:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4027de:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4027e0:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4027e2:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4027e4:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4027e6:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4027e8:	6693      	str	r3, [r2, #104]	; 0x68
	
	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4027ea:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  4027ec:	66d3      	str	r3, [r2, #108]	; 0x6c
	
	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4027ee:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4027f0:	6713      	str	r3, [r2, #112]	; 0x70
	
	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  4027f2:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  4027f4:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4027f6:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4027fa:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4027fe:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  402802:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  402806:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40280a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40280e:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402812:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402816:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40281a:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40281e:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402822:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402826:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40282a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40282e:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402832:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402836:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40283a:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	break;
  40283e:	e042      	b.n	4028c6 <escenario_set+0x1e62>
  402840:	20000708 	.word	0x20000708
  402844:	20000c08 	.word	0x20000c08
	
	default:
	/* Your code here */
	
	port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  402848:	4921      	ldr	r1, [pc, #132]	; (4028d0 <escenario_set+0x1e6c>)
  40284a:	2300      	movs	r3, #0
  40284c:	640b      	str	r3, [r1, #64]	; 0x40
	port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  40284e:	4a21      	ldr	r2, [pc, #132]	; (4028d4 <escenario_set+0x1e70>)
  402850:	6413      	str	r3, [r2, #64]	; 0x40

	port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  402852:	644b      	str	r3, [r1, #68]	; 0x44
	port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  402854:	6453      	str	r3, [r2, #68]	; 0x44

	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  402856:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402858:	6493      	str	r3, [r2, #72]	; 0x48

	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  40285a:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40285c:	64d3      	str	r3, [r2, #76]	; 0x4c

	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  40285e:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402860:	6513      	str	r3, [r2, #80]	; 0x50

	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  402862:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  402864:	6553      	str	r3, [r2, #84]	; 0x54

	port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  402866:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  402868:	6693      	str	r3, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40286a:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40286c:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  40286e:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  402870:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  402872:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  402874:	6753      	str	r3, [r2, #116]	; 0x74

	port_slots_write[PASO_MODO_A_NEW_OFST] = APAGADO;
  402876:	678b      	str	r3, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
  402878:	6793      	str	r3, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
  40287a:	67cb      	str	r3, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
  40287c:	67d3      	str	r3, [r2, #124]	; 0x7c

	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40287e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  402882:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  402886:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40288a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40288e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  402892:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402896:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40289a:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40289e:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4028a2:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4028a6:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4028aa:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4028ae:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4028b2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4028b6:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4028ba:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4028be:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4028c2:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
	
	}
	
	port_slots_read[ESCENARIO] = escenario_idx;
  4028c6:	4b04      	ldr	r3, [pc, #16]	; (4028d8 <escenario_set+0x1e74>)
  4028c8:	7058      	strb	r0, [r3, #1]
}
  4028ca:	f85d 4b04 	ldr.w	r4, [sp], #4
  4028ce:	4770      	bx	lr
  4028d0:	20000708 	.word	0x20000708
  4028d4:	20000c08 	.word	0x20000c08
  4028d8:	20001008 	.word	0x20001008

004028dc <UART0_Handler>:


void UART0_Handler()
{
  4028dc:	b510      	push	{r4, lr}
  4028de:	b082      	sub	sp, #8
	unsigned int static checksum_eltra = 0;
	char_timeout_RS232 = 40;
  4028e0:	2228      	movs	r2, #40	; 0x28
  4028e2:	4b98      	ldr	r3, [pc, #608]	; (402b44 <UART0_Handler+0x268>)
  4028e4:	601a      	str	r2, [r3, #0]
	//	static	int	rx_idx;
	uint8_t received_byte;
	//	unsigned	int	temp_char = 0;
	uint32_t dw_status = uart_get_status(UART0);
  4028e6:	4898      	ldr	r0, [pc, #608]	; (402b48 <UART0_Handler+0x26c>)
  4028e8:	4b98      	ldr	r3, [pc, #608]	; (402b4c <UART0_Handler+0x270>)
  4028ea:	4798      	blx	r3
	unsigned int checksum_hi = 0;
	unsigned int checksum_lo = 0;
	
	

	if(dw_status & UART_SR_RXRDY)
  4028ec:	f010 0f01 	tst.w	r0, #1
  4028f0:	f000 8126 	beq.w	402b40 <UART0_Handler+0x264>
	{
		uart_read(UART0, &received_byte);
  4028f4:	4894      	ldr	r0, [pc, #592]	; (402b48 <UART0_Handler+0x26c>)
  4028f6:	f10d 0107 	add.w	r1, sp, #7
  4028fa:	4b95      	ldr	r3, [pc, #596]	; (402b50 <UART0_Handler+0x274>)
  4028fc:	4798      	blx	r3
		//			temp_char = (int)received_byte;
		//	uart_write(UART1, received_byte);

		bufer_serial_rx[rx_idx_RS232++] = (int)received_byte;
  4028fe:	4995      	ldr	r1, [pc, #596]	; (402b54 <UART0_Handler+0x278>)
  402900:	680a      	ldr	r2, [r1, #0]
  402902:	1c53      	adds	r3, r2, #1
  402904:	600b      	str	r3, [r1, #0]
  402906:	f89d 1007 	ldrb.w	r1, [sp, #7]
  40290a:	4893      	ldr	r0, [pc, #588]	; (402b58 <UART0_Handler+0x27c>)
  40290c:	5481      	strb	r1, [r0, r2]


		if (rx_idx_RS232 == 0x01) {
  40290e:	2b01      	cmp	r3, #1
  402910:	d123      	bne.n	40295a <UART0_Handler+0x7e>
			if ((unsigned int)received_byte == 0x15) {
  402912:	2915      	cmp	r1, #21
  402914:	d10a      	bne.n	40292c <UART0_Handler+0x50>
				error_code = ERROR_NACK_eltra;
  402916:	2242      	movs	r2, #66	; 0x42
  402918:	4b90      	ldr	r3, [pc, #576]	; (402b5c <UART0_Handler+0x280>)
  40291a:	701a      	strb	r2, [r3, #0]
				not_ack_RS485();
  40291c:	4b90      	ldr	r3, [pc, #576]	; (402b60 <UART0_Handler+0x284>)
  40291e:	4798      	blx	r3
				char_timeout_RS485 = 0;
  402920:	2300      	movs	r3, #0
  402922:	4a90      	ldr	r2, [pc, #576]	; (402b64 <UART0_Handler+0x288>)
  402924:	6013      	str	r3, [r2, #0]
				rx_idx_RS485 = 0;
  402926:	4a90      	ldr	r2, [pc, #576]	; (402b68 <UART0_Handler+0x28c>)
  402928:	6013      	str	r3, [r2, #0]
  40292a:	e016      	b.n	40295a <UART0_Handler+0x7e>
			}
			else if ((unsigned int)received_byte == 0x06) {
  40292c:	2906      	cmp	r1, #6
  40292e:	d10a      	bne.n	402946 <UART0_Handler+0x6a>
				rx_idx_RS232 = 0;
  402930:	2200      	movs	r2, #0
  402932:	4b88      	ldr	r3, [pc, #544]	; (402b54 <UART0_Handler+0x278>)
  402934:	601a      	str	r2, [r3, #0]
				comando_eltra = 0xFF;
  402936:	23ff      	movs	r3, #255	; 0xff
  402938:	4a8c      	ldr	r2, [pc, #560]	; (402b6c <UART0_Handler+0x290>)
  40293a:	7013      	strb	r3, [r2, #0]
				code0_eltra = 0xFF;
  40293c:	4a8c      	ldr	r2, [pc, #560]	; (402b70 <UART0_Handler+0x294>)
  40293e:	7013      	strb	r3, [r2, #0]
				sendInquireEltra();
  402940:	4b8c      	ldr	r3, [pc, #560]	; (402b74 <UART0_Handler+0x298>)
  402942:	4798      	blx	r3
  402944:	e009      	b.n	40295a <UART0_Handler+0x7e>
			}
			else if ((unsigned int)received_byte == 0x10) {
  402946:	2910      	cmp	r1, #16
  402948:	d107      	bne.n	40295a <UART0_Handler+0x7e>
				rx_idx_RS232 = 0;
  40294a:	2200      	movs	r2, #0
  40294c:	4b81      	ldr	r3, [pc, #516]	; (402b54 <UART0_Handler+0x278>)
  40294e:	601a      	str	r2, [r3, #0]
				comando_eltra = 0xFF;
  402950:	23ff      	movs	r3, #255	; 0xff
  402952:	4a86      	ldr	r2, [pc, #536]	; (402b6c <UART0_Handler+0x290>)
  402954:	7013      	strb	r3, [r2, #0]
                code0_eltra = 0xFF;
  402956:	4a86      	ldr	r2, [pc, #536]	; (402b70 <UART0_Handler+0x294>)
  402958:	7013      	strb	r3, [r2, #0]
			}
		}
				
		
		if (rx_idx_RS232 == 0x02)
  40295a:	4b7e      	ldr	r3, [pc, #504]	; (402b54 <UART0_Handler+0x278>)
  40295c:	681b      	ldr	r3, [r3, #0]
  40295e:	2b02      	cmp	r3, #2
  402960:	d112      	bne.n	402988 <UART0_Handler+0xac>
		{
			data_leng = 255;
  402962:	22ff      	movs	r2, #255	; 0xff
  402964:	4b84      	ldr	r3, [pc, #528]	; (402b78 <UART0_Handler+0x29c>)
  402966:	601a      	str	r2, [r3, #0]
			if (((unsigned int)received_byte != 0x42) && ((unsigned int) bufer_serial_rx[0] != 0x02))
  402968:	f89d 3007 	ldrb.w	r3, [sp, #7]
  40296c:	2b42      	cmp	r3, #66	; 0x42
  40296e:	d00b      	beq.n	402988 <UART0_Handler+0xac>
  402970:	4b79      	ldr	r3, [pc, #484]	; (402b58 <UART0_Handler+0x27c>)
  402972:	781b      	ldrb	r3, [r3, #0]
  402974:	2b02      	cmp	r3, #2
  402976:	d007      	beq.n	402988 <UART0_Handler+0xac>
			{
				rx_idx_RS232 = 0;
  402978:	2200      	movs	r2, #0
  40297a:	4b76      	ldr	r3, [pc, #472]	; (402b54 <UART0_Handler+0x278>)
  40297c:	601a      	str	r2, [r3, #0]
				comando_eltra = 0xFF;
  40297e:	23ff      	movs	r3, #255	; 0xff
  402980:	4a7a      	ldr	r2, [pc, #488]	; (402b6c <UART0_Handler+0x290>)
  402982:	7013      	strb	r3, [r2, #0]
				code0_eltra = 0xFF;
  402984:	4a7a      	ldr	r2, [pc, #488]	; (402b70 <UART0_Handler+0x294>)
  402986:	7013      	strb	r3, [r2, #0]
			}
		}
		
		if (rx_idx_RS232 == 0x03)
  402988:	4b72      	ldr	r3, [pc, #456]	; (402b54 <UART0_Handler+0x278>)
  40298a:	681b      	ldr	r3, [r3, #0]
  40298c:	2b03      	cmp	r3, #3
  40298e:	d104      	bne.n	40299a <UART0_Handler+0xbe>
		{
			comando_eltra = (int)received_byte;
  402990:	f89d 1007 	ldrb.w	r1, [sp, #7]
  402994:	4a75      	ldr	r2, [pc, #468]	; (402b6c <UART0_Handler+0x290>)
  402996:	7011      	strb	r1, [r2, #0]
  402998:	e00d      	b.n	4029b6 <UART0_Handler+0xda>
		}
		
		if (rx_idx_RS232 == 0x04)
  40299a:	2b04      	cmp	r3, #4
  40299c:	d104      	bne.n	4029a8 <UART0_Handler+0xcc>
		{
			code0_eltra = (int)received_byte;
  40299e:	f89d 1007 	ldrb.w	r1, [sp, #7]
  4029a2:	4a73      	ldr	r2, [pc, #460]	; (402b70 <UART0_Handler+0x294>)
  4029a4:	7011      	strb	r1, [r2, #0]
  4029a6:	e00d      	b.n	4029c4 <UART0_Handler+0xe8>
		}

		if (rx_idx_RS232 == 0x05)
  4029a8:	2b05      	cmp	r3, #5
  4029aa:	d104      	bne.n	4029b6 <UART0_Handler+0xda>
		{
			code1_eltra = (int)received_byte;
  4029ac:	f89d 2007 	ldrb.w	r2, [sp, #7]
  4029b0:	4b72      	ldr	r3, [pc, #456]	; (402b7c <UART0_Handler+0x2a0>)
  4029b2:	701a      	strb	r2, [r3, #0]
  4029b4:	e010      	b.n	4029d8 <UART0_Handler+0xfc>
			
		}
		
		if (rx_idx_RS232 == 0x06)
  4029b6:	2b06      	cmp	r3, #6
  4029b8:	d104      	bne.n	4029c4 <UART0_Handler+0xe8>
		{
			code2_eltra = (int)received_byte;
  4029ba:	f89d 2007 	ldrb.w	r2, [sp, #7]
  4029be:	4b70      	ldr	r3, [pc, #448]	; (402b80 <UART0_Handler+0x2a4>)
  4029c0:	701a      	strb	r2, [r3, #0]
  4029c2:	e009      	b.n	4029d8 <UART0_Handler+0xfc>
		}
		
		//NO llega el final de trama (Cambiar esta longitud cuando se sopoerta comandos largos)
		if (rx_idx_RS232 > 0x10) {
  4029c4:	2b10      	cmp	r3, #16
  4029c6:	dd07      	ble.n	4029d8 <UART0_Handler+0xfc>
			rx_idx_RS232 = 0;
  4029c8:	2200      	movs	r2, #0
  4029ca:	4b62      	ldr	r3, [pc, #392]	; (402b54 <UART0_Handler+0x278>)
  4029cc:	601a      	str	r2, [r3, #0]
            comando_eltra = 0xFF;
  4029ce:	23ff      	movs	r3, #255	; 0xff
  4029d0:	4a66      	ldr	r2, [pc, #408]	; (402b6c <UART0_Handler+0x290>)
  4029d2:	7013      	strb	r3, [r2, #0]
            code0_eltra = 0xFF;
  4029d4:	4a66      	ldr	r2, [pc, #408]	; (402b70 <UART0_Handler+0x294>)
  4029d6:	7013      	strb	r3, [r2, #0]
		}

		//Llega FIN de trama
		if (rx_idx_RS232 > 0x06 && (unsigned int)received_byte == 0x04) {
  4029d8:	4b5e      	ldr	r3, [pc, #376]	; (402b54 <UART0_Handler+0x278>)
  4029da:	681a      	ldr	r2, [r3, #0]
  4029dc:	2a06      	cmp	r2, #6
  4029de:	f340 80af 	ble.w	402b40 <UART0_Handler+0x264>
  4029e2:	f89d 3007 	ldrb.w	r3, [sp, #7]
  4029e6:	2b04      	cmp	r3, #4
  4029e8:	f040 80aa 	bne.w	402b40 <UART0_Handler+0x264>
			switch (code0_eltra)
  4029ec:	4b60      	ldr	r3, [pc, #384]	; (402b70 <UART0_Handler+0x294>)
  4029ee:	781b      	ldrb	r3, [r3, #0]
  4029f0:	2b52      	cmp	r3, #82	; 0x52
  4029f2:	d004      	beq.n	4029fe <UART0_Handler+0x122>
  4029f4:	2b54      	cmp	r3, #84	; 0x54
  4029f6:	d00b      	beq.n	402a10 <UART0_Handler+0x134>
  4029f8:	2b30      	cmp	r3, #48	; 0x30
  4029fa:	d131      	bne.n	402a60 <UART0_Handler+0x184>
  4029fc:	e011      	b.n	402a22 <UART0_Handler+0x146>
			{
				case 0x52:
					error_code = ERROR_CMD_Refused_eltra;
  4029fe:	2243      	movs	r2, #67	; 0x43
  402a00:	4b56      	ldr	r3, [pc, #344]	; (402b5c <UART0_Handler+0x280>)
  402a02:	701a      	strb	r2, [r3, #0]
					char_timeout_RS232 = 0;
  402a04:	2300      	movs	r3, #0
  402a06:	4a4f      	ldr	r2, [pc, #316]	; (402b44 <UART0_Handler+0x268>)
  402a08:	6013      	str	r3, [r2, #0]
					rx_idx_RS232 = 0;
  402a0a:	4a52      	ldr	r2, [pc, #328]	; (402b54 <UART0_Handler+0x278>)
  402a0c:	6013      	str	r3, [r2, #0]
					break;
  402a0e:	e097      	b.n	402b40 <UART0_Handler+0x264>
				case 0x54:
					error_code = ERROR_CMD_no_eltra;
  402a10:	2244      	movs	r2, #68	; 0x44
  402a12:	4b52      	ldr	r3, [pc, #328]	; (402b5c <UART0_Handler+0x280>)
  402a14:	701a      	strb	r2, [r3, #0]
					char_timeout_RS232 = 0;
  402a16:	2300      	movs	r3, #0
  402a18:	4a4a      	ldr	r2, [pc, #296]	; (402b44 <UART0_Handler+0x268>)
  402a1a:	6013      	str	r3, [r2, #0]
					rx_idx_RS232 = 0;
  402a1c:	4a4d      	ldr	r2, [pc, #308]	; (402b54 <UART0_Handler+0x278>)
  402a1e:	6013      	str	r3, [r2, #0]
					break;
  402a20:	e08e      	b.n	402b40 <UART0_Handler+0x264>
				case 0x30:
					
					if ((unsigned int) bufer_serial_rx[rx_idx_RS232-4] != 0x03) {
  402a22:	1f13      	subs	r3, r2, #4
  402a24:	494c      	ldr	r1, [pc, #304]	; (402b58 <UART0_Handler+0x27c>)
  402a26:	5cc9      	ldrb	r1, [r1, r3]
  402a28:	2903      	cmp	r1, #3
  402a2a:	d008      	beq.n	402a3e <UART0_Handler+0x162>
						error_code = ERROR_NACK_eltra;
  402a2c:	2242      	movs	r2, #66	; 0x42
  402a2e:	4b4b      	ldr	r3, [pc, #300]	; (402b5c <UART0_Handler+0x280>)
  402a30:	701a      	strb	r2, [r3, #0]
                        char_timeout_RS232 = 0;
  402a32:	2300      	movs	r3, #0
  402a34:	4a43      	ldr	r2, [pc, #268]	; (402b44 <UART0_Handler+0x268>)
  402a36:	6013      	str	r3, [r2, #0]
                        rx_idx_RS232 = 0;
  402a38:	4a46      	ldr	r2, [pc, #280]	; (402b54 <UART0_Handler+0x278>)
  402a3a:	6013      	str	r3, [r2, #0]
						break;
  402a3c:	e080      	b.n	402b40 <UART0_Handler+0x264>
                    }
					checksum_eltra = 0;
  402a3e:	2000      	movs	r0, #0
  402a40:	4950      	ldr	r1, [pc, #320]	; (402b84 <UART0_Handler+0x2a8>)
  402a42:	6008      	str	r0, [r1, #0]
					for (int j=0; j< (rx_idx_RS232-4); j++) {
  402a44:	4283      	cmp	r3, r0
  402a46:	dd14      	ble.n	402a72 <UART0_Handler+0x196>
  402a48:	4b4f      	ldr	r3, [pc, #316]	; (402b88 <UART0_Handler+0x2ac>)
  402a4a:	1f18      	subs	r0, r3, #4
  402a4c:	4410      	add	r0, r2
  402a4e:	2200      	movs	r2, #0
						checksum_eltra = checksum_eltra ^ (unsigned int) bufer_serial_rx[j];
  402a50:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  402a54:	404a      	eors	r2, r1
                        char_timeout_RS232 = 0;
                        rx_idx_RS232 = 0;
						break;
                    }
					checksum_eltra = 0;
					for (int j=0; j< (rx_idx_RS232-4); j++) {
  402a56:	4283      	cmp	r3, r0
  402a58:	d1fa      	bne.n	402a50 <UART0_Handler+0x174>
  402a5a:	4b4a      	ldr	r3, [pc, #296]	; (402b84 <UART0_Handler+0x2a8>)
  402a5c:	601a      	str	r2, [r3, #0]
  402a5e:	e008      	b.n	402a72 <UART0_Handler+0x196>
               	    //    rx_idx_RS232 = 0;
					//	break;
					//}
					break;
				default:
					error_code = ERROR_NACK_eltra;
  402a60:	2242      	movs	r2, #66	; 0x42
  402a62:	4b3e      	ldr	r3, [pc, #248]	; (402b5c <UART0_Handler+0x280>)
  402a64:	701a      	strb	r2, [r3, #0]
					char_timeout_RS232 = 0;
  402a66:	2300      	movs	r3, #0
  402a68:	4a36      	ldr	r2, [pc, #216]	; (402b44 <UART0_Handler+0x268>)
  402a6a:	6013      	str	r3, [r2, #0]
                    rx_idx_RS232 = 0;
  402a6c:	4a39      	ldr	r2, [pc, #228]	; (402b54 <UART0_Handler+0x278>)
  402a6e:	6013      	str	r3, [r2, #0]
                    break;
  402a70:	e066      	b.n	402b40 <UART0_Handler+0x264>
			}
			//Si no se ha encontrado un error
			if (rx_idx_RS232 != 0) {
  402a72:	4b38      	ldr	r3, [pc, #224]	; (402b54 <UART0_Handler+0x278>)
  402a74:	681b      	ldr	r3, [r3, #0]
  402a76:	2b00      	cmp	r3, #0
  402a78:	d062      	beq.n	402b40 <UART0_Handler+0x264>
				switch (comando_eltra)
  402a7a:	4b3c      	ldr	r3, [pc, #240]	; (402b6c <UART0_Handler+0x290>)
  402a7c:	781b      	ldrb	r3, [r3, #0]
  402a7e:	2b3f      	cmp	r3, #63	; 0x3f
  402a80:	d004      	beq.n	402a8c <UART0_Handler+0x1b0>
  402a82:	2b76      	cmp	r3, #118	; 0x76
  402a84:	d050      	beq.n	402b28 <UART0_Handler+0x24c>
  402a86:	2b3c      	cmp	r3, #60	; 0x3c
  402a88:	d15a      	bne.n	402b40 <UART0_Handler+0x264>
  402a8a:	e026      	b.n	402ada <UART0_Handler+0x1fe>
				{
					case 0x3F:
						port_slots_read[SENSOR_STATUS_ELTRA] = code1_eltra;
  402a8c:	4b3b      	ldr	r3, [pc, #236]	; (402b7c <UART0_Handler+0x2a0>)
  402a8e:	781b      	ldrb	r3, [r3, #0]
  402a90:	4a3e      	ldr	r2, [pc, #248]	; (402b8c <UART0_Handler+0x2b0>)
  402a92:	f882 3090 	strb.w	r3, [r2, #144]	; 0x90
						if (code1_eltra == 0x30) {
  402a96:	2b30      	cmp	r3, #48	; 0x30
  402a98:	d105      	bne.n	402aa6 <UART0_Handler+0x1ca>
							LED_SENS_S_OFF;
  402a9a:	2020      	movs	r0, #32
  402a9c:	4c3c      	ldr	r4, [pc, #240]	; (402b90 <UART0_Handler+0x2b4>)
  402a9e:	47a0      	blx	r4
							LED_SENS_I_OFF;
  402aa0:	2021      	movs	r0, #33	; 0x21
  402aa2:	47a0      	blx	r4
  402aa4:	e04c      	b.n	402b40 <UART0_Handler+0x264>
						} else if (code1_eltra == 0x31) {
  402aa6:	2b31      	cmp	r3, #49	; 0x31
  402aa8:	d106      	bne.n	402ab8 <UART0_Handler+0x1dc>
							LED_SENS_S_OFF;
  402aaa:	2020      	movs	r0, #32
  402aac:	4b38      	ldr	r3, [pc, #224]	; (402b90 <UART0_Handler+0x2b4>)
  402aae:	4798      	blx	r3
							LED_SENS_I_ON;
  402ab0:	2021      	movs	r0, #33	; 0x21
  402ab2:	4b38      	ldr	r3, [pc, #224]	; (402b94 <UART0_Handler+0x2b8>)
  402ab4:	4798      	blx	r3
  402ab6:	e043      	b.n	402b40 <UART0_Handler+0x264>
						} else if (code1_eltra == 0x32) {
  402ab8:	2b32      	cmp	r3, #50	; 0x32
  402aba:	d106      	bne.n	402aca <UART0_Handler+0x1ee>
							LED_SENS_S_ON;
  402abc:	2020      	movs	r0, #32
  402abe:	4b35      	ldr	r3, [pc, #212]	; (402b94 <UART0_Handler+0x2b8>)
  402ac0:	4798      	blx	r3
							LED_SENS_I_OFF;
  402ac2:	2021      	movs	r0, #33	; 0x21
  402ac4:	4b32      	ldr	r3, [pc, #200]	; (402b90 <UART0_Handler+0x2b4>)
  402ac6:	4798      	blx	r3
  402ac8:	e03a      	b.n	402b40 <UART0_Handler+0x264>
						} else if (code1_eltra == 0x33) {
  402aca:	2b33      	cmp	r3, #51	; 0x33
  402acc:	d138      	bne.n	402b40 <UART0_Handler+0x264>
							LED_SENS_S_ON;
  402ace:	2020      	movs	r0, #32
  402ad0:	4c30      	ldr	r4, [pc, #192]	; (402b94 <UART0_Handler+0x2b8>)
  402ad2:	47a0      	blx	r4
							LED_SENS_I_ON;
  402ad4:	2021      	movs	r0, #33	; 0x21
  402ad6:	47a0      	blx	r4
  402ad8:	e032      	b.n	402b40 <UART0_Handler+0x264>
						}
						break;
					case 0x3C:
						//qu hacer con el estado 0x30?
						if (code0_eltra != 0x30) {
  402ada:	4b25      	ldr	r3, [pc, #148]	; (402b70 <UART0_Handler+0x294>)
  402adc:	781b      	ldrb	r3, [r3, #0]
  402ade:	2b30      	cmp	r3, #48	; 0x30
  402ae0:	d004      	beq.n	402aec <UART0_Handler+0x210>
							port_slots_read[SENSOR_STATUS_ELTRA] = 0x30;
  402ae2:	2230      	movs	r2, #48	; 0x30
  402ae4:	4b29      	ldr	r3, [pc, #164]	; (402b8c <UART0_Handler+0x2b0>)
  402ae6:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
							break;
  402aea:	e029      	b.n	402b40 <UART0_Handler+0x264>
						}
						if (code1_eltra == 0x30) {
  402aec:	4b23      	ldr	r3, [pc, #140]	; (402b7c <UART0_Handler+0x2a0>)
  402aee:	781b      	ldrb	r3, [r3, #0]
  402af0:	2b30      	cmp	r3, #48	; 0x30
  402af2:	d104      	bne.n	402afe <UART0_Handler+0x222>
							port_slots_read[SENSOR_STATUS_ELTRA] = 0x31;
  402af4:	2231      	movs	r2, #49	; 0x31
  402af6:	4b25      	ldr	r3, [pc, #148]	; (402b8c <UART0_Handler+0x2b0>)
  402af8:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  402afc:	e020      	b.n	402b40 <UART0_Handler+0x264>
						} else if (code1_eltra == 0x31) {
  402afe:	2b31      	cmp	r3, #49	; 0x31
  402b00:	d104      	bne.n	402b0c <UART0_Handler+0x230>
							port_slots_read[SENSOR_STATUS_ELTRA] = 0x31;
  402b02:	2231      	movs	r2, #49	; 0x31
  402b04:	4b21      	ldr	r3, [pc, #132]	; (402b8c <UART0_Handler+0x2b0>)
  402b06:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  402b0a:	e019      	b.n	402b40 <UART0_Handler+0x264>
						} else if (code1_eltra == 0x32) {
  402b0c:	2b32      	cmp	r3, #50	; 0x32
  402b0e:	d104      	bne.n	402b1a <UART0_Handler+0x23e>
							port_slots_read[SENSOR_STATUS_ELTRA] = 0x30;
  402b10:	2230      	movs	r2, #48	; 0x30
  402b12:	4b1e      	ldr	r3, [pc, #120]	; (402b8c <UART0_Handler+0x2b0>)
  402b14:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  402b18:	e012      	b.n	402b40 <UART0_Handler+0x264>
						} else if (code1_eltra == 0x38) {
  402b1a:	2b38      	cmp	r3, #56	; 0x38
  402b1c:	d110      	bne.n	402b40 <UART0_Handler+0x264>
							port_slots_read[SENSOR_STATUS_ELTRA] = 0x30;
  402b1e:	2230      	movs	r2, #48	; 0x30
  402b20:	4b1a      	ldr	r3, [pc, #104]	; (402b8c <UART0_Handler+0x2b0>)
  402b22:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  402b26:	e00b      	b.n	402b40 <UART0_Handler+0x264>
						}
						break;
					case 0x76:
						if (code0_eltra == 0x30 && code1_eltra == 0x30) {
  402b28:	4b11      	ldr	r3, [pc, #68]	; (402b70 <UART0_Handler+0x294>)
  402b2a:	781b      	ldrb	r3, [r3, #0]
  402b2c:	2b30      	cmp	r3, #48	; 0x30
  402b2e:	d107      	bne.n	402b40 <UART0_Handler+0x264>
  402b30:	4b12      	ldr	r3, [pc, #72]	; (402b7c <UART0_Handler+0x2a0>)
  402b32:	781b      	ldrb	r3, [r3, #0]
  402b34:	2b30      	cmp	r3, #48	; 0x30
  402b36:	d103      	bne.n	402b40 <UART0_Handler+0x264>
							port_slots_read[SENSOR_STATUS_ELTRA] = 0x30;
  402b38:	2230      	movs	r2, #48	; 0x30
  402b3a:	4b14      	ldr	r3, [pc, #80]	; (402b8c <UART0_Handler+0x2b0>)
  402b3c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
						break;
				}
			}
		}
	}
}
  402b40:	b002      	add	sp, #8
  402b42:	bd10      	pop	{r4, pc}
  402b44:	200000fc 	.word	0x200000fc
  402b48:	400e0600 	.word	0x400e0600
  402b4c:	004003e5 	.word	0x004003e5
  402b50:	004003e9 	.word	0x004003e9
  402b54:	20000600 	.word	0x20000600
  402b58:	20000608 	.word	0x20000608
  402b5c:	200005ed 	.word	0x200005ed
  402b60:	004009fd 	.word	0x004009fd
  402b64:	20000120 	.word	0x20000120
  402b68:	20000604 	.word	0x20000604
  402b6c:	20000105 	.word	0x20000105
  402b70:	200005e0 	.word	0x200005e0
  402b74:	004009ad 	.word	0x004009ad
  402b78:	20000118 	.word	0x20000118
  402b7c:	200005e2 	.word	0x200005e2
  402b80:	200005ec 	.word	0x200005ec
  402b84:	200005f0 	.word	0x200005f0
  402b88:	20000607 	.word	0x20000607
  402b8c:	20001008 	.word	0x20001008
  402b90:	004005d9 	.word	0x004005d9
  402b94:	004005bd 	.word	0x004005bd

00402b98 <UART1_Handler>:

void UART1_Handler()
{
  402b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402b9c:	b084      	sub	sp, #16
	unsigned int static sumatoria_v = 0;
	char_timeout_RS485 = 20;
  402b9e:	2214      	movs	r2, #20
  402ba0:	4ba2      	ldr	r3, [pc, #648]	; (402e2c <UART1_Handler+0x294>)
  402ba2:	601a      	str	r2, [r3, #0]
	//	static	int	rx_idx;
	uint8_t received_byte;
	//	unsigned	int	temp_char = 0;
	uint32_t dw_status = uart_get_status(UART1);
  402ba4:	48a2      	ldr	r0, [pc, #648]	; (402e30 <UART1_Handler+0x298>)
  402ba6:	4ba3      	ldr	r3, [pc, #652]	; (402e34 <UART1_Handler+0x29c>)
  402ba8:	4798      	blx	r3



	if(dw_status & UART_SR_RXRDY)
  402baa:	f010 0f01 	tst.w	r0, #1
  402bae:	f000 8236 	beq.w	40301e <UART1_Handler+0x486>
	{
		uart_read(UART1, &received_byte);
  402bb2:	489f      	ldr	r0, [pc, #636]	; (402e30 <UART1_Handler+0x298>)
  402bb4:	f10d 010f 	add.w	r1, sp, #15
  402bb8:	4b9f      	ldr	r3, [pc, #636]	; (402e38 <UART1_Handler+0x2a0>)
  402bba:	4798      	blx	r3
		//			temp_char = (int)received_byte;
		//	uart_write(UART1, received_byte);

		bufer_serial_rx[rx_idx_RS485 ++] = (int)received_byte;
  402bbc:	499f      	ldr	r1, [pc, #636]	; (402e3c <UART1_Handler+0x2a4>)
  402bbe:	680a      	ldr	r2, [r1, #0]
  402bc0:	1c53      	adds	r3, r2, #1
  402bc2:	600b      	str	r3, [r1, #0]
  402bc4:	f89d 500f 	ldrb.w	r5, [sp, #15]
  402bc8:	499d      	ldr	r1, [pc, #628]	; (402e40 <UART1_Handler+0x2a8>)
  402bca:	548d      	strb	r5, [r1, r2]
		
		if (rx_idx_RS485 == 0x01)
  402bcc:	2b01      	cmp	r3, #1
  402bce:	d110      	bne.n	402bf2 <UART1_Handler+0x5a>
		{
			sumatoria_v = (int)received_byte;
  402bd0:	4b9c      	ldr	r3, [pc, #624]	; (402e44 <UART1_Handler+0x2ac>)
  402bd2:	601d      	str	r5, [r3, #0]
			data_leng = 255;
  402bd4:	22ff      	movs	r2, #255	; 0xff
  402bd6:	4b9c      	ldr	r3, [pc, #624]	; (402e48 <UART1_Handler+0x2b0>)
  402bd8:	601a      	str	r2, [r3, #0]
			if (((unsigned int)received_byte != dev_id) && ((unsigned int)received_byte != 0x80))
  402bda:	4b9c      	ldr	r3, [pc, #624]	; (402e4c <UART1_Handler+0x2b4>)
  402bdc:	681b      	ldr	r3, [r3, #0]
  402bde:	429d      	cmp	r5, r3
  402be0:	d007      	beq.n	402bf2 <UART1_Handler+0x5a>
  402be2:	2d80      	cmp	r5, #128	; 0x80
  402be4:	d005      	beq.n	402bf2 <UART1_Handler+0x5a>
			{
				rx_idx_RS485 = 0;
  402be6:	2200      	movs	r2, #0
  402be8:	4b94      	ldr	r3, [pc, #592]	; (402e3c <UART1_Handler+0x2a4>)
  402bea:	601a      	str	r2, [r3, #0]
				funcion = 0x20;
  402bec:	2220      	movs	r2, #32
  402bee:	4b98      	ldr	r3, [pc, #608]	; (402e50 <UART1_Handler+0x2b8>)
  402bf0:	701a      	strb	r2, [r3, #0]
			}
		}

		
		if ((rx_idx_RS485 != 0x01) && (rx_idx_RS485 < (data_leng + 4)))
  402bf2:	4b92      	ldr	r3, [pc, #584]	; (402e3c <UART1_Handler+0x2a4>)
  402bf4:	681b      	ldr	r3, [r3, #0]
  402bf6:	2b01      	cmp	r3, #1
  402bf8:	f000 820e 	beq.w	403018 <UART1_Handler+0x480>
  402bfc:	4a92      	ldr	r2, [pc, #584]	; (402e48 <UART1_Handler+0x2b0>)
  402bfe:	6812      	ldr	r2, [r2, #0]
  402c00:	3204      	adds	r2, #4
  402c02:	4293      	cmp	r3, r2
  402c04:	da03      	bge.n	402c0e <UART1_Handler+0x76>
		{
			sumatoria_v ^= (int)received_byte;
  402c06:	4a8f      	ldr	r2, [pc, #572]	; (402e44 <UART1_Handler+0x2ac>)
  402c08:	6811      	ldr	r1, [r2, #0]
  402c0a:	4069      	eors	r1, r5
  402c0c:	6011      	str	r1, [r2, #0]
		}
		
		if (rx_idx_RS485 == 0x02)
  402c0e:	2b02      	cmp	r3, #2
  402c10:	d10f      	bne.n	402c32 <UART1_Handler+0x9a>
		{
			if (((int)received_byte == 0x10) || ((int)received_byte == 0x1A) || ((int)received_byte == 0x1B))
  402c12:	2d10      	cmp	r5, #16
  402c14:	d004      	beq.n	402c20 <UART1_Handler+0x88>
  402c16:	f1a5 031a 	sub.w	r3, r5, #26
  402c1a:	b2db      	uxtb	r3, r3
  402c1c:	2b01      	cmp	r3, #1
  402c1e:	d802      	bhi.n	402c26 <UART1_Handler+0x8e>
			{
				funcion = (int)received_byte;
  402c20:	4b8b      	ldr	r3, [pc, #556]	; (402e50 <UART1_Handler+0x2b8>)
  402c22:	701d      	strb	r5, [r3, #0]
  402c24:	e005      	b.n	402c32 <UART1_Handler+0x9a>
			}
			else
			{
				rx_idx_RS485 = 0;
  402c26:	2200      	movs	r2, #0
  402c28:	4b84      	ldr	r3, [pc, #528]	; (402e3c <UART1_Handler+0x2a4>)
  402c2a:	601a      	str	r2, [r3, #0]
				funcion = 0x20;
  402c2c:	2220      	movs	r2, #32
  402c2e:	4b88      	ldr	r3, [pc, #544]	; (402e50 <UART1_Handler+0x2b8>)
  402c30:	701a      	strb	r2, [r3, #0]
			}
		}
		
		if (rx_idx_RS485 == 3)
  402c32:	4b82      	ldr	r3, [pc, #520]	; (402e3c <UART1_Handler+0x2a4>)
  402c34:	681e      	ldr	r6, [r3, #0]
  402c36:	2e03      	cmp	r6, #3
  402c38:	d102      	bne.n	402c40 <UART1_Handler+0xa8>
		{
			port_address = (int)received_byte;
  402c3a:	4b86      	ldr	r3, [pc, #536]	; (402e54 <UART1_Handler+0x2bc>)
  402c3c:	601d      	str	r5, [r3, #0]
  402c3e:	e008      	b.n	402c52 <UART1_Handler+0xba>
		}

		if (rx_idx_RS485 == 4)
  402c40:	2e04      	cmp	r6, #4
  402c42:	d102      	bne.n	402c4a <UART1_Handler+0xb2>
		{
			data_leng = (int)received_byte;
  402c44:	4b80      	ldr	r3, [pc, #512]	; (402e48 <UART1_Handler+0x2b0>)
  402c46:	601d      	str	r5, [r3, #0]
  402c48:	e003      	b.n	402c52 <UART1_Handler+0xba>
		}
		
		if (rx_idx_RS485 == 5)
  402c4a:	2e05      	cmp	r6, #5
		{
			escenario_temp = (int)received_byte;
  402c4c:	bf04      	itt	eq
  402c4e:	4b82      	ldreq	r3, [pc, #520]	; (402e58 <UART1_Handler+0x2c0>)
  402c50:	601d      	streq	r5, [r3, #0]
		}
		
		
		int	i = 1;

		switch (funcion)
  402c52:	4b7f      	ldr	r3, [pc, #508]	; (402e50 <UART1_Handler+0x2b8>)
  402c54:	781b      	ldrb	r3, [r3, #0]
  402c56:	2b1a      	cmp	r3, #26
  402c58:	f000 80c5 	beq.w	402de6 <UART1_Handler+0x24e>
  402c5c:	2b1b      	cmp	r3, #27
  402c5e:	f000 816b 	beq.w	402f38 <UART1_Handler+0x3a0>
  402c62:	2b10      	cmp	r3, #16
  402c64:	f040 81ca 	bne.w	402ffc <UART1_Handler+0x464>
		{
			case 0x10:

			if (bufer_serial_rx[0] != 0x80)
  402c68:	4b75      	ldr	r3, [pc, #468]	; (402e40 <UART1_Handler+0x2a8>)
  402c6a:	781b      	ldrb	r3, [r3, #0]
  402c6c:	2b80      	cmp	r3, #128	; 0x80
  402c6e:	f000 81c5 	beq.w	402ffc <UART1_Handler+0x464>
			{
				if ((rx_idx_RS485 == 0x06) && ((int)received_byte != 0xFC))
  402c72:	2e06      	cmp	r6, #6
  402c74:	d10b      	bne.n	402c8e <UART1_Handler+0xf6>
  402c76:	2dfc      	cmp	r5, #252	; 0xfc
  402c78:	d009      	beq.n	402c8e <UART1_Handler+0xf6>
				{
					error_code = ERROR_OVER;
  402c7a:	2202      	movs	r2, #2
  402c7c:	4b77      	ldr	r3, [pc, #476]	; (402e5c <UART1_Handler+0x2c4>)
  402c7e:	701a      	strb	r2, [r3, #0]
					not_ack_RS485();
  402c80:	4b77      	ldr	r3, [pc, #476]	; (402e60 <UART1_Handler+0x2c8>)
  402c82:	4798      	blx	r3
					char_timeout_RS485 = 0;
  402c84:	2300      	movs	r3, #0
  402c86:	4a69      	ldr	r2, [pc, #420]	; (402e2c <UART1_Handler+0x294>)
  402c88:	6013      	str	r3, [r2, #0]
					rx_idx_RS485 = 0;
  402c8a:	4a6c      	ldr	r2, [pc, #432]	; (402e3c <UART1_Handler+0x2a4>)
  402c8c:	6013      	str	r3, [r2, #0]
				}

				

				
				sumatoria_v = (unsigned int)bufer_serial_rx[0];
  402c8e:	4b6c      	ldr	r3, [pc, #432]	; (402e40 <UART1_Handler+0x2a8>)
  402c90:	7819      	ldrb	r1, [r3, #0]
				
				for (i = 1; i < (4); i++)
				{
					sumatoria_v ^= (unsigned int)bufer_serial_rx[i];
  402c92:	785a      	ldrb	r2, [r3, #1]
  402c94:	4051      	eors	r1, r2
  402c96:	789a      	ldrb	r2, [r3, #2]
  402c98:	404a      	eors	r2, r1
  402c9a:	78db      	ldrb	r3, [r3, #3]
  402c9c:	4053      	eors	r3, r2
  402c9e:	4a69      	ldr	r2, [pc, #420]	; (402e44 <UART1_Handler+0x2ac>)
  402ca0:	6013      	str	r3, [r2, #0]
				}
				if ((rx_idx_RS485 == 0x06) && ((-sumatoria_v & 0x000000FF) != (unsigned int)bufer_serial_rx[4] ))
  402ca2:	4a66      	ldr	r2, [pc, #408]	; (402e3c <UART1_Handler+0x2a4>)
  402ca4:	6812      	ldr	r2, [r2, #0]
  402ca6:	2a06      	cmp	r2, #6
  402ca8:	f040 81a8 	bne.w	402ffc <UART1_Handler+0x464>
  402cac:	425b      	negs	r3, r3
  402cae:	b2da      	uxtb	r2, r3
  402cb0:	4b63      	ldr	r3, [pc, #396]	; (402e40 <UART1_Handler+0x2a8>)
  402cb2:	791b      	ldrb	r3, [r3, #4]
  402cb4:	429a      	cmp	r2, r3
  402cb6:	d009      	beq.n	402ccc <UART1_Handler+0x134>
				{
					error_code = ERROR_CHK;
  402cb8:	2203      	movs	r2, #3
  402cba:	4b68      	ldr	r3, [pc, #416]	; (402e5c <UART1_Handler+0x2c4>)
  402cbc:	701a      	strb	r2, [r3, #0]
					not_ack_RS485();
  402cbe:	4b68      	ldr	r3, [pc, #416]	; (402e60 <UART1_Handler+0x2c8>)
  402cc0:	4798      	blx	r3
				}
				
				if ((rx_idx_RS485 == 6) && ((unsigned char)received_byte == 0xFC))
  402cc2:	4b5e      	ldr	r3, [pc, #376]	; (402e3c <UART1_Handler+0x2a4>)
  402cc4:	681b      	ldr	r3, [r3, #0]
  402cc6:	2b06      	cmp	r3, #6
  402cc8:	f040 8198 	bne.w	402ffc <UART1_Handler+0x464>
  402ccc:	f89d 300f 	ldrb.w	r3, [sp, #15]
  402cd0:	2bfc      	cmp	r3, #252	; 0xfc
  402cd2:	f040 8193 	bne.w	402ffc <UART1_Handler+0x464>
				{
					
					
					if ((-sumatoria_v & 0x000000FF) == (unsigned int)bufer_serial_rx[4] )
  402cd6:	4b5b      	ldr	r3, [pc, #364]	; (402e44 <UART1_Handler+0x2ac>)
  402cd8:	681a      	ldr	r2, [r3, #0]
  402cda:	4252      	negs	r2, r2
  402cdc:	b2d2      	uxtb	r2, r2
  402cde:	4b58      	ldr	r3, [pc, #352]	; (402e40 <UART1_Handler+0x2a8>)
  402ce0:	791b      	ldrb	r3, [r3, #4]
  402ce2:	429a      	cmp	r2, r3
  402ce4:	d178      	bne.n	402dd8 <UART1_Handler+0x240>
					{
						
						
						sumatoria_v = 0xA1 ^ 0x10 ^ (char)port_address ^ (char)data_leng;
  402ce6:	4b5b      	ldr	r3, [pc, #364]	; (402e54 <UART1_Handler+0x2bc>)
  402ce8:	681a      	ldr	r2, [r3, #0]
  402cea:	4b57      	ldr	r3, [pc, #348]	; (402e48 <UART1_Handler+0x2b0>)
  402cec:	f8d3 e000 	ldr.w	lr, [r3]
  402cf0:	ea82 010e 	eor.w	r1, r2, lr
  402cf4:	f081 01b1 	eor.w	r1, r1, #177	; 0xb1
  402cf8:	b2c9      	uxtb	r1, r1
  402cfa:	4b52      	ldr	r3, [pc, #328]	; (402e44 <UART1_Handler+0x2ac>)
  402cfc:	6019      	str	r1, [r3, #0]
						
						bufer_seria_tx[0] = 0xA1;
  402cfe:	4b59      	ldr	r3, [pc, #356]	; (402e64 <UART1_Handler+0x2cc>)
  402d00:	21a1      	movs	r1, #161	; 0xa1
  402d02:	7019      	strb	r1, [r3, #0]
						bufer_seria_tx[1] = 0x10;
  402d04:	2110      	movs	r1, #16
  402d06:	7059      	strb	r1, [r3, #1]
						bufer_seria_tx[2] = (char)port_address;
  402d08:	709a      	strb	r2, [r3, #2]
						bufer_seria_tx[3] = (char)data_leng;
  402d0a:	f883 e003 	strb.w	lr, [r3, #3]
						
						for (i = 4; i < (data_leng + 4); i++)
  402d0e:	f10e 0304 	add.w	r3, lr, #4
  402d12:	2b04      	cmp	r3, #4
  402d14:	dd42      	ble.n	402d9c <UART1_Handler+0x204>
  402d16:	4b4b      	ldr	r3, [pc, #300]	; (402e44 <UART1_Handler+0x2ac>)
  402d18:	681c      	ldr	r4, [r3, #0]
  402d1a:	4613      	mov	r3, r2
  402d1c:	4852      	ldr	r0, [pc, #328]	; (402e68 <UART1_Handler+0x2d0>)
  402d1e:	4410      	add	r0, r2
  402d20:	eb0e 0602 	add.w	r6, lr, r2
  402d24:	4f4f      	ldr	r7, [pc, #316]	; (402e64 <UART1_Handler+0x2cc>)
  402d26:	1abf      	subs	r7, r7, r2
							bufer_seria_tx[i] = (char)port_slots_read[port_address];
							sumatoria_v ^= (char)port_slots_read[port_address++];
							
							if (((port_address - 1) == CONFIRMACION_A_ANT_OFST) || ((port_address - 1) == CONFIRMACION_A_NEW_OFST))
							{
								port_slots_read[CONFIRMACION_A_ANT_OFST] = 0;
  402d28:	4a4f      	ldr	r2, [pc, #316]	; (402e68 <UART1_Handler+0x2d0>)
  402d2a:	2100      	movs	r1, #0
								port_slots_read[CERRADA_AS_OFST] = 0;
								port_slots_read[CERRADA_GU_OFST] = 0;
							}
							if (((port_address - 1) == SENSOR_STATUS_ELTRA) )
							{
								port_slots_read[SENSOR_STATUS_ELTRA] = 0x0F;
  402d2c:	f04f 0c0f 	mov.w	ip, #15
						bufer_seria_tx[2] = (char)port_address;
						bufer_seria_tx[3] = (char)data_leng;
						
						for (i = 4; i < (data_leng + 4); i++)
						{
							bufer_seria_tx[i] = (char)port_slots_read[port_address];
  402d30:	f890 8000 	ldrb.w	r8, [r0]
  402d34:	18fd      	adds	r5, r7, r3
  402d36:	f885 8004 	strb.w	r8, [r5, #4]
							sumatoria_v ^= (char)port_slots_read[port_address++];
  402d3a:	3301      	adds	r3, #1
  402d3c:	f810 5b01 	ldrb.w	r5, [r0], #1
  402d40:	406c      	eors	r4, r5
							
							if (((port_address - 1) == CONFIRMACION_A_ANT_OFST) || ((port_address - 1) == CONFIRMACION_A_NEW_OFST))
  402d42:	f023 0502 	bic.w	r5, r3, #2
  402d46:	2d81      	cmp	r5, #129	; 0x81
							{
								port_slots_read[CONFIRMACION_A_ANT_OFST] = 0;
  402d48:	bf04      	itt	eq
  402d4a:	f882 1080 	strbeq.w	r1, [r2, #128]	; 0x80
								port_slots_read[CONFIRMACION_A_NEW_OFST] = 0;
  402d4e:	f882 1082 	strbeq.w	r1, [r2, #130]	; 0x82
							}
							
							if (((port_address - 1) == CONFIRMACION_B_ANT_OFST) || ((port_address - 1) == CONFIRMACION_B_NEW_OFST))
  402d52:	2b82      	cmp	r3, #130	; 0x82
  402d54:	d001      	beq.n	402d5a <UART1_Handler+0x1c2>
  402d56:	2b84      	cmp	r3, #132	; 0x84
  402d58:	d103      	bne.n	402d62 <UART1_Handler+0x1ca>
							{
								port_slots_read[CONFIRMACION_B_ANT_OFST] = 0;
  402d5a:	f882 1081 	strb.w	r1, [r2, #129]	; 0x81
								port_slots_read[CONFIRMACION_B_NEW_OFST] = 0;
  402d5e:	f882 1083 	strb.w	r1, [r2, #131]	; 0x83
							}
							
							if (((port_address - 1) == ABIERTA_AS_OFST) || ((port_address - 1) == ABIERTA_GU_OFST))
  402d62:	2b8a      	cmp	r3, #138	; 0x8a
  402d64:	d001      	beq.n	402d6a <UART1_Handler+0x1d2>
  402d66:	2b87      	cmp	r3, #135	; 0x87
  402d68:	d103      	bne.n	402d72 <UART1_Handler+0x1da>
							{
								port_slots_read[ABIERTA_AS_OFST] = 0;
  402d6a:	f882 1089 	strb.w	r1, [r2, #137]	; 0x89
								port_slots_read[ABIERTA_GU_OFST] = 0;
  402d6e:	f882 1086 	strb.w	r1, [r2, #134]	; 0x86
							}
							
							if (((port_address - 1) == CERRADA_AS_OFST) || ((port_address - 1) == CERRADA_GU_OFST))
  402d72:	2b8b      	cmp	r3, #139	; 0x8b
  402d74:	d001      	beq.n	402d7a <UART1_Handler+0x1e2>
  402d76:	2b88      	cmp	r3, #136	; 0x88
  402d78:	d103      	bne.n	402d82 <UART1_Handler+0x1ea>
							{
								port_slots_read[CERRADA_AS_OFST] = 0;
  402d7a:	f882 108a 	strb.w	r1, [r2, #138]	; 0x8a
								port_slots_read[CERRADA_GU_OFST] = 0;
  402d7e:	f882 1087 	strb.w	r1, [r2, #135]	; 0x87
							}
							if (((port_address - 1) == SENSOR_STATUS_ELTRA) )
  402d82:	2b91      	cmp	r3, #145	; 0x91
							{
								port_slots_read[SENSOR_STATUS_ELTRA] = 0x0F;
  402d84:	bf08      	it	eq
  402d86:	f882 c090 	strbeq.w	ip, [r2, #144]	; 0x90
						bufer_seria_tx[0] = 0xA1;
						bufer_seria_tx[1] = 0x10;
						bufer_seria_tx[2] = (char)port_address;
						bufer_seria_tx[3] = (char)data_leng;
						
						for (i = 4; i < (data_leng + 4); i++)
  402d8a:	42b3      	cmp	r3, r6
  402d8c:	d1d0      	bne.n	402d30 <UART1_Handler+0x198>
  402d8e:	f10e 0e04 	add.w	lr, lr, #4
  402d92:	4b2c      	ldr	r3, [pc, #176]	; (402e44 <UART1_Handler+0x2ac>)
  402d94:	601c      	str	r4, [r3, #0]
  402d96:	4b2f      	ldr	r3, [pc, #188]	; (402e54 <UART1_Handler+0x2bc>)
  402d98:	601e      	str	r6, [r3, #0]
  402d9a:	e001      	b.n	402da0 <UART1_Handler+0x208>
  402d9c:	f04f 0e04 	mov.w	lr, #4
							{
								port_slots_read[SENSOR_STATUS_ELTRA] = 0x0F;
							}
						}
						
						bufer_seria_tx[i++] = -(char)sumatoria_v;
  402da0:	4c30      	ldr	r4, [pc, #192]	; (402e64 <UART1_Handler+0x2cc>)
  402da2:	4b28      	ldr	r3, [pc, #160]	; (402e44 <UART1_Handler+0x2ac>)
  402da4:	681b      	ldr	r3, [r3, #0]
  402da6:	425b      	negs	r3, r3
  402da8:	f804 300e 	strb.w	r3, [r4, lr]
						bufer_seria_tx[i] = 0xFC;
  402dac:	44a6      	add	lr, r4
  402dae:	23fc      	movs	r3, #252	; 0xfc
  402db0:	f88e 3001 	strb.w	r3, [lr, #1]
						
						Pdc	*serial_485;
						pdc_packet_t serial_485_TX_packet;
						serial_485 = uart_get_pdc_base(UART1);
  402db4:	481e      	ldr	r0, [pc, #120]	; (402e30 <UART1_Handler+0x298>)
  402db6:	4b2d      	ldr	r3, [pc, #180]	; (402e6c <UART1_Handler+0x2d4>)
  402db8:	4798      	blx	r3
  402dba:	4605      	mov	r5, r0
						pdc_enable_transfer(serial_485, PERIPH_PTCR_TXTEN);
  402dbc:	f44f 7180 	mov.w	r1, #256	; 0x100
  402dc0:	4b2b      	ldr	r3, [pc, #172]	; (402e70 <UART1_Handler+0x2d8>)
  402dc2:	4798      	blx	r3
						serial_485_TX_packet.ul_addr = (uint32_t)bufer_seria_tx;
  402dc4:	9401      	str	r4, [sp, #4]
						serial_485_TX_packet.ul_size = (data_leng + 6);
  402dc6:	4b20      	ldr	r3, [pc, #128]	; (402e48 <UART1_Handler+0x2b0>)
  402dc8:	681b      	ldr	r3, [r3, #0]
  402dca:	3306      	adds	r3, #6
  402dcc:	9302      	str	r3, [sp, #8]
						pdc_tx_init(serial_485, &serial_485_TX_packet, NULL);
  402dce:	4628      	mov	r0, r5
  402dd0:	a901      	add	r1, sp, #4
  402dd2:	2200      	movs	r2, #0
  402dd4:	4b27      	ldr	r3, [pc, #156]	; (402e74 <UART1_Handler+0x2dc>)
  402dd6:	4798      	blx	r3
						
					}
					funcion = 0x20;
  402dd8:	2220      	movs	r2, #32
  402dda:	4b1d      	ldr	r3, [pc, #116]	; (402e50 <UART1_Handler+0x2b8>)
  402ddc:	701a      	strb	r2, [r3, #0]
					rx_idx_RS485 = 0;
  402dde:	2200      	movs	r2, #0
  402de0:	4b16      	ldr	r3, [pc, #88]	; (402e3c <UART1_Handler+0x2a4>)
  402de2:	601a      	str	r2, [r3, #0]
  402de4:	e10a      	b.n	402ffc <UART1_Handler+0x464>
			
			
			
			//
			case 0x1A:
			sumatoria_v = (unsigned int)bufer_serial_rx[0];
  402de6:	4b16      	ldr	r3, [pc, #88]	; (402e40 <UART1_Handler+0x2a8>)
  402de8:	7819      	ldrb	r1, [r3, #0]
  402dea:	4b16      	ldr	r3, [pc, #88]	; (402e44 <UART1_Handler+0x2ac>)
  402dec:	6019      	str	r1, [r3, #0]
			for (i = 1; i < (data_leng + 4); i++)
  402dee:	4b16      	ldr	r3, [pc, #88]	; (402e48 <UART1_Handler+0x2b0>)
  402df0:	681f      	ldr	r7, [r3, #0]
  402df2:	1d38      	adds	r0, r7, #4
  402df4:	2801      	cmp	r0, #1
  402df6:	dd0c      	ble.n	402e12 <UART1_Handler+0x27a>
  402df8:	4b11      	ldr	r3, [pc, #68]	; (402e40 <UART1_Handler+0x2a8>)
  402dfa:	2401      	movs	r4, #1
			{
				sumatoria_v ^= (unsigned int)bufer_serial_rx[i];
  402dfc:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  402e00:	404a      	eors	r2, r1
			
			
			//
			case 0x1A:
			sumatoria_v = (unsigned int)bufer_serial_rx[0];
			for (i = 1; i < (data_leng + 4); i++)
  402e02:	3401      	adds	r4, #1
  402e04:	4284      	cmp	r4, r0
  402e06:	da01      	bge.n	402e0c <UART1_Handler+0x274>
			{
				sumatoria_v ^= (unsigned int)bufer_serial_rx[i];
  402e08:	4611      	mov	r1, r2
  402e0a:	e7f7      	b.n	402dfc <UART1_Handler+0x264>
  402e0c:	4b0d      	ldr	r3, [pc, #52]	; (402e44 <UART1_Handler+0x2ac>)
  402e0e:	601a      	str	r2, [r3, #0]
  402e10:	e000      	b.n	402e14 <UART1_Handler+0x27c>
			
			
			//
			case 0x1A:
			sumatoria_v = (unsigned int)bufer_serial_rx[0];
			for (i = 1; i < (data_leng + 4); i++)
  402e12:	2401      	movs	r4, #1
				sumatoria_v ^= (unsigned int)bufer_serial_rx[i];
			}
			
			//			int	i = 1;
			//	if ((rx_idx_RS232 == (6 + data_leng)) && (-sumatoria_v != (int)bufer_serial_rx[data_leng + 4]) )
			if ((rx_idx_RS485 == (6 + data_leng)) && ((int)received_byte != 0xFC))
  402e14:	3706      	adds	r7, #6
  402e16:	42be      	cmp	r6, r7
  402e18:	d13b      	bne.n	402e92 <UART1_Handler+0x2fa>
  402e1a:	2dfc      	cmp	r5, #252	; 0xfc
  402e1c:	d02c      	beq.n	402e78 <UART1_Handler+0x2e0>
			{
				error_code = ERROR_OVER;
  402e1e:	2202      	movs	r2, #2
  402e20:	4b0e      	ldr	r3, [pc, #56]	; (402e5c <UART1_Handler+0x2c4>)
  402e22:	701a      	strb	r2, [r3, #0]
				not_ack_RS485();
  402e24:	4b0e      	ldr	r3, [pc, #56]	; (402e60 <UART1_Handler+0x2c8>)
  402e26:	4798      	blx	r3
  402e28:	e033      	b.n	402e92 <UART1_Handler+0x2fa>
  402e2a:	bf00      	nop
  402e2c:	20000120 	.word	0x20000120
  402e30:	400e0800 	.word	0x400e0800
  402e34:	004003e5 	.word	0x004003e5
  402e38:	004003e9 	.word	0x004003e9
  402e3c:	20000604 	.word	0x20000604
  402e40:	20000608 	.word	0x20000608
  402e44:	200005e4 	.word	0x200005e4
  402e48:	20000118 	.word	0x20000118
  402e4c:	2000010c 	.word	0x2000010c
  402e50:	20000124 	.word	0x20000124
  402e54:	200005e8 	.word	0x200005e8
  402e58:	20000110 	.word	0x20000110
  402e5c:	200005ed 	.word	0x200005ed
  402e60:	004009fd 	.word	0x004009fd
  402e64:	20000b08 	.word	0x20000b08
  402e68:	20001008 	.word	0x20001008
  402e6c:	004003fd 	.word	0x004003fd
  402e70:	00400149 	.word	0x00400149
  402e74:	00400131 	.word	0x00400131
			}
			else
			{
				if ((rx_idx_RS485 == (0x06 + data_leng)) && ((-sumatoria_v & 0x000000FF) != (unsigned int)bufer_serial_rx[data_leng + 4] ))
  402e78:	4b6a      	ldr	r3, [pc, #424]	; (403024 <UART1_Handler+0x48c>)
  402e7a:	681a      	ldr	r2, [r3, #0]
  402e7c:	4252      	negs	r2, r2
  402e7e:	b2d2      	uxtb	r2, r2
  402e80:	4b69      	ldr	r3, [pc, #420]	; (403028 <UART1_Handler+0x490>)
  402e82:	5c1b      	ldrb	r3, [r3, r0]
  402e84:	429a      	cmp	r2, r3
  402e86:	d004      	beq.n	402e92 <UART1_Handler+0x2fa>

				{
					error_code = ERROR_CHK;
  402e88:	2203      	movs	r2, #3
  402e8a:	4b68      	ldr	r3, [pc, #416]	; (40302c <UART1_Handler+0x494>)
  402e8c:	701a      	strb	r2, [r3, #0]
					not_ack_RS485();
  402e8e:	4b68      	ldr	r3, [pc, #416]	; (403030 <UART1_Handler+0x498>)
  402e90:	4798      	blx	r3
				}
			}

			if ((rx_idx_RS485 == (6 + data_leng)) && ((unsigned int)received_byte == 0xFC))
  402e92:	4b68      	ldr	r3, [pc, #416]	; (403034 <UART1_Handler+0x49c>)
  402e94:	6819      	ldr	r1, [r3, #0]
  402e96:	1d8a      	adds	r2, r1, #6
  402e98:	4b67      	ldr	r3, [pc, #412]	; (403038 <UART1_Handler+0x4a0>)
  402e9a:	681b      	ldr	r3, [r3, #0]
  402e9c:	429a      	cmp	r2, r3
  402e9e:	f040 80be 	bne.w	40301e <UART1_Handler+0x486>
  402ea2:	f89d 300f 	ldrb.w	r3, [sp, #15]
  402ea6:	2bfc      	cmp	r3, #252	; 0xfc
  402ea8:	f040 80af 	bne.w	40300a <UART1_Handler+0x472>
				// 				for (i = 1; i < (data_leng + 4); i++)
				// 				{
				// 					sumatoria_v ^= (unsigned int)bufer_serial_rx[i];
				// 				}

				if ((-sumatoria_v & 0x000000FF) == (unsigned int)bufer_serial_rx[i] )
  402eac:	4b5d      	ldr	r3, [pc, #372]	; (403024 <UART1_Handler+0x48c>)
  402eae:	681a      	ldr	r2, [r3, #0]
  402eb0:	4252      	negs	r2, r2
  402eb2:	b2d2      	uxtb	r2, r2
  402eb4:	4b5c      	ldr	r3, [pc, #368]	; (403028 <UART1_Handler+0x490>)
  402eb6:	5d1b      	ldrb	r3, [r3, r4]
  402eb8:	429a      	cmp	r2, r3
  402eba:	f040 80a6 	bne.w	40300a <UART1_Handler+0x472>
				{
					if ((port_address + data_leng) < 0x80)
  402ebe:	4b5f      	ldr	r3, [pc, #380]	; (40303c <UART1_Handler+0x4a4>)
  402ec0:	681a      	ldr	r2, [r3, #0]
  402ec2:	188b      	adds	r3, r1, r2
  402ec4:	2b7f      	cmp	r3, #127	; 0x7f
  402ec6:	dc31      	bgt.n	402f2c <UART1_Handler+0x394>
					{
						int	port_address_temp = port_address;
						for (i = 0; i < data_leng; i++)
  402ec8:	2900      	cmp	r1, #0
  402eca:	dd0b      	ble.n	402ee4 <UART1_Handler+0x34c>
  402ecc:	4b5c      	ldr	r3, [pc, #368]	; (403040 <UART1_Handler+0x4a8>)
  402ece:	3a01      	subs	r2, #1
  402ed0:	485c      	ldr	r0, [pc, #368]	; (403044 <UART1_Handler+0x4ac>)
  402ed2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  402ed6:	1858      	adds	r0, r3, r1
						{
							port_slots_write[port_address_temp++] = bufer_serial_rx[i + 4];
  402ed8:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  402edc:	f842 1f04 	str.w	r1, [r2, #4]!
				if ((-sumatoria_v & 0x000000FF) == (unsigned int)bufer_serial_rx[i] )
				{
					if ((port_address + data_leng) < 0x80)
					{
						int	port_address_temp = port_address;
						for (i = 0; i < data_leng; i++)
  402ee0:	4283      	cmp	r3, r0
  402ee2:	d1f9      	bne.n	402ed8 <UART1_Handler+0x340>
						{
							port_slots_write[port_address_temp++] = bufer_serial_rx[i + 4];
						}
						funcion = 0x20;
  402ee4:	2220      	movs	r2, #32
  402ee6:	4b58      	ldr	r3, [pc, #352]	; (403048 <UART1_Handler+0x4b0>)
  402ee8:	701a      	strb	r2, [r3, #0]
						
						if (bufer_serial_rx[0] != 0x80)
  402eea:	4b4f      	ldr	r3, [pc, #316]	; (403028 <UART1_Handler+0x490>)
  402eec:	781b      	ldrb	r3, [r3, #0]
  402eee:	2b80      	cmp	r3, #128	; 0x80
  402ef0:	f000 8084 	beq.w	402ffc <UART1_Handler+0x464>
						{
							bufer_seria_tx[0] = 0xA1;
  402ef4:	4c55      	ldr	r4, [pc, #340]	; (40304c <UART1_Handler+0x4b4>)
  402ef6:	23a1      	movs	r3, #161	; 0xa1
  402ef8:	7023      	strb	r3, [r4, #0]
							bufer_seria_tx[1] = 0x06;
  402efa:	2306      	movs	r3, #6
  402efc:	7063      	strb	r3, [r4, #1]
							bufer_seria_tx[2] = 0x00;
  402efe:	2500      	movs	r5, #0
  402f00:	70a5      	strb	r5, [r4, #2]
							bufer_seria_tx[3] = -((char)(0xA1 ^ 0x06 ^ 0x00));
  402f02:	2359      	movs	r3, #89	; 0x59
  402f04:	70e3      	strb	r3, [r4, #3]
							bufer_seria_tx[4] = 0xFC;
  402f06:	23fc      	movs	r3, #252	; 0xfc
  402f08:	7123      	strb	r3, [r4, #4]
							
							Pdc	*serial_485;
							pdc_packet_t serial_485_TX_packet;
							serial_485 = uart_get_pdc_base(UART1);
  402f0a:	4851      	ldr	r0, [pc, #324]	; (403050 <UART1_Handler+0x4b8>)
  402f0c:	4b51      	ldr	r3, [pc, #324]	; (403054 <UART1_Handler+0x4bc>)
  402f0e:	4798      	blx	r3
  402f10:	4606      	mov	r6, r0
							pdc_enable_transfer(serial_485, PERIPH_PTCR_TXTEN);
  402f12:	f44f 7180 	mov.w	r1, #256	; 0x100
  402f16:	4b50      	ldr	r3, [pc, #320]	; (403058 <UART1_Handler+0x4c0>)
  402f18:	4798      	blx	r3
							serial_485_TX_packet.ul_addr = (uint32_t)bufer_seria_tx;
  402f1a:	9401      	str	r4, [sp, #4]
							serial_485_TX_packet.ul_size = 5;
  402f1c:	2305      	movs	r3, #5
  402f1e:	9302      	str	r3, [sp, #8]
							pdc_tx_init(serial_485, &serial_485_TX_packet, NULL);
  402f20:	4630      	mov	r0, r6
  402f22:	a901      	add	r1, sp, #4
  402f24:	462a      	mov	r2, r5
  402f26:	4b4d      	ldr	r3, [pc, #308]	; (40305c <UART1_Handler+0x4c4>)
  402f28:	4798      	blx	r3
  402f2a:	e067      	b.n	402ffc <UART1_Handler+0x464>
						}
					}
					else
					{
						error_code = ERROR_ACS;
  402f2c:	2204      	movs	r2, #4
  402f2e:	4b3f      	ldr	r3, [pc, #252]	; (40302c <UART1_Handler+0x494>)
  402f30:	701a      	strb	r2, [r3, #0]
						not_ack_RS485();
  402f32:	4b3f      	ldr	r3, [pc, #252]	; (403030 <UART1_Handler+0x498>)
  402f34:	4798      	blx	r3
  402f36:	e061      	b.n	402ffc <UART1_Handler+0x464>
			
			

			case 0x1B:

			if (bufer_serial_rx[0] != 0x80)
  402f38:	4b3b      	ldr	r3, [pc, #236]	; (403028 <UART1_Handler+0x490>)
  402f3a:	781b      	ldrb	r3, [r3, #0]
  402f3c:	2b80      	cmp	r3, #128	; 0x80
  402f3e:	d05d      	beq.n	402ffc <UART1_Handler+0x464>
			{
				if ((rx_idx_RS485 == 0x07) && ((int)received_byte != 0xFC))
  402f40:	2e07      	cmp	r6, #7
  402f42:	d10b      	bne.n	402f5c <UART1_Handler+0x3c4>
  402f44:	2dfc      	cmp	r5, #252	; 0xfc
  402f46:	d009      	beq.n	402f5c <UART1_Handler+0x3c4>
				{
					error_code = ERROR_OVER;
  402f48:	2202      	movs	r2, #2
  402f4a:	4b38      	ldr	r3, [pc, #224]	; (40302c <UART1_Handler+0x494>)
  402f4c:	701a      	strb	r2, [r3, #0]
					not_ack_RS485();
  402f4e:	4b38      	ldr	r3, [pc, #224]	; (403030 <UART1_Handler+0x498>)
  402f50:	4798      	blx	r3
					char_timeout_RS485 = 0;
  402f52:	2300      	movs	r3, #0
  402f54:	4a42      	ldr	r2, [pc, #264]	; (403060 <UART1_Handler+0x4c8>)
  402f56:	6013      	str	r3, [r2, #0]
					rx_idx_RS485 = 0;
  402f58:	4a37      	ldr	r2, [pc, #220]	; (403038 <UART1_Handler+0x4a0>)
  402f5a:	6013      	str	r3, [r2, #0]
				}


				sumatoria_v = (unsigned int)bufer_serial_rx[0];
  402f5c:	4b32      	ldr	r3, [pc, #200]	; (403028 <UART1_Handler+0x490>)
  402f5e:	7819      	ldrb	r1, [r3, #0]
				
				for (i = 1; i < (5); i++)
				{
					sumatoria_v ^= (unsigned int)bufer_serial_rx[i];
  402f60:	785a      	ldrb	r2, [r3, #1]
  402f62:	4051      	eors	r1, r2
  402f64:	789a      	ldrb	r2, [r3, #2]
  402f66:	4051      	eors	r1, r2
  402f68:	78da      	ldrb	r2, [r3, #3]
  402f6a:	404a      	eors	r2, r1
  402f6c:	791b      	ldrb	r3, [r3, #4]
  402f6e:	4053      	eors	r3, r2
  402f70:	4a2c      	ldr	r2, [pc, #176]	; (403024 <UART1_Handler+0x48c>)
  402f72:	6013      	str	r3, [r2, #0]
				}
				
				if ((rx_idx_RS485 == 0x07) && ((-sumatoria_v & 0x000000FF) != (unsigned int)bufer_serial_rx[5] ))
  402f74:	4a30      	ldr	r2, [pc, #192]	; (403038 <UART1_Handler+0x4a0>)
  402f76:	6812      	ldr	r2, [r2, #0]
  402f78:	2a07      	cmp	r2, #7
  402f7a:	d13f      	bne.n	402ffc <UART1_Handler+0x464>
  402f7c:	425b      	negs	r3, r3
  402f7e:	b2da      	uxtb	r2, r3
  402f80:	4b29      	ldr	r3, [pc, #164]	; (403028 <UART1_Handler+0x490>)
  402f82:	795b      	ldrb	r3, [r3, #5]
  402f84:	429a      	cmp	r2, r3
  402f86:	d008      	beq.n	402f9a <UART1_Handler+0x402>
				{
					error_code = ERROR_CHK;
  402f88:	2203      	movs	r2, #3
  402f8a:	4b28      	ldr	r3, [pc, #160]	; (40302c <UART1_Handler+0x494>)
  402f8c:	701a      	strb	r2, [r3, #0]
					not_ack_RS485();
  402f8e:	4b28      	ldr	r3, [pc, #160]	; (403030 <UART1_Handler+0x498>)
  402f90:	4798      	blx	r3
				}
				
				if ((rx_idx_RS485 == 7) && ((unsigned char)received_byte == 0xFC))
  402f92:	4b29      	ldr	r3, [pc, #164]	; (403038 <UART1_Handler+0x4a0>)
  402f94:	681b      	ldr	r3, [r3, #0]
  402f96:	2b07      	cmp	r3, #7
  402f98:	d130      	bne.n	402ffc <UART1_Handler+0x464>
  402f9a:	f89d 300f 	ldrb.w	r3, [sp, #15]
  402f9e:	2bfc      	cmp	r3, #252	; 0xfc
  402fa0:	d12c      	bne.n	402ffc <UART1_Handler+0x464>
				{
					
					
					if ((-sumatoria_v & 0x000000FF) == (unsigned int)bufer_serial_rx[5] )
  402fa2:	4b20      	ldr	r3, [pc, #128]	; (403024 <UART1_Handler+0x48c>)
  402fa4:	681a      	ldr	r2, [r3, #0]
  402fa6:	4252      	negs	r2, r2
  402fa8:	b2d2      	uxtb	r2, r2
  402faa:	4b1f      	ldr	r3, [pc, #124]	; (403028 <UART1_Handler+0x490>)
  402fac:	795b      	ldrb	r3, [r3, #5]
  402fae:	429a      	cmp	r2, r3
  402fb0:	d11e      	bne.n	402ff0 <UART1_Handler+0x458>
						//	error_code = ERROR_SCN;
						//	not_ack_RS485();
						//}
						//else
						//{
							escenario_set(escenario_temp);
  402fb2:	4b2c      	ldr	r3, [pc, #176]	; (403064 <UART1_Handler+0x4cc>)
  402fb4:	7818      	ldrb	r0, [r3, #0]
  402fb6:	4b2c      	ldr	r3, [pc, #176]	; (403068 <UART1_Handler+0x4d0>)
  402fb8:	4798      	blx	r3
							bufer_seria_tx[0] = 0xA1;
  402fba:	4c24      	ldr	r4, [pc, #144]	; (40304c <UART1_Handler+0x4b4>)
  402fbc:	23a1      	movs	r3, #161	; 0xa1
  402fbe:	7023      	strb	r3, [r4, #0]
							bufer_seria_tx[1] = 0x06;
  402fc0:	2306      	movs	r3, #6
  402fc2:	7063      	strb	r3, [r4, #1]
							bufer_seria_tx[2] = 0x00;
  402fc4:	2500      	movs	r5, #0
  402fc6:	70a5      	strb	r5, [r4, #2]
							bufer_seria_tx[3] = -((char)(0xA1 ^ 0x06 ^ 0x00));
  402fc8:	2359      	movs	r3, #89	; 0x59
  402fca:	70e3      	strb	r3, [r4, #3]
							bufer_seria_tx[4] = 0xFC;
  402fcc:	23fc      	movs	r3, #252	; 0xfc
  402fce:	7123      	strb	r3, [r4, #4]
							
							Pdc	*serial_485;
							pdc_packet_t serial_485_TX_packet;
							serial_485 = uart_get_pdc_base(UART1);
  402fd0:	481f      	ldr	r0, [pc, #124]	; (403050 <UART1_Handler+0x4b8>)
  402fd2:	4b20      	ldr	r3, [pc, #128]	; (403054 <UART1_Handler+0x4bc>)
  402fd4:	4798      	blx	r3
  402fd6:	4606      	mov	r6, r0
							pdc_enable_transfer(serial_485, PERIPH_PTCR_TXTEN);
  402fd8:	f44f 7180 	mov.w	r1, #256	; 0x100
  402fdc:	4b1e      	ldr	r3, [pc, #120]	; (403058 <UART1_Handler+0x4c0>)
  402fde:	4798      	blx	r3
							serial_485_TX_packet.ul_addr = (uint32_t)bufer_seria_tx;
  402fe0:	9401      	str	r4, [sp, #4]
							serial_485_TX_packet.ul_size = 5;
  402fe2:	2305      	movs	r3, #5
  402fe4:	9302      	str	r3, [sp, #8]
							pdc_tx_init(serial_485, &serial_485_TX_packet, NULL);
  402fe6:	4630      	mov	r0, r6
  402fe8:	a901      	add	r1, sp, #4
  402fea:	462a      	mov	r2, r5
  402fec:	4b1b      	ldr	r3, [pc, #108]	; (40305c <UART1_Handler+0x4c4>)
  402fee:	4798      	blx	r3
						//}
						

						
					}
					funcion = 0x20;
  402ff0:	2220      	movs	r2, #32
  402ff2:	4b15      	ldr	r3, [pc, #84]	; (403048 <UART1_Handler+0x4b0>)
  402ff4:	701a      	strb	r2, [r3, #0]
					rx_idx_RS485 = 0;
  402ff6:	2200      	movs	r2, #0
  402ff8:	4b0f      	ldr	r3, [pc, #60]	; (403038 <UART1_Handler+0x4a0>)
  402ffa:	601a      	str	r2, [r3, #0]
			break;
			
			
		}

		if (rx_idx_RS485 == (6 + data_leng))
  402ffc:	4b0d      	ldr	r3, [pc, #52]	; (403034 <UART1_Handler+0x49c>)
  402ffe:	681a      	ldr	r2, [r3, #0]
  403000:	3206      	adds	r2, #6
  403002:	4b0d      	ldr	r3, [pc, #52]	; (403038 <UART1_Handler+0x4a0>)
  403004:	681b      	ldr	r3, [r3, #0]
  403006:	429a      	cmp	r2, r3
  403008:	d109      	bne.n	40301e <UART1_Handler+0x486>
		{
			rx_idx_RS485 = 0;
  40300a:	2200      	movs	r2, #0
  40300c:	4b0a      	ldr	r3, [pc, #40]	; (403038 <UART1_Handler+0x4a0>)
  40300e:	601a      	str	r2, [r3, #0]
			funcion = 0x20;
  403010:	2220      	movs	r2, #32
  403012:	4b0d      	ldr	r3, [pc, #52]	; (403048 <UART1_Handler+0x4b0>)
  403014:	701a      	strb	r2, [r3, #0]
  403016:	e002      	b.n	40301e <UART1_Handler+0x486>
				rx_idx_RS485 = 0;
				funcion = 0x20;
			}
		}
		
		if (rx_idx_RS485 == 3)
  403018:	4b07      	ldr	r3, [pc, #28]	; (403038 <UART1_Handler+0x4a0>)
  40301a:	681e      	ldr	r6, [r3, #0]
  40301c:	e615      	b.n	402c4a <UART1_Handler+0xb2>
			rx_idx_RS485 = 0;
			funcion = 0x20;
		}
		
	}
}
  40301e:	b004      	add	sp, #16
  403020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403024:	200005e4 	.word	0x200005e4
  403028:	20000608 	.word	0x20000608
  40302c:	200005ed 	.word	0x200005ed
  403030:	004009fd 	.word	0x004009fd
  403034:	20000118 	.word	0x20000118
  403038:	20000604 	.word	0x20000604
  40303c:	200005e8 	.word	0x200005e8
  403040:	2000060b 	.word	0x2000060b
  403044:	20000708 	.word	0x20000708
  403048:	20000124 	.word	0x20000124
  40304c:	20000b08 	.word	0x20000b08
  403050:	400e0800 	.word	0x400e0800
  403054:	004003fd 	.word	0x004003fd
  403058:	00400149 	.word	0x00400149
  40305c:	00400131 	.word	0x00400131
  403060:	20000120 	.word	0x20000120
  403064:	20000110 	.word	0x20000110
  403068:	00400a65 	.word	0x00400a65

0040306c <main>:
* \brief Application entry point for pdc_uart example.
*
* \return Unused (ANSI-C compatibility).
*/
int main(void)
{
  40306c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403070:	b087      	sub	sp, #28
	//! [board_setup]
	sysclk_init();
  403072:	4baa      	ldr	r3, [pc, #680]	; (40331c <main+0x2b0>)
  403074:	4798      	blx	r3
	board_init();
  403076:	4baa      	ldr	r3, [pc, #680]	; (403320 <main+0x2b4>)
  403078:	4798      	blx	r3
	/* Initialize the SAM system */
	delay_init();
	matrix_set_system_io(CCFG_SYSIO_SYSIO10 | CCFG_SYSIO_SYSIO11 | CCFG_SYSIO_SYSIO12 );
  40307a:	f44f 50e0 	mov.w	r0, #7168	; 0x1c00
  40307e:	4ba9      	ldr	r3, [pc, #676]	; (403324 <main+0x2b8>)
  403080:	4798      	blx	r3
	
	
	
	//	TQ paso / confirm
	gpio_configure_pin(NA,PIO_OUTPUT_0 | PIO_DEFAULT);	//	NA
  403082:	200f      	movs	r0, #15
  403084:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403088:	4ca7      	ldr	r4, [pc, #668]	; (403328 <main+0x2bc>)
  40308a:	47a0      	blx	r4
	gpio_configure_pin(EMERGENCIA_PASO,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  40308c:	200e      	movs	r0, #14
  40308e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403092:	47a0      	blx	r4
	gpio_configure_pin(PASO_MODO_A,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  403094:	2018      	movs	r0, #24
  403096:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40309a:	47a0      	blx	r4
	gpio_configure_pin(PASO_MODO_B,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  40309c:	200d      	movs	r0, #13
  40309e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030a2:	47a0      	blx	r4
	gpio_configure_pin(CONFIRMACION_A,PIO_INPUT | PIO_DEFAULT);	//
  4030a4:	2010      	movs	r0, #16
  4030a6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4030aa:	47a0      	blx	r4
	gpio_configure_pin(CONFIRMACION_B,PIO_INPUT | PIO_DEFAULT);	//
  4030ac:	2014      	movs	r0, #20
  4030ae:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4030b2:	47a0      	blx	r4
	
	//	Emergencia ppl
	gpio_configure_pin(EMERGENCIA_PPL,PIO_INPUT | PIO_DEFAULT);	//
  4030b4:	202e      	movs	r0, #46	; 0x2e
  4030b6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4030ba:	47a0      	blx	r4
	
	// TQ config / modo
	gpio_configure_pin(MODO_BIT_1,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030bc:	200b      	movs	r0, #11
  4030be:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030c2:	47a0      	blx	r4
	gpio_configure_pin(MODO_BIT_2,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030c4:	200c      	movs	r0, #12
  4030c6:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030ca:	47a0      	blx	r4
	gpio_configure_pin(MODO_BIT_3,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030cc:	201a      	movs	r0, #26
  4030ce:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030d2:	47a0      	blx	r4
	gpio_configure_pin(MODO_BIT_4,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030d4:	2019      	movs	r0, #25
  4030d6:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030da:	47a0      	blx	r4
	
	// Pictogramas
	gpio_configure_pin(PICTOGRAMA_1,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030dc:	2008      	movs	r0, #8
  4030de:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030e2:	47a0      	blx	r4
	gpio_configure_pin(PICTOGRAMA_2,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030e4:	2007      	movs	r0, #7
  4030e6:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030ea:	47a0      	blx	r4
	gpio_configure_pin(PICTOGRAMA_3,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030ec:	2006      	movs	r0, #6
  4030ee:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030f2:	47a0      	blx	r4
	gpio_configure_pin(PICTOGRAMA_4,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030f4:	2005      	movs	r0, #5
  4030f6:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030fa:	47a0      	blx	r4
	
	// PMR
	gpio_configure_pin(ABIERTA,PIO_INPUT | PIO_DEFAULT);	//
  4030fc:	2004      	movs	r0, #4
  4030fe:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403102:	47a0      	blx	r4
	gpio_configure_pin(CERRADA,PIO_INPUT | PIO_DEFAULT);	//
  403104:	201b      	movs	r0, #27
  403106:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40310a:	47a0      	blx	r4
	gpio_configure_pin(ALARMADA,PIO_INPUT | PIO_DEFAULT);	//
  40310c:	201c      	movs	r0, #28
  40310e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403112:	47a0      	blx	r4
	gpio_configure_pin(APERTURA_DERECHA,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  403114:	2003      	movs	r0, #3
  403116:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40311a:	47a0      	blx	r4
	gpio_configure_pin(APERTURA_IZQUIERDA,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  40311c:	201d      	movs	r0, #29
  40311e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403122:	47a0      	blx	r4
	gpio_configure_pin(EMERGENCIA_PMR,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  403124:	201e      	movs	r0, #30
  403126:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40312a:	47a0      	blx	r4
	
	// Capturadora
	gpio_configure_pin(SENSOR_I,PIO_INPUT | PIO_DEFAULT);	//
  40312c:	202d      	movs	r0, #45	; 0x2d
  40312e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403132:	47a0      	blx	r4
	gpio_configure_pin(SENSOR_S,PIO_INPUT | PIO_DEFAULT);	//
  403134:	202b      	movs	r0, #43	; 0x2b
  403136:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40313a:	47a0      	blx	r4
	gpio_configure_pin(SOLENOIDE_I,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  40313c:	202c      	movs	r0, #44	; 0x2c
  40313e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403142:	47a0      	blx	r4
	gpio_configure_pin(SOLENOIDE_S,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  403144:	202a      	movs	r0, #42	; 0x2a
  403146:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40314a:	47a0      	blx	r4
	
	//	Dip switch
	gpio_configure_pin(BIT_0,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  40314c:	4d77      	ldr	r5, [pc, #476]	; (40332c <main+0x2c0>)
  40314e:	2017      	movs	r0, #23
  403150:	4629      	mov	r1, r5
  403152:	47a0      	blx	r4
	gpio_configure_pin(BIT_1,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  403154:	2016      	movs	r0, #22
  403156:	4629      	mov	r1, r5
  403158:	47a0      	blx	r4
	gpio_configure_pin(BIT_2,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  40315a:	2013      	movs	r0, #19
  40315c:	4629      	mov	r1, r5
  40315e:	47a0      	blx	r4
	gpio_configure_pin(BIT_3,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  403160:	2015      	movs	r0, #21
  403162:	4629      	mov	r1, r5
  403164:	47a0      	blx	r4
	
	//	Dip switch_escenario
	gpio_configure_pin(BIT_SC_4,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);//  SE CONFIGURA BITS
  403166:	2000      	movs	r0, #0
  403168:	4629      	mov	r1, r5
  40316a:	47a0      	blx	r4
	gpio_configure_pin(BIT_SC_3,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  40316c:	2024      	movs	r0, #36	; 0x24
  40316e:	4629      	mov	r1, r5
  403170:	47a0      	blx	r4
	gpio_configure_pin(BIT_SC_2,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  403172:	2025      	movs	r0, #37	; 0x25
  403174:	4629      	mov	r1, r5
  403176:	47a0      	blx	r4
	gpio_configure_pin(BIT_SC_1,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  403178:	2027      	movs	r0, #39	; 0x27
  40317a:	4629      	mov	r1, r5
  40317c:	47a0      	blx	r4
	gpio_configure_pin(BIT_SC_0,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  40317e:	2026      	movs	r0, #38	; 0x26
  403180:	4629      	mov	r1, r5
  403182:	47a0      	blx	r4

	//	LEDs
	gpio_configure_pin(LED_SENS_S,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  403184:	2020      	movs	r0, #32
  403186:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40318a:	47a0      	blx	r4
	gpio_configure_pin(LED_SENS_I,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  40318c:	2021      	movs	r0, #33	; 0x21
  40318e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403192:	47a0      	blx	r4
	gpio_configure_pin(LED_3,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  403194:	2011      	movs	r0, #17
  403196:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40319a:	47a0      	blx	r4
	gpio_configure_pin(LED_4,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  40319c:	2012      	movs	r0, #18
  40319e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4031a2:	47a0      	blx	r4


	// 	/* Configura UART. */

	//	#include "asf.h" //uart.h etc. included here
	pmc_enable_periph_clk(ID_UART1);
  4031a4:	2009      	movs	r0, #9
  4031a6:	4c62      	ldr	r4, [pc, #392]	; (403330 <main+0x2c4>)
  4031a8:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_UART0);
  4031aa:	2008      	movs	r0, #8
  4031ac:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOB);
  4031ae:	200c      	movs	r0, #12
  4031b0:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOA);
  4031b2:	200b      	movs	r0, #11
  4031b4:	47a0      	blx	r4
	#define PINS_UART1_ID       ID_PIOB
	#define PINS_UART1_TYPE     PIO_PERIPH_A
	#define PINS_UART1_ATTR     PIO_DEFAULT

	// set the pins to use the uart peripheral
	pio_configure(PINS_UART1_PIO, PINS_UART1_TYPE, PINS_UART1_MASK, PINS_UART1_ATTR);
  4031b6:	485f      	ldr	r0, [pc, #380]	; (403334 <main+0x2c8>)
  4031b8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4031bc:	220c      	movs	r2, #12
  4031be:	2300      	movs	r3, #0
  4031c0:	4c5d      	ldr	r4, [pc, #372]	; (403338 <main+0x2cc>)
  4031c2:	47a0      	blx	r4

	//enable the uart peripherial clock


	const sam_uart_opt_t uart1_settings =
  4031c4:	4b5d      	ldr	r3, [pc, #372]	; (40333c <main+0x2d0>)
  4031c6:	9303      	str	r3, [sp, #12]
  4031c8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4031cc:	9304      	str	r3, [sp, #16]
  4031ce:	f44f 6800 	mov.w	r8, #2048	; 0x800
  4031d2:	f8cd 8014 	str.w	r8, [sp, #20]
	{ sysclk_get_cpu_hz(), UART_SERIAL_BAUDRATE_485, UART_SERIAL_MODE };

	uart_init(UART1,&uart1_settings);      //Init UART1 and enable Rx and Tx
  4031d6:	4c5a      	ldr	r4, [pc, #360]	; (403340 <main+0x2d4>)
  4031d8:	4620      	mov	r0, r4
  4031da:	a903      	add	r1, sp, #12
  4031dc:	4f59      	ldr	r7, [pc, #356]	; (403344 <main+0x2d8>)
  4031de:	47b8      	blx	r7

	uart_enable_interrupt(UART1,UART_IER_RXRDY);   //Interrupt reading ready
  4031e0:	4620      	mov	r0, r4
  4031e2:	2101      	movs	r1, #1
  4031e4:	4e58      	ldr	r6, [pc, #352]	; (403348 <main+0x2dc>)
  4031e6:	47b0      	blx	r6

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4031e8:	4d58      	ldr	r5, [pc, #352]	; (40334c <main+0x2e0>)
  4031ea:	f44f 7b00 	mov.w	fp, #512	; 0x200
  4031ee:	f8c5 b000 	str.w	fp, [r5]
	NVIC_EnableIRQ(UART1_IRQn);

	// 	uart_init(UART1, &serial_485_opt_t);
	uart_enable_tx(UART1);
  4031f2:	4620      	mov	r0, r4
  4031f4:	f8df c16c 	ldr.w	ip, [pc, #364]	; 403364 <main+0x2f8>
  4031f8:	47e0      	blx	ip
	uart_enable_rx(UART1);
  4031fa:	4620      	mov	r0, r4
  4031fc:	4b54      	ldr	r3, [pc, #336]	; (403350 <main+0x2e4>)
  4031fe:	4798      	blx	r3
	uart_enable(UART1);                     //Enable UART1
  403200:	4620      	mov	r0, r4
  403202:	f8df a164 	ldr.w	sl, [pc, #356]	; 403368 <main+0x2fc>
  403206:	47d0      	blx	sl
	

	// 	// 	// Configura DMA serial TX
	Pdc	*serial_485;
	//	pdc_packet_t serial_485_TX_packet;
	serial_485 = uart_get_pdc_base(UART1);
  403208:	4620      	mov	r0, r4
  40320a:	f8df c160 	ldr.w	ip, [pc, #352]	; 40336c <main+0x300>
  40320e:	47e0      	blx	ip
	pdc_enable_transfer(serial_485, PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  403210:	f240 1101 	movw	r1, #257	; 0x101
  403214:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403370 <main+0x304>
  403218:	47c8      	blx	r9
	// 	serial_485_RX_packet.ul_addr = (uint32_t) bufer_serial_RX_a;
	// 	serial_485_RX_packet.ul_size = 72;
	// 	pdc_rx_init(serial_485, &serial_485_RX_packet, NULL);

	// 	// Habilita interrupciones
	uart_enable_interrupt(UART1, UART_IER_RXRDY);
  40321a:	4620      	mov	r0, r4
  40321c:	2101      	movs	r1, #1
  40321e:	47b0      	blx	r6
  403220:	f8c5 b000 	str.w	fp, [r5]
	NVIC_EnableIRQ(UART1_IRQn);
	Enable_global_interrupt();
  403224:	f8df b14c 	ldr.w	fp, [pc, #332]	; 403374 <main+0x308>
  403228:	2401      	movs	r4, #1
  40322a:	f88b 4000 	strb.w	r4, [fp]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40322e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  403232:	b662      	cpsie	i
	#define PINS_UART0_ID       ID_PIOA
	#define PINS_UART0_TYPE     PIO_PERIPH_A
	#define PINS_UART0_ATTR     PIO_DEFAULT

	// set the pins to use the uart peripheral
	pio_configure(PINS_UART0_PIO, PINS_UART0_TYPE, PINS_UART0_MASK, PINS_UART1_ATTR);
  403234:	4847      	ldr	r0, [pc, #284]	; (403354 <main+0x2e8>)
  403236:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40323a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  40323e:	2300      	movs	r3, #0
  403240:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 403338 <main+0x2cc>
  403244:	47e0      	blx	ip

	//enable the uart peripherial clock


	const sam_uart_opt_t uart0_settings =
  403246:	4b3d      	ldr	r3, [pc, #244]	; (40333c <main+0x2d0>)
  403248:	9300      	str	r3, [sp, #0]
  40324a:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
  40324e:	9301      	str	r3, [sp, #4]
  403250:	f8cd 8008 	str.w	r8, [sp, #8]
	{ sysclk_get_cpu_hz(), UART_SERIAL_BAUDRATE, UART_SERIAL_MODE };

	uart_init(UART0,&uart0_settings);      //Init UART1 and enable Rx and Tx
  403254:	f8df 8120 	ldr.w	r8, [pc, #288]	; 403378 <main+0x30c>
  403258:	4640      	mov	r0, r8
  40325a:	4669      	mov	r1, sp
  40325c:	47b8      	blx	r7

	uart_enable_interrupt(UART0,UART_IER_RXRDY);   //Interrupt reading ready
  40325e:	4640      	mov	r0, r8
  403260:	4621      	mov	r1, r4
  403262:	47b0      	blx	r6
  403264:	f44f 7780 	mov.w	r7, #256	; 0x100
  403268:	602f      	str	r7, [r5, #0]
	NVIC_EnableIRQ(UART0_IRQn);

	// 	uart_init(UART1, &serial_485_opt_t);
	uart_enable_tx(UART0);
  40326a:	4640      	mov	r0, r8
  40326c:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 403364 <main+0x2f8>
  403270:	47e0      	blx	ip
	uart_enable_rx(UART0);
  403272:	4640      	mov	r0, r8
  403274:	4b36      	ldr	r3, [pc, #216]	; (403350 <main+0x2e4>)
  403276:	4798      	blx	r3
	uart_enable(UART0);                     //Enable UART1
  403278:	4640      	mov	r0, r8
  40327a:	47d0      	blx	sl
	


	// 	// 	// Configura DMA serial TX
	Pdc	*serial_232;	//	pdc_packet_t serial_485_TX_packet;
	serial_232 = uart_get_pdc_base(UART0);
  40327c:	4640      	mov	r0, r8
  40327e:	f8df c0ec 	ldr.w	ip, [pc, #236]	; 40336c <main+0x300>
  403282:	47e0      	blx	ip
	pdc_enable_transfer(serial_232, PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  403284:	f240 1101 	movw	r1, #257	; 0x101
  403288:	47c8      	blx	r9
	// 	serial_485_RX_packet.ul_addr = (uint32_t) bufer_serial_RX_a;
	// 	serial_485_RX_packet.ul_size = 72;
	// 	pdc_rx_init(serial_485, &serial_485_RX_packet, NULL);

	// 	// Habilita interrupciones
	uart_enable_interrupt(UART0, UART_IER_RXRDY);
  40328a:	4640      	mov	r0, r8
  40328c:	4621      	mov	r1, r4
  40328e:	47b0      	blx	r6
  403290:	602f      	str	r7, [r5, #0]
	NVIC_EnableIRQ(UART0_IRQn);
	Enable_global_interrupt();
  403292:	f88b 4000 	strb.w	r4, [fp]
  403296:	f3bf 8f5f 	dmb	sy
  40329a:	b662      	cpsie	i
	
	
	//	PIOA->PIO_PUER = (1 << 19 | 1 << 21 | 1 << 22 | 1 << 23);
	
	// Lee dipswitch de identificacion del dispositivo
	dev_id = 0;
  40329c:	2200      	movs	r2, #0
  40329e:	4b2e      	ldr	r3, [pc, #184]	; (403358 <main+0x2ec>)
  4032a0:	601a      	str	r2, [r3, #0]
	if (gpio_pin_is_low(BIT_0))
  4032a2:	2017      	movs	r0, #23
  4032a4:	4b2d      	ldr	r3, [pc, #180]	; (40335c <main+0x2f0>)
  4032a6:	4798      	blx	r3
  4032a8:	b918      	cbnz	r0, 4032b2 <main+0x246>
	{
		dev_id += 1;
  4032aa:	4b2b      	ldr	r3, [pc, #172]	; (403358 <main+0x2ec>)
  4032ac:	681a      	ldr	r2, [r3, #0]
  4032ae:	4422      	add	r2, r4
  4032b0:	601a      	str	r2, [r3, #0]
	}
	
	if (gpio_pin_is_low(BIT_1))
  4032b2:	2016      	movs	r0, #22
  4032b4:	4b29      	ldr	r3, [pc, #164]	; (40335c <main+0x2f0>)
  4032b6:	4798      	blx	r3
  4032b8:	b918      	cbnz	r0, 4032c2 <main+0x256>
	{
		dev_id += 2;
  4032ba:	4b27      	ldr	r3, [pc, #156]	; (403358 <main+0x2ec>)
  4032bc:	681a      	ldr	r2, [r3, #0]
  4032be:	3202      	adds	r2, #2
  4032c0:	601a      	str	r2, [r3, #0]
	}
	
	if (gpio_pin_is_low(BIT_2))
  4032c2:	2013      	movs	r0, #19
  4032c4:	4b25      	ldr	r3, [pc, #148]	; (40335c <main+0x2f0>)
  4032c6:	4798      	blx	r3
  4032c8:	b918      	cbnz	r0, 4032d2 <main+0x266>
	{
		dev_id += 4;
  4032ca:	4b23      	ldr	r3, [pc, #140]	; (403358 <main+0x2ec>)
  4032cc:	681a      	ldr	r2, [r3, #0]
  4032ce:	3204      	adds	r2, #4
  4032d0:	601a      	str	r2, [r3, #0]
	}
	
	if (gpio_pin_is_low(BIT_3))
  4032d2:	2015      	movs	r0, #21
  4032d4:	4b21      	ldr	r3, [pc, #132]	; (40335c <main+0x2f0>)
  4032d6:	4798      	blx	r3
  4032d8:	b918      	cbnz	r0, 4032e2 <main+0x276>
	{
		dev_id += 8;
  4032da:	4b1f      	ldr	r3, [pc, #124]	; (403358 <main+0x2ec>)
  4032dc:	681a      	ldr	r2, [r3, #0]
  4032de:	3208      	adds	r2, #8
  4032e0:	601a      	str	r2, [r3, #0]
	}
	
	dev_id |= 0x80;
  4032e2:	4b1d      	ldr	r3, [pc, #116]	; (403358 <main+0x2ec>)
  4032e4:	681a      	ldr	r2, [r3, #0]
  4032e6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4032ea:	601a      	str	r2, [r3, #0]
	//dev_id=0x82;  //para KABA
	
	// Lee dipswitch de definicion de escenario
	escenario_v = 0;
  4032ec:	2200      	movs	r2, #0
  4032ee:	4b1c      	ldr	r3, [pc, #112]	; (403360 <main+0x2f4>)
  4032f0:	701a      	strb	r2, [r3, #0]
	
	
	if (gpio_pin_is_low(BIT_SC_0))
  4032f2:	2026      	movs	r0, #38	; 0x26
  4032f4:	4b19      	ldr	r3, [pc, #100]	; (40335c <main+0x2f0>)
  4032f6:	4798      	blx	r3
  4032f8:	b918      	cbnz	r0, 403302 <main+0x296>
	{
		escenario_v += 1;
  4032fa:	4b19      	ldr	r3, [pc, #100]	; (403360 <main+0x2f4>)
  4032fc:	781a      	ldrb	r2, [r3, #0]
  4032fe:	3201      	adds	r2, #1
  403300:	701a      	strb	r2, [r3, #0]
	}
	
	if (gpio_pin_is_low(BIT_SC_1))
  403302:	2027      	movs	r0, #39	; 0x27
  403304:	4b15      	ldr	r3, [pc, #84]	; (40335c <main+0x2f0>)
  403306:	4798      	blx	r3
  403308:	b918      	cbnz	r0, 403312 <main+0x2a6>
	{
		escenario_v += 2;
  40330a:	4b15      	ldr	r3, [pc, #84]	; (403360 <main+0x2f4>)
  40330c:	781a      	ldrb	r2, [r3, #0]
  40330e:	3202      	adds	r2, #2
  403310:	701a      	strb	r2, [r3, #0]
	}
	
	if (gpio_pin_is_low(BIT_SC_2))
  403312:	2025      	movs	r0, #37	; 0x25
  403314:	4b11      	ldr	r3, [pc, #68]	; (40335c <main+0x2f0>)
  403316:	4798      	blx	r3
  403318:	e030      	b.n	40337c <main+0x310>
  40331a:	bf00      	nop
  40331c:	00400155 	.word	0x00400155
  403320:	00400719 	.word	0x00400719
  403324:	00400125 	.word	0x00400125
  403328:	004005f5 	.word	0x004005f5
  40332c:	28000001 	.word	0x28000001
  403330:	00400339 	.word	0x00400339
  403334:	400e1000 	.word	0x400e1000
  403338:	00400505 	.word	0x00400505
  40333c:	03d09000 	.word	0x03d09000
  403340:	400e0800 	.word	0x400e0800
  403344:	00400391 	.word	0x00400391
  403348:	004003e1 	.word	0x004003e1
  40334c:	e000e100 	.word	0xe000e100
  403350:	004003d1 	.word	0x004003d1
  403354:	400e0e00 	.word	0x400e0e00
  403358:	2000010c 	.word	0x2000010c
  40335c:	004005a1 	.word	0x004005a1
  403360:	200005e1 	.word	0x200005e1
  403364:	004003c9 	.word	0x004003c9
  403368:	004003d9 	.word	0x004003d9
  40336c:	004003fd 	.word	0x004003fd
  403370:	00400149 	.word	0x00400149
  403374:	200000f0 	.word	0x200000f0
  403378:	400e0600 	.word	0x400e0600
  40337c:	b918      	cbnz	r0, 403386 <main+0x31a>
	{
		escenario_v += 4;
  40337e:	4b74      	ldr	r3, [pc, #464]	; (403550 <main+0x4e4>)
  403380:	781a      	ldrb	r2, [r3, #0]
  403382:	3204      	adds	r2, #4
  403384:	701a      	strb	r2, [r3, #0]
	}
	
	if (gpio_pin_is_low(BIT_SC_3))
  403386:	2024      	movs	r0, #36	; 0x24
  403388:	4b72      	ldr	r3, [pc, #456]	; (403554 <main+0x4e8>)
  40338a:	4798      	blx	r3
  40338c:	b918      	cbnz	r0, 403396 <main+0x32a>
	{
		escenario_v += 8;
  40338e:	4b70      	ldr	r3, [pc, #448]	; (403550 <main+0x4e4>)
  403390:	781a      	ldrb	r2, [r3, #0]
  403392:	3208      	adds	r2, #8
  403394:	701a      	strb	r2, [r3, #0]
	}
	//////////NUEVO
	if (gpio_pin_is_low(BIT_SC_4))
  403396:	2000      	movs	r0, #0
  403398:	4b6e      	ldr	r3, [pc, #440]	; (403554 <main+0x4e8>)
  40339a:	4798      	blx	r3
  40339c:	2800      	cmp	r0, #0
  40339e:	f040 8442 	bne.w	403c26 <main+0xbba>
	{
		escenario_v += 16;
  4033a2:	4b6b      	ldr	r3, [pc, #428]	; (403550 <main+0x4e4>)
  4033a4:	781a      	ldrb	r2, [r3, #0]
  4033a6:	3210      	adds	r2, #16
  4033a8:	701a      	strb	r2, [r3, #0]
  4033aa:	f000 bc3c 	b.w	403c26 <main+0xbba>
	//escenario_v = 0;   //para KABA
	
	int	i;
	for (i = 0; i < 128; i ++)
	{
		port_slots_write[i] = IGNORAR;
  4033ae:	511a      	str	r2, [r3, r4]
		port_slots_read[i] = IGNORAR;
  4033b0:	f801 2f01 	strb.w	r2, [r1, #1]!
		port_slots_default[i] = IGNORAR;
  4033b4:	501a      	str	r2, [r3, r0]
  4033b6:	3304      	adds	r3, #4
	}

	//escenario_v = 0;   //para KABA
	
	int	i;
	for (i = 0; i < 128; i ++)
  4033b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4033bc:	d1f7      	bne.n	4033ae <main+0x342>
	//	EMERGENCIA_PASO_OFF	;
	//	PASO_MODO_A_ON	;
	//	PASO_MODO_A_OFF	;
	//	PASO_MODO_B_ON	;
	//	PASO_MODO_B_OFF	;
	escenario_set(escenario_v);
  4033be:	4c64      	ldr	r4, [pc, #400]	; (403550 <main+0x4e4>)
  4033c0:	7820      	ldrb	r0, [r4, #0]
  4033c2:	4b65      	ldr	r3, [pc, #404]	; (403558 <main+0x4ec>)
  4033c4:	4798      	blx	r3





   port_slots_read[ESCENARIO] = escenario_v;
  4033c6:	7822      	ldrb	r2, [r4, #0]
  4033c8:	4b64      	ldr	r3, [pc, #400]	; (40355c <main+0x4f0>)
  4033ca:	705a      	strb	r2, [r3, #1]




	while (1) {
		delay_ms(1);
  4033cc:	4e64      	ldr	r6, [pc, #400]	; (403560 <main+0x4f4>)
		
		if (char_timeout_RS485 == 0)
  4033ce:	4c65      	ldr	r4, [pc, #404]	; (403564 <main+0x4f8>)
		{
			if (rx_idx_RS485 != 0)
  4033d0:	4d65      	ldr	r5, [pc, #404]	; (403568 <main+0x4fc>)




	while (1) {
		delay_ms(1);
  4033d2:	f241 10dc 	movw	r0, #4572	; 0x11dc
  4033d6:	47b0      	blx	r6
		
		if (char_timeout_RS485 == 0)
  4033d8:	6823      	ldr	r3, [r4, #0]
  4033da:	b94b      	cbnz	r3, 4033f0 <main+0x384>
		{
			if (rx_idx_RS485 != 0)
  4033dc:	682b      	ldr	r3, [r5, #0]
  4033de:	b123      	cbz	r3, 4033ea <main+0x37e>
			{
				error_code = ERROR_UNDER;
  4033e0:	2201      	movs	r2, #1
  4033e2:	4b62      	ldr	r3, [pc, #392]	; (40356c <main+0x500>)
  4033e4:	701a      	strb	r2, [r3, #0]
				not_ack_RS485();
  4033e6:	4b62      	ldr	r3, [pc, #392]	; (403570 <main+0x504>)
  4033e8:	4798      	blx	r3
			}
			rx_idx_RS485 = 0;
  4033ea:	2300      	movs	r3, #0
  4033ec:	602b      	str	r3, [r5, #0]
  4033ee:	e001      	b.n	4033f4 <main+0x388>
		}
		else
		{
			char_timeout_RS485--;
  4033f0:	3b01      	subs	r3, #1
  4033f2:	6023      	str	r3, [r4, #0]
		}
		
		if (char_timeout_RS232 == 0)
  4033f4:	4b5f      	ldr	r3, [pc, #380]	; (403574 <main+0x508>)
  4033f6:	681b      	ldr	r3, [r3, #0]
  4033f8:	b91b      	cbnz	r3, 403402 <main+0x396>
			//if (rx_idx_RS232 != 0)
			//{
			//	error_code = ERROR_UNDER;
			//	not_ack_RS232();
			//}
			rx_idx_RS232 = 0;
  4033fa:	2200      	movs	r2, #0
  4033fc:	4b5e      	ldr	r3, [pc, #376]	; (403578 <main+0x50c>)
  4033fe:	601a      	str	r2, [r3, #0]
  403400:	e002      	b.n	403408 <main+0x39c>
		}
		else
		{
			char_timeout_RS232--;
  403402:	3b01      	subs	r3, #1
  403404:	4a5b      	ldr	r2, [pc, #364]	; (403574 <main+0x508>)
  403406:	6013      	str	r3, [r2, #0]
		//	---------------------------------------------------------------------------------------
		//	Capturador Eltra
		/////////////////////////////////////
		//
		
		if (port_slots_write[INSERT_CARD_ELTRA] == ENCENDIDO)
  403408:	4b5c      	ldr	r3, [pc, #368]	; (40357c <main+0x510>)
  40340a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
  40340e:	2bff      	cmp	r3, #255	; 0xff
  403410:	d110      	bne.n	403434 <main+0x3c8>
		{
			eltra_polling_timeout = 350;
  403412:	f44f 72af 	mov.w	r2, #350	; 0x15e
  403416:	4b5a      	ldr	r3, [pc, #360]	; (403580 <main+0x514>)
  403418:	601a      	str	r2, [r3, #0]
			inquire_eltra = 1;
  40341a:	2201      	movs	r2, #1
  40341c:	4b59      	ldr	r3, [pc, #356]	; (403584 <main+0x518>)
  40341e:	601a      	str	r2, [r3, #0]
			port_slots_write[INSERT_CARD_ELTRA] = IGNORAR;
  403420:	22aa      	movs	r2, #170	; 0xaa
  403422:	4b56      	ldr	r3, [pc, #344]	; (40357c <main+0x510>)
  403424:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
			sendCmdEltra(CMD_insertCard_eltra, cmd_null, 0);
  403428:	203c      	movs	r0, #60	; 0x3c
  40342a:	4957      	ldr	r1, [pc, #348]	; (403588 <main+0x51c>)
  40342c:	2200      	movs	r2, #0
  40342e:	4b57      	ldr	r3, [pc, #348]	; (40358c <main+0x520>)
  403430:	4798      	blx	r3
  403432:	e06b      	b.n	40350c <main+0x4a0>
		}
		else if (port_slots_write[SEND_SENSOR_STATUS_ELTRA] == ENCENDIDO)
  403434:	4b51      	ldr	r3, [pc, #324]	; (40357c <main+0x510>)
  403436:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  40343a:	2bff      	cmp	r3, #255	; 0xff
  40343c:	d10f      	bne.n	40345e <main+0x3f2>
		{
			inquire_eltra = 1;
  40343e:	2201      	movs	r2, #1
  403440:	4b50      	ldr	r3, [pc, #320]	; (403584 <main+0x518>)
  403442:	601a      	str	r2, [r3, #0]
			eltra_polling_timeout = 120;
  403444:	2278      	movs	r2, #120	; 0x78
  403446:	4b4e      	ldr	r3, [pc, #312]	; (403580 <main+0x514>)
  403448:	601a      	str	r2, [r3, #0]
			port_slots_write[SEND_SENSOR_STATUS_ELTRA] = IGNORAR;
  40344a:	22aa      	movs	r2, #170	; 0xaa
  40344c:	4b4b      	ldr	r3, [pc, #300]	; (40357c <main+0x510>)
  40344e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
			sendCmdEltra(CMD_sendSensorStatus_eltra, cmd_null, 0);
  403452:	203f      	movs	r0, #63	; 0x3f
  403454:	494c      	ldr	r1, [pc, #304]	; (403588 <main+0x51c>)
  403456:	2200      	movs	r2, #0
  403458:	4b4c      	ldr	r3, [pc, #304]	; (40358c <main+0x520>)
  40345a:	4798      	blx	r3
  40345c:	e056      	b.n	40350c <main+0x4a0>
		}
		else if (port_slots_write[INIT_MODULE_ELTRA] == ENCENDIDO)
  40345e:	4b47      	ldr	r3, [pc, #284]	; (40357c <main+0x510>)
  403460:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
  403464:	2bff      	cmp	r3, #255	; 0xff
  403466:	d113      	bne.n	403490 <main+0x424>
		{
			eltra_polling_timeout = 350;
  403468:	f44f 72af 	mov.w	r2, #350	; 0x15e
  40346c:	4b44      	ldr	r3, [pc, #272]	; (403580 <main+0x514>)
  40346e:	601a      	str	r2, [r3, #0]
			inquire_eltra = 1;
  403470:	2201      	movs	r2, #1
  403472:	4b44      	ldr	r3, [pc, #272]	; (403584 <main+0x518>)
  403474:	601a      	str	r2, [r3, #0]
			init_eltra = 0xFF;
  403476:	22ff      	movs	r2, #255	; 0xff
  403478:	4b45      	ldr	r3, [pc, #276]	; (403590 <main+0x524>)
  40347a:	701a      	strb	r2, [r3, #0]
			port_slots_write[INIT_MODULE_ELTRA] = IGNORAR;
  40347c:	22aa      	movs	r2, #170	; 0xaa
  40347e:	4b3f      	ldr	r3, [pc, #252]	; (40357c <main+0x510>)
  403480:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
			sendCmdEltra(CMD_initModule_eltra, cmd_null, 0);
  403484:	2044      	movs	r0, #68	; 0x44
  403486:	4940      	ldr	r1, [pc, #256]	; (403588 <main+0x51c>)
  403488:	2200      	movs	r2, #0
  40348a:	4b40      	ldr	r3, [pc, #256]	; (40358c <main+0x520>)
  40348c:	4798      	blx	r3
  40348e:	e03d      	b.n	40350c <main+0x4a0>
		}
		else if (port_slots_write[EJECT_CARD_ELTRA] == ENCENDIDO)
  403490:	4b3a      	ldr	r3, [pc, #232]	; (40357c <main+0x510>)
  403492:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
  403496:	2bff      	cmp	r3, #255	; 0xff
  403498:	d110      	bne.n	4034bc <main+0x450>
		{
			eltra_polling_timeout = 350;
  40349a:	f44f 72af 	mov.w	r2, #350	; 0x15e
  40349e:	4b38      	ldr	r3, [pc, #224]	; (403580 <main+0x514>)
  4034a0:	601a      	str	r2, [r3, #0]
			inquire_eltra = 1;
  4034a2:	2201      	movs	r2, #1
  4034a4:	4b37      	ldr	r3, [pc, #220]	; (403584 <main+0x518>)
  4034a6:	601a      	str	r2, [r3, #0]
			port_slots_write[EJECT_CARD_ELTRA] = IGNORAR;
  4034a8:	22aa      	movs	r2, #170	; 0xaa
  4034aa:	4b34      	ldr	r3, [pc, #208]	; (40357c <main+0x510>)
  4034ac:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
			sendCmdEltra(CMD_ejectCard_eltra, cmd_null, 0);
  4034b0:	2046      	movs	r0, #70	; 0x46
  4034b2:	4935      	ldr	r1, [pc, #212]	; (403588 <main+0x51c>)
  4034b4:	2200      	movs	r2, #0
  4034b6:	4b35      	ldr	r3, [pc, #212]	; (40358c <main+0x520>)
  4034b8:	4798      	blx	r3
  4034ba:	e027      	b.n	40350c <main+0x4a0>
		}
		else if (port_slots_write[CAPTURE_CARD_ELTRA] == ENCENDIDO)
  4034bc:	4b2f      	ldr	r3, [pc, #188]	; (40357c <main+0x510>)
  4034be:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  4034c2:	2bff      	cmp	r3, #255	; 0xff
  4034c4:	d110      	bne.n	4034e8 <main+0x47c>
		{
			eltra_polling_timeout = 350;
  4034c6:	f44f 72af 	mov.w	r2, #350	; 0x15e
  4034ca:	4b2d      	ldr	r3, [pc, #180]	; (403580 <main+0x514>)
  4034cc:	601a      	str	r2, [r3, #0]
			inquire_eltra = 1;
  4034ce:	2201      	movs	r2, #1
  4034d0:	4b2c      	ldr	r3, [pc, #176]	; (403584 <main+0x518>)
  4034d2:	601a      	str	r2, [r3, #0]
			port_slots_write[CAPTURE_CARD_ELTRA] = IGNORAR;
  4034d4:	22aa      	movs	r2, #170	; 0xaa
  4034d6:	4b29      	ldr	r3, [pc, #164]	; (40357c <main+0x510>)
  4034d8:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
			sendCmdEltra(CMD_captureCard_eltra, cmd_null, 0);
  4034dc:	2076      	movs	r0, #118	; 0x76
  4034de:	492a      	ldr	r1, [pc, #168]	; (403588 <main+0x51c>)
  4034e0:	2200      	movs	r2, #0
  4034e2:	4b2a      	ldr	r3, [pc, #168]	; (40358c <main+0x520>)
  4034e4:	4798      	blx	r3
  4034e6:	e011      	b.n	40350c <main+0x4a0>
		}
		else if (port_slots_write[INQUIRE_ELTRA] == ENCENDIDO)
  4034e8:	4b24      	ldr	r3, [pc, #144]	; (40357c <main+0x510>)
  4034ea:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
  4034ee:	2bff      	cmp	r3, #255	; 0xff
  4034f0:	d10c      	bne.n	40350c <main+0x4a0>
		{
			eltra_polling_timeout = 350;
  4034f2:	f44f 72af 	mov.w	r2, #350	; 0x15e
  4034f6:	4b22      	ldr	r3, [pc, #136]	; (403580 <main+0x514>)
  4034f8:	601a      	str	r2, [r3, #0]
			init_eltra = 0xFF;
  4034fa:	22ff      	movs	r2, #255	; 0xff
  4034fc:	4b24      	ldr	r3, [pc, #144]	; (403590 <main+0x524>)
  4034fe:	701a      	strb	r2, [r3, #0]
			port_slots_write[INQUIRE_ELTRA] = IGNORAR;
  403500:	22aa      	movs	r2, #170	; 0xaa
  403502:	4b1e      	ldr	r3, [pc, #120]	; (40357c <main+0x510>)
  403504:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			sendInquireEltra();
  403508:	4b22      	ldr	r3, [pc, #136]	; (403594 <main+0x528>)
  40350a:	4798      	blx	r3
		}


		///// send Polling eltra
		
		if (init_eltra == 0xFF && eltra_polling_timeout == 0) {
  40350c:	4b20      	ldr	r3, [pc, #128]	; (403590 <main+0x524>)
  40350e:	781b      	ldrb	r3, [r3, #0]
  403510:	2bff      	cmp	r3, #255	; 0xff
  403512:	d115      	bne.n	403540 <main+0x4d4>
  403514:	4b1a      	ldr	r3, [pc, #104]	; (403580 <main+0x514>)
  403516:	681b      	ldr	r3, [r3, #0]
  403518:	b993      	cbnz	r3, 403540 <main+0x4d4>
			eltra_polling_timeout = 120;
  40351a:	2278      	movs	r2, #120	; 0x78
  40351c:	4b18      	ldr	r3, [pc, #96]	; (403580 <main+0x514>)
  40351e:	601a      	str	r2, [r3, #0]
			if (inquire_eltra == 1) {
  403520:	4b18      	ldr	r3, [pc, #96]	; (403584 <main+0x518>)
  403522:	681b      	ldr	r3, [r3, #0]
  403524:	2b01      	cmp	r3, #1
  403526:	d102      	bne.n	40352e <main+0x4c2>
				sendInquireEltra();
  403528:	4b1a      	ldr	r3, [pc, #104]	; (403594 <main+0x528>)
  40352a:	4798      	blx	r3
  40352c:	e03a      	b.n	4035a4 <main+0x538>
			} 
			else {
				inquire_eltra = 1;
  40352e:	2201      	movs	r2, #1
  403530:	4b14      	ldr	r3, [pc, #80]	; (403584 <main+0x518>)
  403532:	601a      	str	r2, [r3, #0]
				sendCmdEltra(CMD_sendSensorStatus_eltra, cmd_null, 0);				
  403534:	203f      	movs	r0, #63	; 0x3f
  403536:	4914      	ldr	r1, [pc, #80]	; (403588 <main+0x51c>)
  403538:	2200      	movs	r2, #0
  40353a:	4b14      	ldr	r3, [pc, #80]	; (40358c <main+0x520>)
  40353c:	4798      	blx	r3
  40353e:	e031      	b.n	4035a4 <main+0x538>
			}
			
		} else {
			if (eltra_polling_timeout > 0) {
  403540:	4b0f      	ldr	r3, [pc, #60]	; (403580 <main+0x514>)
  403542:	681b      	ldr	r3, [r3, #0]
  403544:	2b00      	cmp	r3, #0
  403546:	dd27      	ble.n	403598 <main+0x52c>
				eltra_polling_timeout--;
  403548:	3b01      	subs	r3, #1
  40354a:	4a0d      	ldr	r2, [pc, #52]	; (403580 <main+0x514>)
  40354c:	6013      	str	r3, [r2, #0]
  40354e:	e029      	b.n	4035a4 <main+0x538>
  403550:	200005e1 	.word	0x200005e1
  403554:	004005a1 	.word	0x004005a1
  403558:	00400a65 	.word	0x00400a65
  40355c:	20001008 	.word	0x20001008
  403560:	20000001 	.word	0x20000001
  403564:	20000120 	.word	0x20000120
  403568:	20000604 	.word	0x20000604
  40356c:	200005ed 	.word	0x200005ed
  403570:	004009fd 	.word	0x004009fd
  403574:	200000fc 	.word	0x200000fc
  403578:	20000600 	.word	0x20000600
  40357c:	20000708 	.word	0x20000708
  403580:	200005f4 	.word	0x200005f4
  403584:	20000114 	.word	0x20000114
  403588:	200005f8 	.word	0x200005f8
  40358c:	004008f1 	.word	0x004008f1
  403590:	20000104 	.word	0x20000104
  403594:	004009ad 	.word	0x004009ad
			} else if (eltra_polling_timeout < 0) {
  403598:	2b00      	cmp	r3, #0
  40359a:	da03      	bge.n	4035a4 <main+0x538>
				eltra_polling_timeout = 300;
  40359c:	f44f 7296 	mov.w	r2, #300	; 0x12c
  4035a0:	4b90      	ldr	r3, [pc, #576]	; (4037e4 <main+0x778>)
  4035a2:	601a      	str	r2, [r3, #0]

		////////////////////////////////////////////////////////
		////////////////////////////////////////////////////////
		////////////////////////////////////////////////////////

		if (port_slots_write[MODO_BIT_1_OFST] == ENCENDIDO)
  4035a4:	4b90      	ldr	r3, [pc, #576]	; (4037e8 <main+0x77c>)
  4035a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4035a8:	2bff      	cmp	r3, #255	; 0xff
  4035aa:	d105      	bne.n	4035b8 <main+0x54c>
		{
			port_slots_write[MODO_BIT_1_OFST] = IGNORAR;
  4035ac:	22aa      	movs	r2, #170	; 0xaa
  4035ae:	4b8e      	ldr	r3, [pc, #568]	; (4037e8 <main+0x77c>)
  4035b0:	669a      	str	r2, [r3, #104]	; 0x68
			MODO_BIT_1_1;
  4035b2:	200b      	movs	r0, #11
  4035b4:	4b8d      	ldr	r3, [pc, #564]	; (4037ec <main+0x780>)
  4035b6:	4798      	blx	r3
		}
		if (port_slots_write[MODO_BIT_1_OFST] == APAGADO)
  4035b8:	4b8b      	ldr	r3, [pc, #556]	; (4037e8 <main+0x77c>)
  4035ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4035bc:	b92b      	cbnz	r3, 4035ca <main+0x55e>
		{
			port_slots_write[MODO_BIT_1_OFST] = IGNORAR;
  4035be:	22aa      	movs	r2, #170	; 0xaa
  4035c0:	4b89      	ldr	r3, [pc, #548]	; (4037e8 <main+0x77c>)
  4035c2:	669a      	str	r2, [r3, #104]	; 0x68
			MODO_BIT_1_0;
  4035c4:	200b      	movs	r0, #11
  4035c6:	4b8a      	ldr	r3, [pc, #552]	; (4037f0 <main+0x784>)
  4035c8:	4798      	blx	r3
		}
		
		if (port_slots_write[MODO_BIT_2_OFST] == ENCENDIDO)
  4035ca:	4b87      	ldr	r3, [pc, #540]	; (4037e8 <main+0x77c>)
  4035cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
  4035ce:	2bff      	cmp	r3, #255	; 0xff
  4035d0:	d105      	bne.n	4035de <main+0x572>
		{
			port_slots_write[MODO_BIT_2_OFST] = IGNORAR;
  4035d2:	22aa      	movs	r2, #170	; 0xaa
  4035d4:	4b84      	ldr	r3, [pc, #528]	; (4037e8 <main+0x77c>)
  4035d6:	66da      	str	r2, [r3, #108]	; 0x6c
			MODO_BIT_2_1;
  4035d8:	200c      	movs	r0, #12
  4035da:	4b84      	ldr	r3, [pc, #528]	; (4037ec <main+0x780>)
  4035dc:	4798      	blx	r3
		}
		if (port_slots_write[MODO_BIT_2_OFST] == APAGADO)
  4035de:	4b82      	ldr	r3, [pc, #520]	; (4037e8 <main+0x77c>)
  4035e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
  4035e2:	b92b      	cbnz	r3, 4035f0 <main+0x584>
		{
			port_slots_write[MODO_BIT_2_OFST] = IGNORAR;
  4035e4:	22aa      	movs	r2, #170	; 0xaa
  4035e6:	4b80      	ldr	r3, [pc, #512]	; (4037e8 <main+0x77c>)
  4035e8:	66da      	str	r2, [r3, #108]	; 0x6c
			MODO_BIT_2_0;
  4035ea:	200c      	movs	r0, #12
  4035ec:	4b80      	ldr	r3, [pc, #512]	; (4037f0 <main+0x784>)
  4035ee:	4798      	blx	r3
		}
		if (port_slots_write[MODO_BIT_3_OFST] == ENCENDIDO)
  4035f0:	4b7d      	ldr	r3, [pc, #500]	; (4037e8 <main+0x77c>)
  4035f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4035f4:	2bff      	cmp	r3, #255	; 0xff
  4035f6:	d105      	bne.n	403604 <main+0x598>
		{
			port_slots_write[MODO_BIT_3_OFST] = IGNORAR;
  4035f8:	22aa      	movs	r2, #170	; 0xaa
  4035fa:	4b7b      	ldr	r3, [pc, #492]	; (4037e8 <main+0x77c>)
  4035fc:	671a      	str	r2, [r3, #112]	; 0x70
			MODO_BIT_3_1;
  4035fe:	201a      	movs	r0, #26
  403600:	4b7a      	ldr	r3, [pc, #488]	; (4037ec <main+0x780>)
  403602:	4798      	blx	r3
		}
		if (port_slots_write[MODO_BIT_3_OFST] == APAGADO)
  403604:	4b78      	ldr	r3, [pc, #480]	; (4037e8 <main+0x77c>)
  403606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  403608:	b92b      	cbnz	r3, 403616 <main+0x5aa>
		{
			port_slots_write[MODO_BIT_3_OFST] = IGNORAR;
  40360a:	22aa      	movs	r2, #170	; 0xaa
  40360c:	4b76      	ldr	r3, [pc, #472]	; (4037e8 <main+0x77c>)
  40360e:	671a      	str	r2, [r3, #112]	; 0x70
			MODO_BIT_3_0;
  403610:	201a      	movs	r0, #26
  403612:	4b77      	ldr	r3, [pc, #476]	; (4037f0 <main+0x784>)
  403614:	4798      	blx	r3
		}
		
		if (port_slots_write[MODO_BIT_4_OFST] == ENCENDIDO)
  403616:	4b74      	ldr	r3, [pc, #464]	; (4037e8 <main+0x77c>)
  403618:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40361a:	2bff      	cmp	r3, #255	; 0xff
  40361c:	d105      	bne.n	40362a <main+0x5be>
		{
			port_slots_write[MODO_BIT_4_OFST] = IGNORAR;
  40361e:	22aa      	movs	r2, #170	; 0xaa
  403620:	4b71      	ldr	r3, [pc, #452]	; (4037e8 <main+0x77c>)
  403622:	675a      	str	r2, [r3, #116]	; 0x74
			MODO_BIT_4_1;
  403624:	2019      	movs	r0, #25
  403626:	4b71      	ldr	r3, [pc, #452]	; (4037ec <main+0x780>)
  403628:	4798      	blx	r3
		}
		if (port_slots_write[MODO_BIT_4_OFST] == APAGADO)
  40362a:	4b6f      	ldr	r3, [pc, #444]	; (4037e8 <main+0x77c>)
  40362c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40362e:	b92b      	cbnz	r3, 40363c <main+0x5d0>
		{
			port_slots_write[MODO_BIT_4_OFST] = IGNORAR;
  403630:	22aa      	movs	r2, #170	; 0xaa
  403632:	4b6d      	ldr	r3, [pc, #436]	; (4037e8 <main+0x77c>)
  403634:	675a      	str	r2, [r3, #116]	; 0x74
			MODO_BIT_4_0;
  403636:	2019      	movs	r0, #25
  403638:	4b6d      	ldr	r3, [pc, #436]	; (4037f0 <main+0x784>)
  40363a:	4798      	blx	r3
		}
		//	---------------------------------------------------------------------------
		if ((port_slots_write[PASO_MODO_A_ANT_OFST] == ENCENDIDO) || (port_slots_write[PASO_MODO_A_NEW_OFST] == ENCENDIDO))
  40363c:	4b6a      	ldr	r3, [pc, #424]	; (4037e8 <main+0x77c>)
  40363e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  403640:	2bff      	cmp	r3, #255	; 0xff
  403642:	d003      	beq.n	40364c <main+0x5e0>
  403644:	4b68      	ldr	r3, [pc, #416]	; (4037e8 <main+0x77c>)
  403646:	6f9b      	ldr	r3, [r3, #120]	; 0x78
  403648:	2bff      	cmp	r3, #255	; 0xff
  40364a:	d106      	bne.n	40365a <main+0x5ee>
		{
			port_slots_write[PASO_MODO_A_ANT_OFST] = IGNORAR;
  40364c:	4b66      	ldr	r3, [pc, #408]	; (4037e8 <main+0x77c>)
  40364e:	22aa      	movs	r2, #170	; 0xaa
  403650:	641a      	str	r2, [r3, #64]	; 0x40
			port_slots_write[PASO_MODO_A_NEW_OFST] = IGNORAR;
  403652:	679a      	str	r2, [r3, #120]	; 0x78
			PASO_MODO_A_ON;
  403654:	2018      	movs	r0, #24
  403656:	4b65      	ldr	r3, [pc, #404]	; (4037ec <main+0x780>)
  403658:	4798      	blx	r3
		}
		if ((port_slots_write[PASO_MODO_A_ANT_OFST] == APAGADO) || (port_slots_write[PASO_MODO_A_NEW_OFST] == APAGADO))
  40365a:	4b63      	ldr	r3, [pc, #396]	; (4037e8 <main+0x77c>)
  40365c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40365e:	b113      	cbz	r3, 403666 <main+0x5fa>
  403660:	4b61      	ldr	r3, [pc, #388]	; (4037e8 <main+0x77c>)
  403662:	6f9b      	ldr	r3, [r3, #120]	; 0x78
  403664:	b933      	cbnz	r3, 403674 <main+0x608>
		{
			port_slots_write[PASO_MODO_A_ANT_OFST] = IGNORAR;
  403666:	4b60      	ldr	r3, [pc, #384]	; (4037e8 <main+0x77c>)
  403668:	22aa      	movs	r2, #170	; 0xaa
  40366a:	641a      	str	r2, [r3, #64]	; 0x40
			port_slots_write[PASO_MODO_A_NEW_OFST] = IGNORAR;
  40366c:	679a      	str	r2, [r3, #120]	; 0x78
			PASO_MODO_A_OFF;
  40366e:	2018      	movs	r0, #24
  403670:	4b5f      	ldr	r3, [pc, #380]	; (4037f0 <main+0x784>)
  403672:	4798      	blx	r3
		}
		
		if ((port_slots_write[PASO_MODO_B_ANT_OFST] == ENCENDIDO) || (port_slots_write[PASO_MODO_B_NEW_OFST] == ENCENDIDO))
  403674:	4b5c      	ldr	r3, [pc, #368]	; (4037e8 <main+0x77c>)
  403676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  403678:	2bff      	cmp	r3, #255	; 0xff
  40367a:	d003      	beq.n	403684 <main+0x618>
  40367c:	4b5a      	ldr	r3, [pc, #360]	; (4037e8 <main+0x77c>)
  40367e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
  403680:	2bff      	cmp	r3, #255	; 0xff
  403682:	d106      	bne.n	403692 <main+0x626>
		{
			port_slots_write[PASO_MODO_B_ANT_OFST] = IGNORAR;
  403684:	4b58      	ldr	r3, [pc, #352]	; (4037e8 <main+0x77c>)
  403686:	22aa      	movs	r2, #170	; 0xaa
  403688:	645a      	str	r2, [r3, #68]	; 0x44
			port_slots_write[PASO_MODO_B_NEW_OFST] = IGNORAR;
  40368a:	67da      	str	r2, [r3, #124]	; 0x7c
			PASO_MODO_B_ON;
  40368c:	200d      	movs	r0, #13
  40368e:	4b57      	ldr	r3, [pc, #348]	; (4037ec <main+0x780>)
  403690:	4798      	blx	r3
		}
		if ((port_slots_write[PASO_MODO_B_ANT_OFST] == APAGADO) || (port_slots_write[PASO_MODO_B_NEW_OFST] == APAGADO))
  403692:	4b55      	ldr	r3, [pc, #340]	; (4037e8 <main+0x77c>)
  403694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  403696:	b113      	cbz	r3, 40369e <main+0x632>
  403698:	4b53      	ldr	r3, [pc, #332]	; (4037e8 <main+0x77c>)
  40369a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
  40369c:	b933      	cbnz	r3, 4036ac <main+0x640>
		{
			port_slots_write[PASO_MODO_B_ANT_OFST] = IGNORAR;
  40369e:	4b52      	ldr	r3, [pc, #328]	; (4037e8 <main+0x77c>)
  4036a0:	22aa      	movs	r2, #170	; 0xaa
  4036a2:	645a      	str	r2, [r3, #68]	; 0x44
			port_slots_write[PASO_MODO_B_NEW_OFST] = IGNORAR;
  4036a4:	67da      	str	r2, [r3, #124]	; 0x7c
			PASO_MODO_B_OFF;
  4036a6:	200d      	movs	r0, #13
  4036a8:	4b51      	ldr	r3, [pc, #324]	; (4037f0 <main+0x784>)
  4036aa:	4798      	blx	r3
		}

		if (port_slots_write[EMERGENCIA_PASO_OFST] == ENCENDIDO)
  4036ac:	4b4e      	ldr	r3, [pc, #312]	; (4037e8 <main+0x77c>)
  4036ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  4036b2:	2bff      	cmp	r3, #255	; 0xff
  4036b4:	d106      	bne.n	4036c4 <main+0x658>
		{
			port_slots_write[EMERGENCIA_PASO_OFST] = IGNORAR;
  4036b6:	22aa      	movs	r2, #170	; 0xaa
  4036b8:	4b4b      	ldr	r3, [pc, #300]	; (4037e8 <main+0x77c>)
  4036ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			EMERGENCIA_PASO_ON;
  4036be:	200e      	movs	r0, #14
  4036c0:	4b4a      	ldr	r3, [pc, #296]	; (4037ec <main+0x780>)
  4036c2:	4798      	blx	r3
		}
		if (port_slots_write[EMERGENCIA_PASO_OFST] == APAGADO)
  4036c4:	4b48      	ldr	r3, [pc, #288]	; (4037e8 <main+0x77c>)
  4036c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  4036ca:	b933      	cbnz	r3, 4036da <main+0x66e>
		{
			port_slots_write[EMERGENCIA_PASO_OFST] = IGNORAR;
  4036cc:	22aa      	movs	r2, #170	; 0xaa
  4036ce:	4b46      	ldr	r3, [pc, #280]	; (4037e8 <main+0x77c>)
  4036d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			EMERGENCIA_PASO_OFF;
  4036d4:	200e      	movs	r0, #14
  4036d6:	4b46      	ldr	r3, [pc, #280]	; (4037f0 <main+0x784>)
  4036d8:	4798      	blx	r3
		}
		//	------------------------------------------------------------------------
		if (port_slots_write[PICTOGRAMA_1_OFST] == ENCENDIDO)
  4036da:	4b43      	ldr	r3, [pc, #268]	; (4037e8 <main+0x77c>)
  4036dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4036de:	2bff      	cmp	r3, #255	; 0xff
  4036e0:	d105      	bne.n	4036ee <main+0x682>
		{
			port_slots_write[PICTOGRAMA_1_OFST] = IGNORAR;
  4036e2:	22aa      	movs	r2, #170	; 0xaa
  4036e4:	4b40      	ldr	r3, [pc, #256]	; (4037e8 <main+0x77c>)
  4036e6:	649a      	str	r2, [r3, #72]	; 0x48
			PICTOGRAMA_1_ON;
  4036e8:	2008      	movs	r0, #8
  4036ea:	4b40      	ldr	r3, [pc, #256]	; (4037ec <main+0x780>)
  4036ec:	4798      	blx	r3
		}
		if (port_slots_write[PICTOGRAMA_1_OFST] == APAGADO)
  4036ee:	4b3e      	ldr	r3, [pc, #248]	; (4037e8 <main+0x77c>)
  4036f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4036f2:	b92b      	cbnz	r3, 403700 <main+0x694>
		{
			port_slots_write[PICTOGRAMA_1_OFST] = IGNORAR;
  4036f4:	22aa      	movs	r2, #170	; 0xaa
  4036f6:	4b3c      	ldr	r3, [pc, #240]	; (4037e8 <main+0x77c>)
  4036f8:	649a      	str	r2, [r3, #72]	; 0x48
			PICTOGRAMA_1_OFF;
  4036fa:	2008      	movs	r0, #8
  4036fc:	4b3c      	ldr	r3, [pc, #240]	; (4037f0 <main+0x784>)
  4036fe:	4798      	blx	r3
		}

		if (port_slots_write[PICTOGRAMA_2_OFST] == ENCENDIDO)
  403700:	4b39      	ldr	r3, [pc, #228]	; (4037e8 <main+0x77c>)
  403702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  403704:	2bff      	cmp	r3, #255	; 0xff
  403706:	d105      	bne.n	403714 <main+0x6a8>
		{
			port_slots_write[PICTOGRAMA_2_OFST] = IGNORAR;
  403708:	22aa      	movs	r2, #170	; 0xaa
  40370a:	4b37      	ldr	r3, [pc, #220]	; (4037e8 <main+0x77c>)
  40370c:	64da      	str	r2, [r3, #76]	; 0x4c
			PICTOGRAMA_2_ON;
  40370e:	2007      	movs	r0, #7
  403710:	4b36      	ldr	r3, [pc, #216]	; (4037ec <main+0x780>)
  403712:	4798      	blx	r3
		}
		if (port_slots_write[PICTOGRAMA_2_OFST] == APAGADO)
  403714:	4b34      	ldr	r3, [pc, #208]	; (4037e8 <main+0x77c>)
  403716:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  403718:	b92b      	cbnz	r3, 403726 <main+0x6ba>
		{
			port_slots_write[PICTOGRAMA_2_OFST] = IGNORAR;
  40371a:	22aa      	movs	r2, #170	; 0xaa
  40371c:	4b32      	ldr	r3, [pc, #200]	; (4037e8 <main+0x77c>)
  40371e:	64da      	str	r2, [r3, #76]	; 0x4c
			PICTOGRAMA_2_OFF;
  403720:	2007      	movs	r0, #7
  403722:	4b33      	ldr	r3, [pc, #204]	; (4037f0 <main+0x784>)
  403724:	4798      	blx	r3
		}
		
		if (port_slots_write[PICTOGRAMA_3_OFST] == ENCENDIDO)
  403726:	4b30      	ldr	r3, [pc, #192]	; (4037e8 <main+0x77c>)
  403728:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  40372a:	2bff      	cmp	r3, #255	; 0xff
  40372c:	d105      	bne.n	40373a <main+0x6ce>
		{
			port_slots_write[PICTOGRAMA_3_OFST] = IGNORAR;
  40372e:	22aa      	movs	r2, #170	; 0xaa
  403730:	4b2d      	ldr	r3, [pc, #180]	; (4037e8 <main+0x77c>)
  403732:	651a      	str	r2, [r3, #80]	; 0x50
			PICTOGRAMA_3_ON;
  403734:	2006      	movs	r0, #6
  403736:	4b2d      	ldr	r3, [pc, #180]	; (4037ec <main+0x780>)
  403738:	4798      	blx	r3
		}
		if (port_slots_write[PICTOGRAMA_3_OFST] == APAGADO)
  40373a:	4b2b      	ldr	r3, [pc, #172]	; (4037e8 <main+0x77c>)
  40373c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  40373e:	b92b      	cbnz	r3, 40374c <main+0x6e0>
		{
			port_slots_write[PICTOGRAMA_3_OFST] = IGNORAR;
  403740:	22aa      	movs	r2, #170	; 0xaa
  403742:	4b29      	ldr	r3, [pc, #164]	; (4037e8 <main+0x77c>)
  403744:	651a      	str	r2, [r3, #80]	; 0x50
			PICTOGRAMA_3_OFF;
  403746:	2006      	movs	r0, #6
  403748:	4b29      	ldr	r3, [pc, #164]	; (4037f0 <main+0x784>)
  40374a:	4798      	blx	r3
		}
		
		if (port_slots_write[PICTOGRAMA_4_OFST] == ENCENDIDO)
  40374c:	4b26      	ldr	r3, [pc, #152]	; (4037e8 <main+0x77c>)
  40374e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  403750:	2bff      	cmp	r3, #255	; 0xff
  403752:	d105      	bne.n	403760 <main+0x6f4>
		{
			port_slots_write[PICTOGRAMA_4_OFST] = IGNORAR;
  403754:	22aa      	movs	r2, #170	; 0xaa
  403756:	4b24      	ldr	r3, [pc, #144]	; (4037e8 <main+0x77c>)
  403758:	655a      	str	r2, [r3, #84]	; 0x54
			PICTOGRAMA_4_ON;
  40375a:	2005      	movs	r0, #5
  40375c:	4b23      	ldr	r3, [pc, #140]	; (4037ec <main+0x780>)
  40375e:	4798      	blx	r3
		}
		if (port_slots_write[PICTOGRAMA_4_OFST] == APAGADO)
  403760:	4b21      	ldr	r3, [pc, #132]	; (4037e8 <main+0x77c>)
  403762:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  403764:	b92b      	cbnz	r3, 403772 <main+0x706>
		{
			port_slots_write[PICTOGRAMA_4_OFST] = IGNORAR;
  403766:	22aa      	movs	r2, #170	; 0xaa
  403768:	4b1f      	ldr	r3, [pc, #124]	; (4037e8 <main+0x77c>)
  40376a:	655a      	str	r2, [r3, #84]	; 0x54
			PICTOGRAMA_4_OFF;
  40376c:	2005      	movs	r0, #5
  40376e:	4b20      	ldr	r3, [pc, #128]	; (4037f0 <main+0x784>)
  403770:	4798      	blx	r3
		}
		//	---------------------------------------------------------------------
		if ((port_slots_write[APERTURA_DERECHA_AS_OFST] == ENCENDIDO) || (port_slots_write[APERTURA_DERECHA_GU_OFST] == ENCENDIDO))
  403772:	4b1d      	ldr	r3, [pc, #116]	; (4037e8 <main+0x77c>)
  403774:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  403778:	2bff      	cmp	r3, #255	; 0xff
  40377a:	d004      	beq.n	403786 <main+0x71a>
  40377c:	4b1a      	ldr	r3, [pc, #104]	; (4037e8 <main+0x77c>)
  40377e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
  403782:	2bff      	cmp	r3, #255	; 0xff
  403784:	d108      	bne.n	403798 <main+0x72c>
		{
			port_slots_write[APERTURA_DERECHA_AS_OFST] = IGNORAR;
  403786:	4b18      	ldr	r3, [pc, #96]	; (4037e8 <main+0x77c>)
  403788:	22aa      	movs	r2, #170	; 0xaa
  40378a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
			port_slots_write[APERTURA_DERECHA_GU_OFST] = IGNORAR;
  40378e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			APERTURA_DERECHA_ON;
  403792:	2003      	movs	r0, #3
  403794:	4b15      	ldr	r3, [pc, #84]	; (4037ec <main+0x780>)
  403796:	4798      	blx	r3
		}
		if ((port_slots_write[APERTURA_DERECHA_AS_OFST] == APAGADO) || (port_slots_write[APERTURA_DERECHA_GU_OFST] == APAGADO))
  403798:	4b13      	ldr	r3, [pc, #76]	; (4037e8 <main+0x77c>)
  40379a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  40379e:	b11b      	cbz	r3, 4037a8 <main+0x73c>
  4037a0:	4b11      	ldr	r3, [pc, #68]	; (4037e8 <main+0x77c>)
  4037a2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
  4037a6:	b943      	cbnz	r3, 4037ba <main+0x74e>
		{
			port_slots_write[APERTURA_DERECHA_AS_OFST] = IGNORAR;
  4037a8:	4b0f      	ldr	r3, [pc, #60]	; (4037e8 <main+0x77c>)
  4037aa:	22aa      	movs	r2, #170	; 0xaa
  4037ac:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
			port_slots_write[APERTURA_DERECHA_GU_OFST] = IGNORAR;
  4037b0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			APERTURA_DERECHA_OFF;
  4037b4:	2003      	movs	r0, #3
  4037b6:	4b0e      	ldr	r3, [pc, #56]	; (4037f0 <main+0x784>)
  4037b8:	4798      	blx	r3
		}

		if ((port_slots_write[APERTURA_IZQUIERDA_AS_OFST] == ENCENDIDO) || (port_slots_write[APERTURA_IZQUIERDA_GU_OFST] == ENCENDIDO))
  4037ba:	4b0b      	ldr	r3, [pc, #44]	; (4037e8 <main+0x77c>)
  4037bc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
  4037c0:	2bff      	cmp	r3, #255	; 0xff
  4037c2:	d004      	beq.n	4037ce <main+0x762>
  4037c4:	4b08      	ldr	r3, [pc, #32]	; (4037e8 <main+0x77c>)
  4037c6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
  4037ca:	2bff      	cmp	r3, #255	; 0xff
  4037cc:	d112      	bne.n	4037f4 <main+0x788>
		{
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = IGNORAR;
  4037ce:	4b06      	ldr	r3, [pc, #24]	; (4037e8 <main+0x77c>)
  4037d0:	22aa      	movs	r2, #170	; 0xaa
  4037d2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = IGNORAR;
  4037d6:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			APERTURA_IZQUIERDA_ON;
  4037da:	201d      	movs	r0, #29
  4037dc:	4b03      	ldr	r3, [pc, #12]	; (4037ec <main+0x780>)
  4037de:	4798      	blx	r3
  4037e0:	e008      	b.n	4037f4 <main+0x788>
  4037e2:	bf00      	nop
  4037e4:	200005f4 	.word	0x200005f4
  4037e8:	20000708 	.word	0x20000708
  4037ec:	004005bd 	.word	0x004005bd
  4037f0:	004005d9 	.word	0x004005d9
		}
		if ((port_slots_write[APERTURA_IZQUIERDA_AS_OFST] == APAGADO) || (port_slots_write[APERTURA_IZQUIERDA_GU_OFST] == APAGADO))
  4037f4:	4b94      	ldr	r3, [pc, #592]	; (403a48 <main+0x9dc>)
  4037f6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
  4037fa:	b11b      	cbz	r3, 403804 <main+0x798>
  4037fc:	4b92      	ldr	r3, [pc, #584]	; (403a48 <main+0x9dc>)
  4037fe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
  403802:	b943      	cbnz	r3, 403816 <main+0x7aa>
		{
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = IGNORAR;
  403804:	4b90      	ldr	r3, [pc, #576]	; (403a48 <main+0x9dc>)
  403806:	22aa      	movs	r2, #170	; 0xaa
  403808:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = IGNORAR;
  40380c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			APERTURA_IZQUIERDA_OFF;
  403810:	201d      	movs	r0, #29
  403812:	4b8e      	ldr	r3, [pc, #568]	; (403a4c <main+0x9e0>)
  403814:	4798      	blx	r3
		}


		if ((port_slots_write[EMERGENCIA_PMR_AS_OFST] == ENCENDIDO) || (port_slots_write[EMERGENCIA_PMR_GU_OFST] == ENCENDIDO))
  403816:	4b8c      	ldr	r3, [pc, #560]	; (403a48 <main+0x9dc>)
  403818:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
  40381c:	2bff      	cmp	r3, #255	; 0xff
  40381e:	d004      	beq.n	40382a <main+0x7be>
  403820:	4b89      	ldr	r3, [pc, #548]	; (403a48 <main+0x9dc>)
  403822:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
  403826:	2bff      	cmp	r3, #255	; 0xff
  403828:	d108      	bne.n	40383c <main+0x7d0>
		{
			port_slots_write[EMERGENCIA_PMR_AS_OFST] = IGNORAR;
  40382a:	4b87      	ldr	r3, [pc, #540]	; (403a48 <main+0x9dc>)
  40382c:	22aa      	movs	r2, #170	; 0xaa
  40382e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
			port_slots_write[EMERGENCIA_PMR_GU_OFST] = IGNORAR;
  403832:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
			EMERGENCIA_PMR_ON;
  403836:	201e      	movs	r0, #30
  403838:	4b85      	ldr	r3, [pc, #532]	; (403a50 <main+0x9e4>)
  40383a:	4798      	blx	r3
		}

		if ((port_slots_write[EMERGENCIA_PMR_AS_OFST] == APAGADO) || (port_slots_write[EMERGENCIA_PMR_GU_OFST] == APAGADO))
  40383c:	4b82      	ldr	r3, [pc, #520]	; (403a48 <main+0x9dc>)
  40383e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
  403842:	b11b      	cbz	r3, 40384c <main+0x7e0>
  403844:	4b80      	ldr	r3, [pc, #512]	; (403a48 <main+0x9dc>)
  403846:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
  40384a:	b943      	cbnz	r3, 40385e <main+0x7f2>
		{
			port_slots_write[EMERGENCIA_PMR_AS_OFST] = IGNORAR;
  40384c:	4b7e      	ldr	r3, [pc, #504]	; (403a48 <main+0x9dc>)
  40384e:	22aa      	movs	r2, #170	; 0xaa
  403850:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
			port_slots_write[EMERGENCIA_PMR_GU_OFST] = IGNORAR;
  403854:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
			EMERGENCIA_PMR_OFF;
  403858:	201e      	movs	r0, #30
  40385a:	4b7c      	ldr	r3, [pc, #496]	; (403a4c <main+0x9e0>)
  40385c:	4798      	blx	r3
		}
		
		// ---------------------------------------------------------------------
		
		if (port_slots_write[SOLENOIDE_I_OFST] == ENCENDIDO)
  40385e:	4b7a      	ldr	r3, [pc, #488]	; (403a48 <main+0x9dc>)
  403860:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
  403864:	2bff      	cmp	r3, #255	; 0xff
  403866:	d106      	bne.n	403876 <main+0x80a>
		{
			port_slots_write[SOLENOIDE_I_OFST] = IGNORAR;
  403868:	22aa      	movs	r2, #170	; 0xaa
  40386a:	4b77      	ldr	r3, [pc, #476]	; (403a48 <main+0x9dc>)
  40386c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
			SOLENOIDE_I_ON;
  403870:	202c      	movs	r0, #44	; 0x2c
  403872:	4b77      	ldr	r3, [pc, #476]	; (403a50 <main+0x9e4>)
  403874:	4798      	blx	r3
		}
		if (port_slots_write[SOLENOIDE_I_OFST] == APAGADO)
  403876:	4b74      	ldr	r3, [pc, #464]	; (403a48 <main+0x9dc>)
  403878:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
  40387c:	b933      	cbnz	r3, 40388c <main+0x820>
		{
			port_slots_write[SOLENOIDE_I_OFST] = IGNORAR;
  40387e:	22aa      	movs	r2, #170	; 0xaa
  403880:	4b71      	ldr	r3, [pc, #452]	; (403a48 <main+0x9dc>)
  403882:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
			SOLENOIDE_I_OFF;
  403886:	202c      	movs	r0, #44	; 0x2c
  403888:	4b70      	ldr	r3, [pc, #448]	; (403a4c <main+0x9e0>)
  40388a:	4798      	blx	r3
		}
		if (port_slots_write[SOLENOIDE_S_OFST] == ENCENDIDO)
  40388c:	4b6e      	ldr	r3, [pc, #440]	; (403a48 <main+0x9dc>)
  40388e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  403892:	2bff      	cmp	r3, #255	; 0xff
  403894:	d106      	bne.n	4038a4 <main+0x838>
		{
			port_slots_write[SOLENOIDE_S_OFST] = IGNORAR;
  403896:	22aa      	movs	r2, #170	; 0xaa
  403898:	4b6b      	ldr	r3, [pc, #428]	; (403a48 <main+0x9dc>)
  40389a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			SOLENOIDE_S_ON;
  40389e:	202a      	movs	r0, #42	; 0x2a
  4038a0:	4b6b      	ldr	r3, [pc, #428]	; (403a50 <main+0x9e4>)
  4038a2:	4798      	blx	r3
		}
		if (port_slots_write[SOLENOIDE_S_OFST] == APAGADO)
  4038a4:	4b68      	ldr	r3, [pc, #416]	; (403a48 <main+0x9dc>)
  4038a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  4038aa:	b933      	cbnz	r3, 4038ba <main+0x84e>
		{
			port_slots_write[SOLENOIDE_S_OFST] = IGNORAR;
  4038ac:	22aa      	movs	r2, #170	; 0xaa
  4038ae:	4b66      	ldr	r3, [pc, #408]	; (403a48 <main+0x9dc>)
  4038b0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			SOLENOIDE_S_OFF;
  4038b4:	202a      	movs	r0, #42	; 0x2a
  4038b6:	4b65      	ldr	r3, [pc, #404]	; (403a4c <main+0x9e0>)
  4038b8:	4798      	blx	r3
		//	-------------------------------------------------------------------------------------------


		//port_slots_read[ESCENARIO] = escenario_v;
		
		if(gpio_pin_is_low(PASO_MODO_A))
  4038ba:	2018      	movs	r0, #24
  4038bc:	4b65      	ldr	r3, [pc, #404]	; (403a54 <main+0x9e8>)
  4038be:	4798      	blx	r3
  4038c0:	b920      	cbnz	r0, 4038cc <main+0x860>
		{
			port_slots_read[PASO_MODO_A_ANT_OFST] = APAGADO;
  4038c2:	4b65      	ldr	r3, [pc, #404]	; (403a58 <main+0x9ec>)
  4038c4:	2200      	movs	r2, #0
  4038c6:	741a      	strb	r2, [r3, #16]
			port_slots_read[PASO_MODO_A_NEW_OFST] = APAGADO;
  4038c8:	779a      	strb	r2, [r3, #30]
  4038ca:	e003      	b.n	4038d4 <main+0x868>
		}
		else
		{
			port_slots_read[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4038cc:	4b62      	ldr	r3, [pc, #392]	; (403a58 <main+0x9ec>)
  4038ce:	22ff      	movs	r2, #255	; 0xff
  4038d0:	741a      	strb	r2, [r3, #16]
			port_slots_read[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4038d2:	779a      	strb	r2, [r3, #30]
		}
		
		if(gpio_pin_is_low(PASO_MODO_B))
  4038d4:	200d      	movs	r0, #13
  4038d6:	4b5f      	ldr	r3, [pc, #380]	; (403a54 <main+0x9e8>)
  4038d8:	4798      	blx	r3
  4038da:	b920      	cbnz	r0, 4038e6 <main+0x87a>
		{
			port_slots_read[PASO_MODO_B_ANT_OFST] = APAGADO;
  4038dc:	4b5e      	ldr	r3, [pc, #376]	; (403a58 <main+0x9ec>)
  4038de:	2200      	movs	r2, #0
  4038e0:	745a      	strb	r2, [r3, #17]
			port_slots_read[PASO_MODO_B_NEW_OFST] = APAGADO;
  4038e2:	77da      	strb	r2, [r3, #31]
  4038e4:	e003      	b.n	4038ee <main+0x882>
		}
		else
		{
			port_slots_read[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4038e6:	4b5c      	ldr	r3, [pc, #368]	; (403a58 <main+0x9ec>)
  4038e8:	22ff      	movs	r2, #255	; 0xff
  4038ea:	745a      	strb	r2, [r3, #17]
			port_slots_read[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4038ec:	77da      	strb	r2, [r3, #31]
		}
		
		if(gpio_pin_is_low(PICTOGRAMA_1))
  4038ee:	2008      	movs	r0, #8
  4038f0:	4b58      	ldr	r3, [pc, #352]	; (403a54 <main+0x9e8>)
  4038f2:	4798      	blx	r3
  4038f4:	b918      	cbnz	r0, 4038fe <main+0x892>
		{
			port_slots_read[PICTOGRAMA_1_OFST] = APAGADO;
  4038f6:	2200      	movs	r2, #0
  4038f8:	4b57      	ldr	r3, [pc, #348]	; (403a58 <main+0x9ec>)
  4038fa:	749a      	strb	r2, [r3, #18]
  4038fc:	e002      	b.n	403904 <main+0x898>
		}
		else
		{
			port_slots_read[PICTOGRAMA_1_OFST] = ENCENDIDO;
  4038fe:	22ff      	movs	r2, #255	; 0xff
  403900:	4b55      	ldr	r3, [pc, #340]	; (403a58 <main+0x9ec>)
  403902:	749a      	strb	r2, [r3, #18]
		}
		
		if(gpio_pin_is_low(PICTOGRAMA_2))
  403904:	2007      	movs	r0, #7
  403906:	4b53      	ldr	r3, [pc, #332]	; (403a54 <main+0x9e8>)
  403908:	4798      	blx	r3
  40390a:	b918      	cbnz	r0, 403914 <main+0x8a8>
		{
			port_slots_read[PICTOGRAMA_2_OFST] = APAGADO;
  40390c:	2200      	movs	r2, #0
  40390e:	4b52      	ldr	r3, [pc, #328]	; (403a58 <main+0x9ec>)
  403910:	74da      	strb	r2, [r3, #19]
  403912:	e002      	b.n	40391a <main+0x8ae>
		}
		else
		{
			port_slots_read[PICTOGRAMA_2_OFST] = ENCENDIDO;
  403914:	22ff      	movs	r2, #255	; 0xff
  403916:	4b50      	ldr	r3, [pc, #320]	; (403a58 <main+0x9ec>)
  403918:	74da      	strb	r2, [r3, #19]
		}
		
		if(gpio_pin_is_low(PICTOGRAMA_3))
  40391a:	2006      	movs	r0, #6
  40391c:	4b4d      	ldr	r3, [pc, #308]	; (403a54 <main+0x9e8>)
  40391e:	4798      	blx	r3
  403920:	b918      	cbnz	r0, 40392a <main+0x8be>
		{
			port_slots_read[PICTOGRAMA_3_OFST] = APAGADO;
  403922:	2200      	movs	r2, #0
  403924:	4b4c      	ldr	r3, [pc, #304]	; (403a58 <main+0x9ec>)
  403926:	751a      	strb	r2, [r3, #20]
  403928:	e002      	b.n	403930 <main+0x8c4>
		}
		else
		{
			port_slots_read[PICTOGRAMA_3_OFST] = ENCENDIDO;
  40392a:	22ff      	movs	r2, #255	; 0xff
  40392c:	4b4a      	ldr	r3, [pc, #296]	; (403a58 <main+0x9ec>)
  40392e:	751a      	strb	r2, [r3, #20]
		}
		
		if(gpio_pin_is_low(PICTOGRAMA_4))
  403930:	2005      	movs	r0, #5
  403932:	4b48      	ldr	r3, [pc, #288]	; (403a54 <main+0x9e8>)
  403934:	4798      	blx	r3
  403936:	b918      	cbnz	r0, 403940 <main+0x8d4>
		{
			port_slots_read[PICTOGRAMA_4_OFST] = APAGADO;
  403938:	2200      	movs	r2, #0
  40393a:	4b47      	ldr	r3, [pc, #284]	; (403a58 <main+0x9ec>)
  40393c:	755a      	strb	r2, [r3, #21]
  40393e:	e002      	b.n	403946 <main+0x8da>
		}
		else
		{
			port_slots_read[PICTOGRAMA_4_OFST] = ENCENDIDO;
  403940:	22ff      	movs	r2, #255	; 0xff
  403942:	4b45      	ldr	r3, [pc, #276]	; (403a58 <main+0x9ec>)
  403944:	755a      	strb	r2, [r3, #21]
		}
		//	---------------------------------------------------------------------------------
		if(gpio_pin_is_low(MODO_BIT_1))
  403946:	200b      	movs	r0, #11
  403948:	4b42      	ldr	r3, [pc, #264]	; (403a54 <main+0x9e8>)
  40394a:	4798      	blx	r3
  40394c:	b918      	cbnz	r0, 403956 <main+0x8ea>
		{
			port_slots_read[MODO_BIT_1_OFST] = APAGADO;
  40394e:	2200      	movs	r2, #0
  403950:	4b41      	ldr	r3, [pc, #260]	; (403a58 <main+0x9ec>)
  403952:	769a      	strb	r2, [r3, #26]
  403954:	e002      	b.n	40395c <main+0x8f0>
		}
		else
		{
			port_slots_read[MODO_BIT_1_OFST] = ENCENDIDO;
  403956:	22ff      	movs	r2, #255	; 0xff
  403958:	4b3f      	ldr	r3, [pc, #252]	; (403a58 <main+0x9ec>)
  40395a:	769a      	strb	r2, [r3, #26]
		}
		
		if(gpio_pin_is_low(MODO_BIT_2))
  40395c:	200c      	movs	r0, #12
  40395e:	4b3d      	ldr	r3, [pc, #244]	; (403a54 <main+0x9e8>)
  403960:	4798      	blx	r3
  403962:	b918      	cbnz	r0, 40396c <main+0x900>
		{
			port_slots_read[MODO_BIT_2_OFST] = APAGADO;
  403964:	2200      	movs	r2, #0
  403966:	4b3c      	ldr	r3, [pc, #240]	; (403a58 <main+0x9ec>)
  403968:	76da      	strb	r2, [r3, #27]
  40396a:	e002      	b.n	403972 <main+0x906>
		}
		else
		{
			port_slots_read[MODO_BIT_2_OFST] = ENCENDIDO;
  40396c:	22ff      	movs	r2, #255	; 0xff
  40396e:	4b3a      	ldr	r3, [pc, #232]	; (403a58 <main+0x9ec>)
  403970:	76da      	strb	r2, [r3, #27]
		}
		
		if(gpio_pin_is_low(MODO_BIT_3))
  403972:	201a      	movs	r0, #26
  403974:	4b37      	ldr	r3, [pc, #220]	; (403a54 <main+0x9e8>)
  403976:	4798      	blx	r3
  403978:	b918      	cbnz	r0, 403982 <main+0x916>
		{
			port_slots_read[MODO_BIT_3_OFST] = APAGADO;
  40397a:	2200      	movs	r2, #0
  40397c:	4b36      	ldr	r3, [pc, #216]	; (403a58 <main+0x9ec>)
  40397e:	771a      	strb	r2, [r3, #28]
  403980:	e002      	b.n	403988 <main+0x91c>
		}
		else
		{
			port_slots_read[MODO_BIT_3_OFST] = ENCENDIDO;
  403982:	22ff      	movs	r2, #255	; 0xff
  403984:	4b34      	ldr	r3, [pc, #208]	; (403a58 <main+0x9ec>)
  403986:	771a      	strb	r2, [r3, #28]
		}
		
		if(gpio_pin_is_low(MODO_BIT_4))
  403988:	2019      	movs	r0, #25
  40398a:	4b32      	ldr	r3, [pc, #200]	; (403a54 <main+0x9e8>)
  40398c:	4798      	blx	r3
  40398e:	b918      	cbnz	r0, 403998 <main+0x92c>
		{
			port_slots_read[MODO_BIT_4_OFST] = APAGADO;
  403990:	2200      	movs	r2, #0
  403992:	4b31      	ldr	r3, [pc, #196]	; (403a58 <main+0x9ec>)
  403994:	775a      	strb	r2, [r3, #29]
  403996:	e002      	b.n	40399e <main+0x932>
		}
		else
		{
			port_slots_read[MODO_BIT_4_OFST] = ENCENDIDO;
  403998:	22ff      	movs	r2, #255	; 0xff
  40399a:	4b2f      	ldr	r3, [pc, #188]	; (403a58 <main+0x9ec>)
  40399c:	775a      	strb	r2, [r3, #29]
		}

		if(gpio_pin_is_low(EMERGENCIA_PASO))
  40399e:	200e      	movs	r0, #14
  4039a0:	4b2c      	ldr	r3, [pc, #176]	; (403a54 <main+0x9e8>)
  4039a2:	4798      	blx	r3
  4039a4:	b920      	cbnz	r0, 4039b0 <main+0x944>
		{
			port_slots_read[EMERGENCIA_PASO_OFST] = APAGADO;
  4039a6:	2200      	movs	r2, #0
  4039a8:	4b2b      	ldr	r3, [pc, #172]	; (403a58 <main+0x9ec>)
  4039aa:	f883 2020 	strb.w	r2, [r3, #32]
  4039ae:	e003      	b.n	4039b8 <main+0x94c>
		}
		else
		{
			port_slots_read[EMERGENCIA_PASO_OFST] = ENCENDIDO;
  4039b0:	22ff      	movs	r2, #255	; 0xff
  4039b2:	4b29      	ldr	r3, [pc, #164]	; (403a58 <main+0x9ec>)
  4039b4:	f883 2020 	strb.w	r2, [r3, #32]
		}


		//	-----------------------------------------------------------------------------------------
		
		if(gpio_pin_is_low(SOLENOIDE_S))
  4039b8:	202a      	movs	r0, #42	; 0x2a
  4039ba:	4b26      	ldr	r3, [pc, #152]	; (403a54 <main+0x9e8>)
  4039bc:	4798      	blx	r3
  4039be:	b920      	cbnz	r0, 4039ca <main+0x95e>
		{
			port_slots_read[SOLENOIDE_S_OFST] = APAGADO;
  4039c0:	2200      	movs	r2, #0
  4039c2:	4b25      	ldr	r3, [pc, #148]	; (403a58 <main+0x9ec>)
  4039c4:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  4039c8:	e003      	b.n	4039d2 <main+0x966>
		}
		else
		{
			port_slots_read[SOLENOIDE_S_OFST] = ENCENDIDO;
  4039ca:	22ff      	movs	r2, #255	; 0xff
  4039cc:	4b22      	ldr	r3, [pc, #136]	; (403a58 <main+0x9ec>)
  4039ce:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		}
		
		if(gpio_pin_is_low(SOLENOIDE_I))
  4039d2:	202c      	movs	r0, #44	; 0x2c
  4039d4:	4b1f      	ldr	r3, [pc, #124]	; (403a54 <main+0x9e8>)
  4039d6:	4798      	blx	r3
  4039d8:	b920      	cbnz	r0, 4039e4 <main+0x978>
		{
			port_slots_read[SOLENOIDE_I_OFST] = APAGADO;
  4039da:	2200      	movs	r2, #0
  4039dc:	4b1e      	ldr	r3, [pc, #120]	; (403a58 <main+0x9ec>)
  4039de:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  4039e2:	e003      	b.n	4039ec <main+0x980>
		}
		else
		{
			port_slots_read[SOLENOIDE_I_OFST] = ENCENDIDO;
  4039e4:	22ff      	movs	r2, #255	; 0xff
  4039e6:	4b1c      	ldr	r3, [pc, #112]	; (403a58 <main+0x9ec>)
  4039e8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		}
		
		//	---------------------------------------------------------------------------

		if(gpio_pin_is_low(APERTURA_DERECHA))
  4039ec:	2003      	movs	r0, #3
  4039ee:	4b19      	ldr	r3, [pc, #100]	; (403a54 <main+0x9e8>)
  4039f0:	4798      	blx	r3
  4039f2:	b930      	cbnz	r0, 403a02 <main+0x996>
		{
			port_slots_read[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4039f4:	4b18      	ldr	r3, [pc, #96]	; (403a58 <main+0x9ec>)
  4039f6:	2200      	movs	r2, #0
  4039f8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			port_slots_read[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4039fc:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  403a00:	e005      	b.n	403a0e <main+0x9a2>
		}
		else
		{
			port_slots_read[APERTURA_DERECHA_AS_OFST] = ENCENDIDO;
  403a02:	4b15      	ldr	r3, [pc, #84]	; (403a58 <main+0x9ec>)
  403a04:	22ff      	movs	r2, #255	; 0xff
  403a06:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			port_slots_read[APERTURA_DERECHA_GU_OFST] = ENCENDIDO;
  403a0a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		}
		
		if(gpio_pin_is_low(APERTURA_IZQUIERDA))
  403a0e:	201d      	movs	r0, #29
  403a10:	4b10      	ldr	r3, [pc, #64]	; (403a54 <main+0x9e8>)
  403a12:	4798      	blx	r3
  403a14:	b930      	cbnz	r0, 403a24 <main+0x9b8>
		{
			port_slots_read[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  403a16:	4b10      	ldr	r3, [pc, #64]	; (403a58 <main+0x9ec>)
  403a18:	2200      	movs	r2, #0
  403a1a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			port_slots_read[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  403a1e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  403a22:	e005      	b.n	403a30 <main+0x9c4>
		}
		else
		{
			port_slots_read[APERTURA_IZQUIERDA_AS_OFST] = ENCENDIDO;
  403a24:	4b0c      	ldr	r3, [pc, #48]	; (403a58 <main+0x9ec>)
  403a26:	22ff      	movs	r2, #255	; 0xff
  403a28:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			port_slots_read[APERTURA_IZQUIERDA_GU_OFST] = ENCENDIDO;
  403a2c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		}
		
		if(gpio_pin_is_low(EMERGENCIA_PMR))
  403a30:	201e      	movs	r0, #30
  403a32:	4b08      	ldr	r3, [pc, #32]	; (403a54 <main+0x9e8>)
  403a34:	4798      	blx	r3
  403a36:	b988      	cbnz	r0, 403a5c <main+0x9f0>
		{
			port_slots_read[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  403a38:	4b07      	ldr	r3, [pc, #28]	; (403a58 <main+0x9ec>)
  403a3a:	2200      	movs	r2, #0
  403a3c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
			port_slots_read[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  403a40:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  403a44:	e00e      	b.n	403a64 <main+0x9f8>
  403a46:	bf00      	nop
  403a48:	20000708 	.word	0x20000708
  403a4c:	004005d9 	.word	0x004005d9
  403a50:	004005bd 	.word	0x004005bd
  403a54:	004005a1 	.word	0x004005a1
  403a58:	20001008 	.word	0x20001008
		}
		else
		{
			port_slots_read[EMERGENCIA_PMR_GU_OFST] = ENCENDIDO;
  403a5c:	22ff      	movs	r2, #255	; 0xff
  403a5e:	4b75      	ldr	r3, [pc, #468]	; (403c34 <main+0xbc8>)
  403a60:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			port_slots_read[EMERGENCIA_PMR_GU_OFST] = ENCENDIDO;
		}
		
		//	----------------------------------------------------------------------------------------
		if(confirmacion_a_timeout <= 100)
  403a64:	4b74      	ldr	r3, [pc, #464]	; (403c38 <main+0xbcc>)
  403a66:	681b      	ldr	r3, [r3, #0]
  403a68:	2b64      	cmp	r3, #100	; 0x64
  403a6a:	dc02      	bgt.n	403a72 <main+0xa06>
		{
			confirmacion_a_timeout += 1;
  403a6c:	3301      	adds	r3, #1
  403a6e:	4a72      	ldr	r2, [pc, #456]	; (403c38 <main+0xbcc>)
  403a70:	6013      	str	r3, [r2, #0]
		}
		
		if(gpio_pin_is_high(CONFIRMACION_A))
  403a72:	2010      	movs	r0, #16
  403a74:	4b71      	ldr	r3, [pc, #452]	; (403c3c <main+0xbd0>)
  403a76:	4798      	blx	r3
  403a78:	b118      	cbz	r0, 403a82 <main+0xa16>
		{
			//PASO_MODO_A_ON;			// Sin kaba Laboratorio
			confirmacion_a_timeout = 0;
  403a7a:	2200      	movs	r2, #0
  403a7c:	4b6e      	ldr	r3, [pc, #440]	; (403c38 <main+0xbcc>)
  403a7e:	601a      	str	r2, [r3, #0]
  403a80:	e01c      	b.n	403abc <main+0xa50>
		}
		
		if(confirmacion_a_timeout == 100)
  403a82:	4b6d      	ldr	r3, [pc, #436]	; (403c38 <main+0xbcc>)
  403a84:	681b      	ldr	r3, [r3, #0]
  403a86:	2b64      	cmp	r3, #100	; 0x64
  403a88:	d118      	bne.n	403abc <main+0xa50>
		{
			port_slots_read[CONFIRMACION_A_ANT_OFST] += 1;
  403a8a:	4b6a      	ldr	r3, [pc, #424]	; (403c34 <main+0xbc8>)
  403a8c:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
  403a90:	3201      	adds	r2, #1
  403a92:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
			port_slots_read[CONFIRMACION_A_NEW_OFST] += 1;
  403a96:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
  403a9a:	3201      	adds	r2, #1
  403a9c:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
			port_slots_write[PASO_MODO_A_ANT_OFST] = port_slots_default[PASO_MODO_A_ANT_OFST];  //Normal sin Kaba Laboratorio
  403aa0:	4b67      	ldr	r3, [pc, #412]	; (403c40 <main+0xbd4>)
  403aa2:	4a68      	ldr	r2, [pc, #416]	; (403c44 <main+0xbd8>)
  403aa4:	6c11      	ldr	r1, [r2, #64]	; 0x40
  403aa6:	6419      	str	r1, [r3, #64]	; 0x40
			port_slots_write[PASO_MODO_A_NEW_OFST] = port_slots_default[PASO_MODO_A_NEW_OFST];	//Normal sin Kaba labotatorio 
  403aa8:	6f91      	ldr	r1, [r2, #120]	; 0x78
  403aaa:	6799      	str	r1, [r3, #120]	; 0x78
			port_slots_write[PICTOGRAMA_1_OFST] = port_slots_default[PICTOGRAMA_1_OFST];
  403aac:	6c91      	ldr	r1, [r2, #72]	; 0x48
  403aae:	6499      	str	r1, [r3, #72]	; 0x48
			port_slots_write[PICTOGRAMA_2_OFST] = port_slots_default[PICTOGRAMA_2_OFST];
  403ab0:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
  403ab2:	64d9      	str	r1, [r3, #76]	; 0x4c
			port_slots_write[PICTOGRAMA_3_OFST] = port_slots_default[PICTOGRAMA_3_OFST];
  403ab4:	6d11      	ldr	r1, [r2, #80]	; 0x50
  403ab6:	6519      	str	r1, [r3, #80]	; 0x50
			port_slots_write[PICTOGRAMA_4_OFST] = port_slots_default[PICTOGRAMA_4_OFST];
  403ab8:	6d52      	ldr	r2, [r2, #84]	; 0x54
  403aba:	655a      	str	r2, [r3, #84]	; 0x54
		}

		
		if(confirmacion_b_timeout <= 100)
  403abc:	4b62      	ldr	r3, [pc, #392]	; (403c48 <main+0xbdc>)
  403abe:	681b      	ldr	r3, [r3, #0]
  403ac0:	2b64      	cmp	r3, #100	; 0x64
  403ac2:	dc02      	bgt.n	403aca <main+0xa5e>
		{
			confirmacion_b_timeout += 1;
  403ac4:	3301      	adds	r3, #1
  403ac6:	4a60      	ldr	r2, [pc, #384]	; (403c48 <main+0xbdc>)
  403ac8:	6013      	str	r3, [r2, #0]
		}

		if(gpio_pin_is_high(CONFIRMACION_B))
  403aca:	2014      	movs	r0, #20
  403acc:	4b5b      	ldr	r3, [pc, #364]	; (403c3c <main+0xbd0>)
  403ace:	4798      	blx	r3
  403ad0:	b118      	cbz	r0, 403ada <main+0xa6e>
		{
			confirmacion_b_timeout = 0;
  403ad2:	2200      	movs	r2, #0
  403ad4:	4b5c      	ldr	r3, [pc, #368]	; (403c48 <main+0xbdc>)
  403ad6:	601a      	str	r2, [r3, #0]
  403ad8:	e00e      	b.n	403af8 <main+0xa8c>
		}
		
		if(confirmacion_b_timeout == 100)
  403ada:	4b5b      	ldr	r3, [pc, #364]	; (403c48 <main+0xbdc>)
  403adc:	681b      	ldr	r3, [r3, #0]
  403ade:	2b64      	cmp	r3, #100	; 0x64
  403ae0:	d10a      	bne.n	403af8 <main+0xa8c>
		{
			//PASO_MODO_A_OFF; // Sin kaba Laboratorio
			port_slots_read[CONFIRMACION_B_ANT_OFST] += 1;
  403ae2:	4b54      	ldr	r3, [pc, #336]	; (403c34 <main+0xbc8>)
  403ae4:	f893 2081 	ldrb.w	r2, [r3, #129]	; 0x81
  403ae8:	3201      	adds	r2, #1
  403aea:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
			port_slots_read[CONFIRMACION_B_NEW_OFST] += 1;
  403aee:	f893 2083 	ldrb.w	r2, [r3, #131]	; 0x83
  403af2:	3201      	adds	r2, #1
  403af4:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
		//	----------------------------------------------------------------------------------------------------

		

		
  if(gpio_pin_is_low(SENSOR_S))
  403af8:	202b      	movs	r0, #43	; 0x2b
  403afa:	4b50      	ldr	r3, [pc, #320]	; (403c3c <main+0xbd0>)
  403afc:	4798      	blx	r3
  403afe:	b938      	cbnz	r0, 403b10 <main+0xaa4>
  {
	  port_slots_read[SENSOR_S_OFST] = APAGADO;
  403b00:	2200      	movs	r2, #0
  403b02:	4b4c      	ldr	r3, [pc, #304]	; (403c34 <main+0xbc8>)
  403b04:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	  LED_SENS_S_OFF;
  403b08:	2020      	movs	r0, #32
  403b0a:	4b50      	ldr	r3, [pc, #320]	; (403c4c <main+0xbe0>)
  403b0c:	4798      	blx	r3
  403b0e:	e006      	b.n	403b1e <main+0xab2>
  }
  else
  {
	  port_slots_read[SENSOR_S_OFST] = ENCENDIDO;
  403b10:	22ff      	movs	r2, #255	; 0xff
  403b12:	4b48      	ldr	r3, [pc, #288]	; (403c34 <main+0xbc8>)
  403b14:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	  LED_SENS_S_ON;
  403b18:	2020      	movs	r0, #32
  403b1a:	4b4d      	ldr	r3, [pc, #308]	; (403c50 <main+0xbe4>)
  403b1c:	4798      	blx	r3
  }

  if(gpio_pin_is_low(SENSOR_I))
  403b1e:	202d      	movs	r0, #45	; 0x2d
  403b20:	4b46      	ldr	r3, [pc, #280]	; (403c3c <main+0xbd0>)
  403b22:	4798      	blx	r3
  403b24:	b938      	cbnz	r0, 403b36 <main+0xaca>
  {
	  port_slots_read[SENSOR_I_OFST] = APAGADO;
  403b26:	2200      	movs	r2, #0
  403b28:	4b42      	ldr	r3, [pc, #264]	; (403c34 <main+0xbc8>)
  403b2a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
	  LED_SENS_I_OFF;
  403b2e:	2021      	movs	r0, #33	; 0x21
  403b30:	4b46      	ldr	r3, [pc, #280]	; (403c4c <main+0xbe0>)
  403b32:	4798      	blx	r3
  403b34:	e006      	b.n	403b44 <main+0xad8>
  }
  else
  {
	  port_slots_read[SENSOR_I_OFST] = ENCENDIDO;
  403b36:	22ff      	movs	r2, #255	; 0xff
  403b38:	4b3e      	ldr	r3, [pc, #248]	; (403c34 <main+0xbc8>)
  403b3a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
	  LED_SENS_I_ON;
  403b3e:	2021      	movs	r0, #33	; 0x21
  403b40:	4b43      	ldr	r3, [pc, #268]	; (403c50 <main+0xbe4>)
  403b42:	4798      	blx	r3



		//	---------------------------------------------------------------------------------------
		
		if(abierta_pmr_timeout <= 100)
  403b44:	4b43      	ldr	r3, [pc, #268]	; (403c54 <main+0xbe8>)
  403b46:	681b      	ldr	r3, [r3, #0]
  403b48:	2b64      	cmp	r3, #100	; 0x64
  403b4a:	dc02      	bgt.n	403b52 <main+0xae6>
		{
			abierta_pmr_timeout += 1;
  403b4c:	3301      	adds	r3, #1
  403b4e:	4a41      	ldr	r2, [pc, #260]	; (403c54 <main+0xbe8>)
  403b50:	6013      	str	r3, [r2, #0]
		}
		
		if(gpio_pin_is_high(ABIERTA))
  403b52:	2004      	movs	r0, #4
  403b54:	4b39      	ldr	r3, [pc, #228]	; (403c3c <main+0xbd0>)
  403b56:	4798      	blx	r3
  403b58:	b118      	cbz	r0, 403b62 <main+0xaf6>
		{
			abierta_pmr_timeout = 0;
  403b5a:	2200      	movs	r2, #0
  403b5c:	4b3d      	ldr	r3, [pc, #244]	; (403c54 <main+0xbe8>)
  403b5e:	601a      	str	r2, [r3, #0]
  403b60:	e018      	b.n	403b94 <main+0xb28>
		}
		
		if(abierta_pmr_timeout == 100)
  403b62:	4b3c      	ldr	r3, [pc, #240]	; (403c54 <main+0xbe8>)
  403b64:	681b      	ldr	r3, [r3, #0]
  403b66:	2b64      	cmp	r3, #100	; 0x64
  403b68:	d114      	bne.n	403b94 <main+0xb28>
		{
			port_slots_read[ABIERTA_AS_OFST] += 1;
  403b6a:	4b32      	ldr	r3, [pc, #200]	; (403c34 <main+0xbc8>)
  403b6c:	f893 2089 	ldrb.w	r2, [r3, #137]	; 0x89
  403b70:	3201      	adds	r2, #1
  403b72:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
			port_slots_read[ABIERTA_GU_OFST] += 1;
  403b76:	f893 2086 	ldrb.w	r2, [r3, #134]	; 0x86
  403b7a:	3201      	adds	r2, #1
  403b7c:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
			port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  403b80:	4b2f      	ldr	r3, [pc, #188]	; (403c40 <main+0xbd4>)
  403b82:	2200      	movs	r2, #0
  403b84:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  403b88:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
			port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  403b8c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  403b90:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		}
		
		if(cerrada_pmr_timeout <= 100)
  403b94:	4b30      	ldr	r3, [pc, #192]	; (403c58 <main+0xbec>)
  403b96:	681b      	ldr	r3, [r3, #0]
  403b98:	2b64      	cmp	r3, #100	; 0x64
  403b9a:	dc02      	bgt.n	403ba2 <main+0xb36>
		{
			cerrada_pmr_timeout += 1;
  403b9c:	3301      	adds	r3, #1
  403b9e:	4a2e      	ldr	r2, [pc, #184]	; (403c58 <main+0xbec>)
  403ba0:	6013      	str	r3, [r2, #0]
		}
		
		if(gpio_pin_is_high(CERRADA))
  403ba2:	201b      	movs	r0, #27
  403ba4:	4b25      	ldr	r3, [pc, #148]	; (403c3c <main+0xbd0>)
  403ba6:	4798      	blx	r3
  403ba8:	b118      	cbz	r0, 403bb2 <main+0xb46>
		{
			cerrada_pmr_timeout = 0;
  403baa:	2200      	movs	r2, #0
  403bac:	4b2a      	ldr	r3, [pc, #168]	; (403c58 <main+0xbec>)
  403bae:	601a      	str	r2, [r3, #0]
  403bb0:	e00e      	b.n	403bd0 <main+0xb64>
		}
	
		if(cerrada_pmr_timeout == 100)
  403bb2:	4b29      	ldr	r3, [pc, #164]	; (403c58 <main+0xbec>)
  403bb4:	681b      	ldr	r3, [r3, #0]
  403bb6:	2b64      	cmp	r3, #100	; 0x64
  403bb8:	d10a      	bne.n	403bd0 <main+0xb64>
		{
			port_slots_read[CERRADA_AS_OFST] += 1;
  403bba:	4b1e      	ldr	r3, [pc, #120]	; (403c34 <main+0xbc8>)
  403bbc:	f893 208a 	ldrb.w	r2, [r3, #138]	; 0x8a
  403bc0:	3201      	adds	r2, #1
  403bc2:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
			port_slots_read[CERRADA_GU_OFST] += 1;
  403bc6:	f893 2087 	ldrb.w	r2, [r3, #135]	; 0x87
  403bca:	3201      	adds	r2, #1
  403bcc:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
			//port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
			//port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
			//port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
		}

		if(gpio_pin_is_low(ALARMADA))
  403bd0:	201c      	movs	r0, #28
  403bd2:	4b1a      	ldr	r3, [pc, #104]	; (403c3c <main+0xbd0>)
  403bd4:	4798      	blx	r3
  403bd6:	b930      	cbnz	r0, 403be6 <main+0xb7a>
		{
			port_slots_read[ALARMADA_AS_OFST] = APAGADO;
  403bd8:	4b16      	ldr	r3, [pc, #88]	; (403c34 <main+0xbc8>)
  403bda:	2200      	movs	r2, #0
  403bdc:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
			port_slots_read[ALARMADA_GU_OFST] = APAGADO;
  403be0:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
  403be4:	e005      	b.n	403bf2 <main+0xb86>
		}
		else
		{
			port_slots_read[ALARMADA_AS_OFST] = ENCENDIDO;
  403be6:	4b13      	ldr	r3, [pc, #76]	; (403c34 <main+0xbc8>)
  403be8:	22ff      	movs	r2, #255	; 0xff
  403bea:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
			port_slots_read[ALARMADA_GU_OFST] = ENCENDIDO;
  403bee:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

		
		//	-------------------------------------------------------------------------------------------
		

		if(gpio_pin_is_low(EMERGENCIA_PPL))
  403bf2:	202e      	movs	r0, #46	; 0x2e
  403bf4:	4b11      	ldr	r3, [pc, #68]	; (403c3c <main+0xbd0>)
  403bf6:	4798      	blx	r3
  403bf8:	b950      	cbnz	r0, 403c10 <main+0xba4>
		{
			port_slots_read[EMERGENCIA_PPL_OFST] = APAGADO;
  403bfa:	2200      	movs	r2, #0
  403bfc:	4b0d      	ldr	r3, [pc, #52]	; (403c34 <main+0xbc8>)
  403bfe:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
			EMERGENCIA_PASO_OFF;
  403c02:	200e      	movs	r0, #14
  403c04:	4f11      	ldr	r7, [pc, #68]	; (403c4c <main+0xbe0>)
  403c06:	47b8      	blx	r7
			EMERGENCIA_PMR_OFF;
  403c08:	201e      	movs	r0, #30
  403c0a:	47b8      	blx	r7
  403c0c:	f7ff bbe1 	b.w	4033d2 <main+0x366>
		}
		else
		{
			port_slots_read[EMERGENCIA_PPL_OFST] = ENCENDIDO;
  403c10:	22ff      	movs	r2, #255	; 0xff
  403c12:	4b08      	ldr	r3, [pc, #32]	; (403c34 <main+0xbc8>)
  403c14:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
			EMERGENCIA_PASO_ON;
  403c18:	200e      	movs	r0, #14
  403c1a:	4f0d      	ldr	r7, [pc, #52]	; (403c50 <main+0xbe4>)
  403c1c:	47b8      	blx	r7
			EMERGENCIA_PMR_ON;
  403c1e:	201e      	movs	r0, #30
  403c20:	47b8      	blx	r7
  403c22:	f7ff bbd6 	b.w	4033d2 <main+0x366>
  403c26:	490d      	ldr	r1, [pc, #52]	; (403c5c <main+0xbf0>)
* \brief Application entry point for pdc_uart example.
*
* \return Unused (ANSI-C compatibility).
*/
int main(void)
{
  403c28:	2300      	movs	r3, #0
	//escenario_v = 0;   //para KABA
	
	int	i;
	for (i = 0; i < 128; i ++)
	{
		port_slots_write[i] = IGNORAR;
  403c2a:	4c05      	ldr	r4, [pc, #20]	; (403c40 <main+0xbd4>)
  403c2c:	22aa      	movs	r2, #170	; 0xaa
		port_slots_read[i] = IGNORAR;
		port_slots_default[i] = IGNORAR;
  403c2e:	4805      	ldr	r0, [pc, #20]	; (403c44 <main+0xbd8>)
  403c30:	f7ff bbbd 	b.w	4033ae <main+0x342>
  403c34:	20001008 	.word	0x20001008
  403c38:	20000108 	.word	0x20000108
  403c3c:	004005a1 	.word	0x004005a1
  403c40:	20000708 	.word	0x20000708
  403c44:	20000c08 	.word	0x20000c08
  403c48:	2000011c 	.word	0x2000011c
  403c4c:	004005d9 	.word	0x004005d9
  403c50:	004005bd 	.word	0x004005bd
  403c54:	200000f8 	.word	0x200000f8
  403c58:	20000100 	.word	0x20000100
  403c5c:	20001007 	.word	0x20001007

00403c60 <__libc_init_array>:
  403c60:	b570      	push	{r4, r5, r6, lr}
  403c62:	4e0f      	ldr	r6, [pc, #60]	; (403ca0 <__libc_init_array+0x40>)
  403c64:	4d0f      	ldr	r5, [pc, #60]	; (403ca4 <__libc_init_array+0x44>)
  403c66:	1b76      	subs	r6, r6, r5
  403c68:	10b6      	asrs	r6, r6, #2
  403c6a:	d007      	beq.n	403c7c <__libc_init_array+0x1c>
  403c6c:	3d04      	subs	r5, #4
  403c6e:	2400      	movs	r4, #0
  403c70:	3401      	adds	r4, #1
  403c72:	f855 3f04 	ldr.w	r3, [r5, #4]!
  403c76:	4798      	blx	r3
  403c78:	42a6      	cmp	r6, r4
  403c7a:	d1f9      	bne.n	403c70 <__libc_init_array+0x10>
  403c7c:	4e0a      	ldr	r6, [pc, #40]	; (403ca8 <__libc_init_array+0x48>)
  403c7e:	4d0b      	ldr	r5, [pc, #44]	; (403cac <__libc_init_array+0x4c>)
  403c80:	f000 f898 	bl	403db4 <_init>
  403c84:	1b76      	subs	r6, r6, r5
  403c86:	10b6      	asrs	r6, r6, #2
  403c88:	d008      	beq.n	403c9c <__libc_init_array+0x3c>
  403c8a:	3d04      	subs	r5, #4
  403c8c:	2400      	movs	r4, #0
  403c8e:	3401      	adds	r4, #1
  403c90:	f855 3f04 	ldr.w	r3, [r5, #4]!
  403c94:	4798      	blx	r3
  403c96:	42a6      	cmp	r6, r4
  403c98:	d1f9      	bne.n	403c8e <__libc_init_array+0x2e>
  403c9a:	bd70      	pop	{r4, r5, r6, pc}
  403c9c:	bd70      	pop	{r4, r5, r6, pc}
  403c9e:	bf00      	nop
  403ca0:	00403dc0 	.word	0x00403dc0
  403ca4:	00403dc0 	.word	0x00403dc0
  403ca8:	00403dc8 	.word	0x00403dc8
  403cac:	00403dc0 	.word	0x00403dc0

00403cb0 <register_fini>:
  403cb0:	4b02      	ldr	r3, [pc, #8]	; (403cbc <register_fini+0xc>)
  403cb2:	b113      	cbz	r3, 403cba <register_fini+0xa>
  403cb4:	4802      	ldr	r0, [pc, #8]	; (403cc0 <register_fini+0x10>)
  403cb6:	f000 b805 	b.w	403cc4 <atexit>
  403cba:	4770      	bx	lr
  403cbc:	00000000 	.word	0x00000000
  403cc0:	00403cd1 	.word	0x00403cd1

00403cc4 <atexit>:
  403cc4:	4601      	mov	r1, r0
  403cc6:	2000      	movs	r0, #0
  403cc8:	4602      	mov	r2, r0
  403cca:	4603      	mov	r3, r0
  403ccc:	f000 b818 	b.w	403d00 <__register_exitproc>

00403cd0 <__libc_fini_array>:
  403cd0:	b538      	push	{r3, r4, r5, lr}
  403cd2:	4d09      	ldr	r5, [pc, #36]	; (403cf8 <__libc_fini_array+0x28>)
  403cd4:	4c09      	ldr	r4, [pc, #36]	; (403cfc <__libc_fini_array+0x2c>)
  403cd6:	1b64      	subs	r4, r4, r5
  403cd8:	10a4      	asrs	r4, r4, #2
  403cda:	bf18      	it	ne
  403cdc:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  403ce0:	d005      	beq.n	403cee <__libc_fini_array+0x1e>
  403ce2:	3c01      	subs	r4, #1
  403ce4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  403ce8:	4798      	blx	r3
  403cea:	2c00      	cmp	r4, #0
  403cec:	d1f9      	bne.n	403ce2 <__libc_fini_array+0x12>
  403cee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403cf2:	f000 b869 	b.w	403dc8 <_fini>
  403cf6:	bf00      	nop
  403cf8:	00403dd4 	.word	0x00403dd4
  403cfc:	00403dd8 	.word	0x00403dd8

00403d00 <__register_exitproc>:
  403d00:	b5f0      	push	{r4, r5, r6, r7, lr}
  403d02:	4c27      	ldr	r4, [pc, #156]	; (403da0 <__register_exitproc+0xa0>)
  403d04:	b085      	sub	sp, #20
  403d06:	6826      	ldr	r6, [r4, #0]
  403d08:	4607      	mov	r7, r0
  403d0a:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  403d0e:	2c00      	cmp	r4, #0
  403d10:	d040      	beq.n	403d94 <__register_exitproc+0x94>
  403d12:	6865      	ldr	r5, [r4, #4]
  403d14:	2d1f      	cmp	r5, #31
  403d16:	dd1e      	ble.n	403d56 <__register_exitproc+0x56>
  403d18:	4822      	ldr	r0, [pc, #136]	; (403da4 <__register_exitproc+0xa4>)
  403d1a:	b918      	cbnz	r0, 403d24 <__register_exitproc+0x24>
  403d1c:	f04f 30ff 	mov.w	r0, #4294967295
  403d20:	b005      	add	sp, #20
  403d22:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403d24:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403d28:	9103      	str	r1, [sp, #12]
  403d2a:	9202      	str	r2, [sp, #8]
  403d2c:	9301      	str	r3, [sp, #4]
  403d2e:	f3af 8000 	nop.w
  403d32:	9903      	ldr	r1, [sp, #12]
  403d34:	4604      	mov	r4, r0
  403d36:	9a02      	ldr	r2, [sp, #8]
  403d38:	9b01      	ldr	r3, [sp, #4]
  403d3a:	2800      	cmp	r0, #0
  403d3c:	d0ee      	beq.n	403d1c <__register_exitproc+0x1c>
  403d3e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  403d42:	2000      	movs	r0, #0
  403d44:	6025      	str	r5, [r4, #0]
  403d46:	6060      	str	r0, [r4, #4]
  403d48:	4605      	mov	r5, r0
  403d4a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  403d4e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  403d52:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  403d56:	b93f      	cbnz	r7, 403d68 <__register_exitproc+0x68>
  403d58:	1c6b      	adds	r3, r5, #1
  403d5a:	2000      	movs	r0, #0
  403d5c:	3502      	adds	r5, #2
  403d5e:	6063      	str	r3, [r4, #4]
  403d60:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  403d64:	b005      	add	sp, #20
  403d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403d68:	2601      	movs	r6, #1
  403d6a:	40ae      	lsls	r6, r5
  403d6c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  403d70:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  403d74:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  403d78:	2f02      	cmp	r7, #2
  403d7a:	ea42 0206 	orr.w	r2, r2, r6
  403d7e:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  403d82:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  403d86:	d1e7      	bne.n	403d58 <__register_exitproc+0x58>
  403d88:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  403d8c:	431e      	orrs	r6, r3
  403d8e:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  403d92:	e7e1      	b.n	403d58 <__register_exitproc+0x58>
  403d94:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  403d98:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  403d9c:	e7b9      	b.n	403d12 <__register_exitproc+0x12>
  403d9e:	bf00      	nop
  403da0:	00403db0 	.word	0x00403db0
  403da4:	00000000 	.word	0x00000000
  403da8:	00000512 	.word	0x00000512
  403dac:	00000043 	.word	0x00000043

00403db0 <_global_impure_ptr>:
  403db0:	20000128                                (.. 

00403db4 <_init>:
  403db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403db6:	bf00      	nop
  403db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403dba:	bc08      	pop	{r3}
  403dbc:	469e      	mov	lr, r3
  403dbe:	4770      	bx	lr

00403dc0 <__init_array_start>:
  403dc0:	00403cb1 	.word	0x00403cb1

00403dc4 <__frame_dummy_init_array_entry>:
  403dc4:	004000f5                                ..@.

00403dc8 <_fini>:
  403dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403dca:	bf00      	nop
  403dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403dce:	bc08      	pop	{r3}
  403dd0:	469e      	mov	lr, r3
  403dd2:	4770      	bx	lr

00403dd4 <__fini_array_start>:
  403dd4:	004000d1 	.word	0x004000d1

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <SystemInit>:
2000000c:	f44f 7240 	mov.w	r2, #768	; 0x300
20000010:	4b1f      	ldr	r3, [pc, #124]	; (20000090 <SystemInit+0x84>)
20000012:	601a      	str	r2, [r3, #0]
20000014:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
20000018:	6a1b      	ldr	r3, [r3, #32]
2000001a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
2000001e:	d107      	bne.n	20000030 <SystemInit+0x24>
20000020:	4a1c      	ldr	r2, [pc, #112]	; (20000094 <SystemInit+0x88>)
20000022:	4b1d      	ldr	r3, [pc, #116]	; (20000098 <SystemInit+0x8c>)
20000024:	621a      	str	r2, [r3, #32]
20000026:	461a      	mov	r2, r3
20000028:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002a:	f013 0f01 	tst.w	r3, #1
2000002e:	d0fb      	beq.n	20000028 <SystemInit+0x1c>
20000030:	4a1a      	ldr	r2, [pc, #104]	; (2000009c <SystemInit+0x90>)
20000032:	4b19      	ldr	r3, [pc, #100]	; (20000098 <SystemInit+0x8c>)
20000034:	621a      	str	r2, [r3, #32]
20000036:	461a      	mov	r2, r3
20000038:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000003a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
2000003e:	d0fb      	beq.n	20000038 <SystemInit+0x2c>
20000040:	4b15      	ldr	r3, [pc, #84]	; (20000098 <SystemInit+0x8c>)
20000042:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000044:	f022 0203 	bic.w	r2, r2, #3
20000048:	f042 0201 	orr.w	r2, r2, #1
2000004c:	631a      	str	r2, [r3, #48]	; 0x30
2000004e:	461a      	mov	r2, r3
20000050:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000052:	f013 0f08 	tst.w	r3, #8
20000056:	d0fb      	beq.n	20000050 <SystemInit+0x44>
20000058:	4a11      	ldr	r2, [pc, #68]	; (200000a0 <SystemInit+0x94>)
2000005a:	4b0f      	ldr	r3, [pc, #60]	; (20000098 <SystemInit+0x8c>)
2000005c:	629a      	str	r2, [r3, #40]	; 0x28
2000005e:	461a      	mov	r2, r3
20000060:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000062:	f013 0f02 	tst.w	r3, #2
20000066:	d0fb      	beq.n	20000060 <SystemInit+0x54>
20000068:	2211      	movs	r2, #17
2000006a:	4b0b      	ldr	r3, [pc, #44]	; (20000098 <SystemInit+0x8c>)
2000006c:	631a      	str	r2, [r3, #48]	; 0x30
2000006e:	461a      	mov	r2, r3
20000070:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000072:	f013 0f08 	tst.w	r3, #8
20000076:	d0fb      	beq.n	20000070 <SystemInit+0x64>
20000078:	2212      	movs	r2, #18
2000007a:	4b07      	ldr	r3, [pc, #28]	; (20000098 <SystemInit+0x8c>)
2000007c:	631a      	str	r2, [r3, #48]	; 0x30
2000007e:	461a      	mov	r2, r3
20000080:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000082:	f013 0f08 	tst.w	r3, #8
20000086:	d0fb      	beq.n	20000080 <SystemInit+0x74>
20000088:	4a06      	ldr	r2, [pc, #24]	; (200000a4 <SystemInit+0x98>)
2000008a:	4b07      	ldr	r3, [pc, #28]	; (200000a8 <SystemInit+0x9c>)
2000008c:	601a      	str	r2, [r3, #0]
2000008e:	4770      	bx	lr
20000090:	400e0a00 	.word	0x400e0a00
20000094:	00370809 	.word	0x00370809
20000098:	400e0400 	.word	0x400e0400
2000009c:	01370809 	.word	0x01370809
200000a0:	201f3f03 	.word	0x201f3f03
200000a4:	03d09000 	.word	0x03d09000
200000a8:	200000f4 	.word	0x200000f4

200000ac <system_init_flash>:
200000ac:	4b0c      	ldr	r3, [pc, #48]	; (200000e0 <system_init_flash+0x34>)
200000ae:	4298      	cmp	r0, r3
200000b0:	d803      	bhi.n	200000ba <system_init_flash+0xe>
200000b2:	2200      	movs	r2, #0
200000b4:	4b0b      	ldr	r3, [pc, #44]	; (200000e4 <system_init_flash+0x38>)
200000b6:	601a      	str	r2, [r3, #0]
200000b8:	4770      	bx	lr
200000ba:	4b0b      	ldr	r3, [pc, #44]	; (200000e8 <system_init_flash+0x3c>)
200000bc:	4298      	cmp	r0, r3
200000be:	d804      	bhi.n	200000ca <system_init_flash+0x1e>
200000c0:	f44f 7280 	mov.w	r2, #256	; 0x100
200000c4:	4b07      	ldr	r3, [pc, #28]	; (200000e4 <system_init_flash+0x38>)
200000c6:	601a      	str	r2, [r3, #0]
200000c8:	4770      	bx	lr
200000ca:	4b08      	ldr	r3, [pc, #32]	; (200000ec <system_init_flash+0x40>)
200000cc:	4298      	cmp	r0, r3
200000ce:	bf94      	ite	ls
200000d0:	f44f 7200 	movls.w	r2, #512	; 0x200
200000d4:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000d8:	4b02      	ldr	r3, [pc, #8]	; (200000e4 <system_init_flash+0x38>)
200000da:	601a      	str	r2, [r3, #0]
200000dc:	4770      	bx	lr
200000de:	bf00      	nop
200000e0:	0103663f 	.word	0x0103663f
200000e4:	400e0a00 	.word	0x400e0a00
200000e8:	01c9c37f 	.word	0x01c9c37f
200000ec:	0337f97f 	.word	0x0337f97f

200000f0 <g_interrupt_enabled>:
200000f0:	00000001                                ....

200000f4 <SystemCoreClock>:
200000f4:	003d0900                                ..=.

200000f8 <abierta_pmr_timeout>:
200000f8:	00000065                                e...

200000fc <char_timeout_RS232>:
200000fc:	00000028                                (...

20000100 <cerrada_pmr_timeout>:
20000100:	00000065                                e...

20000104 <init_eltra>:
20000104:	0000fffe                                         .

20000105 <comando_eltra>:
20000105:	650000ff                                         ...

20000108 <confirmacion_a_timeout>:
20000108:	00000065                                e...

2000010c <dev_id>:
2000010c:	000000ff                                ....

20000110 <escenario_temp>:
20000110:	000000ff                                ....

20000114 <inquire_eltra>:
20000114:	00000001                                ....

20000118 <data_leng>:
20000118:	00000100                                ....

2000011c <confirmacion_b_timeout>:
2000011c:	00000065                                e...

20000120 <char_timeout_RS485>:
20000120:	00000014                                ....

20000124 <funcion>:
20000124:	00000020                                 ...

20000128 <impure_data>:
20000128:	00000000 20000414 2000047c 200004e4     ....... |.. ... 
	...
2000015c:	00403dac 00000000 00000000 00000000     .=@.............
	...
200001d0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001e0:	0005deec 0000000b 00000000 00000000     ................
	...
