<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Configuration Register 1 - gpio_config_reg1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Configuration Register 1 - gpio_config_reg1</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___g_p_i_o.html">Component : GPIO Module - ALT_GPIO</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Reports settings of various GPIO configuration parameters</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[1:0] </td><td align="left">R </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_APB_DATA_WIDTH">APB DATA WIDTH</a> </td></tr>
<tr>
<td align="left">[3:2] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_NUM_PORTS">NUM PORTS</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">R </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL">PORT A SINGLE CTL</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">R </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL">PORT B SINGLE CTL</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">R </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL">PORT C SINGLE CTL</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">R </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL">PORT D SINGLE CTL</a> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_HW_PORTA">HW PORTA</a> </td></tr>
<tr>
<td align="left">[11:9] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">R </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_INTR">Port A Interrupt Field</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">R </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_DEBOUNCE">Debounce Field</a> </td></tr>
<tr>
<td align="left">[14] </td><td align="left">R </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS">Encoded GPIO Parameters Available</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">R </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_GPIO_ID">ID Field</a> </td></tr>
<tr>
<td align="left">[20:16] </td><td align="left">R </td><td align="left">0x1f </td><td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ENC_ID_WIDTH">Encoded ID Width Field</a> </td></tr>
<tr>
<td align="left">[31:21] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : APB DATA WIDTH - apb_data_width </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1ac76897890463cc940396bdd8332776"></a><a class="anchor" id="ALT_GPIO_CFG_REG1_APB_DATA_WIDTH"></a></p>
<p>Fixed to support an ABP data bus width of 32-bits.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga9a121d9f740cc5efae90dcb3c9f77a78">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_E_WIDTH32BITS</a> </td><td align="left">0x2 </td><td align="left">APB Data Width = 32-bits </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9a121d9f740cc5efae90dcb3c9f77a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga9a121d9f740cc5efae90dcb3c9f77a78">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_E_WIDTH32BITS</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga9a121d9f740cc5efae90dcb3c9f77a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49684a7518689fac08bb0c06e16e72ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga49684a7518689fac08bb0c06e16e72ee">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga49684a7518689fac08bb0c06e16e72ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd624e4fed848b7e2d8f56ebdb72269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gabdd624e4fed848b7e2d8f56ebdb72269">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabdd624e4fed848b7e2d8f56ebdb72269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd9488f85072c12efacd9a41d8398c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga9cd9488f85072c12efacd9a41d8398c0">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9cd9488f85072c12efacd9a41d8398c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16272336526a4d7d00a8823e767186f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga16272336526a4d7d00a8823e767186f1">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_SET_MSK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:ga16272336526a4d7d00a8823e767186f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bcbdce2a5f7e8858d18e1aa5b9f2244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga0bcbdce2a5f7e8858d18e1aa5b9f2244">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_CLR_MSK</a>&#160;&#160;&#160;0xfffffffc</td></tr>
<tr class="separator:ga0bcbdce2a5f7e8858d18e1aa5b9f2244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0322ced8517a68b55f78ab97f49be72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaf0322ced8517a68b55f78ab97f49be72">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gaf0322ced8517a68b55f78ab97f49be72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad634ee9e586f7a9d7e49f916988abe4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gad634ee9e586f7a9d7e49f916988abe4e">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000003) &gt;&gt; 0)</td></tr>
<tr class="separator:gad634ee9e586f7a9d7e49f916988abe4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ba0216fdb8bb72ebded34d7da1ccb89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga6ba0216fdb8bb72ebded34d7da1ccb89">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000003)</td></tr>
<tr class="separator:ga6ba0216fdb8bb72ebded34d7da1ccb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NUM PORTS - num_ports </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfb9ad9fe0b562116921fed36c276d33e"></a><a class="anchor" id="ALT_GPIO_CFG_REG1_NUM_PORTS"></a></p>
<p>The value of this register is fixed at one port (Port A).</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga2be4cf51615263cfe46d2ccfc3627a2a">ALT_GPIO_CFG_REG1_NUM_PORTS_E_ONEPORTA</a> </td><td align="left">0x0 </td><td align="left">Number of GPIO Ports = 1 </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2be4cf51615263cfe46d2ccfc3627a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga2be4cf51615263cfe46d2ccfc3627a2a">ALT_GPIO_CFG_REG1_NUM_PORTS_E_ONEPORTA</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2be4cf51615263cfe46d2ccfc3627a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga379558f699b699cbec366e8293603d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga379558f699b699cbec366e8293603d47">ALT_GPIO_CFG_REG1_NUM_PORTS_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga379558f699b699cbec366e8293603d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga359949f523fb58e8811a25c4eddcbb81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga359949f523fb58e8811a25c4eddcbb81">ALT_GPIO_CFG_REG1_NUM_PORTS_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga359949f523fb58e8811a25c4eddcbb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6900aed876aaf67e0c8dd0d5c35088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga8c6900aed876aaf67e0c8dd0d5c35088">ALT_GPIO_CFG_REG1_NUM_PORTS_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga8c6900aed876aaf67e0c8dd0d5c35088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686d39375dbcfb236a919ff6cb55a730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga686d39375dbcfb236a919ff6cb55a730">ALT_GPIO_CFG_REG1_NUM_PORTS_SET_MSK</a>&#160;&#160;&#160;0x0000000c</td></tr>
<tr class="separator:ga686d39375dbcfb236a919ff6cb55a730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1daf06b0db3b53c950edab9870bfe601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga1daf06b0db3b53c950edab9870bfe601">ALT_GPIO_CFG_REG1_NUM_PORTS_CLR_MSK</a>&#160;&#160;&#160;0xfffffff3</td></tr>
<tr class="separator:ga1daf06b0db3b53c950edab9870bfe601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18523bfad28a138e8028df230b614ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gae18523bfad28a138e8028df230b614ed">ALT_GPIO_CFG_REG1_NUM_PORTS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae18523bfad28a138e8028df230b614ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10ed60168d2263502dfe24fa94be19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaa10ed60168d2263502dfe24fa94be19b">ALT_GPIO_CFG_REG1_NUM_PORTS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000000c) &gt;&gt; 2)</td></tr>
<tr class="separator:gaa10ed60168d2263502dfe24fa94be19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf169f28f1acb3c15e380c4b35ca72107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaf169f28f1acb3c15e380c4b35ca72107">ALT_GPIO_CFG_REG1_NUM_PORTS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x0000000c)</td></tr>
<tr class="separator:gaf169f28f1acb3c15e380c4b35ca72107"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PORT A SINGLE CTL - porta_single_ctl </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa9dbb1cfed83bcffaa2f8d260fd7ab52"></a><a class="anchor" id="ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL"></a></p>
<p>Indicates the mode of operation of Port A to be software controlled only.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaf7469f4ba0afd5c1cd745aa5e146d496">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_E_SOFTCTLONLY</a> </td><td align="left">0x1 </td><td align="left">Software Enabled Individual Port Control </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf7469f4ba0afd5c1cd745aa5e146d496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaf7469f4ba0afd5c1cd745aa5e146d496">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_E_SOFTCTLONLY</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaf7469f4ba0afd5c1cd745aa5e146d496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6424924cf117a5c408418d0e9bdd8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaad6424924cf117a5c408418d0e9bdd8c">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaad6424924cf117a5c408418d0e9bdd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdab18970560f9013008e416a89210e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga9cdab18970560f9013008e416a89210e">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9cdab18970560f9013008e416a89210e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8badd265e1a06f801aab3de842d02c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga8badd265e1a06f801aab3de842d02c25">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8badd265e1a06f801aab3de842d02c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890fb652b76f169a8dbd2140c9753f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga890fb652b76f169a8dbd2140c9753f0e">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga890fb652b76f169a8dbd2140c9753f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e79636d8e17d3225fe11c1033d0779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gae3e79636d8e17d3225fe11c1033d0779">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gae3e79636d8e17d3225fe11c1033d0779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa126b9ff8acebdf5c14febb396e387bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaa126b9ff8acebdf5c14febb396e387bb">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa126b9ff8acebdf5c14febb396e387bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0850215f3964cc6c231acca583cd892c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga0850215f3964cc6c231acca583cd892c">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga0850215f3964cc6c231acca583cd892c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebba05bea8e3beb92a3cc7b73128354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga7ebba05bea8e3beb92a3cc7b73128354">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga7ebba05bea8e3beb92a3cc7b73128354"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PORT B SINGLE CTL - portb_single_ctl </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4d70e227ace56208ae3bd9ef1a1f82ef"></a><a class="anchor" id="ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL"></a></p>
<p>Indicates the mode of operation of Port B to be software controlled only. Ignored because there is no Port B in the GPIO.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga18d82c6e83ea6878fdc497a0128ca300">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_E_SOFTCTLONLY</a> </td><td align="left">0x1 </td><td align="left">Software Enabled Individual Port Control </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga18d82c6e83ea6878fdc497a0128ca300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga18d82c6e83ea6878fdc497a0128ca300">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_E_SOFTCTLONLY</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga18d82c6e83ea6878fdc497a0128ca300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfe867756483eab48feb0354e376b7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gadfe867756483eab48feb0354e376b7e1">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gadfe867756483eab48feb0354e376b7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661b97ee8bfdc78ad8e84497480ebe6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga661b97ee8bfdc78ad8e84497480ebe6d">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga661b97ee8bfdc78ad8e84497480ebe6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dac4a73dbc3c1ad2bbf783f34c91a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga6dac4a73dbc3c1ad2bbf783f34c91a8c">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6dac4a73dbc3c1ad2bbf783f34c91a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b026630f3ba9803b265e4541981c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gae2b026630f3ba9803b265e4541981c8b">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gae2b026630f3ba9803b265e4541981c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c1776dda71b550aff3f1c0a61386d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gad1c1776dda71b550aff3f1c0a61386d5">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gad1c1776dda71b550aff3f1c0a61386d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a723c37d75af37078f44720a31473d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga25a723c37d75af37078f44720a31473d">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga25a723c37d75af37078f44720a31473d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a26b9ca7ab1e9eca4a79880fff34e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga2a26b9ca7ab1e9eca4a79880fff34e57">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga2a26b9ca7ab1e9eca4a79880fff34e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9e3e041e3f36baa32b79d47d5ffc83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gafd9e3e041e3f36baa32b79d47d5ffc83">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gafd9e3e041e3f36baa32b79d47d5ffc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PORT C SINGLE CTL - portc_single_ctl </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd4fc64fb6375797bf5330ff188746a3d"></a><a class="anchor" id="ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL"></a></p>
<p>Indicates the mode of operation of Port C to be software controlled only. Ignored because there is no Port C in the GPIO.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga8390ac021b14135398a36926bd9d6f2c">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_E_SOFTCTLONLY</a> </td><td align="left">0x1 </td><td align="left">Software Enabled Individual Port Control </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8390ac021b14135398a36926bd9d6f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga8390ac021b14135398a36926bd9d6f2c">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_E_SOFTCTLONLY</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8390ac021b14135398a36926bd9d6f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229be25cca043ec341f07b8e50586743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga229be25cca043ec341f07b8e50586743">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga229be25cca043ec341f07b8e50586743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d10b974963c74eaf1b2d4913089cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gad5d10b974963c74eaf1b2d4913089cb0">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gad5d10b974963c74eaf1b2d4913089cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14ddc26c9a1a56f0d4acf4a727dac0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gac14ddc26c9a1a56f0d4acf4a727dac0f">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac14ddc26c9a1a56f0d4acf4a727dac0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88247ce26c2e5f10721e4a4f56896a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga88247ce26c2e5f10721e4a4f56896a60">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ga88247ce26c2e5f10721e4a4f56896a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf753e5f210e875c33fe585c4e78ed447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaf753e5f210e875c33fe585c4e78ed447">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:gaf753e5f210e875c33fe585c4e78ed447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0326941956b61e2567795144857cef85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga0326941956b61e2567795144857cef85">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga0326941956b61e2567795144857cef85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7c86d4d4228934978944c328b0f5f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaba7c86d4d4228934978944c328b0f5f6">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:gaba7c86d4d4228934978944c328b0f5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99f82cccb5798b7f1dac74f8dbe46e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaa99f82cccb5798b7f1dac74f8dbe46e0">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:gaa99f82cccb5798b7f1dac74f8dbe46e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PORT D SINGLE CTL - portd_single_ctl </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf3b9d950a8ddd4997b8b5f3818d33193"></a><a class="anchor" id="ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL"></a></p>
<p>Indicates the mode of operation of Port D to be software controlled only. Ignored because there is no Port D in the GPIO.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga11c33a6663de3e42d87e2ca8c46485b2">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_E_SOFTCTLONLY</a> </td><td align="left">0x1 </td><td align="left">Software Enabled Individual Port Control </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga11c33a6663de3e42d87e2ca8c46485b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga11c33a6663de3e42d87e2ca8c46485b2">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_E_SOFTCTLONLY</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga11c33a6663de3e42d87e2ca8c46485b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6947773e153b82ae3ebb5dd79a483403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga6947773e153b82ae3ebb5dd79a483403">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga6947773e153b82ae3ebb5dd79a483403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ab31dc742ec9f22bed74d88f69bbca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga51ab31dc742ec9f22bed74d88f69bbca">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga51ab31dc742ec9f22bed74d88f69bbca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b0be87247b5b2dbae36ebf9eb8a9cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaf2b0be87247b5b2dbae36ebf9eb8a9cd">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf2b0be87247b5b2dbae36ebf9eb8a9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab084c2b8fbd06430ea25a8913ea53578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gab084c2b8fbd06430ea25a8913ea53578">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:gab084c2b8fbd06430ea25a8913ea53578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac393f98c3340af1a5244e97a64791c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gac393f98c3340af1a5244e97a64791c56">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:gac393f98c3340af1a5244e97a64791c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc5ab19cda651aab53589668d9a18db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaefc5ab19cda651aab53589668d9a18db">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaefc5ab19cda651aab53589668d9a18db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44d989ce9838e6d54340a3be9e1718d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gad44d989ce9838e6d54340a3be9e1718d">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:gad44d989ce9838e6d54340a3be9e1718d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c86b4cb8b91e40a4f9aa64bc92c47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gad6c86b4cb8b91e40a4f9aa64bc92c47a">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:gad6c86b4cb8b91e40a4f9aa64bc92c47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : HW PORTA - hw_porta </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1ce9f2d169f87e5564801593068a891c"></a><a class="anchor" id="ALT_GPIO_CFG_REG1_HW_PORTA"></a></p>
<p>The value is fixed to enable Port A configuration to be controlled by software only.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaad9a118ecbc82a54ab03ac44ba0c85cd">ALT_GPIO_CFG_REG1_HW_PORTA_E_PORTANOHARD</a> </td><td align="left">0x0 </td><td align="left">Software Configuration Control Enabled </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaad9a118ecbc82a54ab03ac44ba0c85cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaad9a118ecbc82a54ab03ac44ba0c85cd">ALT_GPIO_CFG_REG1_HW_PORTA_E_PORTANOHARD</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaad9a118ecbc82a54ab03ac44ba0c85cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d3d58bc45f27379ac8a57cad9d4aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gac0d3d58bc45f27379ac8a57cad9d4aea">ALT_GPIO_CFG_REG1_HW_PORTA_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gac0d3d58bc45f27379ac8a57cad9d4aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae23ad896b09fb54f66459ee59648b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga9ae23ad896b09fb54f66459ee59648b1">ALT_GPIO_CFG_REG1_HW_PORTA_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga9ae23ad896b09fb54f66459ee59648b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225848a5b031db1d99a0a4589fdfc4b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga225848a5b031db1d99a0a4589fdfc4b6">ALT_GPIO_CFG_REG1_HW_PORTA_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga225848a5b031db1d99a0a4589fdfc4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadbe2d3da98786ff3be14100311fe0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaadbe2d3da98786ff3be14100311fe0d8">ALT_GPIO_CFG_REG1_HW_PORTA_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:gaadbe2d3da98786ff3be14100311fe0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321bdc45ff991b7e088eb5fac3fcd9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga321bdc45ff991b7e088eb5fac3fcd9a1">ALT_GPIO_CFG_REG1_HW_PORTA_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga321bdc45ff991b7e088eb5fac3fcd9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784a1e33272e832fbaecf3d667ff5d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga784a1e33272e832fbaecf3d667ff5d94">ALT_GPIO_CFG_REG1_HW_PORTA_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga784a1e33272e832fbaecf3d667ff5d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8101241f59055607726e7e7f86c0b917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga8101241f59055607726e7e7f86c0b917">ALT_GPIO_CFG_REG1_HW_PORTA_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga8101241f59055607726e7e7f86c0b917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb4ebb551ad513175a2aaf4f9019966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaaeb4ebb551ad513175a2aaf4f9019966">ALT_GPIO_CFG_REG1_HW_PORTA_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:gaaeb4ebb551ad513175a2aaf4f9019966"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Port A Interrupt Field - porta_intr </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp576dea85a13d94b7973acae26c4fcbb9"></a><a class="anchor" id="ALT_GPIO_CFG_REG1_PORTA_INTR"></a></p>
<p>The value of this field is fixed to allow interrupts on Port A.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaa6e9f5abd7c82ac602484f8cff02c41c">ALT_GPIO_CFG_REG1_PORTA_INTR_E_PORTAINTERR</a> </td><td align="left">0x1 </td><td align="left">Port A Interrupts Enabled </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa6e9f5abd7c82ac602484f8cff02c41c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaa6e9f5abd7c82ac602484f8cff02c41c">ALT_GPIO_CFG_REG1_PORTA_INTR_E_PORTAINTERR</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa6e9f5abd7c82ac602484f8cff02c41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449a9062c83e6595678aefe3153e6f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga449a9062c83e6595678aefe3153e6f89">ALT_GPIO_CFG_REG1_PORTA_INTR_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga449a9062c83e6595678aefe3153e6f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e37759884f810a3b69cf38d6b839ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaf8e37759884f810a3b69cf38d6b839ed">ALT_GPIO_CFG_REG1_PORTA_INTR_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaf8e37759884f810a3b69cf38d6b839ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbcbbca22fbbc6eb43d5e10f7637dfdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gadbcbbca22fbbc6eb43d5e10f7637dfdf">ALT_GPIO_CFG_REG1_PORTA_INTR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gadbcbbca22fbbc6eb43d5e10f7637dfdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga342a52691fa32eb82cf3017f603fb956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga342a52691fa32eb82cf3017f603fb956">ALT_GPIO_CFG_REG1_PORTA_INTR_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:ga342a52691fa32eb82cf3017f603fb956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8546edbe24b75846b7102813641aaff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga8546edbe24b75846b7102813641aaff4">ALT_GPIO_CFG_REG1_PORTA_INTR_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:ga8546edbe24b75846b7102813641aaff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa399dd1e5d068ac6501ba7a776790060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaa399dd1e5d068ac6501ba7a776790060">ALT_GPIO_CFG_REG1_PORTA_INTR_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa399dd1e5d068ac6501ba7a776790060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56610458376233cc21dfba3629b5479a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga56610458376233cc21dfba3629b5479a">ALT_GPIO_CFG_REG1_PORTA_INTR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga56610458376233cc21dfba3629b5479a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88401efbcf4e4f10c0780a1f27be2d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga88401efbcf4e4f10c0780a1f27be2d5a">ALT_GPIO_CFG_REG1_PORTA_INTR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:ga88401efbcf4e4f10c0780a1f27be2d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Debounce Field - debounce </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp37d11d4e60961a2fb1ba43470e9eca4b"></a><a class="anchor" id="ALT_GPIO_CFG_REG1_DEBOUNCE"></a></p>
<p>The value of this field is fixed to allow debouncing of the Port A signals.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gac20306150378e0916b218a5cb5ece303">ALT_GPIO_CFG_REG1_DEBOUNCE_E_DEBOUNCEA</a> </td><td align="left">0x1 </td><td align="left">Debounce is Enabled </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac20306150378e0916b218a5cb5ece303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gac20306150378e0916b218a5cb5ece303">ALT_GPIO_CFG_REG1_DEBOUNCE_E_DEBOUNCEA</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gac20306150378e0916b218a5cb5ece303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b723b429a9279ffccd0183cedf8fe3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga4b723b429a9279ffccd0183cedf8fe3a">ALT_GPIO_CFG_REG1_DEBOUNCE_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga4b723b429a9279ffccd0183cedf8fe3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655e55654af355005d147b9a12f3a4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga655e55654af355005d147b9a12f3a4f0">ALT_GPIO_CFG_REG1_DEBOUNCE_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga655e55654af355005d147b9a12f3a4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e765f7c93438212b26432fbdec7a772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga5e765f7c93438212b26432fbdec7a772">ALT_GPIO_CFG_REG1_DEBOUNCE_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5e765f7c93438212b26432fbdec7a772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319ecdfd26483130a6046aff1e5675fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga319ecdfd26483130a6046aff1e5675fe">ALT_GPIO_CFG_REG1_DEBOUNCE_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga319ecdfd26483130a6046aff1e5675fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae193ef6ee6b3c3602d1e3b7016f5de1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gae193ef6ee6b3c3602d1e3b7016f5de1b">ALT_GPIO_CFG_REG1_DEBOUNCE_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:gae193ef6ee6b3c3602d1e3b7016f5de1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67010c5297e43585ac4249737a76092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gae67010c5297e43585ac4249737a76092">ALT_GPIO_CFG_REG1_DEBOUNCE_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gae67010c5297e43585ac4249737a76092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cb47126a4c8647de8fc2eb8fe027a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga93cb47126a4c8647de8fc2eb8fe027a9">ALT_GPIO_CFG_REG1_DEBOUNCE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga93cb47126a4c8647de8fc2eb8fe027a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246bce6bb3f79d7b9e999fbb043d25e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga246bce6bb3f79d7b9e999fbb043d25e8">ALT_GPIO_CFG_REG1_DEBOUNCE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga246bce6bb3f79d7b9e999fbb043d25e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Encoded GPIO Parameters Available - add_encoded_params </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa0cbc7d3665a322e1a3053116da188d7"></a><a class="anchor" id="ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS"></a></p>
<p>Fixed to allow the indentification of the Designware IP component.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga1f07c2352f91efe27b12b8f08ac92132">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_E_ADDENCPARAMS</a> </td><td align="left">0x1 </td><td align="left">Enable IP indentification </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1f07c2352f91efe27b12b8f08ac92132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga1f07c2352f91efe27b12b8f08ac92132">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_E_ADDENCPARAMS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga1f07c2352f91efe27b12b8f08ac92132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01c20a2c04aec4d5177cac6743ec9f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gae01c20a2c04aec4d5177cac6743ec9f7">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gae01c20a2c04aec4d5177cac6743ec9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87b0f010cee1bd012bef907467aaa5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gab87b0f010cee1bd012bef907467aaa5e">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gab87b0f010cee1bd012bef907467aaa5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1f76d7277b13bfe2e46191607d78b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaca1f76d7277b13bfe2e46191607d78b3">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaca1f76d7277b13bfe2e46191607d78b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddfec77d604f49311f889d505eb0670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga6ddfec77d604f49311f889d505eb0670">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_SET_MSK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:ga6ddfec77d604f49311f889d505eb0670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac469df4ac580ebccca959a4e10672c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gac469df4ac580ebccca959a4e10672c89">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_CLR_MSK</a>&#160;&#160;&#160;0xffffbfff</td></tr>
<tr class="separator:gac469df4ac580ebccca959a4e10672c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e14096c2cf764825e43214e595be92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga9e14096c2cf764825e43214e595be92d">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga9e14096c2cf764825e43214e595be92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de45d4245972e937c9746fbe2f065ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga6de45d4245972e937c9746fbe2f065ef">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga6de45d4245972e937c9746fbe2f065ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1410ca6401a07baebae7b590d9cf16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gabe1410ca6401a07baebae7b590d9cf16">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td></tr>
<tr class="separator:gabe1410ca6401a07baebae7b590d9cf16"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ID Field - gpio_id </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf6994c5c5e42753f4e08fa816e7003cc"></a><a class="anchor" id="ALT_GPIO_CFG_REG1_GPIO_ID"></a></p>
<p>Provides an ID code value</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga8a99e48d1f7a02054c714e78ae45cc63">ALT_GPIO_CFG_REG1_GPIO_ID_E_IDCODE</a> </td><td align="left">0x1 </td><td align="left">GPIO ID Code </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8a99e48d1f7a02054c714e78ae45cc63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga8a99e48d1f7a02054c714e78ae45cc63">ALT_GPIO_CFG_REG1_GPIO_ID_E_IDCODE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8a99e48d1f7a02054c714e78ae45cc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga073e9dc40fc73acaddee2c71940fdd41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga073e9dc40fc73acaddee2c71940fdd41">ALT_GPIO_CFG_REG1_GPIO_ID_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga073e9dc40fc73acaddee2c71940fdd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec39fe1c0870a3cd4ca52f75a3b717d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga6ec39fe1c0870a3cd4ca52f75a3b717d">ALT_GPIO_CFG_REG1_GPIO_ID_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga6ec39fe1c0870a3cd4ca52f75a3b717d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cb69ed0fa65bba0de546127e65576ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga8cb69ed0fa65bba0de546127e65576ea">ALT_GPIO_CFG_REG1_GPIO_ID_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8cb69ed0fa65bba0de546127e65576ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbee35846124e52b607dc78f527074f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gacbee35846124e52b607dc78f527074f8">ALT_GPIO_CFG_REG1_GPIO_ID_SET_MSK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:gacbee35846124e52b607dc78f527074f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd984b890acf2f77d1b130d5ce0eff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga8bd984b890acf2f77d1b130d5ce0eff8">ALT_GPIO_CFG_REG1_GPIO_ID_CLR_MSK</a>&#160;&#160;&#160;0xffff7fff</td></tr>
<tr class="separator:ga8bd984b890acf2f77d1b130d5ce0eff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad9bd153019205fde467df22c379719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaaad9bd153019205fde467df22c379719">ALT_GPIO_CFG_REG1_GPIO_ID_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaaad9bd153019205fde467df22c379719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe40acbf96c3f464b4c0d3adaa1a20a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga2fe40acbf96c3f464b4c0d3adaa1a20a">ALT_GPIO_CFG_REG1_GPIO_ID_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td></tr>
<tr class="separator:ga2fe40acbf96c3f464b4c0d3adaa1a20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff8fda11bc78ef318fc04baa5790f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga9ff8fda11bc78ef318fc04baa5790f78">ALT_GPIO_CFG_REG1_GPIO_ID_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td></tr>
<tr class="separator:ga9ff8fda11bc78ef318fc04baa5790f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Encoded ID Width Field - encoded_id_width </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3154cb01153bd1925175403be900f798"></a><a class="anchor" id="ALT_GPIO_CFG_REG1_ENC_ID_WIDTH"></a></p>
<p>This value is fixed at 32 bits.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaa9fb52f25593bf449d12b4192e7770a4">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_E_ENCIDWIDTH</a> </td><td align="left">0x1f </td><td align="left">Width of ID Field </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa9fb52f25593bf449d12b4192e7770a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaa9fb52f25593bf449d12b4192e7770a4">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_E_ENCIDWIDTH</a>&#160;&#160;&#160;0x1f</td></tr>
<tr class="separator:gaa9fb52f25593bf449d12b4192e7770a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8299c79e521ec82b7070972d8698aa62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga8299c79e521ec82b7070972d8698aa62">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga8299c79e521ec82b7070972d8698aa62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9c7bbee0d90cb2eaba04e827a83894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga4f9c7bbee0d90cb2eaba04e827a83894">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_MSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga4f9c7bbee0d90cb2eaba04e827a83894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846e94b3470e3af3aecac11e88f212c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga846e94b3470e3af3aecac11e88f212c1">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga846e94b3470e3af3aecac11e88f212c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d3816ce37cf5e23bdb7610b729d283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga34d3816ce37cf5e23bdb7610b729d283">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_SET_MSK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:ga34d3816ce37cf5e23bdb7610b729d283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b6d41482ebb89fd68851706295f58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#gaf8b6d41482ebb89fd68851706295f58e">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_CLR_MSK</a>&#160;&#160;&#160;0xffe0ffff</td></tr>
<tr class="separator:gaf8b6d41482ebb89fd68851706295f58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bcbcb5b361eba4d1975df07b977d96f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga8bcbcb5b361eba4d1975df07b977d96f">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_RESET</a>&#160;&#160;&#160;0x1f</td></tr>
<tr class="separator:ga8bcbcb5b361eba4d1975df07b977d96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9916e197371be925bfffc7cfd8535591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga9916e197371be925bfffc7cfd8535591">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x001f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga9916e197371be925bfffc7cfd8535591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217de91df52739ce79e517d8f34f7cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga217de91df52739ce79e517d8f34f7cc9">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x001f0000)</td></tr>
<tr class="separator:ga217de91df52739ce79e517d8f34f7cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___g_p_i_o___c_f_g___r_e_g1__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#struct_a_l_t___g_p_i_o___c_f_g___r_e_g1__s">ALT_GPIO_CFG_REG1_s</a></td></tr>
<tr class="separator:struct_a_l_t___g_p_i_o___c_f_g___r_e_g1__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga95b5bb75aa704fb7949f8f9d96690b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga95b5bb75aa704fb7949f8f9d96690b05">ALT_GPIO_CFG_REG1_OFST</a>&#160;&#160;&#160;0x74</td></tr>
<tr class="separator:ga95b5bb75aa704fb7949f8f9d96690b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bbfd3e741651d3e688813af0b14bf2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga1bbfd3e741651d3e688813af0b14bf2c">ALT_GPIO_CFG_REG1_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga95b5bb75aa704fb7949f8f9d96690b05">ALT_GPIO_CFG_REG1_OFST</a>))</td></tr>
<tr class="separator:ga1bbfd3e741651d3e688813af0b14bf2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga1b8363cbf33980588422451457c86024"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#struct_a_l_t___g_p_i_o___c_f_g___r_e_g1__s">ALT_GPIO_CFG_REG1_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga1b8363cbf33980588422451457c86024">ALT_GPIO_CFG_REG1_t</a></td></tr>
<tr class="separator:ga1b8363cbf33980588422451457c86024"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___g_p_i_o___c_f_g___r_e_g1__s" id="struct_a_l_t___g_p_i_o___c_f_g___r_e_g1__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_GPIO_CFG_REG1_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html">ALT_GPIO_CFG_REG1</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8843ace4d6ed89151eafe938ef33e8b0"></a>const uint32_t</td>
<td class="fieldname">
apb_data_width: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_APB_DATA_WIDTH">APB DATA WIDTH</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a91b37183a67522d1219b59bdf5be4283"></a>const uint32_t</td>
<td class="fieldname">
num_ports: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_NUM_PORTS">NUM PORTS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae140571b080f638cb510060329ad93f9"></a>const uint32_t</td>
<td class="fieldname">
porta_single_ctl: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL">PORT A SINGLE CTL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7db74877d42b865030909a4a1f28b27f"></a>const uint32_t</td>
<td class="fieldname">
portb_single_ctl: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL">PORT B SINGLE CTL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaabd2d72a1fb279820fde718a7f597ba"></a>const uint32_t</td>
<td class="fieldname">
portc_single_ctl: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL">PORT C SINGLE CTL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab608827f785e33a36bf7695dc5e0c4f9"></a>const uint32_t</td>
<td class="fieldname">
portd_single_ctl: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL">PORT D SINGLE CTL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0bdb8223fccabcf0d9d81db11969ac13"></a>const uint32_t</td>
<td class="fieldname">
hw_porta: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_HW_PORTA">HW PORTA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abc875d88c5f744edfec87399fdd1f6c8"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a53452b10b16fdef0d9bef055bd50bf9e"></a>const uint32_t</td>
<td class="fieldname">
porta_intr: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_INTR">Port A Interrupt Field</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a869aaa0d8583abc3759d5924f95eb394"></a>const uint32_t</td>
<td class="fieldname">
debounce: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_DEBOUNCE">Debounce Field</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a02d540dfec0b6fbeac587ade92a4df6f"></a>const uint32_t</td>
<td class="fieldname">
add_encoded_params: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS">Encoded GPIO Parameters Available</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3a0e09f4410a4e4a204c2af042f85597"></a>const uint32_t</td>
<td class="fieldname">
gpio_id: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_GPIO_ID">ID Field</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6a1ac6b7c648195666902c3027e67d6f"></a>const uint32_t</td>
<td class="fieldname">
encoded_id_width: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ENC_ID_WIDTH">Encoded ID Width Field</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae94a9bfc1131450ffae99ed798b6e798"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 11</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga9a121d9f740cc5efae90dcb3c9f77a78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_E_WIDTH32BITS&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_APB_DATA_WIDTH">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH</a></p>
<p>APB Data Width = 32-bits </p>

</div>
</div>
<a class="anchor" id="ga49684a7518689fac08bb0c06e16e72ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_APB_DATA_WIDTH">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabdd624e4fed848b7e2d8f56ebdb72269"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_APB_DATA_WIDTH">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9cd9488f85072c12efacd9a41d8398c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_APB_DATA_WIDTH">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga16272336526a4d7d00a8823e767186f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_SET_MSK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_APB_DATA_WIDTH">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0bcbdce2a5f7e8858d18e1aa5b9f2244"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_CLR_MSK&#160;&#160;&#160;0xfffffffc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_APB_DATA_WIDTH">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf0322ced8517a68b55f78ab97f49be72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_APB_DATA_WIDTH">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad634ee9e586f7a9d7e49f916988abe4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000003) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_APB_DATA_WIDTH">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6ba0216fdb8bb72ebded34d7da1ccb89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_APB_DATA_WIDTH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_APB_DATA_WIDTH">ALT_GPIO_CFG_REG1_APB_DATA_WIDTH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2be4cf51615263cfe46d2ccfc3627a2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_NUM_PORTS_E_ONEPORTA&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_NUM_PORTS">ALT_GPIO_CFG_REG1_NUM_PORTS</a></p>
<p>Number of GPIO Ports = 1 </p>

</div>
</div>
<a class="anchor" id="ga379558f699b699cbec366e8293603d47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_NUM_PORTS_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_NUM_PORTS">ALT_GPIO_CFG_REG1_NUM_PORTS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga359949f523fb58e8811a25c4eddcbb81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_NUM_PORTS_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_NUM_PORTS">ALT_GPIO_CFG_REG1_NUM_PORTS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8c6900aed876aaf67e0c8dd0d5c35088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_NUM_PORTS_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_NUM_PORTS">ALT_GPIO_CFG_REG1_NUM_PORTS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga686d39375dbcfb236a919ff6cb55a730"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_NUM_PORTS_SET_MSK&#160;&#160;&#160;0x0000000c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_NUM_PORTS">ALT_GPIO_CFG_REG1_NUM_PORTS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1daf06b0db3b53c950edab9870bfe601"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_NUM_PORTS_CLR_MSK&#160;&#160;&#160;0xfffffff3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_NUM_PORTS">ALT_GPIO_CFG_REG1_NUM_PORTS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae18523bfad28a138e8028df230b614ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_NUM_PORTS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_NUM_PORTS">ALT_GPIO_CFG_REG1_NUM_PORTS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa10ed60168d2263502dfe24fa94be19b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_NUM_PORTS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000000c) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_NUM_PORTS">ALT_GPIO_CFG_REG1_NUM_PORTS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf169f28f1acb3c15e380c4b35ca72107"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_NUM_PORTS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_NUM_PORTS">ALT_GPIO_CFG_REG1_NUM_PORTS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf7469f4ba0afd5c1cd745aa5e146d496"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_E_SOFTCTLONLY&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL</a></p>
<p>Software Enabled Individual Port Control </p>

</div>
</div>
<a class="anchor" id="gaad6424924cf117a5c408418d0e9bdd8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9cdab18970560f9013008e416a89210e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8badd265e1a06f801aab3de842d02c25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga890fb652b76f169a8dbd2140c9753f0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae3e79636d8e17d3225fe11c1033d0779"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa126b9ff8acebdf5c14febb396e387bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0850215f3964cc6c231acca583cd892c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7ebba05bea8e3beb92a3cc7b73128354"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTA_SINGLE_CTL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga18d82c6e83ea6878fdc497a0128ca300"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_E_SOFTCTLONLY&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL</a></p>
<p>Software Enabled Individual Port Control </p>

</div>
</div>
<a class="anchor" id="gadfe867756483eab48feb0354e376b7e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga661b97ee8bfdc78ad8e84497480ebe6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6dac4a73dbc3c1ad2bbf783f34c91a8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae2b026630f3ba9803b265e4541981c8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad1c1776dda71b550aff3f1c0a61386d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga25a723c37d75af37078f44720a31473d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2a26b9ca7ab1e9eca4a79880fff34e57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafd9e3e041e3f36baa32b79d47d5ffc83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTB_SINGLE_CTL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8390ac021b14135398a36926bd9d6f2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_E_SOFTCTLONLY&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL</a></p>
<p>Software Enabled Individual Port Control </p>

</div>
</div>
<a class="anchor" id="ga229be25cca043ec341f07b8e50586743"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad5d10b974963c74eaf1b2d4913089cb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac14ddc26c9a1a56f0d4acf4a727dac0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga88247ce26c2e5f10721e4a4f56896a60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf753e5f210e875c33fe585c4e78ed447"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0326941956b61e2567795144857cef85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaba7c86d4d4228934978944c328b0f5f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa99f82cccb5798b7f1dac74f8dbe46e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTC_SINGLE_CTL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga11c33a6663de3e42d87e2ca8c46485b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_E_SOFTCTLONLY&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL</a></p>
<p>Software Enabled Individual Port Control </p>

</div>
</div>
<a class="anchor" id="ga6947773e153b82ae3ebb5dd79a483403"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga51ab31dc742ec9f22bed74d88f69bbca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf2b0be87247b5b2dbae36ebf9eb8a9cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab084c2b8fbd06430ea25a8913ea53578"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac393f98c3340af1a5244e97a64791c56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaefc5ab19cda651aab53589668d9a18db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad44d989ce9838e6d54340a3be9e1718d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad6c86b4cb8b91e40a4f9aa64bc92c47a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL">ALT_GPIO_CFG_REG1_PORTD_SINGLE_CTL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaad9a118ecbc82a54ab03ac44ba0c85cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_HW_PORTA_E_PORTANOHARD&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_HW_PORTA">ALT_GPIO_CFG_REG1_HW_PORTA</a></p>
<p>Software Configuration Control Enabled </p>

</div>
</div>
<a class="anchor" id="gac0d3d58bc45f27379ac8a57cad9d4aea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_HW_PORTA_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_HW_PORTA">ALT_GPIO_CFG_REG1_HW_PORTA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9ae23ad896b09fb54f66459ee59648b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_HW_PORTA_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_HW_PORTA">ALT_GPIO_CFG_REG1_HW_PORTA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga225848a5b031db1d99a0a4589fdfc4b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_HW_PORTA_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_HW_PORTA">ALT_GPIO_CFG_REG1_HW_PORTA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaadbe2d3da98786ff3be14100311fe0d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_HW_PORTA_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_HW_PORTA">ALT_GPIO_CFG_REG1_HW_PORTA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga321bdc45ff991b7e088eb5fac3fcd9a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_HW_PORTA_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_HW_PORTA">ALT_GPIO_CFG_REG1_HW_PORTA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga784a1e33272e832fbaecf3d667ff5d94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_HW_PORTA_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_HW_PORTA">ALT_GPIO_CFG_REG1_HW_PORTA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8101241f59055607726e7e7f86c0b917"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_HW_PORTA_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_HW_PORTA">ALT_GPIO_CFG_REG1_HW_PORTA</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaaeb4ebb551ad513175a2aaf4f9019966"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_HW_PORTA_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_HW_PORTA">ALT_GPIO_CFG_REG1_HW_PORTA</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa6e9f5abd7c82ac602484f8cff02c41c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_INTR_E_PORTAINTERR&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_INTR">ALT_GPIO_CFG_REG1_PORTA_INTR</a></p>
<p>Port A Interrupts Enabled </p>

</div>
</div>
<a class="anchor" id="ga449a9062c83e6595678aefe3153e6f89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_INTR_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_INTR">ALT_GPIO_CFG_REG1_PORTA_INTR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf8e37759884f810a3b69cf38d6b839ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_INTR_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_INTR">ALT_GPIO_CFG_REG1_PORTA_INTR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadbcbbca22fbbc6eb43d5e10f7637dfdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_INTR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_INTR">ALT_GPIO_CFG_REG1_PORTA_INTR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga342a52691fa32eb82cf3017f603fb956"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_INTR_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_INTR">ALT_GPIO_CFG_REG1_PORTA_INTR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8546edbe24b75846b7102813641aaff4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_INTR_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_INTR">ALT_GPIO_CFG_REG1_PORTA_INTR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa399dd1e5d068ac6501ba7a776790060"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_INTR_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_INTR">ALT_GPIO_CFG_REG1_PORTA_INTR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga56610458376233cc21dfba3629b5479a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_INTR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_INTR">ALT_GPIO_CFG_REG1_PORTA_INTR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga88401efbcf4e4f10c0780a1f27be2d5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_PORTA_INTR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_PORTA_INTR">ALT_GPIO_CFG_REG1_PORTA_INTR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac20306150378e0916b218a5cb5ece303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_DEBOUNCE_E_DEBOUNCEA&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_DEBOUNCE">ALT_GPIO_CFG_REG1_DEBOUNCE</a></p>
<p>Debounce is Enabled </p>

</div>
</div>
<a class="anchor" id="ga4b723b429a9279ffccd0183cedf8fe3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_DEBOUNCE_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_DEBOUNCE">ALT_GPIO_CFG_REG1_DEBOUNCE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga655e55654af355005d147b9a12f3a4f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_DEBOUNCE_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_DEBOUNCE">ALT_GPIO_CFG_REG1_DEBOUNCE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5e765f7c93438212b26432fbdec7a772"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_DEBOUNCE_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_DEBOUNCE">ALT_GPIO_CFG_REG1_DEBOUNCE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga319ecdfd26483130a6046aff1e5675fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_DEBOUNCE_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_DEBOUNCE">ALT_GPIO_CFG_REG1_DEBOUNCE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae193ef6ee6b3c3602d1e3b7016f5de1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_DEBOUNCE_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_DEBOUNCE">ALT_GPIO_CFG_REG1_DEBOUNCE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae67010c5297e43585ac4249737a76092"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_DEBOUNCE_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_DEBOUNCE">ALT_GPIO_CFG_REG1_DEBOUNCE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga93cb47126a4c8647de8fc2eb8fe027a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_DEBOUNCE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_DEBOUNCE">ALT_GPIO_CFG_REG1_DEBOUNCE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga246bce6bb3f79d7b9e999fbb043d25e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_DEBOUNCE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_DEBOUNCE">ALT_GPIO_CFG_REG1_DEBOUNCE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1f07c2352f91efe27b12b8f08ac92132"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_E_ADDENCPARAMS&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS</a></p>
<p>Enable IP indentification </p>

</div>
</div>
<a class="anchor" id="gae01c20a2c04aec4d5177cac6743ec9f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab87b0f010cee1bd012bef907467aaa5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaca1f76d7277b13bfe2e46191607d78b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6ddfec77d604f49311f889d505eb0670"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_SET_MSK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac469df4ac580ebccca959a4e10672c89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_CLR_MSK&#160;&#160;&#160;0xffffbfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9e14096c2cf764825e43214e595be92d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6de45d4245972e937c9746fbe2f065ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabe1410ca6401a07baebae7b590d9cf16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS">ALT_GPIO_CFG_REG1_ADD_ENC_PARAMS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8a99e48d1f7a02054c714e78ae45cc63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_GPIO_ID_E_IDCODE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_GPIO_ID">ALT_GPIO_CFG_REG1_GPIO_ID</a></p>
<p>GPIO ID Code </p>

</div>
</div>
<a class="anchor" id="ga073e9dc40fc73acaddee2c71940fdd41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_GPIO_ID_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_GPIO_ID">ALT_GPIO_CFG_REG1_GPIO_ID</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6ec39fe1c0870a3cd4ca52f75a3b717d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_GPIO_ID_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_GPIO_ID">ALT_GPIO_CFG_REG1_GPIO_ID</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8cb69ed0fa65bba0de546127e65576ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_GPIO_ID_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_GPIO_ID">ALT_GPIO_CFG_REG1_GPIO_ID</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacbee35846124e52b607dc78f527074f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_GPIO_ID_SET_MSK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_GPIO_ID">ALT_GPIO_CFG_REG1_GPIO_ID</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8bd984b890acf2f77d1b130d5ce0eff8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_GPIO_ID_CLR_MSK&#160;&#160;&#160;0xffff7fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_GPIO_ID">ALT_GPIO_CFG_REG1_GPIO_ID</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaaad9bd153019205fde467df22c379719"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_GPIO_ID_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_GPIO_ID">ALT_GPIO_CFG_REG1_GPIO_ID</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2fe40acbf96c3f464b4c0d3adaa1a20a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_GPIO_ID_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_GPIO_ID">ALT_GPIO_CFG_REG1_GPIO_ID</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9ff8fda11bc78ef318fc04baa5790f78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_GPIO_ID_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_GPIO_ID">ALT_GPIO_CFG_REG1_GPIO_ID</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa9fb52f25593bf449d12b4192e7770a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_E_ENCIDWIDTH&#160;&#160;&#160;0x1f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ENC_ID_WIDTH">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH</a></p>
<p>Width of ID Field </p>

</div>
</div>
<a class="anchor" id="ga8299c79e521ec82b7070972d8698aa62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ENC_ID_WIDTH">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4f9c7bbee0d90cb2eaba04e827a83894"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_MSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ENC_ID_WIDTH">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga846e94b3470e3af3aecac11e88f212c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ENC_ID_WIDTH">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga34d3816ce37cf5e23bdb7610b729d283"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_SET_MSK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ENC_ID_WIDTH">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf8b6d41482ebb89fd68851706295f58e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_CLR_MSK&#160;&#160;&#160;0xffe0ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ENC_ID_WIDTH">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8bcbcb5b361eba4d1975df07b977d96f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_RESET&#160;&#160;&#160;0x1f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ENC_ID_WIDTH">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9916e197371be925bfffc7cfd8535591"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x001f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ENC_ID_WIDTH">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga217de91df52739ce79e517d8f34f7cc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ENC_ID_WIDTH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x001f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ALT_GPIO_CFG_REG1_ENC_ID_WIDTH">ALT_GPIO_CFG_REG1_ENC_ID_WIDTH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga95b5bb75aa704fb7949f8f9d96690b05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_OFST&#160;&#160;&#160;0x74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html">ALT_GPIO_CFG_REG1</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="ga1bbfd3e741651d3e688813af0b14bf2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_GPIO_CFG_REG1_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga95b5bb75aa704fb7949f8f9d96690b05">ALT_GPIO_CFG_REG1_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html">ALT_GPIO_CFG_REG1</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga1b8363cbf33980588422451457c86024"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#struct_a_l_t___g_p_i_o___c_f_g___r_e_g1__s">ALT_GPIO_CFG_REG1_s</a> <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html#ga1b8363cbf33980588422451457c86024">ALT_GPIO_CFG_REG1_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___g_p_i_o___c_f_g___r_e_g1.html">ALT_GPIO_CFG_REG1</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:03 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
