# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project Synchronizer-Sim
# Compile of synchronizer_tb.vhd failed with 10 errors.
# Compile of synchronizer.vhd was successful.
# 2 compiles, 1 failed with 10 errors.
# Compile of synchronizer_tb.vhd was successful.
# Compile of synchronizer.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.synchronizer_tb
# vsim work.synchronizer_tb 
# Start time: 15:34:24 on Sep 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading std.env(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.synchronizer_tb(testbench)#1
add wave sim:/synchronizer_tb/*
run
# ** Note: all tests passed!
#    Time: 100 ns  Iteration: 0  Instance: /synchronizer_tb
# End time: 15:35:02 on Sep 06,2024, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
