#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-debug_pp' '-full64' '+plusarg_save' '+v2k' '-sverilog' '+evalorder' '+no_notifier' '+vc' '+incdir+rtl/' '+incdir+testbench/' '+ntb_random_seed_automatic' '+define+DUMP' '+FSDB=fsdb/RTL.fsdb' '+DUMP' '-P' '/app/EDA/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab' '/app/EDA/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a' '+args=' '-cm_name' 'RTL' '-cm' 'line+cond+fsm' '+notimingcheck' './tsk/timescale.v' '-f' 'simfile/simfile_rtl.f' '-R'  -static_dbgen_only -daidir=$1 2>&1
