Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'j1soc'

Design Information
------------------
Command Line   : map -pr b -p xc7a100t-1csg324 project.ngd 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -1
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Thu Dec 10 14:47:38 2015

Mapping design into LUTs...
Writing file project.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 11 secs 
Total CPU  time at the beginning of Placer: 1 mins 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c79ed698) REAL time: 1 mins 17 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c79ed698) REAL time: 1 mins 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c79ed698) REAL time: 1 mins 19 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:839907c4) REAL time: 1 mins 31 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:839907c4) REAL time: 1 mins 31 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:839907c4) REAL time: 1 mins 32 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:839907c4) REAL time: 1 mins 32 secs 

Phase 8.8  Global Placement
