#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a823f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a79f30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1ab73c0 .functor NOT 1, L_0x1ab8bf0, C4<0>, C4<0>, C4<0>;
L_0x1ab8950 .functor XOR 1, L_0x1ab87f0, L_0x1ab88b0, C4<0>, C4<0>;
L_0x1ab8ae0 .functor XOR 1, L_0x1ab8950, L_0x1ab8a10, C4<0>, C4<0>;
v0x1ab66f0_0 .net *"_ivl_10", 0 0, L_0x1ab8a10;  1 drivers
v0x1ab67f0_0 .net *"_ivl_12", 0 0, L_0x1ab8ae0;  1 drivers
v0x1ab68d0_0 .net *"_ivl_2", 0 0, L_0x1ab8730;  1 drivers
v0x1ab69c0_0 .net *"_ivl_4", 0 0, L_0x1ab87f0;  1 drivers
v0x1ab6aa0_0 .net *"_ivl_6", 0 0, L_0x1ab88b0;  1 drivers
v0x1ab6bd0_0 .net *"_ivl_8", 0 0, L_0x1ab8950;  1 drivers
v0x1ab6cb0_0 .var "clk", 0 0;
v0x1ab6d50_0 .var/2u "stats1", 159 0;
v0x1ab6e10_0 .var/2u "strobe", 0 0;
v0x1ab6f60_0 .net "tb_match", 0 0, L_0x1ab8bf0;  1 drivers
v0x1ab7020_0 .net "tb_mismatch", 0 0, L_0x1ab73c0;  1 drivers
v0x1ab70e0_0 .net "x", 0 0, v0x1ab3d20_0;  1 drivers
v0x1ab7180_0 .net "y", 0 0, v0x1ab3de0_0;  1 drivers
v0x1ab7220_0 .net "z_dut", 0 0, L_0x1ab85d0;  1 drivers
v0x1ab72f0_0 .net "z_ref", 0 0, L_0x1ab7530;  1 drivers
L_0x1ab8730 .concat [ 1 0 0 0], L_0x1ab7530;
L_0x1ab87f0 .concat [ 1 0 0 0], L_0x1ab7530;
L_0x1ab88b0 .concat [ 1 0 0 0], L_0x1ab85d0;
L_0x1ab8a10 .concat [ 1 0 0 0], L_0x1ab7530;
L_0x1ab8bf0 .cmp/eeq 1, L_0x1ab8730, L_0x1ab8ae0;
S_0x1a80a30 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1a79f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ab7490 .functor NOT 1, v0x1ab3de0_0, C4<0>, C4<0>, C4<0>;
L_0x1ab7530 .functor OR 1, v0x1ab3d20_0, L_0x1ab7490, C4<0>, C4<0>;
v0x1a838d0_0 .net *"_ivl_0", 0 0, L_0x1ab7490;  1 drivers
v0x1a83970_0 .net "x", 0 0, v0x1ab3d20_0;  alias, 1 drivers
v0x1ab3820_0 .net "y", 0 0, v0x1ab3de0_0;  alias, 1 drivers
v0x1ab38c0_0 .net "z", 0 0, L_0x1ab7530;  alias, 1 drivers
S_0x1ab3a00 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1a79f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1ab3c40_0 .net "clk", 0 0, v0x1ab6cb0_0;  1 drivers
v0x1ab3d20_0 .var "x", 0 0;
v0x1ab3de0_0 .var "y", 0 0;
E_0x1a5f1d0 .event negedge, v0x1ab3c40_0;
E_0x1a61650/0 .event negedge, v0x1ab3c40_0;
E_0x1a61650/1 .event posedge, v0x1ab3c40_0;
E_0x1a61650 .event/or E_0x1a61650/0, E_0x1a61650/1;
S_0x1ab3e80 .scope module, "top_module1" "top_module" 3 76, 4 17 0, S_0x1a79f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ab84d0 .functor OR 1, L_0x1ab7790, L_0x1ab7d50, C4<0>, C4<0>;
L_0x1ab8540 .functor AND 1, L_0x1ab7950, L_0x1ab8370, C4<1>, C4<1>;
L_0x1ab85d0 .functor XOR 1, L_0x1ab84d0, L_0x1ab8540, C4<0>, C4<0>;
v0x1ab5df0_0 .net "and_out", 0 0, L_0x1ab8540;  1 drivers
v0x1ab5eb0_0 .net "or_out", 0 0, L_0x1ab84d0;  1 drivers
v0x1ab5f70_0 .net "x", 0 0, v0x1ab3d20_0;  alias, 1 drivers
v0x1ab6010_0 .net "y", 0 0, v0x1ab3de0_0;  alias, 1 drivers
v0x1ab60b0_0 .net "z", 0 0, L_0x1ab85d0;  alias, 1 drivers
v0x1ab61a0_0 .net "z1", 0 0, L_0x1ab7790;  1 drivers
v0x1ab6240_0 .net "z2", 0 0, L_0x1ab7950;  1 drivers
v0x1ab6310_0 .net "z3", 0 0, L_0x1ab7d50;  1 drivers
v0x1ab63e0_0 .net "z4", 0 0, L_0x1ab8370;  1 drivers
S_0x1ab4060 .scope module, "A1" "A" 4 23, 4 1 0, S_0x1ab3e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ab7700 .functor XOR 1, v0x1ab3d20_0, v0x1ab3de0_0, C4<0>, C4<0>;
L_0x1ab7790 .functor AND 1, L_0x1ab7700, v0x1ab3d20_0, C4<1>, C4<1>;
v0x1ab42d0_0 .net *"_ivl_0", 0 0, L_0x1ab7700;  1 drivers
v0x1ab43d0_0 .net "x", 0 0, v0x1ab3d20_0;  alias, 1 drivers
v0x1ab44e0_0 .net "y", 0 0, v0x1ab3de0_0;  alias, 1 drivers
v0x1ab45d0_0 .net "z", 0 0, L_0x1ab7790;  alias, 1 drivers
S_0x1ab46d0 .scope module, "A2" "A" 4 24, 4 1 0, S_0x1ab3e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ab78c0 .functor XOR 1, v0x1ab3d20_0, v0x1ab3de0_0, C4<0>, C4<0>;
L_0x1ab7950 .functor AND 1, L_0x1ab78c0, v0x1ab3d20_0, C4<1>, C4<1>;
v0x1ab4920_0 .net *"_ivl_0", 0 0, L_0x1ab78c0;  1 drivers
v0x1ab4a20_0 .net "x", 0 0, v0x1ab3d20_0;  alias, 1 drivers
v0x1ab4ae0_0 .net "y", 0 0, v0x1ab3de0_0;  alias, 1 drivers
v0x1ab4b80_0 .net "z", 0 0, L_0x1ab7950;  alias, 1 drivers
S_0x1ab4c80 .scope module, "B1" "B" 4 25, 4 9 0, S_0x1ab3e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ab7a80 .functor NOT 1, v0x1ab3de0_0, C4<0>, C4<0>, C4<0>;
L_0x1ab7b10 .functor AND 1, v0x1ab3d20_0, L_0x1ab7a80, C4<1>, C4<1>;
L_0x1ab7bf0 .functor NOT 1, v0x1ab3d20_0, C4<0>, C4<0>, C4<0>;
L_0x1ab7c60 .functor AND 1, L_0x1ab7bf0, v0x1ab3de0_0, C4<1>, C4<1>;
L_0x1ab7d50 .functor OR 1, L_0x1ab7b10, L_0x1ab7c60, C4<0>, C4<0>;
v0x1ab4f00_0 .net *"_ivl_0", 0 0, L_0x1ab7a80;  1 drivers
v0x1ab4fe0_0 .net *"_ivl_2", 0 0, L_0x1ab7b10;  1 drivers
v0x1ab50c0_0 .net *"_ivl_4", 0 0, L_0x1ab7bf0;  1 drivers
v0x1ab51b0_0 .net *"_ivl_6", 0 0, L_0x1ab7c60;  1 drivers
v0x1ab5290_0 .net "x", 0 0, v0x1ab3d20_0;  alias, 1 drivers
v0x1ab5380_0 .net "y", 0 0, v0x1ab3de0_0;  alias, 1 drivers
v0x1ab54b0_0 .net "z", 0 0, L_0x1ab7d50;  alias, 1 drivers
S_0x1ab55f0 .scope module, "B2" "B" 4 26, 4 9 0, S_0x1ab3e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ab7eb0 .functor NOT 1, v0x1ab3de0_0, C4<0>, C4<0>, C4<0>;
L_0x1ab7f20 .functor AND 1, v0x1ab3d20_0, L_0x1ab7eb0, C4<1>, C4<1>;
L_0x1ab8000 .functor NOT 1, v0x1ab3d20_0, C4<0>, C4<0>, C4<0>;
L_0x1ab8280 .functor AND 1, L_0x1ab8000, v0x1ab3de0_0, C4<1>, C4<1>;
L_0x1ab8370 .functor OR 1, L_0x1ab7f20, L_0x1ab8280, C4<0>, C4<0>;
v0x1ab57f0_0 .net *"_ivl_0", 0 0, L_0x1ab7eb0;  1 drivers
v0x1ab58f0_0 .net *"_ivl_2", 0 0, L_0x1ab7f20;  1 drivers
v0x1ab59d0_0 .net *"_ivl_4", 0 0, L_0x1ab8000;  1 drivers
v0x1ab5a90_0 .net *"_ivl_6", 0 0, L_0x1ab8280;  1 drivers
v0x1ab5b70_0 .net "x", 0 0, v0x1ab3d20_0;  alias, 1 drivers
v0x1ab5c10_0 .net "y", 0 0, v0x1ab3de0_0;  alias, 1 drivers
v0x1ab5cb0_0 .net "z", 0 0, L_0x1ab8370;  alias, 1 drivers
S_0x1ab6540 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1a79f30;
 .timescale -12 -12;
E_0x1a61790 .event anyedge, v0x1ab6e10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ab6e10_0;
    %nor/r;
    %assign/vec4 v0x1ab6e10_0, 0;
    %wait E_0x1a61790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ab3a00;
T_1 ;
    %wait E_0x1a61650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1ab3de0_0, 0;
    %assign/vec4 v0x1ab3d20_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1ab3a00;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a5f1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1a79f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ab6cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ab6e10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a79f30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ab6cb0_0;
    %inv;
    %store/vec4 v0x1ab6cb0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1a79f30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ab3c40_0, v0x1ab7020_0, v0x1ab70e0_0, v0x1ab7180_0, v0x1ab72f0_0, v0x1ab7220_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a79f30;
T_6 ;
    %load/vec4 v0x1ab6d50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1ab6d50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ab6d50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1ab6d50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ab6d50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ab6d50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ab6d50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1a79f30;
T_7 ;
    %wait E_0x1a61650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ab6d50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ab6d50_0, 4, 32;
    %load/vec4 v0x1ab6f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1ab6d50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ab6d50_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ab6d50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ab6d50_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1ab72f0_0;
    %load/vec4 v0x1ab72f0_0;
    %load/vec4 v0x1ab7220_0;
    %xor;
    %load/vec4 v0x1ab72f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1ab6d50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ab6d50_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1ab6d50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ab6d50_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/mt2015_q4/iter7/response3/top_module.sv";
