{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584689348326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584689348334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 20 04:29:08 2020 " "Processing started: Fri Mar 20 04:29:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584689348334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689348334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689348334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1584689349499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1584689349500 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "26 divisor.v(8) " "Verilog HDL Expression warning at divisor.v(8): truncated literal to match 26 bits" {  } { { "divisor.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/divisor.v" 8 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1584689366750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/DeBounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_5b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_5b " "Found entity 1: mux2_5b" {  } { { "mux2_5b.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/mux2_5b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366768 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 ula_ctrl.v(46) " "Verilog HDL Expression warning at ula_ctrl.v(46): truncated literal to match 5 bits" {  } { { "ula_ctrl.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula_ctrl.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1584689366774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_ctrl " "Found entity 1: ULA_ctrl" {  } { { "ula_ctrl.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366776 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "moduloSaida.v(19) " "Verilog HDL information at moduloSaida.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "moduloSaida.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1584689366782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulosaida.v 1 1 " "Found 1 design units, including 1 entities, in source file modulosaida.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloSaida " "Found entity 1: moduloSaida" {  } { { "moduloSaida.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_32b " "Found entity 1: mux4_32b" {  } { { "mux4_32b.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/mux4_32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl2.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL2 " "Found entity 1: shiftL2" {  } { { "shiftl2.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/shiftl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoreg.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/bancoreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoddisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file decoddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodDisplay " "Found entity 1: decodDisplay" {  } { { "decodDisplay.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/decodDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador32b.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador32b " "Found entity 1: registrador32b" {  } { { "registrador32b.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/registrador32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_32b " "Found entity 1: mux2_32b" {  } { { "mux2_32b.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/mux2_32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_undd.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_undd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_undd " "Found entity 1: ctrl_undd" {  } { { "ctrl_undd.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ctrl_undd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366869 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "teste.v " "Can't analyze file -- file teste.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1584689366879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mem MEM processador.v(19) " "Verilog HDL Declaration information at processador.v(19): object \"mem\" differs only in case from object \"MEM\" in the same scope" {  } { { "processador.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1584689366885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689366896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689366896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584689367128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:divFreq " "Elaborating entity \"divisor\" for hierarchy \"divisor:divFreq\"" {  } { { "processador.v" "divFreq" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689367135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador32b registrador32b:PC " "Elaborating entity \"registrador32b\" for hierarchy \"registrador32b:PC\"" {  } { { "processador.v" "PC" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689367139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack stack:Pilha " "Elaborating entity \"stack\" for hierarchy \"stack:Pilha\"" {  } { { "processador.v" "Pilha" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689367143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 stack.v(24) " "Verilog HDL assignment warning at stack.v(24): truncated value with size 4 to match size of target (1)" {  } { { "stack.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/stack.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1584689367145 "|processador|stack:Pilha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_32b mux2_32b:MuxMem " "Elaborating entity \"mux2_32b\" for hierarchy \"mux2_32b:MuxMem\"" {  } { { "processador.v" "MuxMem" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689367148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:MEM " "Elaborating entity \"memoria\" for hierarchy \"memoria:MEM\"" {  } { { "processador.v" "MEM" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689367153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_5b mux2_5b:MuxReg1 " "Elaborating entity \"mux2_5b\" for hierarchy \"mux2_5b:MuxReg1\"" {  } { { "processador.v" "MuxReg1" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689367161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:banco " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:banco\"" {  } { { "processador.v" "banco" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689367167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloSaida moduloSaida:ModOUT " "Elaborating entity \"moduloSaida\" for hierarchy \"moduloSaida:ModOUT\"" {  } { { "processador.v" "ModOUT" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689367178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodDisplay moduloSaida:ModOUT\|decodDisplay:dispay1 " "Elaborating entity \"decodDisplay\" for hierarchy \"moduloSaida:ModOUT\|decodDisplay:dispay1\"" {  } { { "moduloSaida.v" "dispay1" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689367182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor extensor:EXT " "Elaborating entity \"extensor\" for hierarchy \"extensor:EXT\"" {  } { { "processador.v" "EXT" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689367192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_32b mux4_32b:MuxUlaB " "Elaborating entity \"mux4_32b\" for hierarchy \"mux4_32b:MuxUlaB\"" {  } { { "processador.v" "MuxUlaB" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689367197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ALU " "Elaborating entity \"ULA\" for hierarchy \"ULA:ALU\"" {  } { { "processador.v" "ALU" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689367202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_undd ctrl_undd:Controle " "Elaborating entity \"ctrl_undd\" for hierarchy \"ctrl_undd:Controle\"" {  } { { "processador.v" "Controle" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689367209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_ctrl ctrl_undd:Controle\|ULA_ctrl:ctrlULA " "Elaborating entity \"ULA_ctrl\" for hierarchy \"ctrl_undd:Controle\|ULA_ctrl:ctrlULA\"" {  } { { "ctrl_undd.v" "ctrlULA" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ctrl_undd.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689367254 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle ula_ctrl.v(9) " "Verilog HDL Always Construct warning at ula_ctrl.v(9): inferring latch(es) for variable \"controle\", which holds its previous value in one or more paths through the always construct" {  } { { "ula_ctrl.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula_ctrl.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1584689367256 "|processador|ctrl_undd:Controle|ULA_ctrl:ctrlULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle\[0\] ula_ctrl.v(43) " "Inferred latch for \"controle\[0\]\" at ula_ctrl.v(43)" {  } { { "ula_ctrl.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula_ctrl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689367256 "|processador|ctrl_undd:Controle|ULA_ctrl:ctrlULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle\[1\] ula_ctrl.v(43) " "Inferred latch for \"controle\[1\]\" at ula_ctrl.v(43)" {  } { { "ula_ctrl.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula_ctrl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689367256 "|processador|ctrl_undd:Controle|ULA_ctrl:ctrlULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle\[2\] ula_ctrl.v(43) " "Inferred latch for \"controle\[2\]\" at ula_ctrl.v(43)" {  } { { "ula_ctrl.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula_ctrl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689367256 "|processador|ctrl_undd:Controle|ULA_ctrl:ctrlULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle\[3\] ula_ctrl.v(43) " "Inferred latch for \"controle\[3\]\" at ula_ctrl.v(43)" {  } { { "ula_ctrl.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula_ctrl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689367256 "|processador|ctrl_undd:Controle|ULA_ctrl:ctrlULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle\[4\] ula_ctrl.v(43) " "Inferred latch for \"controle\[4\]\" at ula_ctrl.v(43)" {  } { { "ula_ctrl.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula_ctrl.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689367256 "|processador|ctrl_undd:Controle|ULA_ctrl:ctrlULA"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/teste.ram0_memoria_5f521753.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/teste.ram0_memoria_5f521753.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1584689368106 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "bancoReg:banco\|registradores_rtl_0 " "Inferred RAM node \"bancoReg:banco\|registradores_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1584689368160 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "stack:Pilha\|stack_rtl_0 " "Inferred dual-clock RAM node \"stack:Pilha\|stack_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1584689368164 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "memoria:MEM\|ram " "RAM logic \"memoria:MEM\|ram\" is uninferred because MIF is not supported for the selected family" {  } { { "memoria.v" "ram" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/memoria.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1584689368164 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1584689368164 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/teste.ram0_memoria_5f521753.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/teste.ram0_memoria_5f521753.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1584689368673 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bancoReg:banco\|registradores_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bancoReg:banco\|registradores_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bancoReg:banco\|registradores_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"bancoReg:banco\|registradores_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "stack:Pilha\|stack_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"stack:Pilha\|stack_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10 " "Parameter NUMWORDS_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10 " "Parameter NUMWORDS_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1584689369981 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1584689369981 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1584689369981 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Div1\"" {  } { { "moduloSaida.v" "Div1" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689369985 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Div2\"" {  } { { "moduloSaida.v" "Div2" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689369985 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Div3\"" {  } { { "moduloSaida.v" "Div3" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689369985 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Mod3\"" {  } { { "moduloSaida.v" "Mod3" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689369985 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Div0\"" {  } { { "moduloSaida.v" "Div0" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689369985 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Mod2\"" {  } { { "moduloSaida.v" "Mod2" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689369985 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Mod1\"" {  } { { "moduloSaida.v" "Mod1" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689369985 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "moduloSaida:ModOUT\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"moduloSaida:ModOUT\|Mod0\"" {  } { { "moduloSaida.v" "Mod0" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689369985 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA:ALU\|Mult0\"" {  } { { "ula.v" "Mult0" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689369985 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:ALU\|Div0\"" {  } { { "ula.v" "Div0" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689369985 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1584689369985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bancoReg:banco\|altsyncram:registradores_rtl_0 " "Elaborated megafunction instantiation \"bancoReg:banco\|altsyncram:registradores_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689370115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bancoReg:banco\|altsyncram:registradores_rtl_0 " "Instantiated megafunction \"bancoReg:banco\|altsyncram:registradores_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370115 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584689370115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bmh1 " "Found entity 1: altsyncram_bmh1" {  } { { "db/altsyncram_bmh1.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/altsyncram_bmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689370203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689370203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bancoReg:banco\|altsyncram:registradores_rtl_1 " "Elaborated megafunction instantiation \"bancoReg:banco\|altsyncram:registradores_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689370227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bancoReg:banco\|altsyncram:registradores_rtl_1 " "Instantiated megafunction \"bancoReg:banco\|altsyncram:registradores_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370227 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584689370227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_47g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_47g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_47g1 " "Found entity 1: altsyncram_47g1" {  } { { "db/altsyncram_47g1.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/altsyncram_47g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689370342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689370342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stack:Pilha\|altsyncram:stack_rtl_0 " "Elaborated megafunction instantiation \"stack:Pilha\|altsyncram:stack_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689370430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stack:Pilha\|altsyncram:stack_rtl_0 " "Instantiated megafunction \"stack:Pilha\|altsyncram:stack_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10 " "Parameter \"NUMWORDS_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 10 " "Parameter \"NUMWORDS_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370430 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584689370430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ac1 " "Found entity 1: altsyncram_0ac1" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/altsyncram_0ac1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689370512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689370512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moduloSaida:ModOUT\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"moduloSaida:ModOUT\|lpm_divide:Div1\"" {  } { { "moduloSaida.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689370619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moduloSaida:ModOUT\|lpm_divide:Div1 " "Instantiated megafunction \"moduloSaida:ModOUT\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689370619 ""}  } { { "moduloSaida.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584689370619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/lpm_divide_mtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689370691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689370691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689370725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689370725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689370798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689370798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689370888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689370888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689370988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689370988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moduloSaida:ModOUT\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"moduloSaida:ModOUT\|lpm_divide:Mod3\"" {  } { { "moduloSaida.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689371131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moduloSaida:ModOUT\|lpm_divide:Mod3 " "Instantiated megafunction \"moduloSaida:ModOUT\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371131 ""}  } { { "moduloSaida.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584689371131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/lpm_divide_pll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689371228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689371228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "moduloSaida:ModOUT\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"moduloSaida:ModOUT\|lpm_divide:Div0\"" {  } { { "moduloSaida.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689371402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moduloSaida:ModOUT\|lpm_divide:Div0 " "Instantiated megafunction \"moduloSaida:ModOUT\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371402 ""}  } { { "moduloSaida.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/moduloSaida.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584689371402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/lpm_divide_7vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689371508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689371508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689371544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689371544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689371635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689371635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ULA:ALU\|lpm_mult:Mult0\"" {  } { { "ula.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689371936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ULA:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689371936 ""}  } { { "ula.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584689371936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/mult_tns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689372014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689372014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ULA:ALU\|lpm_divide:Div0\"" {  } { { "ula.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689372037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ALU\|lpm_divide:Div0 " "Instantiated megafunction \"ULA:ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689372037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689372037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689372037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1584689372037 ""}  } { { "ula.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1584689372037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8vl " "Found entity 1: lpm_divide_8vl" {  } { { "db/lpm_divide_8vl.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/lpm_divide_8vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689372112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689372112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689372148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689372148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_7af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_7af " "Found entity 1: alt_u_div_7af" {  } { { "db/alt_u_div_7af.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_7af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584689372272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689372272 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ULA:ALU\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_mult7 " "Synthesized away node \"ULA:ALU\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_mult7\"" {  } { { "db/mult_tns.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/mult_tns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ula.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula.v" 29 -1 0 } } { "processador.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689372860 "|processador|ULA:ALU|lpm_mult:Mult0|mult_tns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ULA:ALU\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_out8 " "Synthesized away node \"ULA:ALU\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_out8\"" {  } { { "db/mult_tns.tdf" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/mult_tns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ula.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula.v" 29 -1 0 } } { "processador.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689372860 "|processador|ULA:ALU|lpm_mult:Mult0|mult_tns:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1584689372860 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1584689372860 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1584689374023 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1584689374161 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1584689374161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[3\] " "Latch ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registrador32b:ri\|saida\[2\] " "Ports D and ENA on the latch are fed by the same signal registrador32b:ri\|saida\[2\]" {  } { { "registrador32b.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584689374229 ""}  } { { "ula_ctrl.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula_ctrl.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584689374229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[4\] " "Latch ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_undd:Controle\|OpULA\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrl_undd:Controle\|OpULA\[1\]" {  } { { "ctrl_undd.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ctrl_undd.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584689374229 ""}  } { { "ula_ctrl.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula_ctrl.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584689374229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[0\] " "Latch ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registrador32b:ri\|saida\[27\] " "Ports D and ENA on the latch are fed by the same signal registrador32b:ri\|saida\[27\]" {  } { { "registrador32b.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584689374230 ""}  } { { "ula_ctrl.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula_ctrl.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584689374230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[2\] " "Latch ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registrador32b:ri\|saida\[3\] " "Ports D and ENA on the latch are fed by the same signal registrador32b:ri\|saida\[3\]" {  } { { "registrador32b.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584689374230 ""}  } { { "ula_ctrl.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula_ctrl.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584689374230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[1\] " "Latch ctrl_undd:Controle\|ULA_ctrl:ctrlULA\|controle\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registrador32b:ri\|saida\[2\] " "Ports D and ENA on the latch are fed by the same signal registrador32b:ri\|saida\[2\]" {  } { { "registrador32b.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/registrador32b.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584689374230 ""}  } { { "ula_ctrl.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/ula_ctrl.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584689374230 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "un VCC " "Pin \"un\" is stuck at VCC" {  } { { "processador.v" "" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/processador.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584689379271 "|processador|un"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1584689379271 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1584689379748 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 166 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 171 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 176 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div3\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~0" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~0" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~0" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 166 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 171 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 176 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""} { "Info" "ISCL_SCL_CELL_NAME" "moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"moduloSaida:ModOUT\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/db/alt_u_div_47f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1584689385714 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1584689385714 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/output_files/teste.map.smsg " "Generated suppressed messages file C:/Users/M A C/Desktop/proc/Processador-AOC/Verilog/output_files/teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689386047 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1584689386994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584689386994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12318 " "Implemented 12318 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1584689387922 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1584689387922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12171 " "Implemented 12171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1584689387922 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1584689387922 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1584689387922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1584689387922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584689388001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 20 04:29:48 2020 " "Processing ended: Fri Mar 20 04:29:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584689388001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584689388001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584689388001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584689388001 ""}
