<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Coresight CPU Debug Module &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=a152c8ac" />
    <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Coresight Dummy Trace Module" href="coresight-dummy.html" />
    <link rel="prev" title="CoreSight System Configuration Manager" href="coresight-config.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../index.html">
              <img class="logo" src="../../_static/logo.svg" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.14.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/development-process.html">Development process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/submitting-patches.html">Submitting patches</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">Maintainer handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">All development-process docs</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">Core API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../driver-api/index.html">Driver APIs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../subsystem-apis.html">Subsystems</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../locking/index.html">Locking</a></li>
</ul>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../process/license-rules.html">Licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">Writing documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">Development tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/testing-overview.html">Testing guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Hacking guide</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Tracing</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../ftrace-design.html">Function Tracer Design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tracepoint-analysis.html">Notes on Analysing Behaviour Using Events and Tracepoints</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ftrace.html">ftrace - Function Tracer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ftrace-uses.html">Using ftrace to hook to functions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fprobe.html">Fprobe - Function entry/exit probe</a></li>
<li class="toctree-l2"><a class="reference internal" href="../kprobes.html">Kernel Probes (Kprobes)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../kprobetrace.html">Kprobe-based Event Tracing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../uprobetracer.html">Uprobe-tracer: Uprobe-based Event Tracing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fprobetrace.html">Fprobe-based Event Tracing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../tracepoints.html">Using the Linux Kernel Tracepoints</a></li>
<li class="toctree-l2"><a class="reference internal" href="../events.html">Event Tracing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../events-kmem.html">Subsystem Trace Points: kmem</a></li>
<li class="toctree-l2"><a class="reference internal" href="../events-power.html">Subsystem Trace Points: power</a></li>
<li class="toctree-l2"><a class="reference internal" href="../events-nmi.html">NMI Trace Events</a></li>
<li class="toctree-l2"><a class="reference internal" href="../events-msr.html">MSR Trace Events</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mmiotrace.html">In-kernel memory-mapped I/O tracing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../histogram.html">Event Histograms</a></li>
<li class="toctree-l2"><a class="reference internal" href="../histogram-design.html">Histogram Design Notes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../boottime-trace.html">Boot-time tracing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../debugging.html">Using the tracer for debugging</a></li>
<li class="toctree-l2"><a class="reference internal" href="../hwlat_detector.html">Hardware Latency Detector</a></li>
<li class="toctree-l2"><a class="reference internal" href="../osnoise-tracer.html">OSNOISE Tracer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../timerlat-tracer.html">Timerlat tracer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../intel_th.html">Intel(R) Trace Hub (TH)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ring-buffer-design.html">Lockless Ring Buffer Design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ring-buffer-map.html">Tracefs ring-buffer memory mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="../stm.html">System Trace Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sys-t.html">MIPI SyS-T over STP</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">CoreSight - ARM Hardware Trace</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="coresight.html">Coresight - HW Assisted Tracing on ARM</a></li>
<li class="toctree-l3"><a class="reference internal" href="coresight-config.html">CoreSight System Configuration Manager</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Coresight CPU Debug Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="coresight-dummy.html">Coresight Dummy Trace Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="coresight-ect.html">CoreSight Embedded Cross Trigger (CTI &amp; CTM).</a></li>
<li class="toctree-l3"><a class="reference internal" href="coresight-etm4x-reference.html">ETMv4 sysfs linux driver programming reference.</a></li>
<li class="toctree-l3"><a class="reference internal" href="coresight-perf.html">CoreSight - Perf</a></li>
<li class="toctree-l3"><a class="reference internal" href="coresight-tpda.html">The trace performance monitoring and diagnostics aggregator(TPDA)</a></li>
<li class="toctree-l3"><a class="reference internal" href="coresight-tpdm.html">Trace performance monitoring and diagnostics monitor(TPDM)</a></li>
<li class="toctree-l3"><a class="reference internal" href="coresight-trbe.html">Trace Buffer Extension (TRBE).</a></li>
<li class="toctree-l3"><a class="reference internal" href="ultrasoc-smb.html">UltraSoc - HW Assisted Tracing on SoC</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../user_events.html">user_events: User-based Event Tracing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../rv/index.html">Runtime Verification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../hisi-ptt.html">HiSilicon PCIe Tune and Trace device</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../fault-injection/index.html">Fault injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../livepatch/index.html">Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/index.html">Administration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kbuild/index.html">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/index.html">Userspace tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">Userspace API</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../firmware-guide/index.html">Firmware</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../devicetree/index.html">Firmware and Devicetree</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../arch/index.html">CPU architectures</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html">Unsorted documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  if (currents.length) {
    sbar.scrollTop = currents[currents.length - 1].offsetTop;
  }
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/trace/coresight/coresight-cpu-debug.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <!-- SPDX-License-Identifier: GPL-2.0 -->
<!-- Copyright © 2023, Oracle and/or its affiliates. -->


<section id="coresight-cpu-debug-module">
<h1>Coresight CPU Debug Module<a class="headerlink" href="#coresight-cpu-debug-module" title="Link to this heading">¶</a></h1>
<blockquote>
<div><dl class="field-list simple">
<dt class="field-odd">Author<span class="colon">:</span></dt>
<dd class="field-odd"><p>Leo Yan &lt;<a class="reference external" href="mailto:leo&#46;yan&#37;&#52;&#48;linaro&#46;org">leo<span>&#46;</span>yan<span>&#64;</span>linaro<span>&#46;</span>org</a>&gt;</p>
</dd>
<dt class="field-even">Date<span class="colon">:</span></dt>
<dd class="field-even"><p>April 5th, 2017</p>
</dd>
</dl>
</div></blockquote>
<section id="introduction">
<h2>Introduction<a class="headerlink" href="#introduction" title="Link to this heading">¶</a></h2>
<p>Coresight CPU debug module is defined in ARMv8-a architecture reference manual
(ARM DDI 0487A.k) Chapter ‘Part H: External debug’, the CPU can integrate
debug module and it is mainly used for two modes: self-hosted debug and
external debug. Usually the external debug mode is well known as the external
debugger connects with SoC from JTAG port; on the other hand the program can
explore debugging method which rely on self-hosted debug mode, this document
is to focus on this part.</p>
<p>The debug module provides sample-based profiling extension, which can be used
to sample CPU program counter, secure state and exception level, etc; usually
every CPU has one dedicated debug module to be connected. Based on self-hosted
debug mechanism, Linux kernel can access these related registers from mmio
region when the kernel panic happens. The callback notifier for kernel panic
will dump related registers for every CPU; finally this is good for assistant
analysis for panic.</p>
</section>
<section id="implementation">
<h2>Implementation<a class="headerlink" href="#implementation" title="Link to this heading">¶</a></h2>
<ul>
<li><p>During driver registration, it uses EDDEVID and EDDEVID1 - two device ID
registers to decide if sample-based profiling is implemented or not. On some
platforms this hardware feature is fully or partially implemented; and if
this feature is not supported then registration will fail.</p></li>
<li><p>At the time this documentation was written, the debug driver mainly relies on
information gathered by the kernel panic callback notifier from three
sampling registers: EDPCSR, EDVIDSR and EDCIDSR: from EDPCSR we can get
program counter; EDVIDSR has information for secure state, exception level,
bit width, etc; EDCIDSR is context ID value which contains the sampled value
of CONTEXTIDR_EL1.</p></li>
<li><p>The driver supports a CPU running in either AArch64 or AArch32 mode. The
registers naming convention is a bit different between them, AArch64 uses
‘ED’ for register prefix (ARM DDI 0487A.k, chapter H9.1) and AArch32 uses
‘DBG’ as prefix (ARM DDI 0487A.k, chapter G5.1). The driver is unified to
use AArch64 naming convention.</p></li>
<li><p>ARMv8-a (ARM DDI 0487A.k) and ARMv7-a (ARM DDI 0406C.b) have different
register bits definition. So the driver consolidates two difference:</p>
<p>If PCSROffset=0b0000, on ARMv8-a the feature of EDPCSR is not implemented;
but ARMv7-a defines “PCSR samples are offset by a value that depends on the
instruction set state”. For ARMv7-a, the driver checks furthermore if CPU
runs with ARM or thumb instruction set and calibrate PCSR value, the
detailed description for offset is in ARMv7-a ARM (ARM DDI 0406C.b) chapter
C11.11.34 “DBGPCSR, Program Counter Sampling Register”.</p>
<p>If PCSROffset=0b0010, ARMv8-a defines “EDPCSR implemented, and samples have
no offset applied and do not sample the instruction set state in AArch32
state”. So on ARMv8 if EDDEVID1.PCSROffset is 0b0010 and the CPU operates
in AArch32 state, EDPCSR is not sampled; when the CPU operates in AArch64
state EDPCSR is sampled and no offset are applied.</p>
</li>
</ul>
</section>
<section id="clock-and-power-domain">
<h2>Clock and power domain<a class="headerlink" href="#clock-and-power-domain" title="Link to this heading">¶</a></h2>
<p>Before accessing debug registers, we should ensure the clock and power domain
have been enabled properly. In ARMv8-a ARM (ARM DDI 0487A.k) chapter ‘H9.1
Debug registers’, the debug registers are spread into two domains: the debug
domain and the CPU domain.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>                               +---------------+
                               |               |
                               |               |
                    +----------+--+            |
       dbg_clock --&gt;|          |**|            |&lt;-- cpu_clock
                    |    Debug |**|   CPU      |
dbg_power_domain --&gt;|          |**|            |&lt;-- cpu_power_domain
                    +----------+--+            |
                               |               |
                               |               |
                               +---------------+
</pre></div>
</div>
<p>For debug domain, the user uses DT binding “clocks” and “power-domains” to
specify the corresponding clock source and power supply for the debug logic.
The driver calls the pm_runtime_{put|get} operations as needed to handle the
debug power domain.</p>
<p>For CPU domain, the different SoC designs have different power management
schemes and finally this heavily impacts external debug module. So we can
divide into below cases:</p>
<ul>
<li><p>On systems with a sane power controller which can behave correctly with
respect to CPU power domain, the CPU power domain can be controlled by
register EDPRCR in driver. The driver firstly writes bit EDPRCR.COREPURQ
to power up the CPU, and then writes bit EDPRCR.CORENPDRQ for emulation
of CPU power down. As result, this can ensure the CPU power domain is
powered on properly during the period when access debug related registers;</p></li>
<li><p>Some designs will power down an entire cluster if all CPUs on the cluster
are powered down - including the parts of the debug registers that should
remain powered in the debug power domain. The bits in EDPRCR are not
respected in these cases, so these designs do not support debug over
power down in the way that the CoreSight / Debug designers anticipated.
This means that even checking EDPRSR has the potential to cause a bus hang
if the target register is unpowered.</p>
<p>In this case, accessing to the debug registers while they are not powered
is a recipe for disaster; so we need preventing CPU low power states at boot
time or when user enable module at the run time. Please see chapter
“How to use the module” for detailed usage info for this.</p>
</li>
</ul>
</section>
<section id="device-tree-bindings">
<h2>Device Tree Bindings<a class="headerlink" href="#device-tree-bindings" title="Link to this heading">¶</a></h2>
<p>See Documentation/devicetree/bindings/arm/arm,coresight-cpu-debug.yaml for
details.</p>
</section>
<section id="how-to-use-the-module">
<h2>How to use the module<a class="headerlink" href="#how-to-use-the-module" title="Link to this heading">¶</a></h2>
<p>If you want to enable debugging functionality at boot time, you can add
“coresight_cpu_debug.enable=1” to the kernel command line parameter.</p>
<p>The driver also can work as module, so can enable the debugging when insmod
module:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># insmod coresight_cpu_debug.ko debug=1
</pre></div>
</div>
<p>When boot time or insmod module you have not enabled the debugging, the driver
uses the debugfs file system to provide a knob to dynamically enable or disable
debugging:</p>
<p>To enable it, write a ‘1’ into /sys/kernel/debug/coresight_cpu_debug/enable:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># echo 1 &gt; /sys/kernel/debug/coresight_cpu_debug/enable
</pre></div>
</div>
<p>To disable it, write a ‘0’ into /sys/kernel/debug/coresight_cpu_debug/enable:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># echo 0 &gt; /sys/kernel/debug/coresight_cpu_debug/enable
</pre></div>
</div>
<p>As explained in chapter “Clock and power domain”, if you are working on one
platform which has idle states to power off debug logic and the power
controller cannot work well for the request from EDPRCR, then you should
firstly constraint CPU idle states before enable CPU debugging feature; so can
ensure the accessing to debug logic.</p>
<p>If you want to limit idle states at boot time, you can use “nohlt” or
“cpuidle.off=1” in the kernel command line.</p>
<p>At the runtime you can disable idle states with below methods:</p>
<p>It is possible to disable CPU idle states by way of the PM QoS
subsystem, more specifically by using the “/dev/cpu_dma_latency”
interface (see <a class="reference internal" href="../../power/pm_qos_interface.html"><span class="doc">PM Quality Of Service Interface</span></a> for more
details).  As specified in the PM QoS documentation the requested
parameter will stay in effect until the file descriptor is released.
For example:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># exec 3&lt;&gt; /dev/cpu_dma_latency; echo 0 &gt;&amp;3
...
Do some work...
...
# exec 3&lt;&gt;-
</pre></div>
</div>
<p>The same can also be done from an application program.</p>
<p>Disable specific CPU’s specific idle state from cpuidle sysfs (see
<a class="reference internal" href="../../admin-guide/pm/cpuidle.html"><span class="doc">CPU Idle Time Management</span></a>):</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span># echo 1 &gt; /sys/devices/system/cpu/cpu$cpu/cpuidle/state$state/disable
</pre></div>
</div>
</section>
<section id="output-format">
<h2>Output format<a class="headerlink" href="#output-format" title="Link to this heading">¶</a></h2>
<p>Here is an example of the debugging output format:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>ARM external debug module:
coresight-cpu-debug 850000.debug: CPU[0]:
coresight-cpu-debug 850000.debug:  EDPRSR:  00000001 (Power:On DLK:Unlock)
coresight-cpu-debug 850000.debug:  EDPCSR:  handle_IPI+0x174/0x1d8
coresight-cpu-debug 850000.debug:  EDCIDSR: 00000000
coresight-cpu-debug 850000.debug:  EDVIDSR: 90000000 (State:Non-secure Mode:EL1/0 Width:64bits VMID:0)
coresight-cpu-debug 852000.debug: CPU[1]:
coresight-cpu-debug 852000.debug:  EDPRSR:  00000001 (Power:On DLK:Unlock)
coresight-cpu-debug 852000.debug:  EDPCSR:  debug_notifier_call+0x23c/0x358
coresight-cpu-debug 852000.debug:  EDCIDSR: 00000000
coresight-cpu-debug 852000.debug:  EDVIDSR: 90000000 (State:Non-secure Mode:EL1/0 Width:64bits VMID:0)
</pre></div>
</div>
</section>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../_sources/trace/coresight/coresight-cpu-debug.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>