
simulation_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065a0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08006730  08006730  00016730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800682c  0800682c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800682c  0800682c  0001682c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006834  08006834  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006834  08006834  00016834  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006838  08006838  00016838  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800683c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000260  20000070  080068ac  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d0  080068ac  000202d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014df4  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028ed  00000000  00000000  00034e94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e60  00000000  00000000  00037788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d48  00000000  00000000  000385e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000294ea  00000000  00000000  00039330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000114a6  00000000  00000000  0006281a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe6eb  00000000  00000000  00073cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001723ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004240  00000000  00000000  00172400  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006718 	.word	0x08006718

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08006718 	.word	0x08006718

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b08a      	sub	sp, #40	; 0x28
 800056c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800056e:	f107 031c 	add.w	r3, r7, #28
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	605a      	str	r2, [r3, #4]
 8000578:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800057a:	1d3b      	adds	r3, r7, #4
 800057c:	2200      	movs	r2, #0
 800057e:	601a      	str	r2, [r3, #0]
 8000580:	605a      	str	r2, [r3, #4]
 8000582:	609a      	str	r2, [r3, #8]
 8000584:	60da      	str	r2, [r3, #12]
 8000586:	611a      	str	r2, [r3, #16]
 8000588:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800058a:	4b36      	ldr	r3, [pc, #216]	; (8000664 <MX_ADC1_Init+0xfc>)
 800058c:	4a36      	ldr	r2, [pc, #216]	; (8000668 <MX_ADC1_Init+0x100>)
 800058e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000590:	4b34      	ldr	r3, [pc, #208]	; (8000664 <MX_ADC1_Init+0xfc>)
 8000592:	2200      	movs	r2, #0
 8000594:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000596:	4b33      	ldr	r3, [pc, #204]	; (8000664 <MX_ADC1_Init+0xfc>)
 8000598:	2200      	movs	r2, #0
 800059a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800059c:	4b31      	ldr	r3, [pc, #196]	; (8000664 <MX_ADC1_Init+0xfc>)
 800059e:	2200      	movs	r2, #0
 80005a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80005a2:	4b30      	ldr	r3, [pc, #192]	; (8000664 <MX_ADC1_Init+0xfc>)
 80005a4:	2201      	movs	r2, #1
 80005a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005a8:	4b2e      	ldr	r3, [pc, #184]	; (8000664 <MX_ADC1_Init+0xfc>)
 80005aa:	2204      	movs	r2, #4
 80005ac:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80005ae:	4b2d      	ldr	r3, [pc, #180]	; (8000664 <MX_ADC1_Init+0xfc>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80005b4:	4b2b      	ldr	r3, [pc, #172]	; (8000664 <MX_ADC1_Init+0xfc>)
 80005b6:	2201      	movs	r2, #1
 80005b8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 80005ba:	4b2a      	ldr	r3, [pc, #168]	; (8000664 <MX_ADC1_Init+0xfc>)
 80005bc:	2202      	movs	r2, #2
 80005be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005c0:	4b28      	ldr	r3, [pc, #160]	; (8000664 <MX_ADC1_Init+0xfc>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005c8:	4b26      	ldr	r3, [pc, #152]	; (8000664 <MX_ADC1_Init+0xfc>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005ce:	4b25      	ldr	r3, [pc, #148]	; (8000664 <MX_ADC1_Init+0xfc>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005d4:	4b23      	ldr	r3, [pc, #140]	; (8000664 <MX_ADC1_Init+0xfc>)
 80005d6:	2201      	movs	r2, #1
 80005d8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005dc:	4b21      	ldr	r3, [pc, #132]	; (8000664 <MX_ADC1_Init+0xfc>)
 80005de:	2200      	movs	r2, #0
 80005e0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80005e2:	4b20      	ldr	r3, [pc, #128]	; (8000664 <MX_ADC1_Init+0xfc>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005ea:	481e      	ldr	r0, [pc, #120]	; (8000664 <MX_ADC1_Init+0xfc>)
 80005ec:	f000 ff96 	bl	800151c <HAL_ADC_Init>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80005f6:	f000 faac 	bl	8000b52 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80005fa:	2300      	movs	r3, #0
 80005fc:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80005fe:	f107 031c 	add.w	r3, r7, #28
 8000602:	4619      	mov	r1, r3
 8000604:	4817      	ldr	r0, [pc, #92]	; (8000664 <MX_ADC1_Init+0xfc>)
 8000606:	f002 fb61 	bl	8002ccc <HAL_ADCEx_MultiModeConfigChannel>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000610:	f000 fa9f 	bl	8000b52 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000614:	4b15      	ldr	r3, [pc, #84]	; (800066c <MX_ADC1_Init+0x104>)
 8000616:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000618:	2306      	movs	r3, #6
 800061a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 800061c:	2305      	movs	r3, #5
 800061e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000620:	237f      	movs	r3, #127	; 0x7f
 8000622:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000624:	2304      	movs	r3, #4
 8000626:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000628:	2300      	movs	r3, #0
 800062a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800062c:	1d3b      	adds	r3, r7, #4
 800062e:	4619      	mov	r1, r3
 8000630:	480c      	ldr	r0, [pc, #48]	; (8000664 <MX_ADC1_Init+0xfc>)
 8000632:	f001 fcfd 	bl	8002030 <HAL_ADC_ConfigChannel>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 800063c:	f000 fa89 	bl	8000b52 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000640:	4b0b      	ldr	r3, [pc, #44]	; (8000670 <MX_ADC1_Init+0x108>)
 8000642:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000644:	230c      	movs	r3, #12
 8000646:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000648:	1d3b      	adds	r3, r7, #4
 800064a:	4619      	mov	r1, r3
 800064c:	4805      	ldr	r0, [pc, #20]	; (8000664 <MX_ADC1_Init+0xfc>)
 800064e:	f001 fcef 	bl	8002030 <HAL_ADC_ConfigChannel>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 8000658:	f000 fa7b 	bl	8000b52 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800065c:	bf00      	nop
 800065e:	3728      	adds	r7, #40	; 0x28
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	20000108 	.word	0x20000108
 8000668:	50040000 	.word	0x50040000
 800066c:	04300002 	.word	0x04300002
 8000670:	08600004 	.word	0x08600004

08000674 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b086      	sub	sp, #24
 8000678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800067a:	463b      	mov	r3, r7
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
 8000686:	611a      	str	r2, [r3, #16]
 8000688:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 800068a:	4b29      	ldr	r3, [pc, #164]	; (8000730 <MX_ADC2_Init+0xbc>)
 800068c:	4a29      	ldr	r2, [pc, #164]	; (8000734 <MX_ADC2_Init+0xc0>)
 800068e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000690:	4b27      	ldr	r3, [pc, #156]	; (8000730 <MX_ADC2_Init+0xbc>)
 8000692:	2200      	movs	r2, #0
 8000694:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000696:	4b26      	ldr	r3, [pc, #152]	; (8000730 <MX_ADC2_Init+0xbc>)
 8000698:	2200      	movs	r2, #0
 800069a:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800069c:	4b24      	ldr	r3, [pc, #144]	; (8000730 <MX_ADC2_Init+0xbc>)
 800069e:	2200      	movs	r2, #0
 80006a0:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006a2:	4b23      	ldr	r3, [pc, #140]	; (8000730 <MX_ADC2_Init+0xbc>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006a8:	4b21      	ldr	r3, [pc, #132]	; (8000730 <MX_ADC2_Init+0xbc>)
 80006aa:	2204      	movs	r2, #4
 80006ac:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80006ae:	4b20      	ldr	r3, [pc, #128]	; (8000730 <MX_ADC2_Init+0xbc>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80006b4:	4b1e      	ldr	r3, [pc, #120]	; (8000730 <MX_ADC2_Init+0xbc>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 80006ba:	4b1d      	ldr	r3, [pc, #116]	; (8000730 <MX_ADC2_Init+0xbc>)
 80006bc:	2201      	movs	r2, #1
 80006be:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80006c0:	4b1b      	ldr	r3, [pc, #108]	; (8000730 <MX_ADC2_Init+0xbc>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006c8:	4b19      	ldr	r3, [pc, #100]	; (8000730 <MX_ADC2_Init+0xbc>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006ce:	4b18      	ldr	r3, [pc, #96]	; (8000730 <MX_ADC2_Init+0xbc>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80006d4:	4b16      	ldr	r3, [pc, #88]	; (8000730 <MX_ADC2_Init+0xbc>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006dc:	4b14      	ldr	r3, [pc, #80]	; (8000730 <MX_ADC2_Init+0xbc>)
 80006de:	2200      	movs	r2, #0
 80006e0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80006e2:	4b13      	ldr	r3, [pc, #76]	; (8000730 <MX_ADC2_Init+0xbc>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80006ea:	4811      	ldr	r0, [pc, #68]	; (8000730 <MX_ADC2_Init+0xbc>)
 80006ec:	f000 ff16 	bl	800151c <HAL_ADC_Init>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 80006f6:	f000 fa2c 	bl	8000b52 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80006fa:	4b0f      	ldr	r3, [pc, #60]	; (8000738 <MX_ADC2_Init+0xc4>)
 80006fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006fe:	2306      	movs	r3, #6
 8000700:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000702:	2305      	movs	r3, #5
 8000704:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000706:	237f      	movs	r3, #127	; 0x7f
 8000708:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800070a:	2304      	movs	r3, #4
 800070c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800070e:	2300      	movs	r3, #0
 8000710:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000712:	463b      	mov	r3, r7
 8000714:	4619      	mov	r1, r3
 8000716:	4806      	ldr	r0, [pc, #24]	; (8000730 <MX_ADC2_Init+0xbc>)
 8000718:	f001 fc8a 	bl	8002030 <HAL_ADC_ConfigChannel>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 8000722:	f000 fa16 	bl	8000b52 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000726:	bf00      	nop
 8000728:	3718      	adds	r7, #24
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	200000a4 	.word	0x200000a4
 8000734:	50040100 	.word	0x50040100
 8000738:	3ef08000 	.word	0x3ef08000

0800073c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b08c      	sub	sp, #48	; 0x30
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000744:	f107 031c 	add.w	r3, r7, #28
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
 800074c:	605a      	str	r2, [r3, #4]
 800074e:	609a      	str	r2, [r3, #8]
 8000750:	60da      	str	r2, [r3, #12]
 8000752:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a50      	ldr	r2, [pc, #320]	; (800089c <HAL_ADC_MspInit+0x160>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d160      	bne.n	8000820 <HAL_ADC_MspInit+0xe4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 800075e:	4b50      	ldr	r3, [pc, #320]	; (80008a0 <HAL_ADC_MspInit+0x164>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	3301      	adds	r3, #1
 8000764:	4a4e      	ldr	r2, [pc, #312]	; (80008a0 <HAL_ADC_MspInit+0x164>)
 8000766:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8000768:	4b4d      	ldr	r3, [pc, #308]	; (80008a0 <HAL_ADC_MspInit+0x164>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	2b01      	cmp	r3, #1
 800076e:	d10b      	bne.n	8000788 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8000770:	4b4c      	ldr	r3, [pc, #304]	; (80008a4 <HAL_ADC_MspInit+0x168>)
 8000772:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000774:	4a4b      	ldr	r2, [pc, #300]	; (80008a4 <HAL_ADC_MspInit+0x168>)
 8000776:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800077a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800077c:	4b49      	ldr	r3, [pc, #292]	; (80008a4 <HAL_ADC_MspInit+0x168>)
 800077e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000780:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000784:	61bb      	str	r3, [r7, #24]
 8000786:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000788:	4b46      	ldr	r3, [pc, #280]	; (80008a4 <HAL_ADC_MspInit+0x168>)
 800078a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800078c:	4a45      	ldr	r2, [pc, #276]	; (80008a4 <HAL_ADC_MspInit+0x168>)
 800078e:	f043 0304 	orr.w	r3, r3, #4
 8000792:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000794:	4b43      	ldr	r3, [pc, #268]	; (80008a4 <HAL_ADC_MspInit+0x168>)
 8000796:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000798:	f003 0304 	and.w	r3, r3, #4
 800079c:	617b      	str	r3, [r7, #20]
 800079e:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80007a0:	2303      	movs	r3, #3
 80007a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80007a4:	230b      	movs	r3, #11
 80007a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a8:	2300      	movs	r3, #0
 80007aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007ac:	f107 031c 	add.w	r3, r7, #28
 80007b0:	4619      	mov	r1, r3
 80007b2:	483d      	ldr	r0, [pc, #244]	; (80008a8 <HAL_ADC_MspInit+0x16c>)
 80007b4:	f002 fe44 	bl	8003440 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80007b8:	4b3c      	ldr	r3, [pc, #240]	; (80008ac <HAL_ADC_MspInit+0x170>)
 80007ba:	4a3d      	ldr	r2, [pc, #244]	; (80008b0 <HAL_ADC_MspInit+0x174>)
 80007bc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80007be:	4b3b      	ldr	r3, [pc, #236]	; (80008ac <HAL_ADC_MspInit+0x170>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007c4:	4b39      	ldr	r3, [pc, #228]	; (80008ac <HAL_ADC_MspInit+0x170>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80007ca:	4b38      	ldr	r3, [pc, #224]	; (80008ac <HAL_ADC_MspInit+0x170>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80007d0:	4b36      	ldr	r3, [pc, #216]	; (80008ac <HAL_ADC_MspInit+0x170>)
 80007d2:	2280      	movs	r2, #128	; 0x80
 80007d4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80007d6:	4b35      	ldr	r3, [pc, #212]	; (80008ac <HAL_ADC_MspInit+0x170>)
 80007d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007dc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80007de:	4b33      	ldr	r3, [pc, #204]	; (80008ac <HAL_ADC_MspInit+0x170>)
 80007e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80007e4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80007e6:	4b31      	ldr	r3, [pc, #196]	; (80008ac <HAL_ADC_MspInit+0x170>)
 80007e8:	2220      	movs	r2, #32
 80007ea:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80007ec:	4b2f      	ldr	r3, [pc, #188]	; (80008ac <HAL_ADC_MspInit+0x170>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007f2:	482e      	ldr	r0, [pc, #184]	; (80008ac <HAL_ADC_MspInit+0x170>)
 80007f4:	f002 fc2c 	bl	8003050 <HAL_DMA_Init>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80007fe:	f000 f9a8 	bl	8000b52 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	4a29      	ldr	r2, [pc, #164]	; (80008ac <HAL_ADC_MspInit+0x170>)
 8000806:	64da      	str	r2, [r3, #76]	; 0x4c
 8000808:	4a28      	ldr	r2, [pc, #160]	; (80008ac <HAL_ADC_MspInit+0x170>)
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800080e:	2200      	movs	r2, #0
 8000810:	2100      	movs	r1, #0
 8000812:	2012      	movs	r0, #18
 8000814:	f002 fbe5 	bl	8002fe2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000818:	2012      	movs	r0, #18
 800081a:	f002 fbfe 	bl	800301a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800081e:	e039      	b.n	8000894 <HAL_ADC_MspInit+0x158>
  else if(adcHandle->Instance==ADC2)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a23      	ldr	r2, [pc, #140]	; (80008b4 <HAL_ADC_MspInit+0x178>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d134      	bne.n	8000894 <HAL_ADC_MspInit+0x158>
    HAL_RCC_ADC_CLK_ENABLED++;
 800082a:	4b1d      	ldr	r3, [pc, #116]	; (80008a0 <HAL_ADC_MspInit+0x164>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	3301      	adds	r3, #1
 8000830:	4a1b      	ldr	r2, [pc, #108]	; (80008a0 <HAL_ADC_MspInit+0x164>)
 8000832:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8000834:	4b1a      	ldr	r3, [pc, #104]	; (80008a0 <HAL_ADC_MspInit+0x164>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2b01      	cmp	r3, #1
 800083a:	d10b      	bne.n	8000854 <HAL_ADC_MspInit+0x118>
      __HAL_RCC_ADC_CLK_ENABLE();
 800083c:	4b19      	ldr	r3, [pc, #100]	; (80008a4 <HAL_ADC_MspInit+0x168>)
 800083e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000840:	4a18      	ldr	r2, [pc, #96]	; (80008a4 <HAL_ADC_MspInit+0x168>)
 8000842:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000846:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000848:	4b16      	ldr	r3, [pc, #88]	; (80008a4 <HAL_ADC_MspInit+0x168>)
 800084a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800084c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000850:	613b      	str	r3, [r7, #16]
 8000852:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000854:	4b13      	ldr	r3, [pc, #76]	; (80008a4 <HAL_ADC_MspInit+0x168>)
 8000856:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000858:	4a12      	ldr	r2, [pc, #72]	; (80008a4 <HAL_ADC_MspInit+0x168>)
 800085a:	f043 0302 	orr.w	r3, r3, #2
 800085e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000860:	4b10      	ldr	r3, [pc, #64]	; (80008a4 <HAL_ADC_MspInit+0x168>)
 8000862:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000864:	f003 0302 	and.w	r3, r3, #2
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800086c:	2301      	movs	r3, #1
 800086e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000870:	230b      	movs	r3, #11
 8000872:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000878:	f107 031c 	add.w	r3, r7, #28
 800087c:	4619      	mov	r1, r3
 800087e:	480e      	ldr	r0, [pc, #56]	; (80008b8 <HAL_ADC_MspInit+0x17c>)
 8000880:	f002 fdde 	bl	8003440 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000884:	2200      	movs	r2, #0
 8000886:	2100      	movs	r1, #0
 8000888:	2012      	movs	r0, #18
 800088a:	f002 fbaa 	bl	8002fe2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800088e:	2012      	movs	r0, #18
 8000890:	f002 fbc3 	bl	800301a <HAL_NVIC_EnableIRQ>
}
 8000894:	bf00      	nop
 8000896:	3730      	adds	r7, #48	; 0x30
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	50040000 	.word	0x50040000
 80008a0:	2000008c 	.word	0x2000008c
 80008a4:	40021000 	.word	0x40021000
 80008a8:	48000800 	.word	0x48000800
 80008ac:	2000016c 	.word	0x2000016c
 80008b0:	40020008 	.word	0x40020008
 80008b4:	50040100 	.word	0x50040100
 80008b8:	48000400 	.word	0x48000400

080008bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008c2:	4b0c      	ldr	r3, [pc, #48]	; (80008f4 <MX_DMA_Init+0x38>)
 80008c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80008c6:	4a0b      	ldr	r2, [pc, #44]	; (80008f4 <MX_DMA_Init+0x38>)
 80008c8:	f043 0301 	orr.w	r3, r3, #1
 80008cc:	6493      	str	r3, [r2, #72]	; 0x48
 80008ce:	4b09      	ldr	r3, [pc, #36]	; (80008f4 <MX_DMA_Init+0x38>)
 80008d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80008d2:	f003 0301 	and.w	r3, r3, #1
 80008d6:	607b      	str	r3, [r7, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80008da:	2200      	movs	r2, #0
 80008dc:	2100      	movs	r1, #0
 80008de:	200b      	movs	r0, #11
 80008e0:	f002 fb7f 	bl	8002fe2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80008e4:	200b      	movs	r0, #11
 80008e6:	f002 fb98 	bl	800301a <HAL_NVIC_EnableIRQ>

}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40021000 	.word	0x40021000

080008f8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008fe:	4b15      	ldr	r3, [pc, #84]	; (8000954 <MX_GPIO_Init+0x5c>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000902:	4a14      	ldr	r2, [pc, #80]	; (8000954 <MX_GPIO_Init+0x5c>)
 8000904:	f043 0304 	orr.w	r3, r3, #4
 8000908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800090a:	4b12      	ldr	r3, [pc, #72]	; (8000954 <MX_GPIO_Init+0x5c>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090e:	f003 0304 	and.w	r3, r3, #4
 8000912:	60fb      	str	r3, [r7, #12]
 8000914:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000916:	4b0f      	ldr	r3, [pc, #60]	; (8000954 <MX_GPIO_Init+0x5c>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091a:	4a0e      	ldr	r2, [pc, #56]	; (8000954 <MX_GPIO_Init+0x5c>)
 800091c:	f043 0301 	orr.w	r3, r3, #1
 8000920:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000922:	4b0c      	ldr	r3, [pc, #48]	; (8000954 <MX_GPIO_Init+0x5c>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000926:	f003 0301 	and.w	r3, r3, #1
 800092a:	60bb      	str	r3, [r7, #8]
 800092c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800092e:	4b09      	ldr	r3, [pc, #36]	; (8000954 <MX_GPIO_Init+0x5c>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000932:	4a08      	ldr	r2, [pc, #32]	; (8000954 <MX_GPIO_Init+0x5c>)
 8000934:	f043 0302 	orr.w	r3, r3, #2
 8000938:	64d3      	str	r3, [r2, #76]	; 0x4c
 800093a:	4b06      	ldr	r3, [pc, #24]	; (8000954 <MX_GPIO_Init+0x5c>)
 800093c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800093e:	f003 0302 	and.w	r3, r3, #2
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]

}
 8000946:	bf00      	nop
 8000948:	3714      	adds	r7, #20
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	40021000 	.word	0x40021000

08000958 <_write>:
/* USER CODE BEGIN 0 */

volatile int pot_flag = 0;
volatile int pot_value = 0;

int _write(int file, char* ptr, int len) {
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 50);
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	b29a      	uxth	r2, r3
 8000968:	2332      	movs	r3, #50	; 0x32
 800096a:	68b9      	ldr	r1, [r7, #8]
 800096c:	4807      	ldr	r0, [pc, #28]	; (800098c <_write+0x34>)
 800096e:	f004 fa7d 	bl	8004e6c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 50);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	b29a      	uxth	r2, r3
 8000976:	2332      	movs	r3, #50	; 0x32
 8000978:	68b9      	ldr	r1, [r7, #8]
 800097a:	4805      	ldr	r0, [pc, #20]	; (8000990 <_write+0x38>)
 800097c:	f004 fa76 	bl	8004e6c <HAL_UART_Transmit>
	return len;
 8000980:	687b      	ldr	r3, [r7, #4]
}
 8000982:	4618      	mov	r0, r3
 8000984:	3710      	adds	r7, #16
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20000238 	.word	0x20000238
 8000990:	200001b4 	.word	0x200001b4

08000994 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc2) {
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	4a08      	ldr	r2, [pc, #32]	; (80009c0 <HAL_ADC_ConvCpltCallback+0x2c>)
 80009a0:	4293      	cmp	r3, r2
 80009a2:	d109      	bne.n	80009b8 <HAL_ADC_ConvCpltCallback+0x24>
		pot_flag = 1;
 80009a4:	4b07      	ldr	r3, [pc, #28]	; (80009c4 <HAL_ADC_ConvCpltCallback+0x30>)
 80009a6:	2201      	movs	r2, #1
 80009a8:	601a      	str	r2, [r3, #0]
		pot_value = HAL_ADC_GetValue(hadc);
 80009aa:	6878      	ldr	r0, [r7, #4]
 80009ac:	f001 f8fa 	bl	8001ba4 <HAL_ADC_GetValue>
 80009b0:	4603      	mov	r3, r0
 80009b2:	461a      	mov	r2, r3
 80009b4:	4b04      	ldr	r3, [pc, #16]	; (80009c8 <HAL_ADC_ConvCpltCallback+0x34>)
 80009b6:	601a      	str	r2, [r3, #0]
	}
}
 80009b8:	bf00      	nop
 80009ba:	3708      	adds	r7, #8
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	200000a4 	.word	0x200000a4
 80009c4:	20000090 	.word	0x20000090
 80009c8:	20000094 	.word	0x20000094

080009cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009d2:	f000 faee 	bl	8000fb2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009d6:	f000 f83f 	bl	8000a58 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80009da:	f000 f88f 	bl	8000afc <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009de:	f7ff ff8b 	bl	80008f8 <MX_GPIO_Init>
  MX_DMA_Init();
 80009e2:	f7ff ff6b 	bl	80008bc <MX_DMA_Init>
  MX_ADC1_Init();
 80009e6:	f7ff fdbf 	bl	8000568 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80009ea:	f000 f9e7 	bl	8000dbc <MX_USART2_UART_Init>
  MX_ADC2_Init();
 80009ee:	f7ff fe41 	bl	8000674 <MX_ADC2_Init>
  MX_USART1_UART_Init();
 80009f2:	f000 f9b3 	bl	8000d5c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  uint16_t joystick[2];
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80009f6:	217f      	movs	r1, #127	; 0x7f
 80009f8:	4812      	ldr	r0, [pc, #72]	; (8000a44 <main+0x78>)
 80009fa:	f002 f8d5 	bl	8002ba8 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)joystick, 2);
 80009fe:	1d3b      	adds	r3, r7, #4
 8000a00:	2202      	movs	r2, #2
 8000a02:	4619      	mov	r1, r3
 8000a04:	480f      	ldr	r0, [pc, #60]	; (8000a44 <main+0x78>)
 8000a06:	f001 f811 	bl	8001a2c <HAL_ADC_Start_DMA>

  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8000a0a:	217f      	movs	r1, #127	; 0x7f
 8000a0c:	480e      	ldr	r0, [pc, #56]	; (8000a48 <main+0x7c>)
 8000a0e:	f002 f8cb 	bl	8002ba8 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_IT(&hadc2);
 8000a12:	480d      	ldr	r0, [pc, #52]	; (8000a48 <main+0x7c>)
 8000a14:	f000 fed8 	bl	80017c8 <HAL_ADC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (pot_flag == 1) {
 8000a18:	4b0c      	ldr	r3, [pc, #48]	; (8000a4c <main+0x80>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d10d      	bne.n	8000a3c <main+0x70>
		  pot_flag = 0;
 8000a20:	4b0a      	ldr	r3, [pc, #40]	; (8000a4c <main+0x80>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
		  printf("speed: %d, x: %d, y: %d\r\n", pot_value, joystick[0], joystick[1]);
 8000a26:	4b0a      	ldr	r3, [pc, #40]	; (8000a50 <main+0x84>)
 8000a28:	6819      	ldr	r1, [r3, #0]
 8000a2a:	88bb      	ldrh	r3, [r7, #4]
 8000a2c:	461a      	mov	r2, r3
 8000a2e:	88fb      	ldrh	r3, [r7, #6]
 8000a30:	4808      	ldr	r0, [pc, #32]	; (8000a54 <main+0x88>)
 8000a32:	f004 ff1b 	bl	800586c <iprintf>

		  HAL_ADC_Start_IT(&hadc2);
 8000a36:	4804      	ldr	r0, [pc, #16]	; (8000a48 <main+0x7c>)
 8000a38:	f000 fec6 	bl	80017c8 <HAL_ADC_Start_IT>
	  }
	  HAL_Delay(50);
 8000a3c:	2032      	movs	r0, #50	; 0x32
 8000a3e:	f000 fb2d 	bl	800109c <HAL_Delay>
	  if (pot_flag == 1) {
 8000a42:	e7e9      	b.n	8000a18 <main+0x4c>
 8000a44:	20000108 	.word	0x20000108
 8000a48:	200000a4 	.word	0x200000a4
 8000a4c:	20000090 	.word	0x20000090
 8000a50:	20000094 	.word	0x20000094
 8000a54:	08006730 	.word	0x08006730

08000a58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b096      	sub	sp, #88	; 0x58
 8000a5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a5e:	f107 0314 	add.w	r3, r7, #20
 8000a62:	2244      	movs	r2, #68	; 0x44
 8000a64:	2100      	movs	r1, #0
 8000a66:	4618      	mov	r0, r3
 8000a68:	f004 fef8 	bl	800585c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a6c:	463b      	mov	r3, r7
 8000a6e:	2200      	movs	r2, #0
 8000a70:	601a      	str	r2, [r3, #0]
 8000a72:	605a      	str	r2, [r3, #4]
 8000a74:	609a      	str	r2, [r3, #8]
 8000a76:	60da      	str	r2, [r3, #12]
 8000a78:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000a7a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000a7e:	f002 fe97 	bl	80037b0 <HAL_PWREx_ControlVoltageScaling>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000a88:	f000 f863 	bl	8000b52 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000a8c:	2310      	movs	r3, #16
 8000a8e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000a90:	2301      	movs	r3, #1
 8000a92:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000a94:	2300      	movs	r3, #0
 8000a96:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000a98:	2360      	movs	r3, #96	; 0x60
 8000a9a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000aa8:	2328      	movs	r3, #40	; 0x28
 8000aaa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000aac:	2307      	movs	r3, #7
 8000aae:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ab0:	2302      	movs	r3, #2
 8000ab2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ab4:	2302      	movs	r3, #2
 8000ab6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	4618      	mov	r0, r3
 8000abe:	f002 fecd 	bl	800385c <HAL_RCC_OscConfig>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000ac8:	f000 f843 	bl	8000b52 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000acc:	230f      	movs	r3, #15
 8000ace:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ad0:	2303      	movs	r3, #3
 8000ad2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000adc:	2300      	movs	r3, #0
 8000ade:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ae0:	463b      	mov	r3, r7
 8000ae2:	2104      	movs	r1, #4
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f003 fa93 	bl	8004010 <HAL_RCC_ClockConfig>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000af0:	f000 f82f 	bl	8000b52 <Error_Handler>
  }
}
 8000af4:	bf00      	nop
 8000af6:	3758      	adds	r7, #88	; 0x58
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}

08000afc <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b0a2      	sub	sp, #136	; 0x88
 8000b00:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b02:	463b      	mov	r3, r7
 8000b04:	2288      	movs	r2, #136	; 0x88
 8000b06:	2100      	movs	r1, #0
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f004 fea7 	bl	800585c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b0e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000b12:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000b14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000b18:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000b22:	2310      	movs	r3, #16
 8000b24:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000b26:	2307      	movs	r3, #7
 8000b28:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000b32:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000b36:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b38:	463b      	mov	r3, r7
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f003 fc8c 	bl	8004458 <HAL_RCCEx_PeriphCLKConfig>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 8000b46:	f000 f804 	bl	8000b52 <Error_Handler>
  }
}
 8000b4a:	bf00      	nop
 8000b4c:	3788      	adds	r7, #136	; 0x88
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}

08000b52 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b52:	b480      	push	{r7}
 8000b54:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b56:	b672      	cpsid	i
}
 8000b58:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b5a:	e7fe      	b.n	8000b5a <Error_Handler+0x8>

08000b5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b62:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <HAL_MspInit+0x44>)
 8000b64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b66:	4a0e      	ldr	r2, [pc, #56]	; (8000ba0 <HAL_MspInit+0x44>)
 8000b68:	f043 0301 	orr.w	r3, r3, #1
 8000b6c:	6613      	str	r3, [r2, #96]	; 0x60
 8000b6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <HAL_MspInit+0x44>)
 8000b70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b72:	f003 0301 	and.w	r3, r3, #1
 8000b76:	607b      	str	r3, [r7, #4]
 8000b78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b7a:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <HAL_MspInit+0x44>)
 8000b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b7e:	4a08      	ldr	r2, [pc, #32]	; (8000ba0 <HAL_MspInit+0x44>)
 8000b80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b84:	6593      	str	r3, [r2, #88]	; 0x58
 8000b86:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <HAL_MspInit+0x44>)
 8000b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b8e:	603b      	str	r3, [r7, #0]
 8000b90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b92:	bf00      	nop
 8000b94:	370c      	adds	r7, #12
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	40021000 	.word	0x40021000

08000ba4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ba8:	e7fe      	b.n	8000ba8 <NMI_Handler+0x4>

08000baa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000baa:	b480      	push	{r7}
 8000bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bae:	e7fe      	b.n	8000bae <HardFault_Handler+0x4>

08000bb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bb4:	e7fe      	b.n	8000bb4 <MemManage_Handler+0x4>

08000bb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bba:	e7fe      	b.n	8000bba <BusFault_Handler+0x4>

08000bbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bc0:	e7fe      	b.n	8000bc0 <UsageFault_Handler+0x4>

08000bc2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr

08000bd0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr

08000bde <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bde:	b480      	push	{r7}
 8000be0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000be2:	bf00      	nop
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bf0:	f000 fa34 	bl	800105c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bf4:	bf00      	nop
 8000bf6:	bd80      	pop	{r7, pc}

08000bf8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000bfc:	4802      	ldr	r0, [pc, #8]	; (8000c08 <DMA1_Channel1_IRQHandler+0x10>)
 8000bfe:	f002 fb3f 	bl	8003280 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	2000016c 	.word	0x2000016c

08000c0c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000c10:	4803      	ldr	r0, [pc, #12]	; (8000c20 <ADC1_2_IRQHandler+0x14>)
 8000c12:	f000 ffd5 	bl	8001bc0 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8000c16:	4803      	ldr	r0, [pc, #12]	; (8000c24 <ADC1_2_IRQHandler+0x18>)
 8000c18:	f000 ffd2 	bl	8001bc0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000c1c:	bf00      	nop
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	20000108 	.word	0x20000108
 8000c24:	200000a4 	.word	0x200000a4

08000c28 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b086      	sub	sp, #24
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	60f8      	str	r0, [r7, #12]
 8000c30:	60b9      	str	r1, [r7, #8]
 8000c32:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c34:	2300      	movs	r3, #0
 8000c36:	617b      	str	r3, [r7, #20]
 8000c38:	e00a      	b.n	8000c50 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c3a:	f3af 8000 	nop.w
 8000c3e:	4601      	mov	r1, r0
 8000c40:	68bb      	ldr	r3, [r7, #8]
 8000c42:	1c5a      	adds	r2, r3, #1
 8000c44:	60ba      	str	r2, [r7, #8]
 8000c46:	b2ca      	uxtb	r2, r1
 8000c48:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	617b      	str	r3, [r7, #20]
 8000c50:	697a      	ldr	r2, [r7, #20]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	dbf0      	blt.n	8000c3a <_read+0x12>
	}

return len;
 8000c58:	687b      	ldr	r3, [r7, #4]
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3718      	adds	r7, #24
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000c62:	b480      	push	{r7}
 8000c64:	b083      	sub	sp, #12
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	6078      	str	r0, [r7, #4]
	return -1;
 8000c6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr

08000c7a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	b083      	sub	sp, #12
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	6078      	str	r0, [r7, #4]
 8000c82:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c8a:	605a      	str	r2, [r3, #4]
	return 0;
 8000c8c:	2300      	movs	r3, #0
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	370c      	adds	r7, #12
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr

08000c9a <_isatty>:

int _isatty(int file)
{
 8000c9a:	b480      	push	{r7}
 8000c9c:	b083      	sub	sp, #12
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	6078      	str	r0, [r7, #4]
	return 1;
 8000ca2:	2301      	movs	r3, #1
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	370c      	adds	r7, #12
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr

08000cb0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b085      	sub	sp, #20
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	60f8      	str	r0, [r7, #12]
 8000cb8:	60b9      	str	r1, [r7, #8]
 8000cba:	607a      	str	r2, [r7, #4]
	return 0;
 8000cbc:	2300      	movs	r3, #0
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3714      	adds	r7, #20
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
	...

08000ccc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b086      	sub	sp, #24
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cd4:	4a14      	ldr	r2, [pc, #80]	; (8000d28 <_sbrk+0x5c>)
 8000cd6:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <_sbrk+0x60>)
 8000cd8:	1ad3      	subs	r3, r2, r3
 8000cda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ce0:	4b13      	ldr	r3, [pc, #76]	; (8000d30 <_sbrk+0x64>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d102      	bne.n	8000cee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ce8:	4b11      	ldr	r3, [pc, #68]	; (8000d30 <_sbrk+0x64>)
 8000cea:	4a12      	ldr	r2, [pc, #72]	; (8000d34 <_sbrk+0x68>)
 8000cec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cee:	4b10      	ldr	r3, [pc, #64]	; (8000d30 <_sbrk+0x64>)
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	4413      	add	r3, r2
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d207      	bcs.n	8000d0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cfc:	f004 fd84 	bl	8005808 <__errno>
 8000d00:	4603      	mov	r3, r0
 8000d02:	220c      	movs	r2, #12
 8000d04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d0a:	e009      	b.n	8000d20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d0c:	4b08      	ldr	r3, [pc, #32]	; (8000d30 <_sbrk+0x64>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d12:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <_sbrk+0x64>)
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	4413      	add	r3, r2
 8000d1a:	4a05      	ldr	r2, [pc, #20]	; (8000d30 <_sbrk+0x64>)
 8000d1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d1e:	68fb      	ldr	r3, [r7, #12]
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3718      	adds	r7, #24
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	20018000 	.word	0x20018000
 8000d2c:	00000400 	.word	0x00000400
 8000d30:	20000098 	.word	0x20000098
 8000d34:	200002d0 	.word	0x200002d0

08000d38 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d3c:	4b06      	ldr	r3, [pc, #24]	; (8000d58 <SystemInit+0x20>)
 8000d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d42:	4a05      	ldr	r2, [pc, #20]	; (8000d58 <SystemInit+0x20>)
 8000d44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000d4c:	bf00      	nop
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	e000ed00 	.word	0xe000ed00

08000d5c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d60:	4b14      	ldr	r3, [pc, #80]	; (8000db4 <MX_USART1_UART_Init+0x58>)
 8000d62:	4a15      	ldr	r2, [pc, #84]	; (8000db8 <MX_USART1_UART_Init+0x5c>)
 8000d64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000d66:	4b13      	ldr	r3, [pc, #76]	; (8000db4 <MX_USART1_UART_Init+0x58>)
 8000d68:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000d6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d6e:	4b11      	ldr	r3, [pc, #68]	; (8000db4 <MX_USART1_UART_Init+0x58>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d74:	4b0f      	ldr	r3, [pc, #60]	; (8000db4 <MX_USART1_UART_Init+0x58>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d7a:	4b0e      	ldr	r3, [pc, #56]	; (8000db4 <MX_USART1_UART_Init+0x58>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d80:	4b0c      	ldr	r3, [pc, #48]	; (8000db4 <MX_USART1_UART_Init+0x58>)
 8000d82:	220c      	movs	r2, #12
 8000d84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d86:	4b0b      	ldr	r3, [pc, #44]	; (8000db4 <MX_USART1_UART_Init+0x58>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d8c:	4b09      	ldr	r3, [pc, #36]	; (8000db4 <MX_USART1_UART_Init+0x58>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d92:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <MX_USART1_UART_Init+0x58>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d98:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <MX_USART1_UART_Init+0x58>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d9e:	4805      	ldr	r0, [pc, #20]	; (8000db4 <MX_USART1_UART_Init+0x58>)
 8000da0:	f004 f816 	bl	8004dd0 <HAL_UART_Init>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000daa:	f7ff fed2 	bl	8000b52 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	200001b4 	.word	0x200001b4
 8000db8:	40013800 	.word	0x40013800

08000dbc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000dc0:	4b14      	ldr	r3, [pc, #80]	; (8000e14 <MX_USART2_UART_Init+0x58>)
 8000dc2:	4a15      	ldr	r2, [pc, #84]	; (8000e18 <MX_USART2_UART_Init+0x5c>)
 8000dc4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000dc6:	4b13      	ldr	r3, [pc, #76]	; (8000e14 <MX_USART2_UART_Init+0x58>)
 8000dc8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000dcc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dce:	4b11      	ldr	r3, [pc, #68]	; (8000e14 <MX_USART2_UART_Init+0x58>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000dd4:	4b0f      	ldr	r3, [pc, #60]	; (8000e14 <MX_USART2_UART_Init+0x58>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000dda:	4b0e      	ldr	r3, [pc, #56]	; (8000e14 <MX_USART2_UART_Init+0x58>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000de0:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <MX_USART2_UART_Init+0x58>)
 8000de2:	220c      	movs	r2, #12
 8000de4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000de6:	4b0b      	ldr	r3, [pc, #44]	; (8000e14 <MX_USART2_UART_Init+0x58>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dec:	4b09      	ldr	r3, [pc, #36]	; (8000e14 <MX_USART2_UART_Init+0x58>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000df2:	4b08      	ldr	r3, [pc, #32]	; (8000e14 <MX_USART2_UART_Init+0x58>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000df8:	4b06      	ldr	r3, [pc, #24]	; (8000e14 <MX_USART2_UART_Init+0x58>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000dfe:	4805      	ldr	r0, [pc, #20]	; (8000e14 <MX_USART2_UART_Init+0x58>)
 8000e00:	f003 ffe6 	bl	8004dd0 <HAL_UART_Init>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000e0a:	f7ff fea2 	bl	8000b52 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e0e:	bf00      	nop
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	20000238 	.word	0x20000238
 8000e18:	40004400 	.word	0x40004400

08000e1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b0ae      	sub	sp, #184	; 0xb8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e24:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e28:	2200      	movs	r2, #0
 8000e2a:	601a      	str	r2, [r3, #0]
 8000e2c:	605a      	str	r2, [r3, #4]
 8000e2e:	609a      	str	r2, [r3, #8]
 8000e30:	60da      	str	r2, [r3, #12]
 8000e32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e34:	f107 031c 	add.w	r3, r7, #28
 8000e38:	2288      	movs	r2, #136	; 0x88
 8000e3a:	2100      	movs	r1, #0
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f004 fd0d 	bl	800585c <memset>
  if(uartHandle->Instance==USART1)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a43      	ldr	r2, [pc, #268]	; (8000f54 <HAL_UART_MspInit+0x138>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d13d      	bne.n	8000ec8 <HAL_UART_MspInit+0xac>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000e50:	2300      	movs	r3, #0
 8000e52:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e54:	f107 031c 	add.w	r3, r7, #28
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f003 fafd 	bl	8004458 <HAL_RCCEx_PeriphCLKConfig>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000e64:	f7ff fe75 	bl	8000b52 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e68:	4b3b      	ldr	r3, [pc, #236]	; (8000f58 <HAL_UART_MspInit+0x13c>)
 8000e6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e6c:	4a3a      	ldr	r2, [pc, #232]	; (8000f58 <HAL_UART_MspInit+0x13c>)
 8000e6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e72:	6613      	str	r3, [r2, #96]	; 0x60
 8000e74:	4b38      	ldr	r3, [pc, #224]	; (8000f58 <HAL_UART_MspInit+0x13c>)
 8000e76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e7c:	61bb      	str	r3, [r7, #24]
 8000e7e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e80:	4b35      	ldr	r3, [pc, #212]	; (8000f58 <HAL_UART_MspInit+0x13c>)
 8000e82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e84:	4a34      	ldr	r2, [pc, #208]	; (8000f58 <HAL_UART_MspInit+0x13c>)
 8000e86:	f043 0301 	orr.w	r3, r3, #1
 8000e8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e8c:	4b32      	ldr	r3, [pc, #200]	; (8000f58 <HAL_UART_MspInit+0x13c>)
 8000e8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e90:	f003 0301 	and.w	r3, r3, #1
 8000e94:	617b      	str	r3, [r7, #20]
 8000e96:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000e98:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000e9c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eac:	2303      	movs	r3, #3
 8000eae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000eb2:	2307      	movs	r3, #7
 8000eb4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ec2:	f002 fabd 	bl	8003440 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000ec6:	e040      	b.n	8000f4a <HAL_UART_MspInit+0x12e>
  else if(uartHandle->Instance==USART2)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a23      	ldr	r2, [pc, #140]	; (8000f5c <HAL_UART_MspInit+0x140>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d13b      	bne.n	8000f4a <HAL_UART_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eda:	f107 031c 	add.w	r3, r7, #28
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f003 faba 	bl	8004458 <HAL_RCCEx_PeriphCLKConfig>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <HAL_UART_MspInit+0xd2>
      Error_Handler();
 8000eea:	f7ff fe32 	bl	8000b52 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eee:	4b1a      	ldr	r3, [pc, #104]	; (8000f58 <HAL_UART_MspInit+0x13c>)
 8000ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ef2:	4a19      	ldr	r2, [pc, #100]	; (8000f58 <HAL_UART_MspInit+0x13c>)
 8000ef4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ef8:	6593      	str	r3, [r2, #88]	; 0x58
 8000efa:	4b17      	ldr	r3, [pc, #92]	; (8000f58 <HAL_UART_MspInit+0x13c>)
 8000efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f02:	613b      	str	r3, [r7, #16]
 8000f04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f06:	4b14      	ldr	r3, [pc, #80]	; (8000f58 <HAL_UART_MspInit+0x13c>)
 8000f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f0a:	4a13      	ldr	r2, [pc, #76]	; (8000f58 <HAL_UART_MspInit+0x13c>)
 8000f0c:	f043 0301 	orr.w	r3, r3, #1
 8000f10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f12:	4b11      	ldr	r3, [pc, #68]	; (8000f58 <HAL_UART_MspInit+0x13c>)
 8000f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	60fb      	str	r3, [r7, #12]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f1e:	230c      	movs	r3, #12
 8000f20:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f24:	2302      	movs	r3, #2
 8000f26:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f30:	2303      	movs	r3, #3
 8000f32:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f36:	2307      	movs	r3, #7
 8000f38:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f3c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000f40:	4619      	mov	r1, r3
 8000f42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f46:	f002 fa7b 	bl	8003440 <HAL_GPIO_Init>
}
 8000f4a:	bf00      	nop
 8000f4c:	37b8      	adds	r7, #184	; 0xb8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40013800 	.word	0x40013800
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	40004400 	.word	0x40004400

08000f60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000f60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f98 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f64:	f7ff fee8 	bl	8000d38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f68:	480c      	ldr	r0, [pc, #48]	; (8000f9c <LoopForever+0x6>)
  ldr r1, =_edata
 8000f6a:	490d      	ldr	r1, [pc, #52]	; (8000fa0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f6c:	4a0d      	ldr	r2, [pc, #52]	; (8000fa4 <LoopForever+0xe>)
  movs r3, #0
 8000f6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f70:	e002      	b.n	8000f78 <LoopCopyDataInit>

08000f72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f76:	3304      	adds	r3, #4

08000f78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f7c:	d3f9      	bcc.n	8000f72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f7e:	4a0a      	ldr	r2, [pc, #40]	; (8000fa8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f80:	4c0a      	ldr	r4, [pc, #40]	; (8000fac <LoopForever+0x16>)
  movs r3, #0
 8000f82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f84:	e001      	b.n	8000f8a <LoopFillZerobss>

08000f86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f88:	3204      	adds	r2, #4

08000f8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f8c:	d3fb      	bcc.n	8000f86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f8e:	f004 fc41 	bl	8005814 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f92:	f7ff fd1b 	bl	80009cc <main>

08000f96 <LoopForever>:

LoopForever:
    b LoopForever
 8000f96:	e7fe      	b.n	8000f96 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000f98:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000f9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fa0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000fa4:	0800683c 	.word	0x0800683c
  ldr r2, =_sbss
 8000fa8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000fac:	200002d0 	.word	0x200002d0

08000fb0 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fb0:	e7fe      	b.n	8000fb0 <ADC3_IRQHandler>

08000fb2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b082      	sub	sp, #8
 8000fb6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fbc:	2003      	movs	r0, #3
 8000fbe:	f002 f805 	bl	8002fcc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fc2:	200f      	movs	r0, #15
 8000fc4:	f000 f80e 	bl	8000fe4 <HAL_InitTick>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d002      	beq.n	8000fd4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	71fb      	strb	r3, [r7, #7]
 8000fd2:	e001      	b.n	8000fd8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fd4:	f7ff fdc2 	bl	8000b5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
	...

08000fe4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000fec:	2300      	movs	r3, #0
 8000fee:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ff0:	4b17      	ldr	r3, [pc, #92]	; (8001050 <HAL_InitTick+0x6c>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d023      	beq.n	8001040 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000ff8:	4b16      	ldr	r3, [pc, #88]	; (8001054 <HAL_InitTick+0x70>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	4b14      	ldr	r3, [pc, #80]	; (8001050 <HAL_InitTick+0x6c>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	4619      	mov	r1, r3
 8001002:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001006:	fbb3 f3f1 	udiv	r3, r3, r1
 800100a:	fbb2 f3f3 	udiv	r3, r2, r3
 800100e:	4618      	mov	r0, r3
 8001010:	f002 f811 	bl	8003036 <HAL_SYSTICK_Config>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d10f      	bne.n	800103a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2b0f      	cmp	r3, #15
 800101e:	d809      	bhi.n	8001034 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001020:	2200      	movs	r2, #0
 8001022:	6879      	ldr	r1, [r7, #4]
 8001024:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001028:	f001 ffdb 	bl	8002fe2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800102c:	4a0a      	ldr	r2, [pc, #40]	; (8001058 <HAL_InitTick+0x74>)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6013      	str	r3, [r2, #0]
 8001032:	e007      	b.n	8001044 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001034:	2301      	movs	r3, #1
 8001036:	73fb      	strb	r3, [r7, #15]
 8001038:	e004      	b.n	8001044 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	73fb      	strb	r3, [r7, #15]
 800103e:	e001      	b.n	8001044 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001040:	2301      	movs	r3, #1
 8001042:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001044:	7bfb      	ldrb	r3, [r7, #15]
}
 8001046:	4618      	mov	r0, r3
 8001048:	3710      	adds	r7, #16
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	20000008 	.word	0x20000008
 8001054:	20000000 	.word	0x20000000
 8001058:	20000004 	.word	0x20000004

0800105c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001060:	4b06      	ldr	r3, [pc, #24]	; (800107c <HAL_IncTick+0x20>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	461a      	mov	r2, r3
 8001066:	4b06      	ldr	r3, [pc, #24]	; (8001080 <HAL_IncTick+0x24>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4413      	add	r3, r2
 800106c:	4a04      	ldr	r2, [pc, #16]	; (8001080 <HAL_IncTick+0x24>)
 800106e:	6013      	str	r3, [r2, #0]
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	20000008 	.word	0x20000008
 8001080:	200002bc 	.word	0x200002bc

08001084 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  return uwTick;
 8001088:	4b03      	ldr	r3, [pc, #12]	; (8001098 <HAL_GetTick+0x14>)
 800108a:	681b      	ldr	r3, [r3, #0]
}
 800108c:	4618      	mov	r0, r3
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	200002bc 	.word	0x200002bc

0800109c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010a4:	f7ff ffee 	bl	8001084 <HAL_GetTick>
 80010a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80010b4:	d005      	beq.n	80010c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80010b6:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <HAL_Delay+0x44>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	461a      	mov	r2, r3
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	4413      	add	r3, r2
 80010c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010c2:	bf00      	nop
 80010c4:	f7ff ffde 	bl	8001084 <HAL_GetTick>
 80010c8:	4602      	mov	r2, r0
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	68fa      	ldr	r2, [r7, #12]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d8f7      	bhi.n	80010c4 <HAL_Delay+0x28>
  {
  }
}
 80010d4:	bf00      	nop
 80010d6:	bf00      	nop
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20000008 	.word	0x20000008

080010e4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	431a      	orrs	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	609a      	str	r2, [r3, #8]
}
 80010fe:	bf00      	nop
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr

0800110a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800110a:	b480      	push	{r7}
 800110c:	b083      	sub	sp, #12
 800110e:	af00      	add	r7, sp, #0
 8001110:	6078      	str	r0, [r7, #4]
 8001112:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	689b      	ldr	r3, [r3, #8]
 8001118:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	431a      	orrs	r2, r3
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	609a      	str	r2, [r3, #8]
}
 8001124:	bf00      	nop
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr

08001130 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001140:	4618      	mov	r0, r3
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800114c:	b480      	push	{r7}
 800114e:	b087      	sub	sp, #28
 8001150:	af00      	add	r7, sp, #0
 8001152:	60f8      	str	r0, [r7, #12]
 8001154:	60b9      	str	r1, [r7, #8]
 8001156:	607a      	str	r2, [r7, #4]
 8001158:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	3360      	adds	r3, #96	; 0x60
 800115e:	461a      	mov	r2, r3
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	4413      	add	r3, r2
 8001166:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	4b08      	ldr	r3, [pc, #32]	; (8001190 <LL_ADC_SetOffset+0x44>)
 800116e:	4013      	ands	r3, r2
 8001170:	687a      	ldr	r2, [r7, #4]
 8001172:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001176:	683a      	ldr	r2, [r7, #0]
 8001178:	430a      	orrs	r2, r1
 800117a:	4313      	orrs	r3, r2
 800117c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001184:	bf00      	nop
 8001186:	371c      	adds	r7, #28
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr
 8001190:	03fff000 	.word	0x03fff000

08001194 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001194:	b480      	push	{r7}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	3360      	adds	r3, #96	; 0x60
 80011a2:	461a      	mov	r2, r3
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	4413      	add	r3, r2
 80011aa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3714      	adds	r7, #20
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b087      	sub	sp, #28
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	3360      	adds	r3, #96	; 0x60
 80011d0:	461a      	mov	r2, r3
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	4413      	add	r3, r2
 80011d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	431a      	orrs	r2, r3
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80011ea:	bf00      	nop
 80011ec:	371c      	adds	r7, #28
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	68db      	ldr	r3, [r3, #12]
 8001202:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001206:	2b00      	cmp	r3, #0
 8001208:	d101      	bne.n	800120e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800120a:	2301      	movs	r3, #1
 800120c:	e000      	b.n	8001210 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800121c:	b480      	push	{r7}
 800121e:	b087      	sub	sp, #28
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	3330      	adds	r3, #48	; 0x30
 800122c:	461a      	mov	r2, r3
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	0a1b      	lsrs	r3, r3, #8
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	f003 030c 	and.w	r3, r3, #12
 8001238:	4413      	add	r3, r2
 800123a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	f003 031f 	and.w	r3, r3, #31
 8001246:	211f      	movs	r1, #31
 8001248:	fa01 f303 	lsl.w	r3, r1, r3
 800124c:	43db      	mvns	r3, r3
 800124e:	401a      	ands	r2, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	0e9b      	lsrs	r3, r3, #26
 8001254:	f003 011f 	and.w	r1, r3, #31
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	f003 031f 	and.w	r3, r3, #31
 800125e:	fa01 f303 	lsl.w	r3, r1, r3
 8001262:	431a      	orrs	r2, r3
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001268:	bf00      	nop
 800126a:	371c      	adds	r7, #28
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001280:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d101      	bne.n	800128c <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001288:	2301      	movs	r3, #1
 800128a:	e000      	b.n	800128e <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800128c:	2300      	movs	r3, #0
}
 800128e:	4618      	mov	r0, r3
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr

0800129a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800129a:	b480      	push	{r7}
 800129c:	b087      	sub	sp, #28
 800129e:	af00      	add	r7, sp, #0
 80012a0:	60f8      	str	r0, [r7, #12]
 80012a2:	60b9      	str	r1, [r7, #8]
 80012a4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	3314      	adds	r3, #20
 80012aa:	461a      	mov	r2, r3
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	0e5b      	lsrs	r3, r3, #25
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	f003 0304 	and.w	r3, r3, #4
 80012b6:	4413      	add	r3, r2
 80012b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	0d1b      	lsrs	r3, r3, #20
 80012c2:	f003 031f 	and.w	r3, r3, #31
 80012c6:	2107      	movs	r1, #7
 80012c8:	fa01 f303 	lsl.w	r3, r1, r3
 80012cc:	43db      	mvns	r3, r3
 80012ce:	401a      	ands	r2, r3
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	0d1b      	lsrs	r3, r3, #20
 80012d4:	f003 031f 	and.w	r3, r3, #31
 80012d8:	6879      	ldr	r1, [r7, #4]
 80012da:	fa01 f303 	lsl.w	r3, r1, r3
 80012de:	431a      	orrs	r2, r3
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80012e4:	bf00      	nop
 80012e6:	371c      	adds	r7, #28
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b085      	sub	sp, #20
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001308:	43db      	mvns	r3, r3
 800130a:	401a      	ands	r2, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f003 0318 	and.w	r3, r3, #24
 8001312:	4908      	ldr	r1, [pc, #32]	; (8001334 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001314:	40d9      	lsrs	r1, r3
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	400b      	ands	r3, r1
 800131a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800131e:	431a      	orrs	r2, r3
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001326:	bf00      	nop
 8001328:	3714      	adds	r7, #20
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	0007ffff 	.word	0x0007ffff

08001338 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	f003 031f 	and.w	r3, r3, #31
}
 8001348:	4618      	mov	r0, r3
 800134a:	370c      	adds	r7, #12
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr

08001354 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001364:	4618      	mov	r0, r3
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001380:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	6093      	str	r3, [r2, #8]
}
 8001388:	bf00      	nop
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr

08001394 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80013a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80013a8:	d101      	bne.n	80013ae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80013aa:	2301      	movs	r3, #1
 80013ac:	e000      	b.n	80013b0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80013ae:	2300      	movs	r3, #0
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80013cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80013d0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80013f8:	d101      	bne.n	80013fe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80013fa:	2301      	movs	r3, #1
 80013fc:	e000      	b.n	8001400 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80013fe:	2300      	movs	r3, #0
}
 8001400:	4618      	mov	r0, r3
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800141c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001420:	f043 0201 	orr.w	r2, r3, #1
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001428:	bf00      	nop
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001444:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001448:	f043 0202 	orr.w	r2, r3, #2
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001450:	bf00      	nop
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	f003 0301 	and.w	r3, r3, #1
 800146c:	2b01      	cmp	r3, #1
 800146e:	d101      	bne.n	8001474 <LL_ADC_IsEnabled+0x18>
 8001470:	2301      	movs	r3, #1
 8001472:	e000      	b.n	8001476 <LL_ADC_IsEnabled+0x1a>
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr

08001482 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001482:	b480      	push	{r7}
 8001484:	b083      	sub	sp, #12
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f003 0302 	and.w	r3, r3, #2
 8001492:	2b02      	cmp	r3, #2
 8001494:	d101      	bne.n	800149a <LL_ADC_IsDisableOngoing+0x18>
 8001496:	2301      	movs	r3, #1
 8001498:	e000      	b.n	800149c <LL_ADC_IsDisableOngoing+0x1a>
 800149a:	2300      	movs	r3, #0
}
 800149c:	4618      	mov	r0, r3
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80014b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80014bc:	f043 0204 	orr.w	r2, r3, #4
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	f003 0304 	and.w	r3, r3, #4
 80014e0:	2b04      	cmp	r3, #4
 80014e2:	d101      	bne.n	80014e8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80014e4:	2301      	movs	r3, #1
 80014e6:	e000      	b.n	80014ea <LL_ADC_REG_IsConversionOngoing+0x1a>
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr

080014f6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80014f6:	b480      	push	{r7}
 80014f8:	b083      	sub	sp, #12
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	f003 0308 	and.w	r3, r3, #8
 8001506:	2b08      	cmp	r3, #8
 8001508:	d101      	bne.n	800150e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800150a:	2301      	movs	r3, #1
 800150c:	e000      	b.n	8001510 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800150e:	2300      	movs	r3, #0
}
 8001510:	4618      	mov	r0, r3
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800151c:	b590      	push	{r4, r7, lr}
 800151e:	b089      	sub	sp, #36	; 0x24
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001524:	2300      	movs	r3, #0
 8001526:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001528:	2300      	movs	r3, #0
 800152a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d101      	bne.n	8001536 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	e136      	b.n	80017a4 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	691b      	ldr	r3, [r3, #16]
 800153a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001540:	2b00      	cmp	r3, #0
 8001542:	d109      	bne.n	8001558 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f7ff f8f9 	bl	800073c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2200      	movs	r2, #0
 800154e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2200      	movs	r2, #0
 8001554:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff ff19 	bl	8001394 <LL_ADC_IsDeepPowerDownEnabled>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d004      	beq.n	8001572 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4618      	mov	r0, r3
 800156e:	f7ff feff 	bl	8001370 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff ff34 	bl	80013e4 <LL_ADC_IsInternalRegulatorEnabled>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d115      	bne.n	80015ae <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff ff18 	bl	80013bc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800158c:	4b87      	ldr	r3, [pc, #540]	; (80017ac <HAL_ADC_Init+0x290>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	099b      	lsrs	r3, r3, #6
 8001592:	4a87      	ldr	r2, [pc, #540]	; (80017b0 <HAL_ADC_Init+0x294>)
 8001594:	fba2 2303 	umull	r2, r3, r2, r3
 8001598:	099b      	lsrs	r3, r3, #6
 800159a:	3301      	adds	r3, #1
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80015a0:	e002      	b.n	80015a8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	3b01      	subs	r3, #1
 80015a6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d1f9      	bne.n	80015a2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff ff16 	bl	80013e4 <LL_ADC_IsInternalRegulatorEnabled>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d10d      	bne.n	80015da <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015c2:	f043 0210 	orr.w	r2, r3, #16
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ce:	f043 0201 	orr.w	r2, r3, #1
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff ff76 	bl	80014d0 <LL_ADC_REG_IsConversionOngoing>
 80015e4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ea:	f003 0310 	and.w	r3, r3, #16
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	f040 80cf 	bne.w	8001792 <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	f040 80cb 	bne.w	8001792 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001600:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001604:	f043 0202 	orr.w	r2, r3, #2
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff ff23 	bl	800145c <LL_ADC_IsEnabled>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d115      	bne.n	8001648 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800161c:	4865      	ldr	r0, [pc, #404]	; (80017b4 <HAL_ADC_Init+0x298>)
 800161e:	f7ff ff1d 	bl	800145c <LL_ADC_IsEnabled>
 8001622:	4604      	mov	r4, r0
 8001624:	4864      	ldr	r0, [pc, #400]	; (80017b8 <HAL_ADC_Init+0x29c>)
 8001626:	f7ff ff19 	bl	800145c <LL_ADC_IsEnabled>
 800162a:	4603      	mov	r3, r0
 800162c:	431c      	orrs	r4, r3
 800162e:	4863      	ldr	r0, [pc, #396]	; (80017bc <HAL_ADC_Init+0x2a0>)
 8001630:	f7ff ff14 	bl	800145c <LL_ADC_IsEnabled>
 8001634:	4603      	mov	r3, r0
 8001636:	4323      	orrs	r3, r4
 8001638:	2b00      	cmp	r3, #0
 800163a:	d105      	bne.n	8001648 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	4619      	mov	r1, r3
 8001642:	485f      	ldr	r0, [pc, #380]	; (80017c0 <HAL_ADC_Init+0x2a4>)
 8001644:	f7ff fd4e 	bl	80010e4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	7e5b      	ldrb	r3, [r3, #25]
 800164c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001652:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001658:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800165e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001666:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001668:	4313      	orrs	r3, r2
 800166a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001672:	2b01      	cmp	r3, #1
 8001674:	d106      	bne.n	8001684 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167a:	3b01      	subs	r3, #1
 800167c:	045b      	lsls	r3, r3, #17
 800167e:	69ba      	ldr	r2, [r7, #24]
 8001680:	4313      	orrs	r3, r2
 8001682:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001688:	2b00      	cmp	r3, #0
 800168a:	d009      	beq.n	80016a0 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001690:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001698:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800169a:	69ba      	ldr	r2, [r7, #24]
 800169c:	4313      	orrs	r3, r2
 800169e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	68da      	ldr	r2, [r3, #12]
 80016a6:	4b47      	ldr	r3, [pc, #284]	; (80017c4 <HAL_ADC_Init+0x2a8>)
 80016a8:	4013      	ands	r3, r2
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	6812      	ldr	r2, [r2, #0]
 80016ae:	69b9      	ldr	r1, [r7, #24]
 80016b0:	430b      	orrs	r3, r1
 80016b2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff ff09 	bl	80014d0 <LL_ADC_REG_IsConversionOngoing>
 80016be:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff ff16 	bl	80014f6 <LL_ADC_INJ_IsConversionOngoing>
 80016ca:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d13d      	bne.n	800174e <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d13a      	bne.n	800174e <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80016dc:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80016e4:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80016e6:	4313      	orrs	r3, r2
 80016e8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80016f4:	f023 0302 	bic.w	r3, r3, #2
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	6812      	ldr	r2, [r2, #0]
 80016fc:	69b9      	ldr	r1, [r7, #24]
 80016fe:	430b      	orrs	r3, r1
 8001700:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001708:	2b01      	cmp	r3, #1
 800170a:	d118      	bne.n	800173e <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	691b      	ldr	r3, [r3, #16]
 8001712:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001716:	f023 0304 	bic.w	r3, r3, #4
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001722:	4311      	orrs	r1, r2
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001728:	4311      	orrs	r1, r2
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800172e:	430a      	orrs	r2, r1
 8001730:	431a      	orrs	r2, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f042 0201 	orr.w	r2, r2, #1
 800173a:	611a      	str	r2, [r3, #16]
 800173c:	e007      	b.n	800174e <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	691a      	ldr	r2, [r3, #16]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f022 0201 	bic.w	r2, r2, #1
 800174c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	2b01      	cmp	r3, #1
 8001754:	d10c      	bne.n	8001770 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175c:	f023 010f 	bic.w	r1, r3, #15
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	69db      	ldr	r3, [r3, #28]
 8001764:	1e5a      	subs	r2, r3, #1
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	430a      	orrs	r2, r1
 800176c:	631a      	str	r2, [r3, #48]	; 0x30
 800176e:	e007      	b.n	8001780 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f022 020f 	bic.w	r2, r2, #15
 800177e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001784:	f023 0303 	bic.w	r3, r3, #3
 8001788:	f043 0201 	orr.w	r2, r3, #1
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	655a      	str	r2, [r3, #84]	; 0x54
 8001790:	e007      	b.n	80017a2 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001796:	f043 0210 	orr.w	r2, r3, #16
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80017a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3724      	adds	r7, #36	; 0x24
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd90      	pop	{r4, r7, pc}
 80017ac:	20000000 	.word	0x20000000
 80017b0:	053e2d63 	.word	0x053e2d63
 80017b4:	50040000 	.word	0x50040000
 80017b8:	50040100 	.word	0x50040100
 80017bc:	50040200 	.word	0x50040200
 80017c0:	50040300 	.word	0x50040300
 80017c4:	fff0c007 	.word	0xfff0c007

080017c8 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80017d0:	4893      	ldr	r0, [pc, #588]	; (8001a20 <HAL_ADC_Start_IT+0x258>)
 80017d2:	f7ff fdb1 	bl	8001338 <LL_ADC_GetMultimode>
 80017d6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff fe77 	bl	80014d0 <LL_ADC_REG_IsConversionOngoing>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	f040 8111 	bne.w	8001a0c <HAL_ADC_Start_IT+0x244>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d101      	bne.n	80017f8 <HAL_ADC_Start_IT+0x30>
 80017f4:	2302      	movs	r3, #2
 80017f6:	e10e      	b.n	8001a16 <HAL_ADC_Start_IT+0x24e>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2201      	movs	r2, #1
 80017fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f001 f805 	bl	8002810 <ADC_Enable>
 8001806:	4603      	mov	r3, r0
 8001808:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800180a:	7dfb      	ldrb	r3, [r7, #23]
 800180c:	2b00      	cmp	r3, #0
 800180e:	f040 80f8 	bne.w	8001a02 <HAL_ADC_Start_IT+0x23a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001816:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800181a:	f023 0301 	bic.w	r3, r3, #1
 800181e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a7e      	ldr	r2, [pc, #504]	; (8001a24 <HAL_ADC_Start_IT+0x25c>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d002      	beq.n	8001836 <HAL_ADC_Start_IT+0x6e>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	e000      	b.n	8001838 <HAL_ADC_Start_IT+0x70>
 8001836:	4b7c      	ldr	r3, [pc, #496]	; (8001a28 <HAL_ADC_Start_IT+0x260>)
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	6812      	ldr	r2, [r2, #0]
 800183c:	4293      	cmp	r3, r2
 800183e:	d002      	beq.n	8001846 <HAL_ADC_Start_IT+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001840:	693b      	ldr	r3, [r7, #16]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d105      	bne.n	8001852 <HAL_ADC_Start_IT+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800184a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001856:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d006      	beq.n	800186c <HAL_ADC_Start_IT+0xa4>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001862:	f023 0206 	bic.w	r2, r3, #6
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	659a      	str	r2, [r3, #88]	; 0x58
 800186a:	e002      	b.n	8001872 <HAL_ADC_Start_IT+0xaa>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2200      	movs	r2, #0
 8001870:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	221c      	movs	r2, #28
 8001878:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2200      	movs	r2, #0
 800187e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	685a      	ldr	r2, [r3, #4]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f022 021c 	bic.w	r2, r2, #28
 8001890:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	2b08      	cmp	r3, #8
 8001898:	d108      	bne.n	80018ac <HAL_ADC_Start_IT+0xe4>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	685a      	ldr	r2, [r3, #4]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f042 0208 	orr.w	r2, r2, #8
 80018a8:	605a      	str	r2, [r3, #4]
          break;
 80018aa:	e008      	b.n	80018be <HAL_ADC_Start_IT+0xf6>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f042 0204 	orr.w	r2, r2, #4
 80018ba:	605a      	str	r2, [r3, #4]
          break;
 80018bc:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d107      	bne.n	80018d6 <HAL_ADC_Start_IT+0x10e>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	685a      	ldr	r2, [r3, #4]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f042 0210 	orr.w	r2, r2, #16
 80018d4:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a52      	ldr	r2, [pc, #328]	; (8001a24 <HAL_ADC_Start_IT+0x25c>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d002      	beq.n	80018e6 <HAL_ADC_Start_IT+0x11e>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	e000      	b.n	80018e8 <HAL_ADC_Start_IT+0x120>
 80018e6:	4b50      	ldr	r3, [pc, #320]	; (8001a28 <HAL_ADC_Start_IT+0x260>)
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	6812      	ldr	r2, [r2, #0]
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d008      	beq.n	8001902 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d005      	beq.n	8001902 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	2b05      	cmp	r3, #5
 80018fa:	d002      	beq.n	8001902 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	2b09      	cmp	r3, #9
 8001900:	d13b      	bne.n	800197a <HAL_ADC_Start_IT+0x1b2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800190c:	2b00      	cmp	r3, #0
 800190e:	d02d      	beq.n	800196c <HAL_ADC_Start_IT+0x1a4>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001914:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001918:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	695b      	ldr	r3, [r3, #20]
 8001924:	2b08      	cmp	r3, #8
 8001926:	d110      	bne.n	800194a <HAL_ADC_Start_IT+0x182>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	685a      	ldr	r2, [r3, #4]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f022 0220 	bic.w	r2, r2, #32
 8001936:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	685a      	ldr	r2, [r3, #4]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001946:	605a      	str	r2, [r3, #4]
              break;
 8001948:	e011      	b.n	800196e <HAL_ADC_Start_IT+0x1a6>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	685a      	ldr	r2, [r3, #4]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001958:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	685a      	ldr	r2, [r3, #4]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f042 0220 	orr.w	r2, r2, #32
 8001968:	605a      	str	r2, [r3, #4]
              break;
 800196a:	e000      	b.n	800196e <HAL_ADC_Start_IT+0x1a6>
          }
        }
 800196c:	bf00      	nop

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4618      	mov	r0, r3
 8001974:	f7ff fd98 	bl	80014a8 <LL_ADC_REG_StartConversion>
 8001978:	e04c      	b.n	8001a14 <HAL_ADC_Start_IT+0x24c>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800197e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a26      	ldr	r2, [pc, #152]	; (8001a24 <HAL_ADC_Start_IT+0x25c>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d002      	beq.n	8001996 <HAL_ADC_Start_IT+0x1ce>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	e000      	b.n	8001998 <HAL_ADC_Start_IT+0x1d0>
 8001996:	4b24      	ldr	r3, [pc, #144]	; (8001a28 <HAL_ADC_Start_IT+0x260>)
 8001998:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	68db      	ldr	r3, [r3, #12]
 800199e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d035      	beq.n	8001a12 <HAL_ADC_Start_IT+0x24a>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80019ae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	655a      	str	r2, [r3, #84]	; 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	695b      	ldr	r3, [r3, #20]
 80019ba:	2b08      	cmp	r3, #8
 80019bc:	d110      	bne.n	80019e0 <HAL_ADC_Start_IT+0x218>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	685a      	ldr	r2, [r3, #4]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f022 0220 	bic.w	r2, r2, #32
 80019cc:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019dc:	605a      	str	r2, [r3, #4]
              break;
 80019de:	e019      	b.n	8001a14 <HAL_ADC_Start_IT+0x24c>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	685a      	ldr	r2, [r3, #4]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80019ee:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f042 0220 	orr.w	r2, r2, #32
 80019fe:	605a      	str	r2, [r3, #4]
              break;
 8001a00:	e008      	b.n	8001a14 <HAL_ADC_Start_IT+0x24c>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2200      	movs	r2, #0
 8001a06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001a0a:	e003      	b.n	8001a14 <HAL_ADC_Start_IT+0x24c>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	75fb      	strb	r3, [r7, #23]
 8001a10:	e000      	b.n	8001a14 <HAL_ADC_Start_IT+0x24c>
        }
 8001a12:	bf00      	nop
  }

  /* Return function status */
  return tmp_hal_status;
 8001a14:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3718      	adds	r7, #24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	50040300 	.word	0x50040300
 8001a24:	50040100 	.word	0x50040100
 8001a28:	50040000 	.word	0x50040000

08001a2c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	60b9      	str	r1, [r7, #8]
 8001a36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001a38:	4853      	ldr	r0, [pc, #332]	; (8001b88 <HAL_ADC_Start_DMA+0x15c>)
 8001a3a:	f7ff fc7d 	bl	8001338 <LL_ADC_GetMultimode>
 8001a3e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7ff fd43 	bl	80014d0 <LL_ADC_REG_IsConversionOngoing>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	f040 8093 	bne.w	8001b78 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d101      	bne.n	8001a60 <HAL_ADC_Start_DMA+0x34>
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	e08e      	b.n	8001b7e <HAL_ADC_Start_DMA+0x152>
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2201      	movs	r2, #1
 8001a64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a47      	ldr	r2, [pc, #284]	; (8001b8c <HAL_ADC_Start_DMA+0x160>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d008      	beq.n	8001a84 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d005      	beq.n	8001a84 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	2b05      	cmp	r3, #5
 8001a7c:	d002      	beq.n	8001a84 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	2b09      	cmp	r3, #9
 8001a82:	d172      	bne.n	8001b6a <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001a84:	68f8      	ldr	r0, [r7, #12]
 8001a86:	f000 fec3 	bl	8002810 <ADC_Enable>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001a8e:	7dfb      	ldrb	r3, [r7, #23]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d165      	bne.n	8001b60 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a98:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001a9c:	f023 0301 	bic.w	r3, r3, #1
 8001aa0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a38      	ldr	r2, [pc, #224]	; (8001b90 <HAL_ADC_Start_DMA+0x164>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d002      	beq.n	8001ab8 <HAL_ADC_Start_DMA+0x8c>
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	e000      	b.n	8001aba <HAL_ADC_Start_DMA+0x8e>
 8001ab8:	4b36      	ldr	r3, [pc, #216]	; (8001b94 <HAL_ADC_Start_DMA+0x168>)
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	6812      	ldr	r2, [r2, #0]
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d002      	beq.n	8001ac8 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d105      	bne.n	8001ad4 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001acc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ad8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d006      	beq.n	8001aee <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ae4:	f023 0206 	bic.w	r2, r3, #6
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	659a      	str	r2, [r3, #88]	; 0x58
 8001aec:	e002      	b.n	8001af4 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	2200      	movs	r2, #0
 8001af2:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af8:	4a27      	ldr	r2, [pc, #156]	; (8001b98 <HAL_ADC_Start_DMA+0x16c>)
 8001afa:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b00:	4a26      	ldr	r2, [pc, #152]	; (8001b9c <HAL_ADC_Start_DMA+0x170>)
 8001b02:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b08:	4a25      	ldr	r2, [pc, #148]	; (8001ba0 <HAL_ADC_Start_DMA+0x174>)
 8001b0a:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	221c      	movs	r2, #28
 8001b12:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2200      	movs	r2, #0
 8001b18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	685a      	ldr	r2, [r3, #4]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f042 0210 	orr.w	r2, r2, #16
 8001b2a:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	68da      	ldr	r2, [r3, #12]
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f042 0201 	orr.w	r2, r2, #1
 8001b3a:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	3340      	adds	r3, #64	; 0x40
 8001b46:	4619      	mov	r1, r3
 8001b48:	68ba      	ldr	r2, [r7, #8]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f001 fb38 	bl	80031c0 <HAL_DMA_Start_IT>
 8001b50:	4603      	mov	r3, r0
 8001b52:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7ff fca5 	bl	80014a8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001b5e:	e00d      	b.n	8001b7c <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2200      	movs	r2, #0
 8001b64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8001b68:	e008      	b.n	8001b7c <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2200      	movs	r2, #0
 8001b72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001b76:	e001      	b.n	8001b7c <HAL_ADC_Start_DMA+0x150>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001b78:	2302      	movs	r3, #2
 8001b7a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001b7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3718      	adds	r7, #24
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	50040300 	.word	0x50040300
 8001b8c:	50040200 	.word	0x50040200
 8001b90:	50040100 	.word	0x50040100
 8001b94:	50040000 	.word	0x50040000
 8001b98:	080029db 	.word	0x080029db
 8001b9c:	08002ab3 	.word	0x08002ab3
 8001ba0:	08002acf 	.word	0x08002acf

08001ba4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	370c      	adds	r7, #12
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
	...

08001bc0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b08a      	sub	sp, #40	; 0x28
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001bc8:	2300      	movs	r3, #0
 8001bca:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001bdc:	4882      	ldr	r0, [pc, #520]	; (8001de8 <HAL_ADC_IRQHandler+0x228>)
 8001bde:	f7ff fbab 	bl	8001338 <LL_ADC_GetMultimode>
 8001be2:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	f003 0302 	and.w	r3, r3, #2
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d017      	beq.n	8001c1e <HAL_ADC_IRQHandler+0x5e>
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d012      	beq.n	8001c1e <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bfc:	f003 0310 	and.w	r3, r3, #16
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d105      	bne.n	8001c10 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c08:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f001 f851 	bl	8002cb8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2202      	movs	r2, #2
 8001c1c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	f003 0304 	and.w	r3, r3, #4
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d004      	beq.n	8001c32 <HAL_ADC_IRQHandler+0x72>
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	f003 0304 	and.w	r3, r3, #4
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d10a      	bne.n	8001c48 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f000 8083 	beq.w	8001d44 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	f003 0308 	and.w	r3, r3, #8
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d07d      	beq.n	8001d44 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c4c:	f003 0310 	and.w	r3, r3, #16
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d105      	bne.n	8001c60 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c58:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff fac6 	bl	80011f6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d062      	beq.n	8001d36 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a5d      	ldr	r2, [pc, #372]	; (8001dec <HAL_ADC_IRQHandler+0x22c>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d002      	beq.n	8001c80 <HAL_ADC_IRQHandler+0xc0>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	e000      	b.n	8001c82 <HAL_ADC_IRQHandler+0xc2>
 8001c80:	4b5b      	ldr	r3, [pc, #364]	; (8001df0 <HAL_ADC_IRQHandler+0x230>)
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	6812      	ldr	r2, [r2, #0]
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d008      	beq.n	8001c9c <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d005      	beq.n	8001c9c <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	2b05      	cmp	r3, #5
 8001c94:	d002      	beq.n	8001c9c <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	2b09      	cmp	r3, #9
 8001c9a:	d104      	bne.n	8001ca6 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	68db      	ldr	r3, [r3, #12]
 8001ca2:	623b      	str	r3, [r7, #32]
 8001ca4:	e00c      	b.n	8001cc0 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a50      	ldr	r2, [pc, #320]	; (8001dec <HAL_ADC_IRQHandler+0x22c>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d002      	beq.n	8001cb6 <HAL_ADC_IRQHandler+0xf6>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	e000      	b.n	8001cb8 <HAL_ADC_IRQHandler+0xf8>
 8001cb6:	4b4e      	ldr	r3, [pc, #312]	; (8001df0 <HAL_ADC_IRQHandler+0x230>)
 8001cb8:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	68db      	ldr	r3, [r3, #12]
 8001cbe:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001cc0:	6a3b      	ldr	r3, [r7, #32]
 8001cc2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d135      	bne.n	8001d36 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0308 	and.w	r3, r3, #8
 8001cd4:	2b08      	cmp	r3, #8
 8001cd6:	d12e      	bne.n	8001d36 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff fbf7 	bl	80014d0 <LL_ADC_REG_IsConversionOngoing>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d11a      	bne.n	8001d1e <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	685a      	ldr	r2, [r3, #4]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f022 020c 	bic.w	r2, r2, #12
 8001cf6:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cfc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d112      	bne.n	8001d36 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d14:	f043 0201 	orr.w	r2, r3, #1
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	655a      	str	r2, [r3, #84]	; 0x54
 8001d1c:	e00b      	b.n	8001d36 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d22:	f043 0210 	orr.w	r2, r3, #16
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d2e:	f043 0201 	orr.w	r2, r3, #1
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	f7fe fe2c 	bl	8000994 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	220c      	movs	r2, #12
 8001d42:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	f003 0320 	and.w	r3, r3, #32
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d004      	beq.n	8001d58 <HAL_ADC_IRQHandler+0x198>
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	f003 0320 	and.w	r3, r3, #32
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d10b      	bne.n	8001d70 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	f000 809f 	beq.w	8001ea2 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	f000 8099 	beq.w	8001ea2 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d74:	f003 0310 	and.w	r3, r3, #16
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d105      	bne.n	8001d88 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d80:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff fa71 	bl	8001274 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001d92:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7ff fa2c 	bl	80011f6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001d9e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a11      	ldr	r2, [pc, #68]	; (8001dec <HAL_ADC_IRQHandler+0x22c>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d002      	beq.n	8001db0 <HAL_ADC_IRQHandler+0x1f0>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	e000      	b.n	8001db2 <HAL_ADC_IRQHandler+0x1f2>
 8001db0:	4b0f      	ldr	r3, [pc, #60]	; (8001df0 <HAL_ADC_IRQHandler+0x230>)
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	6812      	ldr	r2, [r2, #0]
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d008      	beq.n	8001dcc <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d005      	beq.n	8001dcc <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	2b06      	cmp	r3, #6
 8001dc4:	d002      	beq.n	8001dcc <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	2b07      	cmp	r3, #7
 8001dca:	d104      	bne.n	8001dd6 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	623b      	str	r3, [r7, #32]
 8001dd4:	e013      	b.n	8001dfe <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a04      	ldr	r2, [pc, #16]	; (8001dec <HAL_ADC_IRQHandler+0x22c>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d009      	beq.n	8001df4 <HAL_ADC_IRQHandler+0x234>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	e007      	b.n	8001df6 <HAL_ADC_IRQHandler+0x236>
 8001de6:	bf00      	nop
 8001de8:	50040300 	.word	0x50040300
 8001dec:	50040100 	.word	0x50040100
 8001df0:	50040000 	.word	0x50040000
 8001df4:	4b7d      	ldr	r3, [pc, #500]	; (8001fec <HAL_ADC_IRQHandler+0x42c>)
 8001df6:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d047      	beq.n	8001e94 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001e04:	6a3b      	ldr	r3, [r7, #32]
 8001e06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d007      	beq.n	8001e1e <HAL_ADC_IRQHandler+0x25e>
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d03f      	beq.n	8001e94 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001e14:	6a3b      	ldr	r3, [r7, #32]
 8001e16:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d13a      	bne.n	8001e94 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e28:	2b40      	cmp	r3, #64	; 0x40
 8001e2a:	d133      	bne.n	8001e94 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001e2c:	6a3b      	ldr	r3, [r7, #32]
 8001e2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d12e      	bne.n	8001e94 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7ff fb5b 	bl	80014f6 <LL_ADC_INJ_IsConversionOngoing>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d11a      	bne.n	8001e7c <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	685a      	ldr	r2, [r3, #4]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001e54:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d112      	bne.n	8001e94 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e72:	f043 0201 	orr.w	r2, r3, #1
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	655a      	str	r2, [r3, #84]	; 0x54
 8001e7a:	e00b      	b.n	8001e94 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e80:	f043 0210 	orr.w	r2, r3, #16
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e8c:	f043 0201 	orr.w	r2, r3, #1
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 fee7 	bl	8002c68 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2260      	movs	r2, #96	; 0x60
 8001ea0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d011      	beq.n	8001ed0 <HAL_ADC_IRQHandler+0x310>
 8001eac:	69bb      	ldr	r3, [r7, #24]
 8001eae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d00c      	beq.n	8001ed0 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eba:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f000 f8a0 	bl	8002008 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2280      	movs	r2, #128	; 0x80
 8001ece:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d012      	beq.n	8001f00 <HAL_ADC_IRQHandler+0x340>
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d00d      	beq.n	8001f00 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ee8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f000 fecd 	bl	8002c90 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001efe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d012      	beq.n	8001f30 <HAL_ADC_IRQHandler+0x370>
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d00d      	beq.n	8001f30 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f18:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f000 febf 	bl	8002ca4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f2e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	f003 0310 	and.w	r3, r3, #16
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d036      	beq.n	8001fa8 <HAL_ADC_IRQHandler+0x3e8>
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	f003 0310 	and.w	r3, r3, #16
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d031      	beq.n	8001fa8 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d102      	bne.n	8001f52 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f50:	e014      	b.n	8001f7c <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d008      	beq.n	8001f6a <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001f58:	4825      	ldr	r0, [pc, #148]	; (8001ff0 <HAL_ADC_IRQHandler+0x430>)
 8001f5a:	f7ff f9fb 	bl	8001354 <LL_ADC_GetMultiDMATransfer>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d00b      	beq.n	8001f7c <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8001f64:	2301      	movs	r3, #1
 8001f66:	627b      	str	r3, [r7, #36]	; 0x24
 8001f68:	e008      	b.n	8001f7c <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	f003 0301 	and.w	r3, r3, #1
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8001f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d10e      	bne.n	8001fa0 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f86:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f92:	f043 0202 	orr.w	r2, r3, #2
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f000 f83e 	bl	800201c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2210      	movs	r2, #16
 8001fa6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d018      	beq.n	8001fe4 <HAL_ADC_IRQHandler+0x424>
 8001fb2:	69bb      	ldr	r3, [r7, #24]
 8001fb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d013      	beq.n	8001fe4 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fc0:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fcc:	f043 0208 	orr.w	r2, r3, #8
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fdc:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 fe4c 	bl	8002c7c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001fe4:	bf00      	nop
 8001fe6:	3728      	adds	r7, #40	; 0x28
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	50040000 	.word	0x50040000
 8001ff0:	50040300 	.word	0x50040300

08001ff4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002010:	bf00      	nop
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b0b6      	sub	sp, #216	; 0xd8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800203a:	2300      	movs	r3, #0
 800203c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002040:	2300      	movs	r3, #0
 8002042:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800204a:	2b01      	cmp	r3, #1
 800204c:	d101      	bne.n	8002052 <HAL_ADC_ConfigChannel+0x22>
 800204e:	2302      	movs	r3, #2
 8002050:	e3c7      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x7b2>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2201      	movs	r2, #1
 8002056:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f7ff fa36 	bl	80014d0 <LL_ADC_REG_IsConversionOngoing>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	f040 83a8 	bne.w	80027bc <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	2b05      	cmp	r3, #5
 8002072:	d824      	bhi.n	80020be <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	3b02      	subs	r3, #2
 800207a:	2b03      	cmp	r3, #3
 800207c:	d81b      	bhi.n	80020b6 <HAL_ADC_ConfigChannel+0x86>
 800207e:	a201      	add	r2, pc, #4	; (adr r2, 8002084 <HAL_ADC_ConfigChannel+0x54>)
 8002080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002084:	08002095 	.word	0x08002095
 8002088:	0800209d 	.word	0x0800209d
 800208c:	080020a5 	.word	0x080020a5
 8002090:	080020ad 	.word	0x080020ad
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	220c      	movs	r2, #12
 8002098:	605a      	str	r2, [r3, #4]
          break;
 800209a:	e011      	b.n	80020c0 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	2212      	movs	r2, #18
 80020a0:	605a      	str	r2, [r3, #4]
          break;
 80020a2:	e00d      	b.n	80020c0 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	2218      	movs	r2, #24
 80020a8:	605a      	str	r2, [r3, #4]
          break;
 80020aa:	e009      	b.n	80020c0 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020b2:	605a      	str	r2, [r3, #4]
          break;
 80020b4:	e004      	b.n	80020c0 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	2206      	movs	r2, #6
 80020ba:	605a      	str	r2, [r3, #4]
          break;
 80020bc:	e000      	b.n	80020c0 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80020be:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6818      	ldr	r0, [r3, #0]
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	6859      	ldr	r1, [r3, #4]
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	461a      	mov	r2, r3
 80020ce:	f7ff f8a5 	bl	800121c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff f9fa 	bl	80014d0 <LL_ADC_REG_IsConversionOngoing>
 80020dc:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff fa06 	bl	80014f6 <LL_ADC_INJ_IsConversionOngoing>
 80020ea:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80020ee:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f040 81a6 	bne.w	8002444 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80020f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	f040 81a1 	bne.w	8002444 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6818      	ldr	r0, [r3, #0]
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	6819      	ldr	r1, [r3, #0]
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	461a      	mov	r2, r3
 8002110:	f7ff f8c3 	bl	800129a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	695a      	ldr	r2, [r3, #20]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	08db      	lsrs	r3, r3, #3
 8002120:	f003 0303 	and.w	r3, r3, #3
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	691b      	ldr	r3, [r3, #16]
 8002132:	2b04      	cmp	r3, #4
 8002134:	d00a      	beq.n	800214c <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6818      	ldr	r0, [r3, #0]
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	6919      	ldr	r1, [r3, #16]
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002146:	f7ff f801 	bl	800114c <LL_ADC_SetOffset>
 800214a:	e17b      	b.n	8002444 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2100      	movs	r1, #0
 8002152:	4618      	mov	r0, r3
 8002154:	f7ff f81e 	bl	8001194 <LL_ADC_GetOffsetChannel>
 8002158:	4603      	mov	r3, r0
 800215a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800215e:	2b00      	cmp	r3, #0
 8002160:	d10a      	bne.n	8002178 <HAL_ADC_ConfigChannel+0x148>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	2100      	movs	r1, #0
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff f813 	bl	8001194 <LL_ADC_GetOffsetChannel>
 800216e:	4603      	mov	r3, r0
 8002170:	0e9b      	lsrs	r3, r3, #26
 8002172:	f003 021f 	and.w	r2, r3, #31
 8002176:	e01e      	b.n	80021b6 <HAL_ADC_ConfigChannel+0x186>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2100      	movs	r1, #0
 800217e:	4618      	mov	r0, r3
 8002180:	f7ff f808 	bl	8001194 <LL_ADC_GetOffsetChannel>
 8002184:	4603      	mov	r3, r0
 8002186:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800218e:	fa93 f3a3 	rbit	r3, r3
 8002192:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002196:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800219a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800219e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80021a6:	2320      	movs	r3, #32
 80021a8:	e004      	b.n	80021b4 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80021aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80021ae:	fab3 f383 	clz	r3, r3
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d105      	bne.n	80021ce <HAL_ADC_ConfigChannel+0x19e>
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	0e9b      	lsrs	r3, r3, #26
 80021c8:	f003 031f 	and.w	r3, r3, #31
 80021cc:	e018      	b.n	8002200 <HAL_ADC_ConfigChannel+0x1d0>
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80021da:	fa93 f3a3 	rbit	r3, r3
 80021de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80021e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80021e6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80021ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d101      	bne.n	80021f6 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 80021f2:	2320      	movs	r3, #32
 80021f4:	e004      	b.n	8002200 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 80021f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80021fa:	fab3 f383 	clz	r3, r3
 80021fe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002200:	429a      	cmp	r2, r3
 8002202:	d106      	bne.n	8002212 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2200      	movs	r2, #0
 800220a:	2100      	movs	r1, #0
 800220c:	4618      	mov	r0, r3
 800220e:	f7fe ffd7 	bl	80011c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2101      	movs	r1, #1
 8002218:	4618      	mov	r0, r3
 800221a:	f7fe ffbb 	bl	8001194 <LL_ADC_GetOffsetChannel>
 800221e:	4603      	mov	r3, r0
 8002220:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002224:	2b00      	cmp	r3, #0
 8002226:	d10a      	bne.n	800223e <HAL_ADC_ConfigChannel+0x20e>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2101      	movs	r1, #1
 800222e:	4618      	mov	r0, r3
 8002230:	f7fe ffb0 	bl	8001194 <LL_ADC_GetOffsetChannel>
 8002234:	4603      	mov	r3, r0
 8002236:	0e9b      	lsrs	r3, r3, #26
 8002238:	f003 021f 	and.w	r2, r3, #31
 800223c:	e01e      	b.n	800227c <HAL_ADC_ConfigChannel+0x24c>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2101      	movs	r1, #1
 8002244:	4618      	mov	r0, r3
 8002246:	f7fe ffa5 	bl	8001194 <LL_ADC_GetOffsetChannel>
 800224a:	4603      	mov	r3, r0
 800224c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002250:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002254:	fa93 f3a3 	rbit	r3, r3
 8002258:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800225c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002260:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002264:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002268:	2b00      	cmp	r3, #0
 800226a:	d101      	bne.n	8002270 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 800226c:	2320      	movs	r3, #32
 800226e:	e004      	b.n	800227a <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002270:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002274:	fab3 f383 	clz	r3, r3
 8002278:	b2db      	uxtb	r3, r3
 800227a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002284:	2b00      	cmp	r3, #0
 8002286:	d105      	bne.n	8002294 <HAL_ADC_ConfigChannel+0x264>
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	0e9b      	lsrs	r3, r3, #26
 800228e:	f003 031f 	and.w	r3, r3, #31
 8002292:	e018      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x296>
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80022a0:	fa93 f3a3 	rbit	r3, r3
 80022a4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80022a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80022ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80022b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d101      	bne.n	80022bc <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 80022b8:	2320      	movs	r3, #32
 80022ba:	e004      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 80022bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80022c0:	fab3 f383 	clz	r3, r3
 80022c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d106      	bne.n	80022d8 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2200      	movs	r2, #0
 80022d0:	2101      	movs	r1, #1
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7fe ff74 	bl	80011c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2102      	movs	r1, #2
 80022de:	4618      	mov	r0, r3
 80022e0:	f7fe ff58 	bl	8001194 <LL_ADC_GetOffsetChannel>
 80022e4:	4603      	mov	r3, r0
 80022e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d10a      	bne.n	8002304 <HAL_ADC_ConfigChannel+0x2d4>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2102      	movs	r1, #2
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7fe ff4d 	bl	8001194 <LL_ADC_GetOffsetChannel>
 80022fa:	4603      	mov	r3, r0
 80022fc:	0e9b      	lsrs	r3, r3, #26
 80022fe:	f003 021f 	and.w	r2, r3, #31
 8002302:	e01e      	b.n	8002342 <HAL_ADC_ConfigChannel+0x312>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2102      	movs	r1, #2
 800230a:	4618      	mov	r0, r3
 800230c:	f7fe ff42 	bl	8001194 <LL_ADC_GetOffsetChannel>
 8002310:	4603      	mov	r3, r0
 8002312:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002316:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800231a:	fa93 f3a3 	rbit	r3, r3
 800231e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002322:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002326:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800232a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002332:	2320      	movs	r3, #32
 8002334:	e004      	b.n	8002340 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002336:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800233a:	fab3 f383 	clz	r3, r3
 800233e:	b2db      	uxtb	r3, r3
 8002340:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800234a:	2b00      	cmp	r3, #0
 800234c:	d105      	bne.n	800235a <HAL_ADC_ConfigChannel+0x32a>
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	0e9b      	lsrs	r3, r3, #26
 8002354:	f003 031f 	and.w	r3, r3, #31
 8002358:	e016      	b.n	8002388 <HAL_ADC_ConfigChannel+0x358>
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002362:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002366:	fa93 f3a3 	rbit	r3, r3
 800236a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800236c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800236e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002372:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002376:	2b00      	cmp	r3, #0
 8002378:	d101      	bne.n	800237e <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 800237a:	2320      	movs	r3, #32
 800237c:	e004      	b.n	8002388 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 800237e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002382:	fab3 f383 	clz	r3, r3
 8002386:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002388:	429a      	cmp	r2, r3
 800238a:	d106      	bne.n	800239a <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2200      	movs	r2, #0
 8002392:	2102      	movs	r1, #2
 8002394:	4618      	mov	r0, r3
 8002396:	f7fe ff13 	bl	80011c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2103      	movs	r1, #3
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7fe fef7 	bl	8001194 <LL_ADC_GetOffsetChannel>
 80023a6:	4603      	mov	r3, r0
 80023a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d10a      	bne.n	80023c6 <HAL_ADC_ConfigChannel+0x396>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2103      	movs	r1, #3
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7fe feec 	bl	8001194 <LL_ADC_GetOffsetChannel>
 80023bc:	4603      	mov	r3, r0
 80023be:	0e9b      	lsrs	r3, r3, #26
 80023c0:	f003 021f 	and.w	r2, r3, #31
 80023c4:	e017      	b.n	80023f6 <HAL_ADC_ConfigChannel+0x3c6>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2103      	movs	r1, #3
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7fe fee1 	bl	8001194 <LL_ADC_GetOffsetChannel>
 80023d2:	4603      	mov	r3, r0
 80023d4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023d8:	fa93 f3a3 	rbit	r3, r3
 80023dc:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80023de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80023e0:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80023e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d101      	bne.n	80023ec <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 80023e8:	2320      	movs	r3, #32
 80023ea:	e003      	b.n	80023f4 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 80023ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80023ee:	fab3 f383 	clz	r3, r3
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d105      	bne.n	800240e <HAL_ADC_ConfigChannel+0x3de>
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	0e9b      	lsrs	r3, r3, #26
 8002408:	f003 031f 	and.w	r3, r3, #31
 800240c:	e011      	b.n	8002432 <HAL_ADC_ConfigChannel+0x402>
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002414:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002416:	fa93 f3a3 	rbit	r3, r3
 800241a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800241c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800241e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002420:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002422:	2b00      	cmp	r3, #0
 8002424:	d101      	bne.n	800242a <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002426:	2320      	movs	r3, #32
 8002428:	e003      	b.n	8002432 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 800242a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800242c:	fab3 f383 	clz	r3, r3
 8002430:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002432:	429a      	cmp	r2, r3
 8002434:	d106      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2200      	movs	r2, #0
 800243c:	2103      	movs	r1, #3
 800243e:	4618      	mov	r0, r3
 8002440:	f7fe febe 	bl	80011c0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4618      	mov	r0, r3
 800244a:	f7ff f807 	bl	800145c <LL_ADC_IsEnabled>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	f040 813f 	bne.w	80026d4 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6818      	ldr	r0, [r3, #0]
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	6819      	ldr	r1, [r3, #0]
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	461a      	mov	r2, r3
 8002464:	f7fe ff44 	bl	80012f0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	4a8e      	ldr	r2, [pc, #568]	; (80026a8 <HAL_ADC_ConfigChannel+0x678>)
 800246e:	4293      	cmp	r3, r2
 8002470:	f040 8130 	bne.w	80026d4 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002480:	2b00      	cmp	r3, #0
 8002482:	d10b      	bne.n	800249c <HAL_ADC_ConfigChannel+0x46c>
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	0e9b      	lsrs	r3, r3, #26
 800248a:	3301      	adds	r3, #1
 800248c:	f003 031f 	and.w	r3, r3, #31
 8002490:	2b09      	cmp	r3, #9
 8002492:	bf94      	ite	ls
 8002494:	2301      	movls	r3, #1
 8002496:	2300      	movhi	r3, #0
 8002498:	b2db      	uxtb	r3, r3
 800249a:	e019      	b.n	80024d0 <HAL_ADC_ConfigChannel+0x4a0>
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80024a4:	fa93 f3a3 	rbit	r3, r3
 80024a8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80024aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024ac:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80024ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d101      	bne.n	80024b8 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 80024b4:	2320      	movs	r3, #32
 80024b6:	e003      	b.n	80024c0 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 80024b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80024ba:	fab3 f383 	clz	r3, r3
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	3301      	adds	r3, #1
 80024c2:	f003 031f 	and.w	r3, r3, #31
 80024c6:	2b09      	cmp	r3, #9
 80024c8:	bf94      	ite	ls
 80024ca:	2301      	movls	r3, #1
 80024cc:	2300      	movhi	r3, #0
 80024ce:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d079      	beq.n	80025c8 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d107      	bne.n	80024f0 <HAL_ADC_ConfigChannel+0x4c0>
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	0e9b      	lsrs	r3, r3, #26
 80024e6:	3301      	adds	r3, #1
 80024e8:	069b      	lsls	r3, r3, #26
 80024ea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80024ee:	e015      	b.n	800251c <HAL_ADC_ConfigChannel+0x4ec>
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80024f8:	fa93 f3a3 	rbit	r3, r3
 80024fc:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80024fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002500:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002502:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002504:	2b00      	cmp	r3, #0
 8002506:	d101      	bne.n	800250c <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002508:	2320      	movs	r3, #32
 800250a:	e003      	b.n	8002514 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 800250c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800250e:	fab3 f383 	clz	r3, r3
 8002512:	b2db      	uxtb	r3, r3
 8002514:	3301      	adds	r3, #1
 8002516:	069b      	lsls	r3, r3, #26
 8002518:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002524:	2b00      	cmp	r3, #0
 8002526:	d109      	bne.n	800253c <HAL_ADC_ConfigChannel+0x50c>
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	0e9b      	lsrs	r3, r3, #26
 800252e:	3301      	adds	r3, #1
 8002530:	f003 031f 	and.w	r3, r3, #31
 8002534:	2101      	movs	r1, #1
 8002536:	fa01 f303 	lsl.w	r3, r1, r3
 800253a:	e017      	b.n	800256c <HAL_ADC_ConfigChannel+0x53c>
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002542:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002544:	fa93 f3a3 	rbit	r3, r3
 8002548:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800254a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800254c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800254e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002550:	2b00      	cmp	r3, #0
 8002552:	d101      	bne.n	8002558 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002554:	2320      	movs	r3, #32
 8002556:	e003      	b.n	8002560 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002558:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800255a:	fab3 f383 	clz	r3, r3
 800255e:	b2db      	uxtb	r3, r3
 8002560:	3301      	adds	r3, #1
 8002562:	f003 031f 	and.w	r3, r3, #31
 8002566:	2101      	movs	r1, #1
 8002568:	fa01 f303 	lsl.w	r3, r1, r3
 800256c:	ea42 0103 	orr.w	r1, r2, r3
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002578:	2b00      	cmp	r3, #0
 800257a:	d10a      	bne.n	8002592 <HAL_ADC_ConfigChannel+0x562>
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	0e9b      	lsrs	r3, r3, #26
 8002582:	3301      	adds	r3, #1
 8002584:	f003 021f 	and.w	r2, r3, #31
 8002588:	4613      	mov	r3, r2
 800258a:	005b      	lsls	r3, r3, #1
 800258c:	4413      	add	r3, r2
 800258e:	051b      	lsls	r3, r3, #20
 8002590:	e018      	b.n	80025c4 <HAL_ADC_ConfigChannel+0x594>
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800259a:	fa93 f3a3 	rbit	r3, r3
 800259e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80025a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80025a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 80025aa:	2320      	movs	r3, #32
 80025ac:	e003      	b.n	80025b6 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 80025ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025b0:	fab3 f383 	clz	r3, r3
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	3301      	adds	r3, #1
 80025b8:	f003 021f 	and.w	r2, r3, #31
 80025bc:	4613      	mov	r3, r2
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	4413      	add	r3, r2
 80025c2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025c4:	430b      	orrs	r3, r1
 80025c6:	e080      	b.n	80026ca <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d107      	bne.n	80025e4 <HAL_ADC_ConfigChannel+0x5b4>
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	0e9b      	lsrs	r3, r3, #26
 80025da:	3301      	adds	r3, #1
 80025dc:	069b      	lsls	r3, r3, #26
 80025de:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80025e2:	e015      	b.n	8002610 <HAL_ADC_ConfigChannel+0x5e0>
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025ec:	fa93 f3a3 	rbit	r3, r3
 80025f0:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80025f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025f4:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80025f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d101      	bne.n	8002600 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 80025fc:	2320      	movs	r3, #32
 80025fe:	e003      	b.n	8002608 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002602:	fab3 f383 	clz	r3, r3
 8002606:	b2db      	uxtb	r3, r3
 8002608:	3301      	adds	r3, #1
 800260a:	069b      	lsls	r3, r3, #26
 800260c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002618:	2b00      	cmp	r3, #0
 800261a:	d109      	bne.n	8002630 <HAL_ADC_ConfigChannel+0x600>
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	0e9b      	lsrs	r3, r3, #26
 8002622:	3301      	adds	r3, #1
 8002624:	f003 031f 	and.w	r3, r3, #31
 8002628:	2101      	movs	r1, #1
 800262a:	fa01 f303 	lsl.w	r3, r1, r3
 800262e:	e017      	b.n	8002660 <HAL_ADC_ConfigChannel+0x630>
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002636:	6a3b      	ldr	r3, [r7, #32]
 8002638:	fa93 f3a3 	rbit	r3, r3
 800263c:	61fb      	str	r3, [r7, #28]
  return result;
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002644:	2b00      	cmp	r3, #0
 8002646:	d101      	bne.n	800264c <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002648:	2320      	movs	r3, #32
 800264a:	e003      	b.n	8002654 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 800264c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264e:	fab3 f383 	clz	r3, r3
 8002652:	b2db      	uxtb	r3, r3
 8002654:	3301      	adds	r3, #1
 8002656:	f003 031f 	and.w	r3, r3, #31
 800265a:	2101      	movs	r1, #1
 800265c:	fa01 f303 	lsl.w	r3, r1, r3
 8002660:	ea42 0103 	orr.w	r1, r2, r3
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800266c:	2b00      	cmp	r3, #0
 800266e:	d10d      	bne.n	800268c <HAL_ADC_ConfigChannel+0x65c>
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	0e9b      	lsrs	r3, r3, #26
 8002676:	3301      	adds	r3, #1
 8002678:	f003 021f 	and.w	r2, r3, #31
 800267c:	4613      	mov	r3, r2
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	4413      	add	r3, r2
 8002682:	3b1e      	subs	r3, #30
 8002684:	051b      	lsls	r3, r3, #20
 8002686:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800268a:	e01d      	b.n	80026c8 <HAL_ADC_ConfigChannel+0x698>
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	fa93 f3a3 	rbit	r3, r3
 8002698:	613b      	str	r3, [r7, #16]
  return result;
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800269e:	69bb      	ldr	r3, [r7, #24]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d103      	bne.n	80026ac <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 80026a4:	2320      	movs	r3, #32
 80026a6:	e005      	b.n	80026b4 <HAL_ADC_ConfigChannel+0x684>
 80026a8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	fab3 f383 	clz	r3, r3
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	3301      	adds	r3, #1
 80026b6:	f003 021f 	and.w	r2, r3, #31
 80026ba:	4613      	mov	r3, r2
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	4413      	add	r3, r2
 80026c0:	3b1e      	subs	r3, #30
 80026c2:	051b      	lsls	r3, r3, #20
 80026c4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026c8:	430b      	orrs	r3, r1
 80026ca:	683a      	ldr	r2, [r7, #0]
 80026cc:	6892      	ldr	r2, [r2, #8]
 80026ce:	4619      	mov	r1, r3
 80026d0:	f7fe fde3 	bl	800129a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	4b44      	ldr	r3, [pc, #272]	; (80027ec <HAL_ADC_ConfigChannel+0x7bc>)
 80026da:	4013      	ands	r3, r2
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d07a      	beq.n	80027d6 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80026e0:	4843      	ldr	r0, [pc, #268]	; (80027f0 <HAL_ADC_ConfigChannel+0x7c0>)
 80026e2:	f7fe fd25 	bl	8001130 <LL_ADC_GetCommonPathInternalCh>
 80026e6:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a41      	ldr	r2, [pc, #260]	; (80027f4 <HAL_ADC_ConfigChannel+0x7c4>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d12c      	bne.n	800274e <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80026f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80026f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d126      	bne.n	800274e <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a3c      	ldr	r2, [pc, #240]	; (80027f8 <HAL_ADC_ConfigChannel+0x7c8>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d004      	beq.n	8002714 <HAL_ADC_ConfigChannel+0x6e4>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a3b      	ldr	r2, [pc, #236]	; (80027fc <HAL_ADC_ConfigChannel+0x7cc>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d15d      	bne.n	80027d0 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002714:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002718:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800271c:	4619      	mov	r1, r3
 800271e:	4834      	ldr	r0, [pc, #208]	; (80027f0 <HAL_ADC_ConfigChannel+0x7c0>)
 8002720:	f7fe fcf3 	bl	800110a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002724:	4b36      	ldr	r3, [pc, #216]	; (8002800 <HAL_ADC_ConfigChannel+0x7d0>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	099b      	lsrs	r3, r3, #6
 800272a:	4a36      	ldr	r2, [pc, #216]	; (8002804 <HAL_ADC_ConfigChannel+0x7d4>)
 800272c:	fba2 2303 	umull	r2, r3, r2, r3
 8002730:	099b      	lsrs	r3, r3, #6
 8002732:	1c5a      	adds	r2, r3, #1
 8002734:	4613      	mov	r3, r2
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	4413      	add	r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800273e:	e002      	b.n	8002746 <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	3b01      	subs	r3, #1
 8002744:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d1f9      	bne.n	8002740 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800274c:	e040      	b.n	80027d0 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a2d      	ldr	r2, [pc, #180]	; (8002808 <HAL_ADC_ConfigChannel+0x7d8>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d118      	bne.n	800278a <HAL_ADC_ConfigChannel+0x75a>
 8002758:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800275c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d112      	bne.n	800278a <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a23      	ldr	r2, [pc, #140]	; (80027f8 <HAL_ADC_ConfigChannel+0x7c8>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d004      	beq.n	8002778 <HAL_ADC_ConfigChannel+0x748>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a22      	ldr	r2, [pc, #136]	; (80027fc <HAL_ADC_ConfigChannel+0x7cc>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d12d      	bne.n	80027d4 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002778:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800277c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002780:	4619      	mov	r1, r3
 8002782:	481b      	ldr	r0, [pc, #108]	; (80027f0 <HAL_ADC_ConfigChannel+0x7c0>)
 8002784:	f7fe fcc1 	bl	800110a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002788:	e024      	b.n	80027d4 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a1f      	ldr	r2, [pc, #124]	; (800280c <HAL_ADC_ConfigChannel+0x7dc>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d120      	bne.n	80027d6 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002794:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002798:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d11a      	bne.n	80027d6 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a14      	ldr	r2, [pc, #80]	; (80027f8 <HAL_ADC_ConfigChannel+0x7c8>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d115      	bne.n	80027d6 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80027b2:	4619      	mov	r1, r3
 80027b4:	480e      	ldr	r0, [pc, #56]	; (80027f0 <HAL_ADC_ConfigChannel+0x7c0>)
 80027b6:	f7fe fca8 	bl	800110a <LL_ADC_SetCommonPathInternalCh>
 80027ba:	e00c      	b.n	80027d6 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c0:	f043 0220 	orr.w	r2, r3, #32
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80027ce:	e002      	b.n	80027d6 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027d0:	bf00      	nop
 80027d2:	e000      	b.n	80027d6 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80027d4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2200      	movs	r2, #0
 80027da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80027de:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	37d8      	adds	r7, #216	; 0xd8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	80080000 	.word	0x80080000
 80027f0:	50040300 	.word	0x50040300
 80027f4:	c7520000 	.word	0xc7520000
 80027f8:	50040000 	.word	0x50040000
 80027fc:	50040200 	.word	0x50040200
 8002800:	20000000 	.word	0x20000000
 8002804:	053e2d63 	.word	0x053e2d63
 8002808:	cb840000 	.word	0xcb840000
 800280c:	80000001 	.word	0x80000001

08002810 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002818:	2300      	movs	r3, #0
 800281a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4618      	mov	r0, r3
 8002822:	f7fe fe1b 	bl	800145c <LL_ADC_IsEnabled>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d169      	bne.n	8002900 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	689a      	ldr	r2, [r3, #8]
 8002832:	4b36      	ldr	r3, [pc, #216]	; (800290c <ADC_Enable+0xfc>)
 8002834:	4013      	ands	r3, r2
 8002836:	2b00      	cmp	r3, #0
 8002838:	d00d      	beq.n	8002856 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800283e:	f043 0210 	orr.w	r2, r3, #16
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800284a:	f043 0201 	orr.w	r2, r3, #1
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e055      	b.n	8002902 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4618      	mov	r0, r3
 800285c:	f7fe fdd6 	bl	800140c <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002860:	482b      	ldr	r0, [pc, #172]	; (8002910 <ADC_Enable+0x100>)
 8002862:	f7fe fc65 	bl	8001130 <LL_ADC_GetCommonPathInternalCh>
 8002866:	4603      	mov	r3, r0
 8002868:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d013      	beq.n	8002898 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002870:	4b28      	ldr	r3, [pc, #160]	; (8002914 <ADC_Enable+0x104>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	099b      	lsrs	r3, r3, #6
 8002876:	4a28      	ldr	r2, [pc, #160]	; (8002918 <ADC_Enable+0x108>)
 8002878:	fba2 2303 	umull	r2, r3, r2, r3
 800287c:	099b      	lsrs	r3, r3, #6
 800287e:	1c5a      	adds	r2, r3, #1
 8002880:	4613      	mov	r3, r2
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	4413      	add	r3, r2
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800288a:	e002      	b.n	8002892 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	3b01      	subs	r3, #1
 8002890:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d1f9      	bne.n	800288c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002898:	f7fe fbf4 	bl	8001084 <HAL_GetTick>
 800289c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800289e:	e028      	b.n	80028f2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7fe fdd9 	bl	800145c <LL_ADC_IsEnabled>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d104      	bne.n	80028ba <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7fe fda9 	bl	800140c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80028ba:	f7fe fbe3 	bl	8001084 <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d914      	bls.n	80028f2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d00d      	beq.n	80028f2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028da:	f043 0210 	orr.w	r2, r3, #16
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028e6:	f043 0201 	orr.w	r2, r3, #1
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e007      	b.n	8002902 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d1cf      	bne.n	80028a0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	8000003f 	.word	0x8000003f
 8002910:	50040300 	.word	0x50040300
 8002914:	20000000 	.word	0x20000000
 8002918:	053e2d63 	.word	0x053e2d63

0800291c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4618      	mov	r0, r3
 800292a:	f7fe fdaa 	bl	8001482 <LL_ADC_IsDisableOngoing>
 800292e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4618      	mov	r0, r3
 8002936:	f7fe fd91 	bl	800145c <LL_ADC_IsEnabled>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d047      	beq.n	80029d0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d144      	bne.n	80029d0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f003 030d 	and.w	r3, r3, #13
 8002950:	2b01      	cmp	r3, #1
 8002952:	d10c      	bne.n	800296e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f7fe fd6b 	bl	8001434 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2203      	movs	r2, #3
 8002964:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002966:	f7fe fb8d 	bl	8001084 <HAL_GetTick>
 800296a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800296c:	e029      	b.n	80029c2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002972:	f043 0210 	orr.w	r2, r3, #16
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800297e:	f043 0201 	orr.w	r2, r3, #1
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e023      	b.n	80029d2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800298a:	f7fe fb7b 	bl	8001084 <HAL_GetTick>
 800298e:	4602      	mov	r2, r0
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d914      	bls.n	80029c2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d00d      	beq.n	80029c2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029aa:	f043 0210 	orr.w	r2, r3, #16
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029b6:	f043 0201 	orr.w	r2, r3, #1
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e007      	b.n	80029d2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	f003 0301 	and.w	r3, r3, #1
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d1dc      	bne.n	800298a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80029d0:	2300      	movs	r3, #0
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3710      	adds	r7, #16
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b084      	sub	sp, #16
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029ec:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d14b      	bne.n	8002a8c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029f8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0308 	and.w	r3, r3, #8
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d021      	beq.n	8002a52 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fe fbef 	bl	80011f6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d032      	beq.n	8002a84 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d12b      	bne.n	8002a84 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a30:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d11f      	bne.n	8002a84 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a48:	f043 0201 	orr.w	r2, r3, #1
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	655a      	str	r2, [r3, #84]	; 0x54
 8002a50:	e018      	b.n	8002a84 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d111      	bne.n	8002a84 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a64:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d105      	bne.n	8002a84 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a7c:	f043 0201 	orr.w	r2, r3, #1
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f7fd ff85 	bl	8000994 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002a8a:	e00e      	b.n	8002aaa <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a90:	f003 0310 	and.w	r3, r3, #16
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d003      	beq.n	8002aa0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	f7ff fabf 	bl	800201c <HAL_ADC_ErrorCallback>
}
 8002a9e:	e004      	b.n	8002aaa <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	4798      	blx	r3
}
 8002aaa:	bf00      	nop
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	b084      	sub	sp, #16
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002abe:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ac0:	68f8      	ldr	r0, [r7, #12]
 8002ac2:	f7ff fa97 	bl	8001ff4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ac6:	bf00      	nop
 8002ac8:	3710      	adds	r7, #16
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b084      	sub	sp, #16
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ada:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ae0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aec:	f043 0204 	orr.w	r2, r3, #4
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002af4:	68f8      	ldr	r0, [r7, #12]
 8002af6:	f7ff fa91 	bl	800201c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002afa:	bf00      	nop
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <LL_ADC_IsEnabled>:
{
 8002b02:	b480      	push	{r7}
 8002b04:	b083      	sub	sp, #12
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d101      	bne.n	8002b1a <LL_ADC_IsEnabled+0x18>
 8002b16:	2301      	movs	r3, #1
 8002b18:	e000      	b.n	8002b1c <LL_ADC_IsEnabled+0x1a>
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <LL_ADC_StartCalibration>:
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8002b3a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b3e:	683a      	ldr	r2, [r7, #0]
 8002b40:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002b44:	4313      	orrs	r3, r2
 8002b46:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	609a      	str	r2, [r3, #8]
}
 8002b4e:	bf00      	nop
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr

08002b5a <LL_ADC_IsCalibrationOnGoing>:
{
 8002b5a:	b480      	push	{r7}
 8002b5c:	b083      	sub	sp, #12
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002b6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002b6e:	d101      	bne.n	8002b74 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002b70:	2301      	movs	r3, #1
 8002b72:	e000      	b.n	8002b76 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002b74:	2300      	movs	r3, #0
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	370c      	adds	r7, #12
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr

08002b82 <LL_ADC_REG_IsConversionOngoing>:
{
 8002b82:	b480      	push	{r7}
 8002b84:	b083      	sub	sp, #12
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f003 0304 	and.w	r3, r3, #4
 8002b92:	2b04      	cmp	r3, #4
 8002b94:	d101      	bne.n	8002b9a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b96:	2301      	movs	r3, #1
 8002b98:	e000      	b.n	8002b9c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr

08002ba8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d101      	bne.n	8002bc4 <HAL_ADCEx_Calibration_Start+0x1c>
 8002bc0:	2302      	movs	r3, #2
 8002bc2:	e04d      	b.n	8002c60 <HAL_ADCEx_Calibration_Start+0xb8>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f7ff fea5 	bl	800291c <ADC_Disable>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002bd6:	7bfb      	ldrb	r3, [r7, #15]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d136      	bne.n	8002c4a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002be0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002be4:	f023 0302 	bic.w	r3, r3, #2
 8002be8:	f043 0202 	orr.w	r2, r3, #2
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	6839      	ldr	r1, [r7, #0]
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff ff96 	bl	8002b28 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002bfc:	e014      	b.n	8002c28 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	3301      	adds	r3, #1
 8002c02:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8002c0a:	d30d      	bcc.n	8002c28 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c10:	f023 0312 	bic.w	r3, r3, #18
 8002c14:	f043 0210 	orr.w	r2, r3, #16
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e01b      	b.n	8002c60 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff ff94 	bl	8002b5a <LL_ADC_IsCalibrationOnGoing>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d1e2      	bne.n	8002bfe <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c3c:	f023 0303 	bic.w	r3, r3, #3
 8002c40:	f043 0201 	orr.w	r2, r3, #1
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	655a      	str	r2, [r3, #84]	; 0x54
 8002c48:	e005      	b.n	8002c56 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c4e:	f043 0210 	orr.w	r2, r3, #16
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3710      	adds	r7, #16
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002c70:	bf00      	nop
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002c98:	bf00      	nop
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002cac:	bf00      	nop
 8002cae:	370c      	adds	r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002cc0:	bf00      	nop
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr

08002ccc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002ccc:	b590      	push	{r4, r7, lr}
 8002cce:	b09f      	sub	sp, #124	; 0x7c
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
 8002cd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d101      	bne.n	8002cea <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	e093      	b.n	8002e12 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2201      	movs	r2, #1
 8002cee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a47      	ldr	r2, [pc, #284]	; (8002e1c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d102      	bne.n	8002d0a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002d04:	4b46      	ldr	r3, [pc, #280]	; (8002e20 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002d06:	60bb      	str	r3, [r7, #8]
 8002d08:	e001      	b.n	8002d0e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d10b      	bne.n	8002d2c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d18:	f043 0220 	orr.w	r2, r3, #32
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e072      	b.n	8002e12 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7ff ff27 	bl	8002b82 <LL_ADC_REG_IsConversionOngoing>
 8002d34:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7ff ff21 	bl	8002b82 <LL_ADC_REG_IsConversionOngoing>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d154      	bne.n	8002df0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002d46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d151      	bne.n	8002df0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002d4c:	4b35      	ldr	r3, [pc, #212]	; (8002e24 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002d4e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d02c      	beq.n	8002db2 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002d58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	6859      	ldr	r1, [r3, #4]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d6a:	035b      	lsls	r3, r3, #13
 8002d6c:	430b      	orrs	r3, r1
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d72:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d74:	4829      	ldr	r0, [pc, #164]	; (8002e1c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002d76:	f7ff fec4 	bl	8002b02 <LL_ADC_IsEnabled>
 8002d7a:	4604      	mov	r4, r0
 8002d7c:	4828      	ldr	r0, [pc, #160]	; (8002e20 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002d7e:	f7ff fec0 	bl	8002b02 <LL_ADC_IsEnabled>
 8002d82:	4603      	mov	r3, r0
 8002d84:	431c      	orrs	r4, r3
 8002d86:	4828      	ldr	r0, [pc, #160]	; (8002e28 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002d88:	f7ff febb 	bl	8002b02 <LL_ADC_IsEnabled>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	4323      	orrs	r3, r4
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d137      	bne.n	8002e04 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002d94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002d9c:	f023 030f 	bic.w	r3, r3, #15
 8002da0:	683a      	ldr	r2, [r7, #0]
 8002da2:	6811      	ldr	r1, [r2, #0]
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	6892      	ldr	r2, [r2, #8]
 8002da8:	430a      	orrs	r2, r1
 8002daa:	431a      	orrs	r2, r3
 8002dac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dae:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002db0:	e028      	b.n	8002e04 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002db2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002dba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dbc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002dbe:	4817      	ldr	r0, [pc, #92]	; (8002e1c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002dc0:	f7ff fe9f 	bl	8002b02 <LL_ADC_IsEnabled>
 8002dc4:	4604      	mov	r4, r0
 8002dc6:	4816      	ldr	r0, [pc, #88]	; (8002e20 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002dc8:	f7ff fe9b 	bl	8002b02 <LL_ADC_IsEnabled>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	431c      	orrs	r4, r3
 8002dd0:	4815      	ldr	r0, [pc, #84]	; (8002e28 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002dd2:	f7ff fe96 	bl	8002b02 <LL_ADC_IsEnabled>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	4323      	orrs	r3, r4
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d112      	bne.n	8002e04 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002dde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002de6:	f023 030f 	bic.w	r3, r3, #15
 8002dea:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002dec:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002dee:	e009      	b.n	8002e04 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002df4:	f043 0220 	orr.w	r2, r3, #32
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002e02:	e000      	b.n	8002e06 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e04:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002e0e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	377c      	adds	r7, #124	; 0x7c
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd90      	pop	{r4, r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	50040000 	.word	0x50040000
 8002e20:	50040100 	.word	0x50040100
 8002e24:	50040300 	.word	0x50040300
 8002e28:	50040200 	.word	0x50040200

08002e2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f003 0307 	and.w	r3, r3, #7
 8002e3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e3c:	4b0c      	ldr	r3, [pc, #48]	; (8002e70 <__NVIC_SetPriorityGrouping+0x44>)
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e42:	68ba      	ldr	r2, [r7, #8]
 8002e44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e48:	4013      	ands	r3, r2
 8002e4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e5e:	4a04      	ldr	r2, [pc, #16]	; (8002e70 <__NVIC_SetPriorityGrouping+0x44>)
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	60d3      	str	r3, [r2, #12]
}
 8002e64:	bf00      	nop
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	e000ed00 	.word	0xe000ed00

08002e74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e78:	4b04      	ldr	r3, [pc, #16]	; (8002e8c <__NVIC_GetPriorityGrouping+0x18>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	0a1b      	lsrs	r3, r3, #8
 8002e7e:	f003 0307 	and.w	r3, r3, #7
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr
 8002e8c:	e000ed00 	.word	0xe000ed00

08002e90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4603      	mov	r3, r0
 8002e98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	db0b      	blt.n	8002eba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ea2:	79fb      	ldrb	r3, [r7, #7]
 8002ea4:	f003 021f 	and.w	r2, r3, #31
 8002ea8:	4907      	ldr	r1, [pc, #28]	; (8002ec8 <__NVIC_EnableIRQ+0x38>)
 8002eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eae:	095b      	lsrs	r3, r3, #5
 8002eb0:	2001      	movs	r0, #1
 8002eb2:	fa00 f202 	lsl.w	r2, r0, r2
 8002eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	e000e100 	.word	0xe000e100

08002ecc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	6039      	str	r1, [r7, #0]
 8002ed6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	db0a      	blt.n	8002ef6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	b2da      	uxtb	r2, r3
 8002ee4:	490c      	ldr	r1, [pc, #48]	; (8002f18 <__NVIC_SetPriority+0x4c>)
 8002ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eea:	0112      	lsls	r2, r2, #4
 8002eec:	b2d2      	uxtb	r2, r2
 8002eee:	440b      	add	r3, r1
 8002ef0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ef4:	e00a      	b.n	8002f0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	b2da      	uxtb	r2, r3
 8002efa:	4908      	ldr	r1, [pc, #32]	; (8002f1c <__NVIC_SetPriority+0x50>)
 8002efc:	79fb      	ldrb	r3, [r7, #7]
 8002efe:	f003 030f 	and.w	r3, r3, #15
 8002f02:	3b04      	subs	r3, #4
 8002f04:	0112      	lsls	r2, r2, #4
 8002f06:	b2d2      	uxtb	r2, r2
 8002f08:	440b      	add	r3, r1
 8002f0a:	761a      	strb	r2, [r3, #24]
}
 8002f0c:	bf00      	nop
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	e000e100 	.word	0xe000e100
 8002f1c:	e000ed00 	.word	0xe000ed00

08002f20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b089      	sub	sp, #36	; 0x24
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f003 0307 	and.w	r3, r3, #7
 8002f32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	f1c3 0307 	rsb	r3, r3, #7
 8002f3a:	2b04      	cmp	r3, #4
 8002f3c:	bf28      	it	cs
 8002f3e:	2304      	movcs	r3, #4
 8002f40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	3304      	adds	r3, #4
 8002f46:	2b06      	cmp	r3, #6
 8002f48:	d902      	bls.n	8002f50 <NVIC_EncodePriority+0x30>
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	3b03      	subs	r3, #3
 8002f4e:	e000      	b.n	8002f52 <NVIC_EncodePriority+0x32>
 8002f50:	2300      	movs	r3, #0
 8002f52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5e:	43da      	mvns	r2, r3
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	401a      	ands	r2, r3
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f68:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f72:	43d9      	mvns	r1, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f78:	4313      	orrs	r3, r2
         );
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3724      	adds	r7, #36	; 0x24
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
	...

08002f88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	3b01      	subs	r3, #1
 8002f94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f98:	d301      	bcc.n	8002f9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e00f      	b.n	8002fbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f9e:	4a0a      	ldr	r2, [pc, #40]	; (8002fc8 <SysTick_Config+0x40>)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fa6:	210f      	movs	r1, #15
 8002fa8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002fac:	f7ff ff8e 	bl	8002ecc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fb0:	4b05      	ldr	r3, [pc, #20]	; (8002fc8 <SysTick_Config+0x40>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fb6:	4b04      	ldr	r3, [pc, #16]	; (8002fc8 <SysTick_Config+0x40>)
 8002fb8:	2207      	movs	r2, #7
 8002fba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3708      	adds	r7, #8
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	e000e010 	.word	0xe000e010

08002fcc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f7ff ff29 	bl	8002e2c <__NVIC_SetPriorityGrouping>
}
 8002fda:	bf00      	nop
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b086      	sub	sp, #24
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	4603      	mov	r3, r0
 8002fea:	60b9      	str	r1, [r7, #8]
 8002fec:	607a      	str	r2, [r7, #4]
 8002fee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ff4:	f7ff ff3e 	bl	8002e74 <__NVIC_GetPriorityGrouping>
 8002ff8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	68b9      	ldr	r1, [r7, #8]
 8002ffe:	6978      	ldr	r0, [r7, #20]
 8003000:	f7ff ff8e 	bl	8002f20 <NVIC_EncodePriority>
 8003004:	4602      	mov	r2, r0
 8003006:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800300a:	4611      	mov	r1, r2
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff ff5d 	bl	8002ecc <__NVIC_SetPriority>
}
 8003012:	bf00      	nop
 8003014:	3718      	adds	r7, #24
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}

0800301a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800301a:	b580      	push	{r7, lr}
 800301c:	b082      	sub	sp, #8
 800301e:	af00      	add	r7, sp, #0
 8003020:	4603      	mov	r3, r0
 8003022:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003028:	4618      	mov	r0, r3
 800302a:	f7ff ff31 	bl	8002e90 <__NVIC_EnableIRQ>
}
 800302e:	bf00      	nop
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}

08003036 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003036:	b580      	push	{r7, lr}
 8003038:	b082      	sub	sp, #8
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f7ff ffa2 	bl	8002f88 <SysTick_Config>
 8003044:	4603      	mov	r3, r0
}
 8003046:	4618      	mov	r0, r3
 8003048:	3708      	adds	r7, #8
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
	...

08003050 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e098      	b.n	8003194 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	461a      	mov	r2, r3
 8003068:	4b4d      	ldr	r3, [pc, #308]	; (80031a0 <HAL_DMA_Init+0x150>)
 800306a:	429a      	cmp	r2, r3
 800306c:	d80f      	bhi.n	800308e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	461a      	mov	r2, r3
 8003074:	4b4b      	ldr	r3, [pc, #300]	; (80031a4 <HAL_DMA_Init+0x154>)
 8003076:	4413      	add	r3, r2
 8003078:	4a4b      	ldr	r2, [pc, #300]	; (80031a8 <HAL_DMA_Init+0x158>)
 800307a:	fba2 2303 	umull	r2, r3, r2, r3
 800307e:	091b      	lsrs	r3, r3, #4
 8003080:	009a      	lsls	r2, r3, #2
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a48      	ldr	r2, [pc, #288]	; (80031ac <HAL_DMA_Init+0x15c>)
 800308a:	641a      	str	r2, [r3, #64]	; 0x40
 800308c:	e00e      	b.n	80030ac <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	461a      	mov	r2, r3
 8003094:	4b46      	ldr	r3, [pc, #280]	; (80031b0 <HAL_DMA_Init+0x160>)
 8003096:	4413      	add	r3, r2
 8003098:	4a43      	ldr	r2, [pc, #268]	; (80031a8 <HAL_DMA_Init+0x158>)
 800309a:	fba2 2303 	umull	r2, r3, r2, r3
 800309e:	091b      	lsrs	r3, r3, #4
 80030a0:	009a      	lsls	r2, r3, #2
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a42      	ldr	r2, [pc, #264]	; (80031b4 <HAL_DMA_Init+0x164>)
 80030aa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2202      	movs	r2, #2
 80030b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80030c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030c6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80030d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a1b      	ldr	r3, [r3, #32]
 80030ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80030f0:	68fa      	ldr	r2, [r7, #12]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003106:	d039      	beq.n	800317c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310c:	4a27      	ldr	r2, [pc, #156]	; (80031ac <HAL_DMA_Init+0x15c>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d11a      	bne.n	8003148 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003112:	4b29      	ldr	r3, [pc, #164]	; (80031b8 <HAL_DMA_Init+0x168>)
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800311a:	f003 031c 	and.w	r3, r3, #28
 800311e:	210f      	movs	r1, #15
 8003120:	fa01 f303 	lsl.w	r3, r1, r3
 8003124:	43db      	mvns	r3, r3
 8003126:	4924      	ldr	r1, [pc, #144]	; (80031b8 <HAL_DMA_Init+0x168>)
 8003128:	4013      	ands	r3, r2
 800312a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800312c:	4b22      	ldr	r3, [pc, #136]	; (80031b8 <HAL_DMA_Init+0x168>)
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6859      	ldr	r1, [r3, #4]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003138:	f003 031c 	and.w	r3, r3, #28
 800313c:	fa01 f303 	lsl.w	r3, r1, r3
 8003140:	491d      	ldr	r1, [pc, #116]	; (80031b8 <HAL_DMA_Init+0x168>)
 8003142:	4313      	orrs	r3, r2
 8003144:	600b      	str	r3, [r1, #0]
 8003146:	e019      	b.n	800317c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003148:	4b1c      	ldr	r3, [pc, #112]	; (80031bc <HAL_DMA_Init+0x16c>)
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003150:	f003 031c 	and.w	r3, r3, #28
 8003154:	210f      	movs	r1, #15
 8003156:	fa01 f303 	lsl.w	r3, r1, r3
 800315a:	43db      	mvns	r3, r3
 800315c:	4917      	ldr	r1, [pc, #92]	; (80031bc <HAL_DMA_Init+0x16c>)
 800315e:	4013      	ands	r3, r2
 8003160:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003162:	4b16      	ldr	r3, [pc, #88]	; (80031bc <HAL_DMA_Init+0x16c>)
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6859      	ldr	r1, [r3, #4]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316e:	f003 031c 	and.w	r3, r3, #28
 8003172:	fa01 f303 	lsl.w	r3, r1, r3
 8003176:	4911      	ldr	r1, [pc, #68]	; (80031bc <HAL_DMA_Init+0x16c>)
 8003178:	4313      	orrs	r3, r2
 800317a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2201      	movs	r2, #1
 8003186:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3714      	adds	r7, #20
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr
 80031a0:	40020407 	.word	0x40020407
 80031a4:	bffdfff8 	.word	0xbffdfff8
 80031a8:	cccccccd 	.word	0xcccccccd
 80031ac:	40020000 	.word	0x40020000
 80031b0:	bffdfbf8 	.word	0xbffdfbf8
 80031b4:	40020400 	.word	0x40020400
 80031b8:	400200a8 	.word	0x400200a8
 80031bc:	400204a8 	.word	0x400204a8

080031c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
 80031cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031ce:	2300      	movs	r3, #0
 80031d0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d101      	bne.n	80031e0 <HAL_DMA_Start_IT+0x20>
 80031dc:	2302      	movs	r3, #2
 80031de:	e04b      	b.n	8003278 <HAL_DMA_Start_IT+0xb8>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d13a      	bne.n	800326a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2202      	movs	r2, #2
 80031f8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2200      	movs	r2, #0
 8003200:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f022 0201 	bic.w	r2, r2, #1
 8003210:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	68b9      	ldr	r1, [r7, #8]
 8003218:	68f8      	ldr	r0, [r7, #12]
 800321a:	f000 f8e0 	bl	80033de <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003222:	2b00      	cmp	r3, #0
 8003224:	d008      	beq.n	8003238 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f042 020e 	orr.w	r2, r2, #14
 8003234:	601a      	str	r2, [r3, #0]
 8003236:	e00f      	b.n	8003258 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f022 0204 	bic.w	r2, r2, #4
 8003246:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f042 020a 	orr.w	r2, r2, #10
 8003256:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f042 0201 	orr.w	r2, r2, #1
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	e005      	b.n	8003276 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003272:	2302      	movs	r3, #2
 8003274:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003276:	7dfb      	ldrb	r3, [r7, #23]
}
 8003278:	4618      	mov	r0, r3
 800327a:	3718      	adds	r7, #24
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329c:	f003 031c 	and.w	r3, r3, #28
 80032a0:	2204      	movs	r2, #4
 80032a2:	409a      	lsls	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	4013      	ands	r3, r2
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d026      	beq.n	80032fa <HAL_DMA_IRQHandler+0x7a>
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	f003 0304 	and.w	r3, r3, #4
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d021      	beq.n	80032fa <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 0320 	and.w	r3, r3, #32
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d107      	bne.n	80032d4 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f022 0204 	bic.w	r2, r2, #4
 80032d2:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032d8:	f003 021c 	and.w	r2, r3, #28
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e0:	2104      	movs	r1, #4
 80032e2:	fa01 f202 	lsl.w	r2, r1, r2
 80032e6:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d071      	beq.n	80033d4 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80032f8:	e06c      	b.n	80033d4 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032fe:	f003 031c 	and.w	r3, r3, #28
 8003302:	2202      	movs	r2, #2
 8003304:	409a      	lsls	r2, r3
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	4013      	ands	r3, r2
 800330a:	2b00      	cmp	r3, #0
 800330c:	d02e      	beq.n	800336c <HAL_DMA_IRQHandler+0xec>
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	f003 0302 	and.w	r3, r3, #2
 8003314:	2b00      	cmp	r3, #0
 8003316:	d029      	beq.n	800336c <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0320 	and.w	r3, r3, #32
 8003322:	2b00      	cmp	r3, #0
 8003324:	d10b      	bne.n	800333e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f022 020a 	bic.w	r2, r2, #10
 8003334:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003342:	f003 021c 	and.w	r2, r3, #28
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334a:	2102      	movs	r1, #2
 800334c:	fa01 f202 	lsl.w	r2, r1, r2
 8003350:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800335e:	2b00      	cmp	r3, #0
 8003360:	d038      	beq.n	80033d4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800336a:	e033      	b.n	80033d4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003370:	f003 031c 	and.w	r3, r3, #28
 8003374:	2208      	movs	r2, #8
 8003376:	409a      	lsls	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	4013      	ands	r3, r2
 800337c:	2b00      	cmp	r3, #0
 800337e:	d02a      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x156>
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	f003 0308 	and.w	r3, r3, #8
 8003386:	2b00      	cmp	r3, #0
 8003388:	d025      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f022 020e 	bic.w	r2, r2, #14
 8003398:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800339e:	f003 021c 	and.w	r2, r3, #28
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a6:	2101      	movs	r1, #1
 80033a8:	fa01 f202 	lsl.w	r2, r1, r2
 80033ac:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2201      	movs	r2, #1
 80033b2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d004      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80033d4:	bf00      	nop
 80033d6:	bf00      	nop
}
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}

080033de <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033de:	b480      	push	{r7}
 80033e0:	b085      	sub	sp, #20
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	60f8      	str	r0, [r7, #12]
 80033e6:	60b9      	str	r1, [r7, #8]
 80033e8:	607a      	str	r2, [r7, #4]
 80033ea:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033f0:	f003 021c 	and.w	r2, r3, #28
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f8:	2101      	movs	r1, #1
 80033fa:	fa01 f202 	lsl.w	r2, r1, r2
 80033fe:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	683a      	ldr	r2, [r7, #0]
 8003406:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	2b10      	cmp	r3, #16
 800340e:	d108      	bne.n	8003422 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68ba      	ldr	r2, [r7, #8]
 800341e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003420:	e007      	b.n	8003432 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68ba      	ldr	r2, [r7, #8]
 8003428:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	60da      	str	r2, [r3, #12]
}
 8003432:	bf00      	nop
 8003434:	3714      	adds	r7, #20
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
	...

08003440 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003440:	b480      	push	{r7}
 8003442:	b087      	sub	sp, #28
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800344a:	2300      	movs	r3, #0
 800344c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800344e:	e17f      	b.n	8003750 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	2101      	movs	r1, #1
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	fa01 f303 	lsl.w	r3, r1, r3
 800345c:	4013      	ands	r3, r2
 800345e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2b00      	cmp	r3, #0
 8003464:	f000 8171 	beq.w	800374a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f003 0303 	and.w	r3, r3, #3
 8003470:	2b01      	cmp	r3, #1
 8003472:	d005      	beq.n	8003480 <HAL_GPIO_Init+0x40>
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f003 0303 	and.w	r3, r3, #3
 800347c:	2b02      	cmp	r3, #2
 800347e:	d130      	bne.n	80034e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	005b      	lsls	r3, r3, #1
 800348a:	2203      	movs	r2, #3
 800348c:	fa02 f303 	lsl.w	r3, r2, r3
 8003490:	43db      	mvns	r3, r3
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	4013      	ands	r3, r2
 8003496:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	68da      	ldr	r2, [r3, #12]
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	005b      	lsls	r3, r3, #1
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	693a      	ldr	r2, [r7, #16]
 80034ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80034b6:	2201      	movs	r2, #1
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	fa02 f303 	lsl.w	r3, r2, r3
 80034be:	43db      	mvns	r3, r3
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	4013      	ands	r3, r2
 80034c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	091b      	lsrs	r3, r3, #4
 80034cc:	f003 0201 	and.w	r2, r3, #1
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	693a      	ldr	r2, [r7, #16]
 80034d8:	4313      	orrs	r3, r2
 80034da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f003 0303 	and.w	r3, r3, #3
 80034ea:	2b03      	cmp	r3, #3
 80034ec:	d118      	bne.n	8003520 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80034f4:	2201      	movs	r2, #1
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	fa02 f303 	lsl.w	r3, r2, r3
 80034fc:	43db      	mvns	r3, r3
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	4013      	ands	r3, r2
 8003502:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	08db      	lsrs	r3, r3, #3
 800350a:	f003 0201 	and.w	r2, r3, #1
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	fa02 f303 	lsl.w	r3, r2, r3
 8003514:	693a      	ldr	r2, [r7, #16]
 8003516:	4313      	orrs	r3, r2
 8003518:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	693a      	ldr	r2, [r7, #16]
 800351e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f003 0303 	and.w	r3, r3, #3
 8003528:	2b03      	cmp	r3, #3
 800352a:	d017      	beq.n	800355c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	2203      	movs	r2, #3
 8003538:	fa02 f303 	lsl.w	r3, r2, r3
 800353c:	43db      	mvns	r3, r3
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	4013      	ands	r3, r2
 8003542:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	689a      	ldr	r2, [r3, #8]
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	005b      	lsls	r3, r3, #1
 800354c:	fa02 f303 	lsl.w	r3, r2, r3
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	4313      	orrs	r3, r2
 8003554:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f003 0303 	and.w	r3, r3, #3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d123      	bne.n	80035b0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	08da      	lsrs	r2, r3, #3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	3208      	adds	r2, #8
 8003570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003574:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	f003 0307 	and.w	r3, r3, #7
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	220f      	movs	r2, #15
 8003580:	fa02 f303 	lsl.w	r3, r2, r3
 8003584:	43db      	mvns	r3, r3
 8003586:	693a      	ldr	r2, [r7, #16]
 8003588:	4013      	ands	r3, r2
 800358a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	691a      	ldr	r2, [r3, #16]
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	f003 0307 	and.w	r3, r3, #7
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	fa02 f303 	lsl.w	r3, r2, r3
 800359c:	693a      	ldr	r2, [r7, #16]
 800359e:	4313      	orrs	r3, r2
 80035a0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	08da      	lsrs	r2, r3, #3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	3208      	adds	r2, #8
 80035aa:	6939      	ldr	r1, [r7, #16]
 80035ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	2203      	movs	r2, #3
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	43db      	mvns	r3, r3
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	4013      	ands	r3, r2
 80035c6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f003 0203 	and.w	r2, r3, #3
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	005b      	lsls	r3, r3, #1
 80035d4:	fa02 f303 	lsl.w	r3, r2, r3
 80035d8:	693a      	ldr	r2, [r7, #16]
 80035da:	4313      	orrs	r3, r2
 80035dc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	f000 80ac 	beq.w	800374a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035f2:	4b5f      	ldr	r3, [pc, #380]	; (8003770 <HAL_GPIO_Init+0x330>)
 80035f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035f6:	4a5e      	ldr	r2, [pc, #376]	; (8003770 <HAL_GPIO_Init+0x330>)
 80035f8:	f043 0301 	orr.w	r3, r3, #1
 80035fc:	6613      	str	r3, [r2, #96]	; 0x60
 80035fe:	4b5c      	ldr	r3, [pc, #368]	; (8003770 <HAL_GPIO_Init+0x330>)
 8003600:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	60bb      	str	r3, [r7, #8]
 8003608:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800360a:	4a5a      	ldr	r2, [pc, #360]	; (8003774 <HAL_GPIO_Init+0x334>)
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	089b      	lsrs	r3, r3, #2
 8003610:	3302      	adds	r3, #2
 8003612:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003616:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	f003 0303 	and.w	r3, r3, #3
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	220f      	movs	r2, #15
 8003622:	fa02 f303 	lsl.w	r3, r2, r3
 8003626:	43db      	mvns	r3, r3
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	4013      	ands	r3, r2
 800362c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003634:	d025      	beq.n	8003682 <HAL_GPIO_Init+0x242>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a4f      	ldr	r2, [pc, #316]	; (8003778 <HAL_GPIO_Init+0x338>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d01f      	beq.n	800367e <HAL_GPIO_Init+0x23e>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a4e      	ldr	r2, [pc, #312]	; (800377c <HAL_GPIO_Init+0x33c>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d019      	beq.n	800367a <HAL_GPIO_Init+0x23a>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a4d      	ldr	r2, [pc, #308]	; (8003780 <HAL_GPIO_Init+0x340>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d013      	beq.n	8003676 <HAL_GPIO_Init+0x236>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a4c      	ldr	r2, [pc, #304]	; (8003784 <HAL_GPIO_Init+0x344>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d00d      	beq.n	8003672 <HAL_GPIO_Init+0x232>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a4b      	ldr	r2, [pc, #300]	; (8003788 <HAL_GPIO_Init+0x348>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d007      	beq.n	800366e <HAL_GPIO_Init+0x22e>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a4a      	ldr	r2, [pc, #296]	; (800378c <HAL_GPIO_Init+0x34c>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d101      	bne.n	800366a <HAL_GPIO_Init+0x22a>
 8003666:	2306      	movs	r3, #6
 8003668:	e00c      	b.n	8003684 <HAL_GPIO_Init+0x244>
 800366a:	2307      	movs	r3, #7
 800366c:	e00a      	b.n	8003684 <HAL_GPIO_Init+0x244>
 800366e:	2305      	movs	r3, #5
 8003670:	e008      	b.n	8003684 <HAL_GPIO_Init+0x244>
 8003672:	2304      	movs	r3, #4
 8003674:	e006      	b.n	8003684 <HAL_GPIO_Init+0x244>
 8003676:	2303      	movs	r3, #3
 8003678:	e004      	b.n	8003684 <HAL_GPIO_Init+0x244>
 800367a:	2302      	movs	r3, #2
 800367c:	e002      	b.n	8003684 <HAL_GPIO_Init+0x244>
 800367e:	2301      	movs	r3, #1
 8003680:	e000      	b.n	8003684 <HAL_GPIO_Init+0x244>
 8003682:	2300      	movs	r3, #0
 8003684:	697a      	ldr	r2, [r7, #20]
 8003686:	f002 0203 	and.w	r2, r2, #3
 800368a:	0092      	lsls	r2, r2, #2
 800368c:	4093      	lsls	r3, r2
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	4313      	orrs	r3, r2
 8003692:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003694:	4937      	ldr	r1, [pc, #220]	; (8003774 <HAL_GPIO_Init+0x334>)
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	089b      	lsrs	r3, r3, #2
 800369a:	3302      	adds	r3, #2
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80036a2:	4b3b      	ldr	r3, [pc, #236]	; (8003790 <HAL_GPIO_Init+0x350>)
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	43db      	mvns	r3, r3
 80036ac:	693a      	ldr	r2, [r7, #16]
 80036ae:	4013      	ands	r3, r2
 80036b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d003      	beq.n	80036c6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80036be:	693a      	ldr	r2, [r7, #16]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80036c6:	4a32      	ldr	r2, [pc, #200]	; (8003790 <HAL_GPIO_Init+0x350>)
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80036cc:	4b30      	ldr	r3, [pc, #192]	; (8003790 <HAL_GPIO_Init+0x350>)
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	43db      	mvns	r3, r3
 80036d6:	693a      	ldr	r2, [r7, #16]
 80036d8:	4013      	ands	r3, r2
 80036da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d003      	beq.n	80036f0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80036e8:	693a      	ldr	r2, [r7, #16]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80036f0:	4a27      	ldr	r2, [pc, #156]	; (8003790 <HAL_GPIO_Init+0x350>)
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80036f6:	4b26      	ldr	r3, [pc, #152]	; (8003790 <HAL_GPIO_Init+0x350>)
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	43db      	mvns	r3, r3
 8003700:	693a      	ldr	r2, [r7, #16]
 8003702:	4013      	ands	r3, r2
 8003704:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d003      	beq.n	800371a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003712:	693a      	ldr	r2, [r7, #16]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	4313      	orrs	r3, r2
 8003718:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800371a:	4a1d      	ldr	r2, [pc, #116]	; (8003790 <HAL_GPIO_Init+0x350>)
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003720:	4b1b      	ldr	r3, [pc, #108]	; (8003790 <HAL_GPIO_Init+0x350>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	43db      	mvns	r3, r3
 800372a:	693a      	ldr	r2, [r7, #16]
 800372c:	4013      	ands	r3, r2
 800372e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d003      	beq.n	8003744 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800373c:	693a      	ldr	r2, [r7, #16]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	4313      	orrs	r3, r2
 8003742:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003744:	4a12      	ldr	r2, [pc, #72]	; (8003790 <HAL_GPIO_Init+0x350>)
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	3301      	adds	r3, #1
 800374e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	fa22 f303 	lsr.w	r3, r2, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	f47f ae78 	bne.w	8003450 <HAL_GPIO_Init+0x10>
  }
}
 8003760:	bf00      	nop
 8003762:	bf00      	nop
 8003764:	371c      	adds	r7, #28
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	40021000 	.word	0x40021000
 8003774:	40010000 	.word	0x40010000
 8003778:	48000400 	.word	0x48000400
 800377c:	48000800 	.word	0x48000800
 8003780:	48000c00 	.word	0x48000c00
 8003784:	48001000 	.word	0x48001000
 8003788:	48001400 	.word	0x48001400
 800378c:	48001800 	.word	0x48001800
 8003790:	40010400 	.word	0x40010400

08003794 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003798:	4b04      	ldr	r3, [pc, #16]	; (80037ac <HAL_PWREx_GetVoltageRange+0x18>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	40007000 	.word	0x40007000

080037b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037be:	d130      	bne.n	8003822 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80037c0:	4b23      	ldr	r3, [pc, #140]	; (8003850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80037c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037cc:	d038      	beq.n	8003840 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037ce:	4b20      	ldr	r3, [pc, #128]	; (8003850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80037d6:	4a1e      	ldr	r2, [pc, #120]	; (8003850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80037de:	4b1d      	ldr	r3, [pc, #116]	; (8003854 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	2232      	movs	r2, #50	; 0x32
 80037e4:	fb02 f303 	mul.w	r3, r2, r3
 80037e8:	4a1b      	ldr	r2, [pc, #108]	; (8003858 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80037ea:	fba2 2303 	umull	r2, r3, r2, r3
 80037ee:	0c9b      	lsrs	r3, r3, #18
 80037f0:	3301      	adds	r3, #1
 80037f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037f4:	e002      	b.n	80037fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	3b01      	subs	r3, #1
 80037fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037fc:	4b14      	ldr	r3, [pc, #80]	; (8003850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037fe:	695b      	ldr	r3, [r3, #20]
 8003800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003804:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003808:	d102      	bne.n	8003810 <HAL_PWREx_ControlVoltageScaling+0x60>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d1f2      	bne.n	80037f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003810:	4b0f      	ldr	r3, [pc, #60]	; (8003850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003812:	695b      	ldr	r3, [r3, #20]
 8003814:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003818:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800381c:	d110      	bne.n	8003840 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e00f      	b.n	8003842 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003822:	4b0b      	ldr	r3, [pc, #44]	; (8003850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800382a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800382e:	d007      	beq.n	8003840 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003830:	4b07      	ldr	r3, [pc, #28]	; (8003850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003838:	4a05      	ldr	r2, [pc, #20]	; (8003850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800383a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800383e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	3714      	adds	r7, #20
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	40007000 	.word	0x40007000
 8003854:	20000000 	.word	0x20000000
 8003858:	431bde83 	.word	0x431bde83

0800385c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b088      	sub	sp, #32
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d101      	bne.n	800386e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e3c6      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800386e:	4ba1      	ldr	r3, [pc, #644]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f003 030c 	and.w	r3, r3, #12
 8003876:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003878:	4b9e      	ldr	r3, [pc, #632]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	f003 0303 	and.w	r3, r3, #3
 8003880:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0310 	and.w	r3, r3, #16
 800388a:	2b00      	cmp	r3, #0
 800388c:	f000 80e4 	beq.w	8003a58 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d007      	beq.n	80038a6 <HAL_RCC_OscConfig+0x4a>
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	2b0c      	cmp	r3, #12
 800389a:	f040 808b 	bne.w	80039b4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	f040 8087 	bne.w	80039b4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80038a6:	4b93      	ldr	r3, [pc, #588]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0302 	and.w	r3, r3, #2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d005      	beq.n	80038be <HAL_RCC_OscConfig+0x62>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e39e      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a1a      	ldr	r2, [r3, #32]
 80038c2:	4b8c      	ldr	r3, [pc, #560]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0308 	and.w	r3, r3, #8
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d004      	beq.n	80038d8 <HAL_RCC_OscConfig+0x7c>
 80038ce:	4b89      	ldr	r3, [pc, #548]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038d6:	e005      	b.n	80038e4 <HAL_RCC_OscConfig+0x88>
 80038d8:	4b86      	ldr	r3, [pc, #536]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 80038da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038de:	091b      	lsrs	r3, r3, #4
 80038e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d223      	bcs.n	8003930 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a1b      	ldr	r3, [r3, #32]
 80038ec:	4618      	mov	r0, r3
 80038ee:	f000 fd53 	bl	8004398 <RCC_SetFlashLatencyFromMSIRange>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d001      	beq.n	80038fc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e37f      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038fc:	4b7d      	ldr	r3, [pc, #500]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a7c      	ldr	r2, [pc, #496]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003902:	f043 0308 	orr.w	r3, r3, #8
 8003906:	6013      	str	r3, [r2, #0]
 8003908:	4b7a      	ldr	r3, [pc, #488]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a1b      	ldr	r3, [r3, #32]
 8003914:	4977      	ldr	r1, [pc, #476]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003916:	4313      	orrs	r3, r2
 8003918:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800391a:	4b76      	ldr	r3, [pc, #472]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	69db      	ldr	r3, [r3, #28]
 8003926:	021b      	lsls	r3, r3, #8
 8003928:	4972      	ldr	r1, [pc, #456]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 800392a:	4313      	orrs	r3, r2
 800392c:	604b      	str	r3, [r1, #4]
 800392e:	e025      	b.n	800397c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003930:	4b70      	ldr	r3, [pc, #448]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a6f      	ldr	r2, [pc, #444]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003936:	f043 0308 	orr.w	r3, r3, #8
 800393a:	6013      	str	r3, [r2, #0]
 800393c:	4b6d      	ldr	r3, [pc, #436]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a1b      	ldr	r3, [r3, #32]
 8003948:	496a      	ldr	r1, [pc, #424]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 800394a:	4313      	orrs	r3, r2
 800394c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800394e:	4b69      	ldr	r3, [pc, #420]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	69db      	ldr	r3, [r3, #28]
 800395a:	021b      	lsls	r3, r3, #8
 800395c:	4965      	ldr	r1, [pc, #404]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 800395e:	4313      	orrs	r3, r2
 8003960:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d109      	bne.n	800397c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	4618      	mov	r0, r3
 800396e:	f000 fd13 	bl	8004398 <RCC_SetFlashLatencyFromMSIRange>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d001      	beq.n	800397c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e33f      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800397c:	f000 fc48 	bl	8004210 <HAL_RCC_GetSysClockFreq>
 8003980:	4602      	mov	r2, r0
 8003982:	4b5c      	ldr	r3, [pc, #368]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	091b      	lsrs	r3, r3, #4
 8003988:	f003 030f 	and.w	r3, r3, #15
 800398c:	495a      	ldr	r1, [pc, #360]	; (8003af8 <HAL_RCC_OscConfig+0x29c>)
 800398e:	5ccb      	ldrb	r3, [r1, r3]
 8003990:	f003 031f 	and.w	r3, r3, #31
 8003994:	fa22 f303 	lsr.w	r3, r2, r3
 8003998:	4a58      	ldr	r2, [pc, #352]	; (8003afc <HAL_RCC_OscConfig+0x2a0>)
 800399a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800399c:	4b58      	ldr	r3, [pc, #352]	; (8003b00 <HAL_RCC_OscConfig+0x2a4>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7fd fb1f 	bl	8000fe4 <HAL_InitTick>
 80039a6:	4603      	mov	r3, r0
 80039a8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80039aa:	7bfb      	ldrb	r3, [r7, #15]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d052      	beq.n	8003a56 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80039b0:	7bfb      	ldrb	r3, [r7, #15]
 80039b2:	e323      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	699b      	ldr	r3, [r3, #24]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d032      	beq.n	8003a22 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80039bc:	4b4d      	ldr	r3, [pc, #308]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a4c      	ldr	r2, [pc, #304]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 80039c2:	f043 0301 	orr.w	r3, r3, #1
 80039c6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80039c8:	f7fd fb5c 	bl	8001084 <HAL_GetTick>
 80039cc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039ce:	e008      	b.n	80039e2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039d0:	f7fd fb58 	bl	8001084 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d901      	bls.n	80039e2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e30c      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039e2:	4b44      	ldr	r3, [pc, #272]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d0f0      	beq.n	80039d0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039ee:	4b41      	ldr	r3, [pc, #260]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a40      	ldr	r2, [pc, #256]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 80039f4:	f043 0308 	orr.w	r3, r3, #8
 80039f8:	6013      	str	r3, [r2, #0]
 80039fa:	4b3e      	ldr	r3, [pc, #248]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a1b      	ldr	r3, [r3, #32]
 8003a06:	493b      	ldr	r1, [pc, #236]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a0c:	4b39      	ldr	r3, [pc, #228]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	69db      	ldr	r3, [r3, #28]
 8003a18:	021b      	lsls	r3, r3, #8
 8003a1a:	4936      	ldr	r1, [pc, #216]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	604b      	str	r3, [r1, #4]
 8003a20:	e01a      	b.n	8003a58 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003a22:	4b34      	ldr	r3, [pc, #208]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a33      	ldr	r2, [pc, #204]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003a28:	f023 0301 	bic.w	r3, r3, #1
 8003a2c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a2e:	f7fd fb29 	bl	8001084 <HAL_GetTick>
 8003a32:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a34:	e008      	b.n	8003a48 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a36:	f7fd fb25 	bl	8001084 <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d901      	bls.n	8003a48 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	e2d9      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a48:	4b2a      	ldr	r3, [pc, #168]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0302 	and.w	r3, r3, #2
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d1f0      	bne.n	8003a36 <HAL_RCC_OscConfig+0x1da>
 8003a54:	e000      	b.n	8003a58 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a56:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0301 	and.w	r3, r3, #1
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d074      	beq.n	8003b4e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003a64:	69bb      	ldr	r3, [r7, #24]
 8003a66:	2b08      	cmp	r3, #8
 8003a68:	d005      	beq.n	8003a76 <HAL_RCC_OscConfig+0x21a>
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	2b0c      	cmp	r3, #12
 8003a6e:	d10e      	bne.n	8003a8e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	2b03      	cmp	r3, #3
 8003a74:	d10b      	bne.n	8003a8e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a76:	4b1f      	ldr	r3, [pc, #124]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d064      	beq.n	8003b4c <HAL_RCC_OscConfig+0x2f0>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d160      	bne.n	8003b4c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e2b6      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a96:	d106      	bne.n	8003aa6 <HAL_RCC_OscConfig+0x24a>
 8003a98:	4b16      	ldr	r3, [pc, #88]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a15      	ldr	r2, [pc, #84]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003a9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003aa2:	6013      	str	r3, [r2, #0]
 8003aa4:	e01d      	b.n	8003ae2 <HAL_RCC_OscConfig+0x286>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003aae:	d10c      	bne.n	8003aca <HAL_RCC_OscConfig+0x26e>
 8003ab0:	4b10      	ldr	r3, [pc, #64]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a0f      	ldr	r2, [pc, #60]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003ab6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003aba:	6013      	str	r3, [r2, #0]
 8003abc:	4b0d      	ldr	r3, [pc, #52]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a0c      	ldr	r2, [pc, #48]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003ac2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ac6:	6013      	str	r3, [r2, #0]
 8003ac8:	e00b      	b.n	8003ae2 <HAL_RCC_OscConfig+0x286>
 8003aca:	4b0a      	ldr	r3, [pc, #40]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a09      	ldr	r2, [pc, #36]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003ad0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ad4:	6013      	str	r3, [r2, #0]
 8003ad6:	4b07      	ldr	r3, [pc, #28]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a06      	ldr	r2, [pc, #24]	; (8003af4 <HAL_RCC_OscConfig+0x298>)
 8003adc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ae0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d01c      	beq.n	8003b24 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aea:	f7fd facb 	bl	8001084 <HAL_GetTick>
 8003aee:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003af0:	e011      	b.n	8003b16 <HAL_RCC_OscConfig+0x2ba>
 8003af2:	bf00      	nop
 8003af4:	40021000 	.word	0x40021000
 8003af8:	0800674c 	.word	0x0800674c
 8003afc:	20000000 	.word	0x20000000
 8003b00:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b04:	f7fd fabe 	bl	8001084 <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	2b64      	cmp	r3, #100	; 0x64
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e272      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b16:	4baf      	ldr	r3, [pc, #700]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d0f0      	beq.n	8003b04 <HAL_RCC_OscConfig+0x2a8>
 8003b22:	e014      	b.n	8003b4e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b24:	f7fd faae 	bl	8001084 <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b2a:	e008      	b.n	8003b3e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b2c:	f7fd faaa 	bl	8001084 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	2b64      	cmp	r3, #100	; 0x64
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e25e      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b3e:	4ba5      	ldr	r3, [pc, #660]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1f0      	bne.n	8003b2c <HAL_RCC_OscConfig+0x2d0>
 8003b4a:	e000      	b.n	8003b4e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0302 	and.w	r3, r3, #2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d060      	beq.n	8003c1c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	2b04      	cmp	r3, #4
 8003b5e:	d005      	beq.n	8003b6c <HAL_RCC_OscConfig+0x310>
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	2b0c      	cmp	r3, #12
 8003b64:	d119      	bne.n	8003b9a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d116      	bne.n	8003b9a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b6c:	4b99      	ldr	r3, [pc, #612]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d005      	beq.n	8003b84 <HAL_RCC_OscConfig+0x328>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d101      	bne.n	8003b84 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e23b      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b84:	4b93      	ldr	r3, [pc, #588]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	691b      	ldr	r3, [r3, #16]
 8003b90:	061b      	lsls	r3, r3, #24
 8003b92:	4990      	ldr	r1, [pc, #576]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b98:	e040      	b.n	8003c1c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d023      	beq.n	8003bea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ba2:	4b8c      	ldr	r3, [pc, #560]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a8b      	ldr	r2, [pc, #556]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003ba8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bae:	f7fd fa69 	bl	8001084 <HAL_GetTick>
 8003bb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bb4:	e008      	b.n	8003bc8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bb6:	f7fd fa65 	bl	8001084 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e219      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bc8:	4b82      	ldr	r3, [pc, #520]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d0f0      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bd4:	4b7f      	ldr	r3, [pc, #508]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	691b      	ldr	r3, [r3, #16]
 8003be0:	061b      	lsls	r3, r3, #24
 8003be2:	497c      	ldr	r1, [pc, #496]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	604b      	str	r3, [r1, #4]
 8003be8:	e018      	b.n	8003c1c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bea:	4b7a      	ldr	r3, [pc, #488]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a79      	ldr	r2, [pc, #484]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003bf0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bf4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf6:	f7fd fa45 	bl	8001084 <HAL_GetTick>
 8003bfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bfc:	e008      	b.n	8003c10 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bfe:	f7fd fa41 	bl	8001084 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d901      	bls.n	8003c10 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e1f5      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c10:	4b70      	ldr	r3, [pc, #448]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1f0      	bne.n	8003bfe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0308 	and.w	r3, r3, #8
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d03c      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	695b      	ldr	r3, [r3, #20]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d01c      	beq.n	8003c6a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c30:	4b68      	ldr	r3, [pc, #416]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003c32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c36:	4a67      	ldr	r2, [pc, #412]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003c38:	f043 0301 	orr.w	r3, r3, #1
 8003c3c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c40:	f7fd fa20 	bl	8001084 <HAL_GetTick>
 8003c44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c46:	e008      	b.n	8003c5a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c48:	f7fd fa1c 	bl	8001084 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d901      	bls.n	8003c5a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e1d0      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c5a:	4b5e      	ldr	r3, [pc, #376]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003c5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c60:	f003 0302 	and.w	r3, r3, #2
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d0ef      	beq.n	8003c48 <HAL_RCC_OscConfig+0x3ec>
 8003c68:	e01b      	b.n	8003ca2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c6a:	4b5a      	ldr	r3, [pc, #360]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003c6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c70:	4a58      	ldr	r2, [pc, #352]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003c72:	f023 0301 	bic.w	r3, r3, #1
 8003c76:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c7a:	f7fd fa03 	bl	8001084 <HAL_GetTick>
 8003c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c80:	e008      	b.n	8003c94 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c82:	f7fd f9ff 	bl	8001084 <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d901      	bls.n	8003c94 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e1b3      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c94:	4b4f      	ldr	r3, [pc, #316]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003c96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d1ef      	bne.n	8003c82 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0304 	and.w	r3, r3, #4
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	f000 80a6 	beq.w	8003dfc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003cb4:	4b47      	ldr	r3, [pc, #284]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003cb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d10d      	bne.n	8003cdc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cc0:	4b44      	ldr	r3, [pc, #272]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003cc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cc4:	4a43      	ldr	r2, [pc, #268]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003cc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cca:	6593      	str	r3, [r2, #88]	; 0x58
 8003ccc:	4b41      	ldr	r3, [pc, #260]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003cce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cd4:	60bb      	str	r3, [r7, #8]
 8003cd6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cdc:	4b3e      	ldr	r3, [pc, #248]	; (8003dd8 <HAL_RCC_OscConfig+0x57c>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d118      	bne.n	8003d1a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ce8:	4b3b      	ldr	r3, [pc, #236]	; (8003dd8 <HAL_RCC_OscConfig+0x57c>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a3a      	ldr	r2, [pc, #232]	; (8003dd8 <HAL_RCC_OscConfig+0x57c>)
 8003cee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cf2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cf4:	f7fd f9c6 	bl	8001084 <HAL_GetTick>
 8003cf8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cfc:	f7fd f9c2 	bl	8001084 <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e176      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d0e:	4b32      	ldr	r3, [pc, #200]	; (8003dd8 <HAL_RCC_OscConfig+0x57c>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d0f0      	beq.n	8003cfc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d108      	bne.n	8003d34 <HAL_RCC_OscConfig+0x4d8>
 8003d22:	4b2c      	ldr	r3, [pc, #176]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d28:	4a2a      	ldr	r2, [pc, #168]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003d2a:	f043 0301 	orr.w	r3, r3, #1
 8003d2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003d32:	e024      	b.n	8003d7e <HAL_RCC_OscConfig+0x522>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	2b05      	cmp	r3, #5
 8003d3a:	d110      	bne.n	8003d5e <HAL_RCC_OscConfig+0x502>
 8003d3c:	4b25      	ldr	r3, [pc, #148]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d42:	4a24      	ldr	r2, [pc, #144]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003d44:	f043 0304 	orr.w	r3, r3, #4
 8003d48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003d4c:	4b21      	ldr	r3, [pc, #132]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d52:	4a20      	ldr	r2, [pc, #128]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003d54:	f043 0301 	orr.w	r3, r3, #1
 8003d58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003d5c:	e00f      	b.n	8003d7e <HAL_RCC_OscConfig+0x522>
 8003d5e:	4b1d      	ldr	r3, [pc, #116]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003d60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d64:	4a1b      	ldr	r2, [pc, #108]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003d66:	f023 0301 	bic.w	r3, r3, #1
 8003d6a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003d6e:	4b19      	ldr	r3, [pc, #100]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d74:	4a17      	ldr	r2, [pc, #92]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003d76:	f023 0304 	bic.w	r3, r3, #4
 8003d7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d016      	beq.n	8003db4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d86:	f7fd f97d 	bl	8001084 <HAL_GetTick>
 8003d8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d8c:	e00a      	b.n	8003da4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d8e:	f7fd f979 	bl	8001084 <HAL_GetTick>
 8003d92:	4602      	mov	r2, r0
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d901      	bls.n	8003da4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e12b      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003da4:	4b0b      	ldr	r3, [pc, #44]	; (8003dd4 <HAL_RCC_OscConfig+0x578>)
 8003da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003daa:	f003 0302 	and.w	r3, r3, #2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d0ed      	beq.n	8003d8e <HAL_RCC_OscConfig+0x532>
 8003db2:	e01a      	b.n	8003dea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003db4:	f7fd f966 	bl	8001084 <HAL_GetTick>
 8003db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003dba:	e00f      	b.n	8003ddc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dbc:	f7fd f962 	bl	8001084 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d906      	bls.n	8003ddc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e114      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
 8003dd2:	bf00      	nop
 8003dd4:	40021000 	.word	0x40021000
 8003dd8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ddc:	4b89      	ldr	r3, [pc, #548]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1e8      	bne.n	8003dbc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003dea:	7ffb      	ldrb	r3, [r7, #31]
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d105      	bne.n	8003dfc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003df0:	4b84      	ldr	r3, [pc, #528]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003df2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003df4:	4a83      	ldr	r2, [pc, #524]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003df6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dfa:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	f000 80fa 	beq.w	8003ffa <HAL_RCC_OscConfig+0x79e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	f040 80d0 	bne.w	8003fb0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003e10:	4b7c      	ldr	r3, [pc, #496]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	f003 0203 	and.w	r2, r3, #3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d130      	bne.n	8003e86 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e2e:	3b01      	subs	r3, #1
 8003e30:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d127      	bne.n	8003e86 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e40:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d11f      	bne.n	8003e86 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003e50:	2a07      	cmp	r2, #7
 8003e52:	bf14      	ite	ne
 8003e54:	2201      	movne	r2, #1
 8003e56:	2200      	moveq	r2, #0
 8003e58:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d113      	bne.n	8003e86 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e68:	085b      	lsrs	r3, r3, #1
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d109      	bne.n	8003e86 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7c:	085b      	lsrs	r3, r3, #1
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d06e      	beq.n	8003f64 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	2b0c      	cmp	r3, #12
 8003e8a:	d069      	beq.n	8003f60 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003e8c:	4b5d      	ldr	r3, [pc, #372]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d105      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003e98:	4b5a      	ldr	r3, [pc, #360]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d001      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e0a9      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003ea8:	4b56      	ldr	r3, [pc, #344]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a55      	ldr	r2, [pc, #340]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003eae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003eb2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003eb4:	f7fd f8e6 	bl	8001084 <HAL_GetTick>
 8003eb8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003eba:	e008      	b.n	8003ece <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ebc:	f7fd f8e2 	bl	8001084 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d901      	bls.n	8003ece <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e096      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ece:	4b4d      	ldr	r3, [pc, #308]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1f0      	bne.n	8003ebc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003eda:	4b4a      	ldr	r3, [pc, #296]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003edc:	68da      	ldr	r2, [r3, #12]
 8003ede:	4b4a      	ldr	r3, [pc, #296]	; (8004008 <HAL_RCC_OscConfig+0x7ac>)
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003eea:	3a01      	subs	r2, #1
 8003eec:	0112      	lsls	r2, r2, #4
 8003eee:	4311      	orrs	r1, r2
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003ef4:	0212      	lsls	r2, r2, #8
 8003ef6:	4311      	orrs	r1, r2
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003efc:	0852      	lsrs	r2, r2, #1
 8003efe:	3a01      	subs	r2, #1
 8003f00:	0552      	lsls	r2, r2, #21
 8003f02:	4311      	orrs	r1, r2
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003f08:	0852      	lsrs	r2, r2, #1
 8003f0a:	3a01      	subs	r2, #1
 8003f0c:	0652      	lsls	r2, r2, #25
 8003f0e:	4311      	orrs	r1, r2
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f14:	0912      	lsrs	r2, r2, #4
 8003f16:	0452      	lsls	r2, r2, #17
 8003f18:	430a      	orrs	r2, r1
 8003f1a:	493a      	ldr	r1, [pc, #232]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003f20:	4b38      	ldr	r3, [pc, #224]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a37      	ldr	r2, [pc, #220]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003f26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f2a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f2c:	4b35      	ldr	r3, [pc, #212]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	4a34      	ldr	r2, [pc, #208]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003f32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f36:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f38:	f7fd f8a4 	bl	8001084 <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f40:	f7fd f8a0 	bl	8001084 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e054      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f52:	4b2c      	ldr	r3, [pc, #176]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d0f0      	beq.n	8003f40 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f5e:	e04c      	b.n	8003ffa <HAL_RCC_OscConfig+0x79e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e04b      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f64:	4b27      	ldr	r3, [pc, #156]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d144      	bne.n	8003ffa <HAL_RCC_OscConfig+0x79e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003f70:	4b24      	ldr	r3, [pc, #144]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a23      	ldr	r2, [pc, #140]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003f76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f7a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f7c:	4b21      	ldr	r3, [pc, #132]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	4a20      	ldr	r2, [pc, #128]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003f82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f86:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003f88:	f7fd f87c 	bl	8001084 <HAL_GetTick>
 8003f8c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f8e:	e008      	b.n	8003fa2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f90:	f7fd f878 	bl	8001084 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d901      	bls.n	8003fa2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e02c      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fa2:	4b18      	ldr	r3, [pc, #96]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d0f0      	beq.n	8003f90 <HAL_RCC_OscConfig+0x734>
 8003fae:	e024      	b.n	8003ffa <HAL_RCC_OscConfig+0x79e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	2b0c      	cmp	r3, #12
 8003fb4:	d01f      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x79a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fb6:	4b13      	ldr	r3, [pc, #76]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a12      	ldr	r2, [pc, #72]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003fbc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003fc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc2:	f7fd f85f 	bl	8001084 <HAL_GetTick>
 8003fc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fc8:	e008      	b.n	8003fdc <HAL_RCC_OscConfig+0x780>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fca:	f7fd f85b 	bl	8001084 <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d901      	bls.n	8003fdc <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e00f      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fdc:	4b09      	ldr	r3, [pc, #36]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d1f0      	bne.n	8003fca <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003fe8:	4b06      	ldr	r3, [pc, #24]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003fea:	68da      	ldr	r2, [r3, #12]
 8003fec:	4905      	ldr	r1, [pc, #20]	; (8004004 <HAL_RCC_OscConfig+0x7a8>)
 8003fee:	4b07      	ldr	r3, [pc, #28]	; (800400c <HAL_RCC_OscConfig+0x7b0>)
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	60cb      	str	r3, [r1, #12]
 8003ff4:	e001      	b.n	8003ffa <HAL_RCC_OscConfig+0x79e>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e000      	b.n	8003ffc <HAL_RCC_OscConfig+0x7a0>
      }
    }
  }
  return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3720      	adds	r7, #32
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	40021000 	.word	0x40021000
 8004008:	f99d808c 	.word	0xf99d808c
 800400c:	feeefffc 	.word	0xfeeefffc

08004010 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d101      	bne.n	8004024 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e0e7      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004024:	4b75      	ldr	r3, [pc, #468]	; (80041fc <HAL_RCC_ClockConfig+0x1ec>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0307 	and.w	r3, r3, #7
 800402c:	683a      	ldr	r2, [r7, #0]
 800402e:	429a      	cmp	r2, r3
 8004030:	d910      	bls.n	8004054 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004032:	4b72      	ldr	r3, [pc, #456]	; (80041fc <HAL_RCC_ClockConfig+0x1ec>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f023 0207 	bic.w	r2, r3, #7
 800403a:	4970      	ldr	r1, [pc, #448]	; (80041fc <HAL_RCC_ClockConfig+0x1ec>)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	4313      	orrs	r3, r2
 8004040:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004042:	4b6e      	ldr	r3, [pc, #440]	; (80041fc <HAL_RCC_ClockConfig+0x1ec>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0307 	and.w	r3, r3, #7
 800404a:	683a      	ldr	r2, [r7, #0]
 800404c:	429a      	cmp	r2, r3
 800404e:	d001      	beq.n	8004054 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e0cf      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0302 	and.w	r3, r3, #2
 800405c:	2b00      	cmp	r3, #0
 800405e:	d010      	beq.n	8004082 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	689a      	ldr	r2, [r3, #8]
 8004064:	4b66      	ldr	r3, [pc, #408]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800406c:	429a      	cmp	r2, r3
 800406e:	d908      	bls.n	8004082 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004070:	4b63      	ldr	r3, [pc, #396]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	4960      	ldr	r1, [pc, #384]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 800407e:	4313      	orrs	r3, r2
 8004080:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0301 	and.w	r3, r3, #1
 800408a:	2b00      	cmp	r3, #0
 800408c:	d04c      	beq.n	8004128 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	2b03      	cmp	r3, #3
 8004094:	d107      	bne.n	80040a6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004096:	4b5a      	ldr	r3, [pc, #360]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d121      	bne.n	80040e6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e0a6      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d107      	bne.n	80040be <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040ae:	4b54      	ldr	r3, [pc, #336]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d115      	bne.n	80040e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e09a      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d107      	bne.n	80040d6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80040c6:	4b4e      	ldr	r3, [pc, #312]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d109      	bne.n	80040e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e08e      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040d6:	4b4a      	ldr	r3, [pc, #296]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d101      	bne.n	80040e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e086      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80040e6:	4b46      	ldr	r3, [pc, #280]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	f023 0203 	bic.w	r2, r3, #3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	4943      	ldr	r1, [pc, #268]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 80040f4:	4313      	orrs	r3, r2
 80040f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040f8:	f7fc ffc4 	bl	8001084 <HAL_GetTick>
 80040fc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040fe:	e00a      	b.n	8004116 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004100:	f7fc ffc0 	bl	8001084 <HAL_GetTick>
 8004104:	4602      	mov	r2, r0
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	f241 3288 	movw	r2, #5000	; 0x1388
 800410e:	4293      	cmp	r3, r2
 8004110:	d901      	bls.n	8004116 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e06e      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004116:	4b3a      	ldr	r3, [pc, #232]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f003 020c 	and.w	r2, r3, #12
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	429a      	cmp	r2, r3
 8004126:	d1eb      	bne.n	8004100 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b00      	cmp	r3, #0
 8004132:	d010      	beq.n	8004156 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	689a      	ldr	r2, [r3, #8]
 8004138:	4b31      	ldr	r3, [pc, #196]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004140:	429a      	cmp	r2, r3
 8004142:	d208      	bcs.n	8004156 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004144:	4b2e      	ldr	r3, [pc, #184]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	492b      	ldr	r1, [pc, #172]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 8004152:	4313      	orrs	r3, r2
 8004154:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004156:	4b29      	ldr	r3, [pc, #164]	; (80041fc <HAL_RCC_ClockConfig+0x1ec>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0307 	and.w	r3, r3, #7
 800415e:	683a      	ldr	r2, [r7, #0]
 8004160:	429a      	cmp	r2, r3
 8004162:	d210      	bcs.n	8004186 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004164:	4b25      	ldr	r3, [pc, #148]	; (80041fc <HAL_RCC_ClockConfig+0x1ec>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f023 0207 	bic.w	r2, r3, #7
 800416c:	4923      	ldr	r1, [pc, #140]	; (80041fc <HAL_RCC_ClockConfig+0x1ec>)
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	4313      	orrs	r3, r2
 8004172:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004174:	4b21      	ldr	r3, [pc, #132]	; (80041fc <HAL_RCC_ClockConfig+0x1ec>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0307 	and.w	r3, r3, #7
 800417c:	683a      	ldr	r2, [r7, #0]
 800417e:	429a      	cmp	r2, r3
 8004180:	d001      	beq.n	8004186 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e036      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0304 	and.w	r3, r3, #4
 800418e:	2b00      	cmp	r3, #0
 8004190:	d008      	beq.n	80041a4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004192:	4b1b      	ldr	r3, [pc, #108]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	4918      	ldr	r1, [pc, #96]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0308 	and.w	r3, r3, #8
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d009      	beq.n	80041c4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041b0:	4b13      	ldr	r3, [pc, #76]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	00db      	lsls	r3, r3, #3
 80041be:	4910      	ldr	r1, [pc, #64]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 80041c0:	4313      	orrs	r3, r2
 80041c2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041c4:	f000 f824 	bl	8004210 <HAL_RCC_GetSysClockFreq>
 80041c8:	4602      	mov	r2, r0
 80041ca:	4b0d      	ldr	r3, [pc, #52]	; (8004200 <HAL_RCC_ClockConfig+0x1f0>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	091b      	lsrs	r3, r3, #4
 80041d0:	f003 030f 	and.w	r3, r3, #15
 80041d4:	490b      	ldr	r1, [pc, #44]	; (8004204 <HAL_RCC_ClockConfig+0x1f4>)
 80041d6:	5ccb      	ldrb	r3, [r1, r3]
 80041d8:	f003 031f 	and.w	r3, r3, #31
 80041dc:	fa22 f303 	lsr.w	r3, r2, r3
 80041e0:	4a09      	ldr	r2, [pc, #36]	; (8004208 <HAL_RCC_ClockConfig+0x1f8>)
 80041e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80041e4:	4b09      	ldr	r3, [pc, #36]	; (800420c <HAL_RCC_ClockConfig+0x1fc>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4618      	mov	r0, r3
 80041ea:	f7fc fefb 	bl	8000fe4 <HAL_InitTick>
 80041ee:	4603      	mov	r3, r0
 80041f0:	72fb      	strb	r3, [r7, #11]

  return status;
 80041f2:	7afb      	ldrb	r3, [r7, #11]
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3710      	adds	r7, #16
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	40022000 	.word	0x40022000
 8004200:	40021000 	.word	0x40021000
 8004204:	0800674c 	.word	0x0800674c
 8004208:	20000000 	.word	0x20000000
 800420c:	20000004 	.word	0x20000004

08004210 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004210:	b480      	push	{r7}
 8004212:	b089      	sub	sp, #36	; 0x24
 8004214:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004216:	2300      	movs	r3, #0
 8004218:	61fb      	str	r3, [r7, #28]
 800421a:	2300      	movs	r3, #0
 800421c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800421e:	4b3e      	ldr	r3, [pc, #248]	; (8004318 <HAL_RCC_GetSysClockFreq+0x108>)
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f003 030c 	and.w	r3, r3, #12
 8004226:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004228:	4b3b      	ldr	r3, [pc, #236]	; (8004318 <HAL_RCC_GetSysClockFreq+0x108>)
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	f003 0303 	and.w	r3, r3, #3
 8004230:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d005      	beq.n	8004244 <HAL_RCC_GetSysClockFreq+0x34>
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	2b0c      	cmp	r3, #12
 800423c:	d121      	bne.n	8004282 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2b01      	cmp	r3, #1
 8004242:	d11e      	bne.n	8004282 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004244:	4b34      	ldr	r3, [pc, #208]	; (8004318 <HAL_RCC_GetSysClockFreq+0x108>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0308 	and.w	r3, r3, #8
 800424c:	2b00      	cmp	r3, #0
 800424e:	d107      	bne.n	8004260 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004250:	4b31      	ldr	r3, [pc, #196]	; (8004318 <HAL_RCC_GetSysClockFreq+0x108>)
 8004252:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004256:	0a1b      	lsrs	r3, r3, #8
 8004258:	f003 030f 	and.w	r3, r3, #15
 800425c:	61fb      	str	r3, [r7, #28]
 800425e:	e005      	b.n	800426c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004260:	4b2d      	ldr	r3, [pc, #180]	; (8004318 <HAL_RCC_GetSysClockFreq+0x108>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	091b      	lsrs	r3, r3, #4
 8004266:	f003 030f 	and.w	r3, r3, #15
 800426a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800426c:	4a2b      	ldr	r2, [pc, #172]	; (800431c <HAL_RCC_GetSysClockFreq+0x10c>)
 800426e:	69fb      	ldr	r3, [r7, #28]
 8004270:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004274:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d10d      	bne.n	8004298 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004280:	e00a      	b.n	8004298 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	2b04      	cmp	r3, #4
 8004286:	d102      	bne.n	800428e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004288:	4b25      	ldr	r3, [pc, #148]	; (8004320 <HAL_RCC_GetSysClockFreq+0x110>)
 800428a:	61bb      	str	r3, [r7, #24]
 800428c:	e004      	b.n	8004298 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	2b08      	cmp	r3, #8
 8004292:	d101      	bne.n	8004298 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004294:	4b23      	ldr	r3, [pc, #140]	; (8004324 <HAL_RCC_GetSysClockFreq+0x114>)
 8004296:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	2b0c      	cmp	r3, #12
 800429c:	d134      	bne.n	8004308 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800429e:	4b1e      	ldr	r3, [pc, #120]	; (8004318 <HAL_RCC_GetSysClockFreq+0x108>)
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	f003 0303 	and.w	r3, r3, #3
 80042a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d003      	beq.n	80042b6 <HAL_RCC_GetSysClockFreq+0xa6>
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	2b03      	cmp	r3, #3
 80042b2:	d003      	beq.n	80042bc <HAL_RCC_GetSysClockFreq+0xac>
 80042b4:	e005      	b.n	80042c2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80042b6:	4b1a      	ldr	r3, [pc, #104]	; (8004320 <HAL_RCC_GetSysClockFreq+0x110>)
 80042b8:	617b      	str	r3, [r7, #20]
      break;
 80042ba:	e005      	b.n	80042c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80042bc:	4b19      	ldr	r3, [pc, #100]	; (8004324 <HAL_RCC_GetSysClockFreq+0x114>)
 80042be:	617b      	str	r3, [r7, #20]
      break;
 80042c0:	e002      	b.n	80042c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	617b      	str	r3, [r7, #20]
      break;
 80042c6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80042c8:	4b13      	ldr	r3, [pc, #76]	; (8004318 <HAL_RCC_GetSysClockFreq+0x108>)
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	091b      	lsrs	r3, r3, #4
 80042ce:	f003 0307 	and.w	r3, r3, #7
 80042d2:	3301      	adds	r3, #1
 80042d4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80042d6:	4b10      	ldr	r3, [pc, #64]	; (8004318 <HAL_RCC_GetSysClockFreq+0x108>)
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	0a1b      	lsrs	r3, r3, #8
 80042dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	fb02 f203 	mul.w	r2, r2, r3
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042ec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80042ee:	4b0a      	ldr	r3, [pc, #40]	; (8004318 <HAL_RCC_GetSysClockFreq+0x108>)
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	0e5b      	lsrs	r3, r3, #25
 80042f4:	f003 0303 	and.w	r3, r3, #3
 80042f8:	3301      	adds	r3, #1
 80042fa:	005b      	lsls	r3, r3, #1
 80042fc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80042fe:	697a      	ldr	r2, [r7, #20]
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	fbb2 f3f3 	udiv	r3, r2, r3
 8004306:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004308:	69bb      	ldr	r3, [r7, #24]
}
 800430a:	4618      	mov	r0, r3
 800430c:	3724      	adds	r7, #36	; 0x24
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	40021000 	.word	0x40021000
 800431c:	08006764 	.word	0x08006764
 8004320:	00f42400 	.word	0x00f42400
 8004324:	007a1200 	.word	0x007a1200

08004328 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004328:	b480      	push	{r7}
 800432a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800432c:	4b03      	ldr	r3, [pc, #12]	; (800433c <HAL_RCC_GetHCLKFreq+0x14>)
 800432e:	681b      	ldr	r3, [r3, #0]
}
 8004330:	4618      	mov	r0, r3
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	20000000 	.word	0x20000000

08004340 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004344:	f7ff fff0 	bl	8004328 <HAL_RCC_GetHCLKFreq>
 8004348:	4602      	mov	r2, r0
 800434a:	4b06      	ldr	r3, [pc, #24]	; (8004364 <HAL_RCC_GetPCLK1Freq+0x24>)
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	0a1b      	lsrs	r3, r3, #8
 8004350:	f003 0307 	and.w	r3, r3, #7
 8004354:	4904      	ldr	r1, [pc, #16]	; (8004368 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004356:	5ccb      	ldrb	r3, [r1, r3]
 8004358:	f003 031f 	and.w	r3, r3, #31
 800435c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004360:	4618      	mov	r0, r3
 8004362:	bd80      	pop	{r7, pc}
 8004364:	40021000 	.word	0x40021000
 8004368:	0800675c 	.word	0x0800675c

0800436c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004370:	f7ff ffda 	bl	8004328 <HAL_RCC_GetHCLKFreq>
 8004374:	4602      	mov	r2, r0
 8004376:	4b06      	ldr	r3, [pc, #24]	; (8004390 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	0adb      	lsrs	r3, r3, #11
 800437c:	f003 0307 	and.w	r3, r3, #7
 8004380:	4904      	ldr	r1, [pc, #16]	; (8004394 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004382:	5ccb      	ldrb	r3, [r1, r3]
 8004384:	f003 031f 	and.w	r3, r3, #31
 8004388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800438c:	4618      	mov	r0, r3
 800438e:	bd80      	pop	{r7, pc}
 8004390:	40021000 	.word	0x40021000
 8004394:	0800675c 	.word	0x0800675c

08004398 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b086      	sub	sp, #24
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80043a0:	2300      	movs	r3, #0
 80043a2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80043a4:	4b2a      	ldr	r3, [pc, #168]	; (8004450 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d003      	beq.n	80043b8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80043b0:	f7ff f9f0 	bl	8003794 <HAL_PWREx_GetVoltageRange>
 80043b4:	6178      	str	r0, [r7, #20]
 80043b6:	e014      	b.n	80043e2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80043b8:	4b25      	ldr	r3, [pc, #148]	; (8004450 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043bc:	4a24      	ldr	r2, [pc, #144]	; (8004450 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043c2:	6593      	str	r3, [r2, #88]	; 0x58
 80043c4:	4b22      	ldr	r3, [pc, #136]	; (8004450 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043cc:	60fb      	str	r3, [r7, #12]
 80043ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80043d0:	f7ff f9e0 	bl	8003794 <HAL_PWREx_GetVoltageRange>
 80043d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80043d6:	4b1e      	ldr	r3, [pc, #120]	; (8004450 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043da:	4a1d      	ldr	r2, [pc, #116]	; (8004450 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043e0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043e8:	d10b      	bne.n	8004402 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2b80      	cmp	r3, #128	; 0x80
 80043ee:	d919      	bls.n	8004424 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2ba0      	cmp	r3, #160	; 0xa0
 80043f4:	d902      	bls.n	80043fc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80043f6:	2302      	movs	r3, #2
 80043f8:	613b      	str	r3, [r7, #16]
 80043fa:	e013      	b.n	8004424 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80043fc:	2301      	movs	r3, #1
 80043fe:	613b      	str	r3, [r7, #16]
 8004400:	e010      	b.n	8004424 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2b80      	cmp	r3, #128	; 0x80
 8004406:	d902      	bls.n	800440e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004408:	2303      	movs	r3, #3
 800440a:	613b      	str	r3, [r7, #16]
 800440c:	e00a      	b.n	8004424 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2b80      	cmp	r3, #128	; 0x80
 8004412:	d102      	bne.n	800441a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004414:	2302      	movs	r3, #2
 8004416:	613b      	str	r3, [r7, #16]
 8004418:	e004      	b.n	8004424 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2b70      	cmp	r3, #112	; 0x70
 800441e:	d101      	bne.n	8004424 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004420:	2301      	movs	r3, #1
 8004422:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004424:	4b0b      	ldr	r3, [pc, #44]	; (8004454 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f023 0207 	bic.w	r2, r3, #7
 800442c:	4909      	ldr	r1, [pc, #36]	; (8004454 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	4313      	orrs	r3, r2
 8004432:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004434:	4b07      	ldr	r3, [pc, #28]	; (8004454 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 0307 	and.w	r3, r3, #7
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	429a      	cmp	r2, r3
 8004440:	d001      	beq.n	8004446 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e000      	b.n	8004448 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004446:	2300      	movs	r3, #0
}
 8004448:	4618      	mov	r0, r3
 800444a:	3718      	adds	r7, #24
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}
 8004450:	40021000 	.word	0x40021000
 8004454:	40022000 	.word	0x40022000

08004458 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004460:	2300      	movs	r3, #0
 8004462:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004464:	2300      	movs	r3, #0
 8004466:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004470:	2b00      	cmp	r3, #0
 8004472:	d041      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004478:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800447c:	d02a      	beq.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800447e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004482:	d824      	bhi.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004484:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004488:	d008      	beq.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800448a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800448e:	d81e      	bhi.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004490:	2b00      	cmp	r3, #0
 8004492:	d00a      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004494:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004498:	d010      	beq.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x64>
 800449a:	e018      	b.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800449c:	4b86      	ldr	r3, [pc, #536]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	4a85      	ldr	r2, [pc, #532]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044a6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044a8:	e015      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	3304      	adds	r3, #4
 80044ae:	2100      	movs	r1, #0
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 fabb 	bl	8004a2c <RCCEx_PLLSAI1_Config>
 80044b6:	4603      	mov	r3, r0
 80044b8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044ba:	e00c      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	3320      	adds	r3, #32
 80044c0:	2100      	movs	r1, #0
 80044c2:	4618      	mov	r0, r3
 80044c4:	f000 fba6 	bl	8004c14 <RCCEx_PLLSAI2_Config>
 80044c8:	4603      	mov	r3, r0
 80044ca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044cc:	e003      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	74fb      	strb	r3, [r7, #19]
      break;
 80044d2:	e000      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80044d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044d6:	7cfb      	ldrb	r3, [r7, #19]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d10b      	bne.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80044dc:	4b76      	ldr	r3, [pc, #472]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044e2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80044ea:	4973      	ldr	r1, [pc, #460]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80044f2:	e001      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044f4:	7cfb      	ldrb	r3, [r7, #19]
 80044f6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d041      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004508:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800450c:	d02a      	beq.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800450e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004512:	d824      	bhi.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004514:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004518:	d008      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800451a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800451e:	d81e      	bhi.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004520:	2b00      	cmp	r3, #0
 8004522:	d00a      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004524:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004528:	d010      	beq.n	800454c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800452a:	e018      	b.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800452c:	4b62      	ldr	r3, [pc, #392]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	4a61      	ldr	r2, [pc, #388]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004532:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004536:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004538:	e015      	b.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	3304      	adds	r3, #4
 800453e:	2100      	movs	r1, #0
 8004540:	4618      	mov	r0, r3
 8004542:	f000 fa73 	bl	8004a2c <RCCEx_PLLSAI1_Config>
 8004546:	4603      	mov	r3, r0
 8004548:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800454a:	e00c      	b.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	3320      	adds	r3, #32
 8004550:	2100      	movs	r1, #0
 8004552:	4618      	mov	r0, r3
 8004554:	f000 fb5e 	bl	8004c14 <RCCEx_PLLSAI2_Config>
 8004558:	4603      	mov	r3, r0
 800455a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800455c:	e003      	b.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	74fb      	strb	r3, [r7, #19]
      break;
 8004562:	e000      	b.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004564:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004566:	7cfb      	ldrb	r3, [r7, #19]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d10b      	bne.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800456c:	4b52      	ldr	r3, [pc, #328]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800456e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004572:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800457a:	494f      	ldr	r1, [pc, #316]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800457c:	4313      	orrs	r3, r2
 800457e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004582:	e001      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004584:	7cfb      	ldrb	r3, [r7, #19]
 8004586:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004590:	2b00      	cmp	r3, #0
 8004592:	f000 80a0 	beq.w	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004596:	2300      	movs	r3, #0
 8004598:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800459a:	4b47      	ldr	r3, [pc, #284]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800459c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800459e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d101      	bne.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x152>
 80045a6:	2301      	movs	r3, #1
 80045a8:	e000      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x154>
 80045aa:	2300      	movs	r3, #0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d00d      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045b0:	4b41      	ldr	r3, [pc, #260]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045b4:	4a40      	ldr	r2, [pc, #256]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045ba:	6593      	str	r3, [r2, #88]	; 0x58
 80045bc:	4b3e      	ldr	r3, [pc, #248]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045c4:	60bb      	str	r3, [r7, #8]
 80045c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045c8:	2301      	movs	r3, #1
 80045ca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045cc:	4b3b      	ldr	r3, [pc, #236]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a3a      	ldr	r2, [pc, #232]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045d8:	f7fc fd54 	bl	8001084 <HAL_GetTick>
 80045dc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80045de:	e009      	b.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045e0:	f7fc fd50 	bl	8001084 <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d902      	bls.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	74fb      	strb	r3, [r7, #19]
        break;
 80045f2:	e005      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80045f4:	4b31      	ldr	r3, [pc, #196]	; (80046bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d0ef      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004600:	7cfb      	ldrb	r3, [r7, #19]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d15c      	bne.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004606:	4b2c      	ldr	r3, [pc, #176]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004608:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800460c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004610:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d01f      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800461e:	697a      	ldr	r2, [r7, #20]
 8004620:	429a      	cmp	r2, r3
 8004622:	d019      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004624:	4b24      	ldr	r3, [pc, #144]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004626:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800462a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800462e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004630:	4b21      	ldr	r3, [pc, #132]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004632:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004636:	4a20      	ldr	r2, [pc, #128]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004638:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800463c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004640:	4b1d      	ldr	r3, [pc, #116]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004646:	4a1c      	ldr	r2, [pc, #112]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004648:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800464c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004650:	4a19      	ldr	r2, [pc, #100]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b00      	cmp	r3, #0
 8004660:	d016      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004662:	f7fc fd0f 	bl	8001084 <HAL_GetTick>
 8004666:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004668:	e00b      	b.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800466a:	f7fc fd0b 	bl	8001084 <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	f241 3288 	movw	r2, #5000	; 0x1388
 8004678:	4293      	cmp	r3, r2
 800467a:	d902      	bls.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	74fb      	strb	r3, [r7, #19]
            break;
 8004680:	e006      	b.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004682:	4b0d      	ldr	r3, [pc, #52]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004688:	f003 0302 	and.w	r3, r3, #2
 800468c:	2b00      	cmp	r3, #0
 800468e:	d0ec      	beq.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004690:	7cfb      	ldrb	r3, [r7, #19]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d10c      	bne.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004696:	4b08      	ldr	r3, [pc, #32]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004698:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800469c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046a6:	4904      	ldr	r1, [pc, #16]	; (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80046ae:	e009      	b.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046b0:	7cfb      	ldrb	r3, [r7, #19]
 80046b2:	74bb      	strb	r3, [r7, #18]
 80046b4:	e006      	b.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80046b6:	bf00      	nop
 80046b8:	40021000 	.word	0x40021000
 80046bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046c0:	7cfb      	ldrb	r3, [r7, #19]
 80046c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046c4:	7c7b      	ldrb	r3, [r7, #17]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d105      	bne.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046ca:	4b9e      	ldr	r3, [pc, #632]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046ce:	4a9d      	ldr	r2, [pc, #628]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046d4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d00a      	beq.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046e2:	4b98      	ldr	r3, [pc, #608]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046e8:	f023 0203 	bic.w	r2, r3, #3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046f0:	4994      	ldr	r1, [pc, #592]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046f2:	4313      	orrs	r3, r2
 80046f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 0302 	and.w	r3, r3, #2
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00a      	beq.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004704:	4b8f      	ldr	r3, [pc, #572]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800470a:	f023 020c 	bic.w	r2, r3, #12
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004712:	498c      	ldr	r1, [pc, #560]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004714:	4313      	orrs	r3, r2
 8004716:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0304 	and.w	r3, r3, #4
 8004722:	2b00      	cmp	r3, #0
 8004724:	d00a      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004726:	4b87      	ldr	r3, [pc, #540]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004728:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800472c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004734:	4983      	ldr	r1, [pc, #524]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004736:	4313      	orrs	r3, r2
 8004738:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0308 	and.w	r3, r3, #8
 8004744:	2b00      	cmp	r3, #0
 8004746:	d00a      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004748:	4b7e      	ldr	r3, [pc, #504]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800474a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800474e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004756:	497b      	ldr	r1, [pc, #492]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004758:	4313      	orrs	r3, r2
 800475a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0310 	and.w	r3, r3, #16
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00a      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800476a:	4b76      	ldr	r3, [pc, #472]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800476c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004770:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004778:	4972      	ldr	r1, [pc, #456]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800477a:	4313      	orrs	r3, r2
 800477c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0320 	and.w	r3, r3, #32
 8004788:	2b00      	cmp	r3, #0
 800478a:	d00a      	beq.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800478c:	4b6d      	ldr	r3, [pc, #436]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800478e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004792:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800479a:	496a      	ldr	r1, [pc, #424]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800479c:	4313      	orrs	r3, r2
 800479e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00a      	beq.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80047ae:	4b65      	ldr	r3, [pc, #404]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047b4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047bc:	4961      	ldr	r1, [pc, #388]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00a      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80047d0:	4b5c      	ldr	r3, [pc, #368]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047de:	4959      	ldr	r1, [pc, #356]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00a      	beq.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047f2:	4b54      	ldr	r3, [pc, #336]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047f8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004800:	4950      	ldr	r1, [pc, #320]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004802:	4313      	orrs	r3, r2
 8004804:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004810:	2b00      	cmp	r3, #0
 8004812:	d00a      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004814:	4b4b      	ldr	r3, [pc, #300]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800481a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004822:	4948      	ldr	r1, [pc, #288]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004824:	4313      	orrs	r3, r2
 8004826:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004832:	2b00      	cmp	r3, #0
 8004834:	d00a      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004836:	4b43      	ldr	r3, [pc, #268]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004838:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800483c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004844:	493f      	ldr	r1, [pc, #252]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004846:	4313      	orrs	r3, r2
 8004848:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d028      	beq.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004858:	4b3a      	ldr	r3, [pc, #232]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800485a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800485e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004866:	4937      	ldr	r1, [pc, #220]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004868:	4313      	orrs	r3, r2
 800486a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004872:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004876:	d106      	bne.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004878:	4b32      	ldr	r3, [pc, #200]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	4a31      	ldr	r2, [pc, #196]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800487e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004882:	60d3      	str	r3, [r2, #12]
 8004884:	e011      	b.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800488a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800488e:	d10c      	bne.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	3304      	adds	r3, #4
 8004894:	2101      	movs	r1, #1
 8004896:	4618      	mov	r0, r3
 8004898:	f000 f8c8 	bl	8004a2c <RCCEx_PLLSAI1_Config>
 800489c:	4603      	mov	r3, r0
 800489e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80048a0:	7cfb      	ldrb	r3, [r7, #19]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d001      	beq.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80048a6:	7cfb      	ldrb	r3, [r7, #19]
 80048a8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d028      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80048b6:	4b23      	ldr	r3, [pc, #140]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048bc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c4:	491f      	ldr	r1, [pc, #124]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80048d4:	d106      	bne.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048d6:	4b1b      	ldr	r3, [pc, #108]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	4a1a      	ldr	r2, [pc, #104]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80048e0:	60d3      	str	r3, [r2, #12]
 80048e2:	e011      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80048ec:	d10c      	bne.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	3304      	adds	r3, #4
 80048f2:	2101      	movs	r1, #1
 80048f4:	4618      	mov	r0, r3
 80048f6:	f000 f899 	bl	8004a2c <RCCEx_PLLSAI1_Config>
 80048fa:	4603      	mov	r3, r0
 80048fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80048fe:	7cfb      	ldrb	r3, [r7, #19]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d001      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004904:	7cfb      	ldrb	r3, [r7, #19]
 8004906:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004910:	2b00      	cmp	r3, #0
 8004912:	d02b      	beq.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004914:	4b0b      	ldr	r3, [pc, #44]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004916:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800491a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004922:	4908      	ldr	r1, [pc, #32]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004924:	4313      	orrs	r3, r2
 8004926:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800492e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004932:	d109      	bne.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004934:	4b03      	ldr	r3, [pc, #12]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	4a02      	ldr	r2, [pc, #8]	; (8004944 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800493a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800493e:	60d3      	str	r3, [r2, #12]
 8004940:	e014      	b.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004942:	bf00      	nop
 8004944:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800494c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004950:	d10c      	bne.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	3304      	adds	r3, #4
 8004956:	2101      	movs	r1, #1
 8004958:	4618      	mov	r0, r3
 800495a:	f000 f867 	bl	8004a2c <RCCEx_PLLSAI1_Config>
 800495e:	4603      	mov	r3, r0
 8004960:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004962:	7cfb      	ldrb	r3, [r7, #19]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d001      	beq.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004968:	7cfb      	ldrb	r3, [r7, #19]
 800496a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004974:	2b00      	cmp	r3, #0
 8004976:	d02f      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004978:	4b2b      	ldr	r3, [pc, #172]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800497a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800497e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004986:	4928      	ldr	r1, [pc, #160]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004988:	4313      	orrs	r3, r2
 800498a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004992:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004996:	d10d      	bne.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	3304      	adds	r3, #4
 800499c:	2102      	movs	r1, #2
 800499e:	4618      	mov	r0, r3
 80049a0:	f000 f844 	bl	8004a2c <RCCEx_PLLSAI1_Config>
 80049a4:	4603      	mov	r3, r0
 80049a6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049a8:	7cfb      	ldrb	r3, [r7, #19]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d014      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80049ae:	7cfb      	ldrb	r3, [r7, #19]
 80049b0:	74bb      	strb	r3, [r7, #18]
 80049b2:	e011      	b.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049bc:	d10c      	bne.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	3320      	adds	r3, #32
 80049c2:	2102      	movs	r1, #2
 80049c4:	4618      	mov	r0, r3
 80049c6:	f000 f925 	bl	8004c14 <RCCEx_PLLSAI2_Config>
 80049ca:	4603      	mov	r3, r0
 80049cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049ce:	7cfb      	ldrb	r3, [r7, #19]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d001      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80049d4:	7cfb      	ldrb	r3, [r7, #19]
 80049d6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d00a      	beq.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80049e4:	4b10      	ldr	r3, [pc, #64]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ea:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80049f2:	490d      	ldr	r1, [pc, #52]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00b      	beq.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004a06:	4b08      	ldr	r3, [pc, #32]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a0c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a16:	4904      	ldr	r1, [pc, #16]	; (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004a1e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3718      	adds	r7, #24
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	40021000 	.word	0x40021000

08004a2c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a36:	2300      	movs	r3, #0
 8004a38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a3a:	4b75      	ldr	r3, [pc, #468]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	f003 0303 	and.w	r3, r3, #3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d018      	beq.n	8004a78 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004a46:	4b72      	ldr	r3, [pc, #456]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	f003 0203 	and.w	r2, r3, #3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d10d      	bne.n	8004a72 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
       ||
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d009      	beq.n	8004a72 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004a5e:	4b6c      	ldr	r3, [pc, #432]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	091b      	lsrs	r3, r3, #4
 8004a64:	f003 0307 	and.w	r3, r3, #7
 8004a68:	1c5a      	adds	r2, r3, #1
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
       ||
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d047      	beq.n	8004b02 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	73fb      	strb	r3, [r7, #15]
 8004a76:	e044      	b.n	8004b02 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2b03      	cmp	r3, #3
 8004a7e:	d018      	beq.n	8004ab2 <RCCEx_PLLSAI1_Config+0x86>
 8004a80:	2b03      	cmp	r3, #3
 8004a82:	d825      	bhi.n	8004ad0 <RCCEx_PLLSAI1_Config+0xa4>
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d002      	beq.n	8004a8e <RCCEx_PLLSAI1_Config+0x62>
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d009      	beq.n	8004aa0 <RCCEx_PLLSAI1_Config+0x74>
 8004a8c:	e020      	b.n	8004ad0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a8e:	4b60      	ldr	r3, [pc, #384]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0302 	and.w	r3, r3, #2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d11d      	bne.n	8004ad6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a9e:	e01a      	b.n	8004ad6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004aa0:	4b5b      	ldr	r3, [pc, #364]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d116      	bne.n	8004ada <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ab0:	e013      	b.n	8004ada <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ab2:	4b57      	ldr	r3, [pc, #348]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d10f      	bne.n	8004ade <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004abe:	4b54      	ldr	r3, [pc, #336]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d109      	bne.n	8004ade <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ace:	e006      	b.n	8004ade <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ad4:	e004      	b.n	8004ae0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004ad6:	bf00      	nop
 8004ad8:	e002      	b.n	8004ae0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004ada:	bf00      	nop
 8004adc:	e000      	b.n	8004ae0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004ade:	bf00      	nop
    }

    if(status == HAL_OK)
 8004ae0:	7bfb      	ldrb	r3, [r7, #15]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d10d      	bne.n	8004b02 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004ae6:	4b4a      	ldr	r3, [pc, #296]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6819      	ldr	r1, [r3, #0]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	3b01      	subs	r3, #1
 8004af8:	011b      	lsls	r3, r3, #4
 8004afa:	430b      	orrs	r3, r1
 8004afc:	4944      	ldr	r1, [pc, #272]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004afe:	4313      	orrs	r3, r2
 8004b00:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b02:	7bfb      	ldrb	r3, [r7, #15]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d17d      	bne.n	8004c04 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004b08:	4b41      	ldr	r3, [pc, #260]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a40      	ldr	r2, [pc, #256]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b0e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004b12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b14:	f7fc fab6 	bl	8001084 <HAL_GetTick>
 8004b18:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b1a:	e009      	b.n	8004b30 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b1c:	f7fc fab2 	bl	8001084 <HAL_GetTick>
 8004b20:	4602      	mov	r2, r0
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	2b02      	cmp	r3, #2
 8004b28:	d902      	bls.n	8004b30 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	73fb      	strb	r3, [r7, #15]
        break;
 8004b2e:	e005      	b.n	8004b3c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b30:	4b37      	ldr	r3, [pc, #220]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d1ef      	bne.n	8004b1c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004b3c:	7bfb      	ldrb	r3, [r7, #15]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d160      	bne.n	8004c04 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d111      	bne.n	8004b6c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b48:	4b31      	ldr	r3, [pc, #196]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b4a:	691b      	ldr	r3, [r3, #16]
 8004b4c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004b50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	6892      	ldr	r2, [r2, #8]
 8004b58:	0211      	lsls	r1, r2, #8
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	68d2      	ldr	r2, [r2, #12]
 8004b5e:	0912      	lsrs	r2, r2, #4
 8004b60:	0452      	lsls	r2, r2, #17
 8004b62:	430a      	orrs	r2, r1
 8004b64:	492a      	ldr	r1, [pc, #168]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b66:	4313      	orrs	r3, r2
 8004b68:	610b      	str	r3, [r1, #16]
 8004b6a:	e027      	b.n	8004bbc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d112      	bne.n	8004b98 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b72:	4b27      	ldr	r3, [pc, #156]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004b7a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	6892      	ldr	r2, [r2, #8]
 8004b82:	0211      	lsls	r1, r2, #8
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	6912      	ldr	r2, [r2, #16]
 8004b88:	0852      	lsrs	r2, r2, #1
 8004b8a:	3a01      	subs	r2, #1
 8004b8c:	0552      	lsls	r2, r2, #21
 8004b8e:	430a      	orrs	r2, r1
 8004b90:	491f      	ldr	r1, [pc, #124]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b92:	4313      	orrs	r3, r2
 8004b94:	610b      	str	r3, [r1, #16]
 8004b96:	e011      	b.n	8004bbc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b98:	4b1d      	ldr	r3, [pc, #116]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004ba0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	6892      	ldr	r2, [r2, #8]
 8004ba8:	0211      	lsls	r1, r2, #8
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	6952      	ldr	r2, [r2, #20]
 8004bae:	0852      	lsrs	r2, r2, #1
 8004bb0:	3a01      	subs	r2, #1
 8004bb2:	0652      	lsls	r2, r2, #25
 8004bb4:	430a      	orrs	r2, r1
 8004bb6:	4916      	ldr	r1, [pc, #88]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004bbc:	4b14      	ldr	r3, [pc, #80]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a13      	ldr	r2, [pc, #76]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bc2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004bc6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bc8:	f7fc fa5c 	bl	8001084 <HAL_GetTick>
 8004bcc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004bce:	e009      	b.n	8004be4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004bd0:	f7fc fa58 	bl	8001084 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d902      	bls.n	8004be4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	73fb      	strb	r3, [r7, #15]
          break;
 8004be2:	e005      	b.n	8004bf0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004be4:	4b0a      	ldr	r3, [pc, #40]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d0ef      	beq.n	8004bd0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004bf0:	7bfb      	ldrb	r3, [r7, #15]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d106      	bne.n	8004c04 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004bf6:	4b06      	ldr	r3, [pc, #24]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bf8:	691a      	ldr	r2, [r3, #16]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	699b      	ldr	r3, [r3, #24]
 8004bfe:	4904      	ldr	r1, [pc, #16]	; (8004c10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c00:	4313      	orrs	r3, r2
 8004c02:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3710      	adds	r7, #16
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	40021000 	.word	0x40021000

08004c14 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b084      	sub	sp, #16
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c22:	4b6a      	ldr	r3, [pc, #424]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	f003 0303 	and.w	r3, r3, #3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d018      	beq.n	8004c60 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004c2e:	4b67      	ldr	r3, [pc, #412]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c30:	68db      	ldr	r3, [r3, #12]
 8004c32:	f003 0203 	and.w	r2, r3, #3
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d10d      	bne.n	8004c5a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
       ||
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d009      	beq.n	8004c5a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004c46:	4b61      	ldr	r3, [pc, #388]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	091b      	lsrs	r3, r3, #4
 8004c4c:	f003 0307 	and.w	r3, r3, #7
 8004c50:	1c5a      	adds	r2, r3, #1
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	685b      	ldr	r3, [r3, #4]
       ||
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d047      	beq.n	8004cea <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	73fb      	strb	r3, [r7, #15]
 8004c5e:	e044      	b.n	8004cea <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2b03      	cmp	r3, #3
 8004c66:	d018      	beq.n	8004c9a <RCCEx_PLLSAI2_Config+0x86>
 8004c68:	2b03      	cmp	r3, #3
 8004c6a:	d825      	bhi.n	8004cb8 <RCCEx_PLLSAI2_Config+0xa4>
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d002      	beq.n	8004c76 <RCCEx_PLLSAI2_Config+0x62>
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d009      	beq.n	8004c88 <RCCEx_PLLSAI2_Config+0x74>
 8004c74:	e020      	b.n	8004cb8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c76:	4b55      	ldr	r3, [pc, #340]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 0302 	and.w	r3, r3, #2
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d11d      	bne.n	8004cbe <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c86:	e01a      	b.n	8004cbe <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c88:	4b50      	ldr	r3, [pc, #320]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d116      	bne.n	8004cc2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c98:	e013      	b.n	8004cc2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c9a:	4b4c      	ldr	r3, [pc, #304]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d10f      	bne.n	8004cc6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ca6:	4b49      	ldr	r3, [pc, #292]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d109      	bne.n	8004cc6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004cb6:	e006      	b.n	8004cc6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	73fb      	strb	r3, [r7, #15]
      break;
 8004cbc:	e004      	b.n	8004cc8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004cbe:	bf00      	nop
 8004cc0:	e002      	b.n	8004cc8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004cc2:	bf00      	nop
 8004cc4:	e000      	b.n	8004cc8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004cc6:	bf00      	nop
    }

    if(status == HAL_OK)
 8004cc8:	7bfb      	ldrb	r3, [r7, #15]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d10d      	bne.n	8004cea <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004cce:	4b3f      	ldr	r3, [pc, #252]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6819      	ldr	r1, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	011b      	lsls	r3, r3, #4
 8004ce2:	430b      	orrs	r3, r1
 8004ce4:	4939      	ldr	r1, [pc, #228]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004cea:	7bfb      	ldrb	r3, [r7, #15]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d167      	bne.n	8004dc0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004cf0:	4b36      	ldr	r3, [pc, #216]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a35      	ldr	r2, [pc, #212]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cf6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cfa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cfc:	f7fc f9c2 	bl	8001084 <HAL_GetTick>
 8004d00:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d02:	e009      	b.n	8004d18 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d04:	f7fc f9be 	bl	8001084 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d902      	bls.n	8004d18 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	73fb      	strb	r3, [r7, #15]
        break;
 8004d16:	e005      	b.n	8004d24 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d18:	4b2c      	ldr	r3, [pc, #176]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d1ef      	bne.n	8004d04 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004d24:	7bfb      	ldrb	r3, [r7, #15]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d14a      	bne.n	8004dc0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d111      	bne.n	8004d54 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d30:	4b26      	ldr	r3, [pc, #152]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d32:	695b      	ldr	r3, [r3, #20]
 8004d34:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004d38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	6892      	ldr	r2, [r2, #8]
 8004d40:	0211      	lsls	r1, r2, #8
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	68d2      	ldr	r2, [r2, #12]
 8004d46:	0912      	lsrs	r2, r2, #4
 8004d48:	0452      	lsls	r2, r2, #17
 8004d4a:	430a      	orrs	r2, r1
 8004d4c:	491f      	ldr	r1, [pc, #124]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	614b      	str	r3, [r1, #20]
 8004d52:	e011      	b.n	8004d78 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d54:	4b1d      	ldr	r3, [pc, #116]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d56:	695b      	ldr	r3, [r3, #20]
 8004d58:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004d5c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	6892      	ldr	r2, [r2, #8]
 8004d64:	0211      	lsls	r1, r2, #8
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	6912      	ldr	r2, [r2, #16]
 8004d6a:	0852      	lsrs	r2, r2, #1
 8004d6c:	3a01      	subs	r2, #1
 8004d6e:	0652      	lsls	r2, r2, #25
 8004d70:	430a      	orrs	r2, r1
 8004d72:	4916      	ldr	r1, [pc, #88]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d74:	4313      	orrs	r3, r2
 8004d76:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004d78:	4b14      	ldr	r3, [pc, #80]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a13      	ldr	r2, [pc, #76]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d82:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d84:	f7fc f97e 	bl	8001084 <HAL_GetTick>
 8004d88:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004d8a:	e009      	b.n	8004da0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d8c:	f7fc f97a 	bl	8001084 <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d902      	bls.n	8004da0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	73fb      	strb	r3, [r7, #15]
          break;
 8004d9e:	e005      	b.n	8004dac <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004da0:	4b0a      	ldr	r3, [pc, #40]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d0ef      	beq.n	8004d8c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004dac:	7bfb      	ldrb	r3, [r7, #15]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d106      	bne.n	8004dc0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004db2:	4b06      	ldr	r3, [pc, #24]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004db4:	695a      	ldr	r2, [r3, #20]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	695b      	ldr	r3, [r3, #20]
 8004dba:	4904      	ldr	r1, [pc, #16]	; (8004dcc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	40021000 	.word	0x40021000

08004dd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d101      	bne.n	8004de2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e040      	b.n	8004e64 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d106      	bne.n	8004df8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f7fc f812 	bl	8000e1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2224      	movs	r2, #36	; 0x24
 8004dfc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f022 0201 	bic.w	r2, r2, #1
 8004e0c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 f8c0 	bl	8004f94 <UART_SetConfig>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d101      	bne.n	8004e1e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e022      	b.n	8004e64 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d002      	beq.n	8004e2c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f000 fb3e 	bl	80054a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	685a      	ldr	r2, [r3, #4]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689a      	ldr	r2, [r3, #8]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f042 0201 	orr.w	r2, r2, #1
 8004e5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 fbc5 	bl	80055ec <UART_CheckIdleState>
 8004e62:	4603      	mov	r3, r0
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3708      	adds	r7, #8
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b08a      	sub	sp, #40	; 0x28
 8004e70:	af02      	add	r7, sp, #8
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	603b      	str	r3, [r7, #0]
 8004e78:	4613      	mov	r3, r2
 8004e7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e80:	2b20      	cmp	r3, #32
 8004e82:	f040 8082 	bne.w	8004f8a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d002      	beq.n	8004e92 <HAL_UART_Transmit+0x26>
 8004e8c:	88fb      	ldrh	r3, [r7, #6]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d101      	bne.n	8004e96 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e07a      	b.n	8004f8c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d101      	bne.n	8004ea4 <HAL_UART_Transmit+0x38>
 8004ea0:	2302      	movs	r3, #2
 8004ea2:	e073      	b.n	8004f8c <HAL_UART_Transmit+0x120>
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2221      	movs	r2, #33	; 0x21
 8004eb8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004eba:	f7fc f8e3 	bl	8001084 <HAL_GetTick>
 8004ebe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	88fa      	ldrh	r2, [r7, #6]
 8004ec4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	88fa      	ldrh	r2, [r7, #6]
 8004ecc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ed8:	d108      	bne.n	8004eec <HAL_UART_Transmit+0x80>
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d104      	bne.n	8004eec <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	61bb      	str	r3, [r7, #24]
 8004eea:	e003      	b.n	8004ef4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004efc:	e02d      	b.n	8004f5a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	9300      	str	r3, [sp, #0]
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	2200      	movs	r2, #0
 8004f06:	2180      	movs	r1, #128	; 0x80
 8004f08:	68f8      	ldr	r0, [r7, #12]
 8004f0a:	f000 fbb8 	bl	800567e <UART_WaitOnFlagUntilTimeout>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d001      	beq.n	8004f18 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004f14:	2303      	movs	r3, #3
 8004f16:	e039      	b.n	8004f8c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d10b      	bne.n	8004f36 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	881a      	ldrh	r2, [r3, #0]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f2a:	b292      	uxth	r2, r2
 8004f2c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	3302      	adds	r3, #2
 8004f32:	61bb      	str	r3, [r7, #24]
 8004f34:	e008      	b.n	8004f48 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	781a      	ldrb	r2, [r3, #0]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	b292      	uxth	r2, r2
 8004f40:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	3301      	adds	r3, #1
 8004f46:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	3b01      	subs	r3, #1
 8004f52:	b29a      	uxth	r2, r3
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d1cb      	bne.n	8004efe <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	9300      	str	r3, [sp, #0]
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	2140      	movs	r1, #64	; 0x40
 8004f70:	68f8      	ldr	r0, [r7, #12]
 8004f72:	f000 fb84 	bl	800567e <UART_WaitOnFlagUntilTimeout>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d001      	beq.n	8004f80 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e005      	b.n	8004f8c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2220      	movs	r2, #32
 8004f84:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004f86:	2300      	movs	r3, #0
 8004f88:	e000      	b.n	8004f8c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004f8a:	2302      	movs	r3, #2
  }
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3720      	adds	r7, #32
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f94:	b5b0      	push	{r4, r5, r7, lr}
 8004f96:	b088      	sub	sp, #32
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	689a      	ldr	r2, [r3, #8]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	691b      	ldr	r3, [r3, #16]
 8004fa8:	431a      	orrs	r2, r3
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	695b      	ldr	r3, [r3, #20]
 8004fae:	431a      	orrs	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	69db      	ldr	r3, [r3, #28]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	4bad      	ldr	r3, [pc, #692]	; (8005274 <UART_SetConfig+0x2e0>)
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	6812      	ldr	r2, [r2, #0]
 8004fc6:	69f9      	ldr	r1, [r7, #28]
 8004fc8:	430b      	orrs	r3, r1
 8004fca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	68da      	ldr	r2, [r3, #12]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	699b      	ldr	r3, [r3, #24]
 8004fe6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4aa2      	ldr	r2, [pc, #648]	; (8005278 <UART_SetConfig+0x2e4>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d004      	beq.n	8004ffc <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a1b      	ldr	r3, [r3, #32]
 8004ff6:	69fa      	ldr	r2, [r7, #28]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	69fa      	ldr	r2, [r7, #28]
 800500c:	430a      	orrs	r2, r1
 800500e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a99      	ldr	r2, [pc, #612]	; (800527c <UART_SetConfig+0x2e8>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d121      	bne.n	800505e <UART_SetConfig+0xca>
 800501a:	4b99      	ldr	r3, [pc, #612]	; (8005280 <UART_SetConfig+0x2ec>)
 800501c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005020:	f003 0303 	and.w	r3, r3, #3
 8005024:	2b03      	cmp	r3, #3
 8005026:	d817      	bhi.n	8005058 <UART_SetConfig+0xc4>
 8005028:	a201      	add	r2, pc, #4	; (adr r2, 8005030 <UART_SetConfig+0x9c>)
 800502a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800502e:	bf00      	nop
 8005030:	08005041 	.word	0x08005041
 8005034:	0800504d 	.word	0x0800504d
 8005038:	08005047 	.word	0x08005047
 800503c:	08005053 	.word	0x08005053
 8005040:	2301      	movs	r3, #1
 8005042:	76fb      	strb	r3, [r7, #27]
 8005044:	e0e7      	b.n	8005216 <UART_SetConfig+0x282>
 8005046:	2302      	movs	r3, #2
 8005048:	76fb      	strb	r3, [r7, #27]
 800504a:	e0e4      	b.n	8005216 <UART_SetConfig+0x282>
 800504c:	2304      	movs	r3, #4
 800504e:	76fb      	strb	r3, [r7, #27]
 8005050:	e0e1      	b.n	8005216 <UART_SetConfig+0x282>
 8005052:	2308      	movs	r3, #8
 8005054:	76fb      	strb	r3, [r7, #27]
 8005056:	e0de      	b.n	8005216 <UART_SetConfig+0x282>
 8005058:	2310      	movs	r3, #16
 800505a:	76fb      	strb	r3, [r7, #27]
 800505c:	e0db      	b.n	8005216 <UART_SetConfig+0x282>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a88      	ldr	r2, [pc, #544]	; (8005284 <UART_SetConfig+0x2f0>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d132      	bne.n	80050ce <UART_SetConfig+0x13a>
 8005068:	4b85      	ldr	r3, [pc, #532]	; (8005280 <UART_SetConfig+0x2ec>)
 800506a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800506e:	f003 030c 	and.w	r3, r3, #12
 8005072:	2b0c      	cmp	r3, #12
 8005074:	d828      	bhi.n	80050c8 <UART_SetConfig+0x134>
 8005076:	a201      	add	r2, pc, #4	; (adr r2, 800507c <UART_SetConfig+0xe8>)
 8005078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800507c:	080050b1 	.word	0x080050b1
 8005080:	080050c9 	.word	0x080050c9
 8005084:	080050c9 	.word	0x080050c9
 8005088:	080050c9 	.word	0x080050c9
 800508c:	080050bd 	.word	0x080050bd
 8005090:	080050c9 	.word	0x080050c9
 8005094:	080050c9 	.word	0x080050c9
 8005098:	080050c9 	.word	0x080050c9
 800509c:	080050b7 	.word	0x080050b7
 80050a0:	080050c9 	.word	0x080050c9
 80050a4:	080050c9 	.word	0x080050c9
 80050a8:	080050c9 	.word	0x080050c9
 80050ac:	080050c3 	.word	0x080050c3
 80050b0:	2300      	movs	r3, #0
 80050b2:	76fb      	strb	r3, [r7, #27]
 80050b4:	e0af      	b.n	8005216 <UART_SetConfig+0x282>
 80050b6:	2302      	movs	r3, #2
 80050b8:	76fb      	strb	r3, [r7, #27]
 80050ba:	e0ac      	b.n	8005216 <UART_SetConfig+0x282>
 80050bc:	2304      	movs	r3, #4
 80050be:	76fb      	strb	r3, [r7, #27]
 80050c0:	e0a9      	b.n	8005216 <UART_SetConfig+0x282>
 80050c2:	2308      	movs	r3, #8
 80050c4:	76fb      	strb	r3, [r7, #27]
 80050c6:	e0a6      	b.n	8005216 <UART_SetConfig+0x282>
 80050c8:	2310      	movs	r3, #16
 80050ca:	76fb      	strb	r3, [r7, #27]
 80050cc:	e0a3      	b.n	8005216 <UART_SetConfig+0x282>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a6d      	ldr	r2, [pc, #436]	; (8005288 <UART_SetConfig+0x2f4>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d120      	bne.n	800511a <UART_SetConfig+0x186>
 80050d8:	4b69      	ldr	r3, [pc, #420]	; (8005280 <UART_SetConfig+0x2ec>)
 80050da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050de:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80050e2:	2b30      	cmp	r3, #48	; 0x30
 80050e4:	d013      	beq.n	800510e <UART_SetConfig+0x17a>
 80050e6:	2b30      	cmp	r3, #48	; 0x30
 80050e8:	d814      	bhi.n	8005114 <UART_SetConfig+0x180>
 80050ea:	2b20      	cmp	r3, #32
 80050ec:	d009      	beq.n	8005102 <UART_SetConfig+0x16e>
 80050ee:	2b20      	cmp	r3, #32
 80050f0:	d810      	bhi.n	8005114 <UART_SetConfig+0x180>
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d002      	beq.n	80050fc <UART_SetConfig+0x168>
 80050f6:	2b10      	cmp	r3, #16
 80050f8:	d006      	beq.n	8005108 <UART_SetConfig+0x174>
 80050fa:	e00b      	b.n	8005114 <UART_SetConfig+0x180>
 80050fc:	2300      	movs	r3, #0
 80050fe:	76fb      	strb	r3, [r7, #27]
 8005100:	e089      	b.n	8005216 <UART_SetConfig+0x282>
 8005102:	2302      	movs	r3, #2
 8005104:	76fb      	strb	r3, [r7, #27]
 8005106:	e086      	b.n	8005216 <UART_SetConfig+0x282>
 8005108:	2304      	movs	r3, #4
 800510a:	76fb      	strb	r3, [r7, #27]
 800510c:	e083      	b.n	8005216 <UART_SetConfig+0x282>
 800510e:	2308      	movs	r3, #8
 8005110:	76fb      	strb	r3, [r7, #27]
 8005112:	e080      	b.n	8005216 <UART_SetConfig+0x282>
 8005114:	2310      	movs	r3, #16
 8005116:	76fb      	strb	r3, [r7, #27]
 8005118:	e07d      	b.n	8005216 <UART_SetConfig+0x282>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a5b      	ldr	r2, [pc, #364]	; (800528c <UART_SetConfig+0x2f8>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d120      	bne.n	8005166 <UART_SetConfig+0x1d2>
 8005124:	4b56      	ldr	r3, [pc, #344]	; (8005280 <UART_SetConfig+0x2ec>)
 8005126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800512a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800512e:	2bc0      	cmp	r3, #192	; 0xc0
 8005130:	d013      	beq.n	800515a <UART_SetConfig+0x1c6>
 8005132:	2bc0      	cmp	r3, #192	; 0xc0
 8005134:	d814      	bhi.n	8005160 <UART_SetConfig+0x1cc>
 8005136:	2b80      	cmp	r3, #128	; 0x80
 8005138:	d009      	beq.n	800514e <UART_SetConfig+0x1ba>
 800513a:	2b80      	cmp	r3, #128	; 0x80
 800513c:	d810      	bhi.n	8005160 <UART_SetConfig+0x1cc>
 800513e:	2b00      	cmp	r3, #0
 8005140:	d002      	beq.n	8005148 <UART_SetConfig+0x1b4>
 8005142:	2b40      	cmp	r3, #64	; 0x40
 8005144:	d006      	beq.n	8005154 <UART_SetConfig+0x1c0>
 8005146:	e00b      	b.n	8005160 <UART_SetConfig+0x1cc>
 8005148:	2300      	movs	r3, #0
 800514a:	76fb      	strb	r3, [r7, #27]
 800514c:	e063      	b.n	8005216 <UART_SetConfig+0x282>
 800514e:	2302      	movs	r3, #2
 8005150:	76fb      	strb	r3, [r7, #27]
 8005152:	e060      	b.n	8005216 <UART_SetConfig+0x282>
 8005154:	2304      	movs	r3, #4
 8005156:	76fb      	strb	r3, [r7, #27]
 8005158:	e05d      	b.n	8005216 <UART_SetConfig+0x282>
 800515a:	2308      	movs	r3, #8
 800515c:	76fb      	strb	r3, [r7, #27]
 800515e:	e05a      	b.n	8005216 <UART_SetConfig+0x282>
 8005160:	2310      	movs	r3, #16
 8005162:	76fb      	strb	r3, [r7, #27]
 8005164:	e057      	b.n	8005216 <UART_SetConfig+0x282>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a49      	ldr	r2, [pc, #292]	; (8005290 <UART_SetConfig+0x2fc>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d125      	bne.n	80051bc <UART_SetConfig+0x228>
 8005170:	4b43      	ldr	r3, [pc, #268]	; (8005280 <UART_SetConfig+0x2ec>)
 8005172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005176:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800517a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800517e:	d017      	beq.n	80051b0 <UART_SetConfig+0x21c>
 8005180:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005184:	d817      	bhi.n	80051b6 <UART_SetConfig+0x222>
 8005186:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800518a:	d00b      	beq.n	80051a4 <UART_SetConfig+0x210>
 800518c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005190:	d811      	bhi.n	80051b6 <UART_SetConfig+0x222>
 8005192:	2b00      	cmp	r3, #0
 8005194:	d003      	beq.n	800519e <UART_SetConfig+0x20a>
 8005196:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800519a:	d006      	beq.n	80051aa <UART_SetConfig+0x216>
 800519c:	e00b      	b.n	80051b6 <UART_SetConfig+0x222>
 800519e:	2300      	movs	r3, #0
 80051a0:	76fb      	strb	r3, [r7, #27]
 80051a2:	e038      	b.n	8005216 <UART_SetConfig+0x282>
 80051a4:	2302      	movs	r3, #2
 80051a6:	76fb      	strb	r3, [r7, #27]
 80051a8:	e035      	b.n	8005216 <UART_SetConfig+0x282>
 80051aa:	2304      	movs	r3, #4
 80051ac:	76fb      	strb	r3, [r7, #27]
 80051ae:	e032      	b.n	8005216 <UART_SetConfig+0x282>
 80051b0:	2308      	movs	r3, #8
 80051b2:	76fb      	strb	r3, [r7, #27]
 80051b4:	e02f      	b.n	8005216 <UART_SetConfig+0x282>
 80051b6:	2310      	movs	r3, #16
 80051b8:	76fb      	strb	r3, [r7, #27]
 80051ba:	e02c      	b.n	8005216 <UART_SetConfig+0x282>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a2d      	ldr	r2, [pc, #180]	; (8005278 <UART_SetConfig+0x2e4>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d125      	bne.n	8005212 <UART_SetConfig+0x27e>
 80051c6:	4b2e      	ldr	r3, [pc, #184]	; (8005280 <UART_SetConfig+0x2ec>)
 80051c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051cc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80051d0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80051d4:	d017      	beq.n	8005206 <UART_SetConfig+0x272>
 80051d6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80051da:	d817      	bhi.n	800520c <UART_SetConfig+0x278>
 80051dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051e0:	d00b      	beq.n	80051fa <UART_SetConfig+0x266>
 80051e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051e6:	d811      	bhi.n	800520c <UART_SetConfig+0x278>
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d003      	beq.n	80051f4 <UART_SetConfig+0x260>
 80051ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051f0:	d006      	beq.n	8005200 <UART_SetConfig+0x26c>
 80051f2:	e00b      	b.n	800520c <UART_SetConfig+0x278>
 80051f4:	2300      	movs	r3, #0
 80051f6:	76fb      	strb	r3, [r7, #27]
 80051f8:	e00d      	b.n	8005216 <UART_SetConfig+0x282>
 80051fa:	2302      	movs	r3, #2
 80051fc:	76fb      	strb	r3, [r7, #27]
 80051fe:	e00a      	b.n	8005216 <UART_SetConfig+0x282>
 8005200:	2304      	movs	r3, #4
 8005202:	76fb      	strb	r3, [r7, #27]
 8005204:	e007      	b.n	8005216 <UART_SetConfig+0x282>
 8005206:	2308      	movs	r3, #8
 8005208:	76fb      	strb	r3, [r7, #27]
 800520a:	e004      	b.n	8005216 <UART_SetConfig+0x282>
 800520c:	2310      	movs	r3, #16
 800520e:	76fb      	strb	r3, [r7, #27]
 8005210:	e001      	b.n	8005216 <UART_SetConfig+0x282>
 8005212:	2310      	movs	r3, #16
 8005214:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a17      	ldr	r2, [pc, #92]	; (8005278 <UART_SetConfig+0x2e4>)
 800521c:	4293      	cmp	r3, r2
 800521e:	f040 8087 	bne.w	8005330 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005222:	7efb      	ldrb	r3, [r7, #27]
 8005224:	2b08      	cmp	r3, #8
 8005226:	d837      	bhi.n	8005298 <UART_SetConfig+0x304>
 8005228:	a201      	add	r2, pc, #4	; (adr r2, 8005230 <UART_SetConfig+0x29c>)
 800522a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800522e:	bf00      	nop
 8005230:	08005255 	.word	0x08005255
 8005234:	08005299 	.word	0x08005299
 8005238:	0800525d 	.word	0x0800525d
 800523c:	08005299 	.word	0x08005299
 8005240:	08005263 	.word	0x08005263
 8005244:	08005299 	.word	0x08005299
 8005248:	08005299 	.word	0x08005299
 800524c:	08005299 	.word	0x08005299
 8005250:	0800526b 	.word	0x0800526b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005254:	f7ff f874 	bl	8004340 <HAL_RCC_GetPCLK1Freq>
 8005258:	6178      	str	r0, [r7, #20]
        break;
 800525a:	e022      	b.n	80052a2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800525c:	4b0d      	ldr	r3, [pc, #52]	; (8005294 <UART_SetConfig+0x300>)
 800525e:	617b      	str	r3, [r7, #20]
        break;
 8005260:	e01f      	b.n	80052a2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005262:	f7fe ffd5 	bl	8004210 <HAL_RCC_GetSysClockFreq>
 8005266:	6178      	str	r0, [r7, #20]
        break;
 8005268:	e01b      	b.n	80052a2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800526a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800526e:	617b      	str	r3, [r7, #20]
        break;
 8005270:	e017      	b.n	80052a2 <UART_SetConfig+0x30e>
 8005272:	bf00      	nop
 8005274:	efff69f3 	.word	0xefff69f3
 8005278:	40008000 	.word	0x40008000
 800527c:	40013800 	.word	0x40013800
 8005280:	40021000 	.word	0x40021000
 8005284:	40004400 	.word	0x40004400
 8005288:	40004800 	.word	0x40004800
 800528c:	40004c00 	.word	0x40004c00
 8005290:	40005000 	.word	0x40005000
 8005294:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005298:	2300      	movs	r3, #0
 800529a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	76bb      	strb	r3, [r7, #26]
        break;
 80052a0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	f000 80f1 	beq.w	800548c <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	685a      	ldr	r2, [r3, #4]
 80052ae:	4613      	mov	r3, r2
 80052b0:	005b      	lsls	r3, r3, #1
 80052b2:	4413      	add	r3, r2
 80052b4:	697a      	ldr	r2, [r7, #20]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d305      	bcc.n	80052c6 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80052c0:	697a      	ldr	r2, [r7, #20]
 80052c2:	429a      	cmp	r2, r3
 80052c4:	d902      	bls.n	80052cc <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	76bb      	strb	r3, [r7, #26]
 80052ca:	e0df      	b.n	800548c <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	4618      	mov	r0, r3
 80052d0:	f04f 0100 	mov.w	r1, #0
 80052d4:	f04f 0200 	mov.w	r2, #0
 80052d8:	f04f 0300 	mov.w	r3, #0
 80052dc:	020b      	lsls	r3, r1, #8
 80052de:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80052e2:	0202      	lsls	r2, r0, #8
 80052e4:	6879      	ldr	r1, [r7, #4]
 80052e6:	6849      	ldr	r1, [r1, #4]
 80052e8:	0849      	lsrs	r1, r1, #1
 80052ea:	4608      	mov	r0, r1
 80052ec:	f04f 0100 	mov.w	r1, #0
 80052f0:	1814      	adds	r4, r2, r0
 80052f2:	eb43 0501 	adc.w	r5, r3, r1
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	461a      	mov	r2, r3
 80052fc:	f04f 0300 	mov.w	r3, #0
 8005300:	4620      	mov	r0, r4
 8005302:	4629      	mov	r1, r5
 8005304:	f7fa ffb4 	bl	8000270 <__aeabi_uldivmod>
 8005308:	4602      	mov	r2, r0
 800530a:	460b      	mov	r3, r1
 800530c:	4613      	mov	r3, r2
 800530e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005316:	d308      	bcc.n	800532a <UART_SetConfig+0x396>
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800531e:	d204      	bcs.n	800532a <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	693a      	ldr	r2, [r7, #16]
 8005326:	60da      	str	r2, [r3, #12]
 8005328:	e0b0      	b.n	800548c <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	76bb      	strb	r3, [r7, #26]
 800532e:	e0ad      	b.n	800548c <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	69db      	ldr	r3, [r3, #28]
 8005334:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005338:	d15b      	bne.n	80053f2 <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 800533a:	7efb      	ldrb	r3, [r7, #27]
 800533c:	2b08      	cmp	r3, #8
 800533e:	d828      	bhi.n	8005392 <UART_SetConfig+0x3fe>
 8005340:	a201      	add	r2, pc, #4	; (adr r2, 8005348 <UART_SetConfig+0x3b4>)
 8005342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005346:	bf00      	nop
 8005348:	0800536d 	.word	0x0800536d
 800534c:	08005375 	.word	0x08005375
 8005350:	0800537d 	.word	0x0800537d
 8005354:	08005393 	.word	0x08005393
 8005358:	08005383 	.word	0x08005383
 800535c:	08005393 	.word	0x08005393
 8005360:	08005393 	.word	0x08005393
 8005364:	08005393 	.word	0x08005393
 8005368:	0800538b 	.word	0x0800538b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800536c:	f7fe ffe8 	bl	8004340 <HAL_RCC_GetPCLK1Freq>
 8005370:	6178      	str	r0, [r7, #20]
        break;
 8005372:	e013      	b.n	800539c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005374:	f7fe fffa 	bl	800436c <HAL_RCC_GetPCLK2Freq>
 8005378:	6178      	str	r0, [r7, #20]
        break;
 800537a:	e00f      	b.n	800539c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800537c:	4b49      	ldr	r3, [pc, #292]	; (80054a4 <UART_SetConfig+0x510>)
 800537e:	617b      	str	r3, [r7, #20]
        break;
 8005380:	e00c      	b.n	800539c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005382:	f7fe ff45 	bl	8004210 <HAL_RCC_GetSysClockFreq>
 8005386:	6178      	str	r0, [r7, #20]
        break;
 8005388:	e008      	b.n	800539c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800538a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800538e:	617b      	str	r3, [r7, #20]
        break;
 8005390:	e004      	b.n	800539c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8005392:	2300      	movs	r3, #0
 8005394:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	76bb      	strb	r3, [r7, #26]
        break;
 800539a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d074      	beq.n	800548c <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	005a      	lsls	r2, r3, #1
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	085b      	lsrs	r3, r3, #1
 80053ac:	441a      	add	r2, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80053b6:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	2b0f      	cmp	r3, #15
 80053bc:	d916      	bls.n	80053ec <UART_SetConfig+0x458>
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053c4:	d212      	bcs.n	80053ec <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	f023 030f 	bic.w	r3, r3, #15
 80053ce:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	085b      	lsrs	r3, r3, #1
 80053d4:	b29b      	uxth	r3, r3
 80053d6:	f003 0307 	and.w	r3, r3, #7
 80053da:	b29a      	uxth	r2, r3
 80053dc:	89fb      	ldrh	r3, [r7, #14]
 80053de:	4313      	orrs	r3, r2
 80053e0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	89fa      	ldrh	r2, [r7, #14]
 80053e8:	60da      	str	r2, [r3, #12]
 80053ea:	e04f      	b.n	800548c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	76bb      	strb	r3, [r7, #26]
 80053f0:	e04c      	b.n	800548c <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80053f2:	7efb      	ldrb	r3, [r7, #27]
 80053f4:	2b08      	cmp	r3, #8
 80053f6:	d828      	bhi.n	800544a <UART_SetConfig+0x4b6>
 80053f8:	a201      	add	r2, pc, #4	; (adr r2, 8005400 <UART_SetConfig+0x46c>)
 80053fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053fe:	bf00      	nop
 8005400:	08005425 	.word	0x08005425
 8005404:	0800542d 	.word	0x0800542d
 8005408:	08005435 	.word	0x08005435
 800540c:	0800544b 	.word	0x0800544b
 8005410:	0800543b 	.word	0x0800543b
 8005414:	0800544b 	.word	0x0800544b
 8005418:	0800544b 	.word	0x0800544b
 800541c:	0800544b 	.word	0x0800544b
 8005420:	08005443 	.word	0x08005443
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005424:	f7fe ff8c 	bl	8004340 <HAL_RCC_GetPCLK1Freq>
 8005428:	6178      	str	r0, [r7, #20]
        break;
 800542a:	e013      	b.n	8005454 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800542c:	f7fe ff9e 	bl	800436c <HAL_RCC_GetPCLK2Freq>
 8005430:	6178      	str	r0, [r7, #20]
        break;
 8005432:	e00f      	b.n	8005454 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005434:	4b1b      	ldr	r3, [pc, #108]	; (80054a4 <UART_SetConfig+0x510>)
 8005436:	617b      	str	r3, [r7, #20]
        break;
 8005438:	e00c      	b.n	8005454 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800543a:	f7fe fee9 	bl	8004210 <HAL_RCC_GetSysClockFreq>
 800543e:	6178      	str	r0, [r7, #20]
        break;
 8005440:	e008      	b.n	8005454 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005442:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005446:	617b      	str	r3, [r7, #20]
        break;
 8005448:	e004      	b.n	8005454 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800544a:	2300      	movs	r3, #0
 800544c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	76bb      	strb	r3, [r7, #26]
        break;
 8005452:	bf00      	nop
    }

    if (pclk != 0U)
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d018      	beq.n	800548c <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	085a      	lsrs	r2, r3, #1
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	441a      	add	r2, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	fbb2 f3f3 	udiv	r3, r2, r3
 800546c:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	2b0f      	cmp	r3, #15
 8005472:	d909      	bls.n	8005488 <UART_SetConfig+0x4f4>
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800547a:	d205      	bcs.n	8005488 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	b29a      	uxth	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	60da      	str	r2, [r3, #12]
 8005486:	e001      	b.n	800548c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005498:	7ebb      	ldrb	r3, [r7, #26]
}
 800549a:	4618      	mov	r0, r3
 800549c:	3720      	adds	r7, #32
 800549e:	46bd      	mov	sp, r7
 80054a0:	bdb0      	pop	{r4, r5, r7, pc}
 80054a2:	bf00      	nop
 80054a4:	00f42400 	.word	0x00f42400

080054a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b4:	f003 0301 	and.w	r3, r3, #1
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d00a      	beq.n	80054d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	430a      	orrs	r2, r1
 80054d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d6:	f003 0302 	and.w	r3, r3, #2
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00a      	beq.n	80054f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	430a      	orrs	r2, r1
 80054f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f8:	f003 0304 	and.w	r3, r3, #4
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00a      	beq.n	8005516 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	430a      	orrs	r2, r1
 8005514:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551a:	f003 0308 	and.w	r3, r3, #8
 800551e:	2b00      	cmp	r3, #0
 8005520:	d00a      	beq.n	8005538 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	430a      	orrs	r2, r1
 8005536:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553c:	f003 0310 	and.w	r3, r3, #16
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00a      	beq.n	800555a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	430a      	orrs	r2, r1
 8005558:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555e:	f003 0320 	and.w	r3, r3, #32
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00a      	beq.n	800557c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	430a      	orrs	r2, r1
 800557a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005584:	2b00      	cmp	r3, #0
 8005586:	d01a      	beq.n	80055be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	430a      	orrs	r2, r1
 800559c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055a6:	d10a      	bne.n	80055be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	430a      	orrs	r2, r1
 80055bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d00a      	beq.n	80055e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	430a      	orrs	r2, r1
 80055de:	605a      	str	r2, [r3, #4]
  }
}
 80055e0:	bf00      	nop
 80055e2:	370c      	adds	r7, #12
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr

080055ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b086      	sub	sp, #24
 80055f0:	af02      	add	r7, sp, #8
 80055f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2200      	movs	r2, #0
 80055f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80055fc:	f7fb fd42 	bl	8001084 <HAL_GetTick>
 8005600:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 0308 	and.w	r3, r3, #8
 800560c:	2b08      	cmp	r3, #8
 800560e:	d10e      	bne.n	800562e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005610:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005614:	9300      	str	r3, [sp, #0]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2200      	movs	r2, #0
 800561a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 f82d 	bl	800567e <UART_WaitOnFlagUntilTimeout>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d001      	beq.n	800562e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e023      	b.n	8005676 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 0304 	and.w	r3, r3, #4
 8005638:	2b04      	cmp	r3, #4
 800563a:	d10e      	bne.n	800565a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800563c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005640:	9300      	str	r3, [sp, #0]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2200      	movs	r2, #0
 8005646:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 f817 	bl	800567e <UART_WaitOnFlagUntilTimeout>
 8005650:	4603      	mov	r3, r0
 8005652:	2b00      	cmp	r3, #0
 8005654:	d001      	beq.n	800565a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005656:	2303      	movs	r3, #3
 8005658:	e00d      	b.n	8005676 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2220      	movs	r2, #32
 800565e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2220      	movs	r2, #32
 8005664:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3710      	adds	r7, #16
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}

0800567e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800567e:	b580      	push	{r7, lr}
 8005680:	b09c      	sub	sp, #112	; 0x70
 8005682:	af00      	add	r7, sp, #0
 8005684:	60f8      	str	r0, [r7, #12]
 8005686:	60b9      	str	r1, [r7, #8]
 8005688:	603b      	str	r3, [r7, #0]
 800568a:	4613      	mov	r3, r2
 800568c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800568e:	e0a5      	b.n	80057dc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005690:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005692:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005696:	f000 80a1 	beq.w	80057dc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800569a:	f7fb fcf3 	bl	8001084 <HAL_GetTick>
 800569e:	4602      	mov	r2, r0
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	1ad3      	subs	r3, r2, r3
 80056a4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80056a6:	429a      	cmp	r2, r3
 80056a8:	d302      	bcc.n	80056b0 <UART_WaitOnFlagUntilTimeout+0x32>
 80056aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d13e      	bne.n	800572e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80056b8:	e853 3f00 	ldrex	r3, [r3]
 80056bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80056be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056c0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80056c4:	667b      	str	r3, [r7, #100]	; 0x64
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	461a      	mov	r2, r3
 80056cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80056d0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80056d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80056d6:	e841 2300 	strex	r3, r2, [r1]
 80056da:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80056dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d1e6      	bne.n	80056b0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	3308      	adds	r3, #8
 80056e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056ec:	e853 3f00 	ldrex	r3, [r3]
 80056f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80056f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056f4:	f023 0301 	bic.w	r3, r3, #1
 80056f8:	663b      	str	r3, [r7, #96]	; 0x60
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	3308      	adds	r3, #8
 8005700:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005702:	64ba      	str	r2, [r7, #72]	; 0x48
 8005704:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005706:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005708:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800570a:	e841 2300 	strex	r3, r2, [r1]
 800570e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005710:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1e5      	bne.n	80056e2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2220      	movs	r2, #32
 800571a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2220      	movs	r2, #32
 8005720:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2200      	movs	r2, #0
 8005726:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	e067      	b.n	80057fe <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 0304 	and.w	r3, r3, #4
 8005738:	2b00      	cmp	r3, #0
 800573a:	d04f      	beq.n	80057dc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	69db      	ldr	r3, [r3, #28]
 8005742:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005746:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800574a:	d147      	bne.n	80057dc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005754:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800575e:	e853 3f00 	ldrex	r3, [r3]
 8005762:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005766:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800576a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	461a      	mov	r2, r3
 8005772:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005774:	637b      	str	r3, [r7, #52]	; 0x34
 8005776:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005778:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800577a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800577c:	e841 2300 	strex	r3, r2, [r1]
 8005780:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005784:	2b00      	cmp	r3, #0
 8005786:	d1e6      	bne.n	8005756 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	3308      	adds	r3, #8
 800578e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	e853 3f00 	ldrex	r3, [r3]
 8005796:	613b      	str	r3, [r7, #16]
   return(result);
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	f023 0301 	bic.w	r3, r3, #1
 800579e:	66bb      	str	r3, [r7, #104]	; 0x68
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	3308      	adds	r3, #8
 80057a6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80057a8:	623a      	str	r2, [r7, #32]
 80057aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ac:	69f9      	ldr	r1, [r7, #28]
 80057ae:	6a3a      	ldr	r2, [r7, #32]
 80057b0:	e841 2300 	strex	r3, r2, [r1]
 80057b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80057b6:	69bb      	ldr	r3, [r7, #24]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d1e5      	bne.n	8005788 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2220      	movs	r2, #32
 80057c0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2220      	movs	r2, #32
 80057c6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2220      	movs	r2, #32
 80057cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80057d8:	2303      	movs	r3, #3
 80057da:	e010      	b.n	80057fe <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	69da      	ldr	r2, [r3, #28]
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	4013      	ands	r3, r2
 80057e6:	68ba      	ldr	r2, [r7, #8]
 80057e8:	429a      	cmp	r2, r3
 80057ea:	bf0c      	ite	eq
 80057ec:	2301      	moveq	r3, #1
 80057ee:	2300      	movne	r3, #0
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	461a      	mov	r2, r3
 80057f4:	79fb      	ldrb	r3, [r7, #7]
 80057f6:	429a      	cmp	r2, r3
 80057f8:	f43f af4a 	beq.w	8005690 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057fc:	2300      	movs	r3, #0
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3770      	adds	r7, #112	; 0x70
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
	...

08005808 <__errno>:
 8005808:	4b01      	ldr	r3, [pc, #4]	; (8005810 <__errno+0x8>)
 800580a:	6818      	ldr	r0, [r3, #0]
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	2000000c 	.word	0x2000000c

08005814 <__libc_init_array>:
 8005814:	b570      	push	{r4, r5, r6, lr}
 8005816:	4d0d      	ldr	r5, [pc, #52]	; (800584c <__libc_init_array+0x38>)
 8005818:	4c0d      	ldr	r4, [pc, #52]	; (8005850 <__libc_init_array+0x3c>)
 800581a:	1b64      	subs	r4, r4, r5
 800581c:	10a4      	asrs	r4, r4, #2
 800581e:	2600      	movs	r6, #0
 8005820:	42a6      	cmp	r6, r4
 8005822:	d109      	bne.n	8005838 <__libc_init_array+0x24>
 8005824:	4d0b      	ldr	r5, [pc, #44]	; (8005854 <__libc_init_array+0x40>)
 8005826:	4c0c      	ldr	r4, [pc, #48]	; (8005858 <__libc_init_array+0x44>)
 8005828:	f000 ff76 	bl	8006718 <_init>
 800582c:	1b64      	subs	r4, r4, r5
 800582e:	10a4      	asrs	r4, r4, #2
 8005830:	2600      	movs	r6, #0
 8005832:	42a6      	cmp	r6, r4
 8005834:	d105      	bne.n	8005842 <__libc_init_array+0x2e>
 8005836:	bd70      	pop	{r4, r5, r6, pc}
 8005838:	f855 3b04 	ldr.w	r3, [r5], #4
 800583c:	4798      	blx	r3
 800583e:	3601      	adds	r6, #1
 8005840:	e7ee      	b.n	8005820 <__libc_init_array+0xc>
 8005842:	f855 3b04 	ldr.w	r3, [r5], #4
 8005846:	4798      	blx	r3
 8005848:	3601      	adds	r6, #1
 800584a:	e7f2      	b.n	8005832 <__libc_init_array+0x1e>
 800584c:	08006834 	.word	0x08006834
 8005850:	08006834 	.word	0x08006834
 8005854:	08006834 	.word	0x08006834
 8005858:	08006838 	.word	0x08006838

0800585c <memset>:
 800585c:	4402      	add	r2, r0
 800585e:	4603      	mov	r3, r0
 8005860:	4293      	cmp	r3, r2
 8005862:	d100      	bne.n	8005866 <memset+0xa>
 8005864:	4770      	bx	lr
 8005866:	f803 1b01 	strb.w	r1, [r3], #1
 800586a:	e7f9      	b.n	8005860 <memset+0x4>

0800586c <iprintf>:
 800586c:	b40f      	push	{r0, r1, r2, r3}
 800586e:	4b0a      	ldr	r3, [pc, #40]	; (8005898 <iprintf+0x2c>)
 8005870:	b513      	push	{r0, r1, r4, lr}
 8005872:	681c      	ldr	r4, [r3, #0]
 8005874:	b124      	cbz	r4, 8005880 <iprintf+0x14>
 8005876:	69a3      	ldr	r3, [r4, #24]
 8005878:	b913      	cbnz	r3, 8005880 <iprintf+0x14>
 800587a:	4620      	mov	r0, r4
 800587c:	f000 f866 	bl	800594c <__sinit>
 8005880:	ab05      	add	r3, sp, #20
 8005882:	9a04      	ldr	r2, [sp, #16]
 8005884:	68a1      	ldr	r1, [r4, #8]
 8005886:	9301      	str	r3, [sp, #4]
 8005888:	4620      	mov	r0, r4
 800588a:	f000 f983 	bl	8005b94 <_vfiprintf_r>
 800588e:	b002      	add	sp, #8
 8005890:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005894:	b004      	add	sp, #16
 8005896:	4770      	bx	lr
 8005898:	2000000c 	.word	0x2000000c

0800589c <std>:
 800589c:	2300      	movs	r3, #0
 800589e:	b510      	push	{r4, lr}
 80058a0:	4604      	mov	r4, r0
 80058a2:	e9c0 3300 	strd	r3, r3, [r0]
 80058a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80058aa:	6083      	str	r3, [r0, #8]
 80058ac:	8181      	strh	r1, [r0, #12]
 80058ae:	6643      	str	r3, [r0, #100]	; 0x64
 80058b0:	81c2      	strh	r2, [r0, #14]
 80058b2:	6183      	str	r3, [r0, #24]
 80058b4:	4619      	mov	r1, r3
 80058b6:	2208      	movs	r2, #8
 80058b8:	305c      	adds	r0, #92	; 0x5c
 80058ba:	f7ff ffcf 	bl	800585c <memset>
 80058be:	4b05      	ldr	r3, [pc, #20]	; (80058d4 <std+0x38>)
 80058c0:	6263      	str	r3, [r4, #36]	; 0x24
 80058c2:	4b05      	ldr	r3, [pc, #20]	; (80058d8 <std+0x3c>)
 80058c4:	62a3      	str	r3, [r4, #40]	; 0x28
 80058c6:	4b05      	ldr	r3, [pc, #20]	; (80058dc <std+0x40>)
 80058c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80058ca:	4b05      	ldr	r3, [pc, #20]	; (80058e0 <std+0x44>)
 80058cc:	6224      	str	r4, [r4, #32]
 80058ce:	6323      	str	r3, [r4, #48]	; 0x30
 80058d0:	bd10      	pop	{r4, pc}
 80058d2:	bf00      	nop
 80058d4:	0800613d 	.word	0x0800613d
 80058d8:	0800615f 	.word	0x0800615f
 80058dc:	08006197 	.word	0x08006197
 80058e0:	080061bb 	.word	0x080061bb

080058e4 <_cleanup_r>:
 80058e4:	4901      	ldr	r1, [pc, #4]	; (80058ec <_cleanup_r+0x8>)
 80058e6:	f000 b8af 	b.w	8005a48 <_fwalk_reent>
 80058ea:	bf00      	nop
 80058ec:	08006495 	.word	0x08006495

080058f0 <__sfmoreglue>:
 80058f0:	b570      	push	{r4, r5, r6, lr}
 80058f2:	1e4a      	subs	r2, r1, #1
 80058f4:	2568      	movs	r5, #104	; 0x68
 80058f6:	4355      	muls	r5, r2
 80058f8:	460e      	mov	r6, r1
 80058fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80058fe:	f000 f8c5 	bl	8005a8c <_malloc_r>
 8005902:	4604      	mov	r4, r0
 8005904:	b140      	cbz	r0, 8005918 <__sfmoreglue+0x28>
 8005906:	2100      	movs	r1, #0
 8005908:	e9c0 1600 	strd	r1, r6, [r0]
 800590c:	300c      	adds	r0, #12
 800590e:	60a0      	str	r0, [r4, #8]
 8005910:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005914:	f7ff ffa2 	bl	800585c <memset>
 8005918:	4620      	mov	r0, r4
 800591a:	bd70      	pop	{r4, r5, r6, pc}

0800591c <__sfp_lock_acquire>:
 800591c:	4801      	ldr	r0, [pc, #4]	; (8005924 <__sfp_lock_acquire+0x8>)
 800591e:	f000 b8b3 	b.w	8005a88 <__retarget_lock_acquire_recursive>
 8005922:	bf00      	nop
 8005924:	200002c8 	.word	0x200002c8

08005928 <__sfp_lock_release>:
 8005928:	4801      	ldr	r0, [pc, #4]	; (8005930 <__sfp_lock_release+0x8>)
 800592a:	f000 b8ae 	b.w	8005a8a <__retarget_lock_release_recursive>
 800592e:	bf00      	nop
 8005930:	200002c8 	.word	0x200002c8

08005934 <__sinit_lock_acquire>:
 8005934:	4801      	ldr	r0, [pc, #4]	; (800593c <__sinit_lock_acquire+0x8>)
 8005936:	f000 b8a7 	b.w	8005a88 <__retarget_lock_acquire_recursive>
 800593a:	bf00      	nop
 800593c:	200002c3 	.word	0x200002c3

08005940 <__sinit_lock_release>:
 8005940:	4801      	ldr	r0, [pc, #4]	; (8005948 <__sinit_lock_release+0x8>)
 8005942:	f000 b8a2 	b.w	8005a8a <__retarget_lock_release_recursive>
 8005946:	bf00      	nop
 8005948:	200002c3 	.word	0x200002c3

0800594c <__sinit>:
 800594c:	b510      	push	{r4, lr}
 800594e:	4604      	mov	r4, r0
 8005950:	f7ff fff0 	bl	8005934 <__sinit_lock_acquire>
 8005954:	69a3      	ldr	r3, [r4, #24]
 8005956:	b11b      	cbz	r3, 8005960 <__sinit+0x14>
 8005958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800595c:	f7ff bff0 	b.w	8005940 <__sinit_lock_release>
 8005960:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005964:	6523      	str	r3, [r4, #80]	; 0x50
 8005966:	4b13      	ldr	r3, [pc, #76]	; (80059b4 <__sinit+0x68>)
 8005968:	4a13      	ldr	r2, [pc, #76]	; (80059b8 <__sinit+0x6c>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	62a2      	str	r2, [r4, #40]	; 0x28
 800596e:	42a3      	cmp	r3, r4
 8005970:	bf04      	itt	eq
 8005972:	2301      	moveq	r3, #1
 8005974:	61a3      	streq	r3, [r4, #24]
 8005976:	4620      	mov	r0, r4
 8005978:	f000 f820 	bl	80059bc <__sfp>
 800597c:	6060      	str	r0, [r4, #4]
 800597e:	4620      	mov	r0, r4
 8005980:	f000 f81c 	bl	80059bc <__sfp>
 8005984:	60a0      	str	r0, [r4, #8]
 8005986:	4620      	mov	r0, r4
 8005988:	f000 f818 	bl	80059bc <__sfp>
 800598c:	2200      	movs	r2, #0
 800598e:	60e0      	str	r0, [r4, #12]
 8005990:	2104      	movs	r1, #4
 8005992:	6860      	ldr	r0, [r4, #4]
 8005994:	f7ff ff82 	bl	800589c <std>
 8005998:	68a0      	ldr	r0, [r4, #8]
 800599a:	2201      	movs	r2, #1
 800599c:	2109      	movs	r1, #9
 800599e:	f7ff ff7d 	bl	800589c <std>
 80059a2:	68e0      	ldr	r0, [r4, #12]
 80059a4:	2202      	movs	r2, #2
 80059a6:	2112      	movs	r1, #18
 80059a8:	f7ff ff78 	bl	800589c <std>
 80059ac:	2301      	movs	r3, #1
 80059ae:	61a3      	str	r3, [r4, #24]
 80059b0:	e7d2      	b.n	8005958 <__sinit+0xc>
 80059b2:	bf00      	nop
 80059b4:	08006794 	.word	0x08006794
 80059b8:	080058e5 	.word	0x080058e5

080059bc <__sfp>:
 80059bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059be:	4607      	mov	r7, r0
 80059c0:	f7ff ffac 	bl	800591c <__sfp_lock_acquire>
 80059c4:	4b1e      	ldr	r3, [pc, #120]	; (8005a40 <__sfp+0x84>)
 80059c6:	681e      	ldr	r6, [r3, #0]
 80059c8:	69b3      	ldr	r3, [r6, #24]
 80059ca:	b913      	cbnz	r3, 80059d2 <__sfp+0x16>
 80059cc:	4630      	mov	r0, r6
 80059ce:	f7ff ffbd 	bl	800594c <__sinit>
 80059d2:	3648      	adds	r6, #72	; 0x48
 80059d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80059d8:	3b01      	subs	r3, #1
 80059da:	d503      	bpl.n	80059e4 <__sfp+0x28>
 80059dc:	6833      	ldr	r3, [r6, #0]
 80059de:	b30b      	cbz	r3, 8005a24 <__sfp+0x68>
 80059e0:	6836      	ldr	r6, [r6, #0]
 80059e2:	e7f7      	b.n	80059d4 <__sfp+0x18>
 80059e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80059e8:	b9d5      	cbnz	r5, 8005a20 <__sfp+0x64>
 80059ea:	4b16      	ldr	r3, [pc, #88]	; (8005a44 <__sfp+0x88>)
 80059ec:	60e3      	str	r3, [r4, #12]
 80059ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80059f2:	6665      	str	r5, [r4, #100]	; 0x64
 80059f4:	f000 f847 	bl	8005a86 <__retarget_lock_init_recursive>
 80059f8:	f7ff ff96 	bl	8005928 <__sfp_lock_release>
 80059fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005a00:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005a04:	6025      	str	r5, [r4, #0]
 8005a06:	61a5      	str	r5, [r4, #24]
 8005a08:	2208      	movs	r2, #8
 8005a0a:	4629      	mov	r1, r5
 8005a0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005a10:	f7ff ff24 	bl	800585c <memset>
 8005a14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005a18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005a1c:	4620      	mov	r0, r4
 8005a1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a20:	3468      	adds	r4, #104	; 0x68
 8005a22:	e7d9      	b.n	80059d8 <__sfp+0x1c>
 8005a24:	2104      	movs	r1, #4
 8005a26:	4638      	mov	r0, r7
 8005a28:	f7ff ff62 	bl	80058f0 <__sfmoreglue>
 8005a2c:	4604      	mov	r4, r0
 8005a2e:	6030      	str	r0, [r6, #0]
 8005a30:	2800      	cmp	r0, #0
 8005a32:	d1d5      	bne.n	80059e0 <__sfp+0x24>
 8005a34:	f7ff ff78 	bl	8005928 <__sfp_lock_release>
 8005a38:	230c      	movs	r3, #12
 8005a3a:	603b      	str	r3, [r7, #0]
 8005a3c:	e7ee      	b.n	8005a1c <__sfp+0x60>
 8005a3e:	bf00      	nop
 8005a40:	08006794 	.word	0x08006794
 8005a44:	ffff0001 	.word	0xffff0001

08005a48 <_fwalk_reent>:
 8005a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a4c:	4606      	mov	r6, r0
 8005a4e:	4688      	mov	r8, r1
 8005a50:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005a54:	2700      	movs	r7, #0
 8005a56:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a5a:	f1b9 0901 	subs.w	r9, r9, #1
 8005a5e:	d505      	bpl.n	8005a6c <_fwalk_reent+0x24>
 8005a60:	6824      	ldr	r4, [r4, #0]
 8005a62:	2c00      	cmp	r4, #0
 8005a64:	d1f7      	bne.n	8005a56 <_fwalk_reent+0xe>
 8005a66:	4638      	mov	r0, r7
 8005a68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a6c:	89ab      	ldrh	r3, [r5, #12]
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d907      	bls.n	8005a82 <_fwalk_reent+0x3a>
 8005a72:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a76:	3301      	adds	r3, #1
 8005a78:	d003      	beq.n	8005a82 <_fwalk_reent+0x3a>
 8005a7a:	4629      	mov	r1, r5
 8005a7c:	4630      	mov	r0, r6
 8005a7e:	47c0      	blx	r8
 8005a80:	4307      	orrs	r7, r0
 8005a82:	3568      	adds	r5, #104	; 0x68
 8005a84:	e7e9      	b.n	8005a5a <_fwalk_reent+0x12>

08005a86 <__retarget_lock_init_recursive>:
 8005a86:	4770      	bx	lr

08005a88 <__retarget_lock_acquire_recursive>:
 8005a88:	4770      	bx	lr

08005a8a <__retarget_lock_release_recursive>:
 8005a8a:	4770      	bx	lr

08005a8c <_malloc_r>:
 8005a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a8e:	1ccd      	adds	r5, r1, #3
 8005a90:	f025 0503 	bic.w	r5, r5, #3
 8005a94:	3508      	adds	r5, #8
 8005a96:	2d0c      	cmp	r5, #12
 8005a98:	bf38      	it	cc
 8005a9a:	250c      	movcc	r5, #12
 8005a9c:	2d00      	cmp	r5, #0
 8005a9e:	4606      	mov	r6, r0
 8005aa0:	db01      	blt.n	8005aa6 <_malloc_r+0x1a>
 8005aa2:	42a9      	cmp	r1, r5
 8005aa4:	d903      	bls.n	8005aae <_malloc_r+0x22>
 8005aa6:	230c      	movs	r3, #12
 8005aa8:	6033      	str	r3, [r6, #0]
 8005aaa:	2000      	movs	r0, #0
 8005aac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005aae:	f000 fda3 	bl	80065f8 <__malloc_lock>
 8005ab2:	4921      	ldr	r1, [pc, #132]	; (8005b38 <_malloc_r+0xac>)
 8005ab4:	680a      	ldr	r2, [r1, #0]
 8005ab6:	4614      	mov	r4, r2
 8005ab8:	b99c      	cbnz	r4, 8005ae2 <_malloc_r+0x56>
 8005aba:	4f20      	ldr	r7, [pc, #128]	; (8005b3c <_malloc_r+0xb0>)
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	b923      	cbnz	r3, 8005aca <_malloc_r+0x3e>
 8005ac0:	4621      	mov	r1, r4
 8005ac2:	4630      	mov	r0, r6
 8005ac4:	f000 fb2a 	bl	800611c <_sbrk_r>
 8005ac8:	6038      	str	r0, [r7, #0]
 8005aca:	4629      	mov	r1, r5
 8005acc:	4630      	mov	r0, r6
 8005ace:	f000 fb25 	bl	800611c <_sbrk_r>
 8005ad2:	1c43      	adds	r3, r0, #1
 8005ad4:	d123      	bne.n	8005b1e <_malloc_r+0x92>
 8005ad6:	230c      	movs	r3, #12
 8005ad8:	6033      	str	r3, [r6, #0]
 8005ada:	4630      	mov	r0, r6
 8005adc:	f000 fd92 	bl	8006604 <__malloc_unlock>
 8005ae0:	e7e3      	b.n	8005aaa <_malloc_r+0x1e>
 8005ae2:	6823      	ldr	r3, [r4, #0]
 8005ae4:	1b5b      	subs	r3, r3, r5
 8005ae6:	d417      	bmi.n	8005b18 <_malloc_r+0x8c>
 8005ae8:	2b0b      	cmp	r3, #11
 8005aea:	d903      	bls.n	8005af4 <_malloc_r+0x68>
 8005aec:	6023      	str	r3, [r4, #0]
 8005aee:	441c      	add	r4, r3
 8005af0:	6025      	str	r5, [r4, #0]
 8005af2:	e004      	b.n	8005afe <_malloc_r+0x72>
 8005af4:	6863      	ldr	r3, [r4, #4]
 8005af6:	42a2      	cmp	r2, r4
 8005af8:	bf0c      	ite	eq
 8005afa:	600b      	streq	r3, [r1, #0]
 8005afc:	6053      	strne	r3, [r2, #4]
 8005afe:	4630      	mov	r0, r6
 8005b00:	f000 fd80 	bl	8006604 <__malloc_unlock>
 8005b04:	f104 000b 	add.w	r0, r4, #11
 8005b08:	1d23      	adds	r3, r4, #4
 8005b0a:	f020 0007 	bic.w	r0, r0, #7
 8005b0e:	1ac2      	subs	r2, r0, r3
 8005b10:	d0cc      	beq.n	8005aac <_malloc_r+0x20>
 8005b12:	1a1b      	subs	r3, r3, r0
 8005b14:	50a3      	str	r3, [r4, r2]
 8005b16:	e7c9      	b.n	8005aac <_malloc_r+0x20>
 8005b18:	4622      	mov	r2, r4
 8005b1a:	6864      	ldr	r4, [r4, #4]
 8005b1c:	e7cc      	b.n	8005ab8 <_malloc_r+0x2c>
 8005b1e:	1cc4      	adds	r4, r0, #3
 8005b20:	f024 0403 	bic.w	r4, r4, #3
 8005b24:	42a0      	cmp	r0, r4
 8005b26:	d0e3      	beq.n	8005af0 <_malloc_r+0x64>
 8005b28:	1a21      	subs	r1, r4, r0
 8005b2a:	4630      	mov	r0, r6
 8005b2c:	f000 faf6 	bl	800611c <_sbrk_r>
 8005b30:	3001      	adds	r0, #1
 8005b32:	d1dd      	bne.n	8005af0 <_malloc_r+0x64>
 8005b34:	e7cf      	b.n	8005ad6 <_malloc_r+0x4a>
 8005b36:	bf00      	nop
 8005b38:	2000009c 	.word	0x2000009c
 8005b3c:	200000a0 	.word	0x200000a0

08005b40 <__sfputc_r>:
 8005b40:	6893      	ldr	r3, [r2, #8]
 8005b42:	3b01      	subs	r3, #1
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	b410      	push	{r4}
 8005b48:	6093      	str	r3, [r2, #8]
 8005b4a:	da08      	bge.n	8005b5e <__sfputc_r+0x1e>
 8005b4c:	6994      	ldr	r4, [r2, #24]
 8005b4e:	42a3      	cmp	r3, r4
 8005b50:	db01      	blt.n	8005b56 <__sfputc_r+0x16>
 8005b52:	290a      	cmp	r1, #10
 8005b54:	d103      	bne.n	8005b5e <__sfputc_r+0x1e>
 8005b56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b5a:	f000 bb33 	b.w	80061c4 <__swbuf_r>
 8005b5e:	6813      	ldr	r3, [r2, #0]
 8005b60:	1c58      	adds	r0, r3, #1
 8005b62:	6010      	str	r0, [r2, #0]
 8005b64:	7019      	strb	r1, [r3, #0]
 8005b66:	4608      	mov	r0, r1
 8005b68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b6c:	4770      	bx	lr

08005b6e <__sfputs_r>:
 8005b6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b70:	4606      	mov	r6, r0
 8005b72:	460f      	mov	r7, r1
 8005b74:	4614      	mov	r4, r2
 8005b76:	18d5      	adds	r5, r2, r3
 8005b78:	42ac      	cmp	r4, r5
 8005b7a:	d101      	bne.n	8005b80 <__sfputs_r+0x12>
 8005b7c:	2000      	movs	r0, #0
 8005b7e:	e007      	b.n	8005b90 <__sfputs_r+0x22>
 8005b80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b84:	463a      	mov	r2, r7
 8005b86:	4630      	mov	r0, r6
 8005b88:	f7ff ffda 	bl	8005b40 <__sfputc_r>
 8005b8c:	1c43      	adds	r3, r0, #1
 8005b8e:	d1f3      	bne.n	8005b78 <__sfputs_r+0xa>
 8005b90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b94 <_vfiprintf_r>:
 8005b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b98:	460d      	mov	r5, r1
 8005b9a:	b09d      	sub	sp, #116	; 0x74
 8005b9c:	4614      	mov	r4, r2
 8005b9e:	4698      	mov	r8, r3
 8005ba0:	4606      	mov	r6, r0
 8005ba2:	b118      	cbz	r0, 8005bac <_vfiprintf_r+0x18>
 8005ba4:	6983      	ldr	r3, [r0, #24]
 8005ba6:	b90b      	cbnz	r3, 8005bac <_vfiprintf_r+0x18>
 8005ba8:	f7ff fed0 	bl	800594c <__sinit>
 8005bac:	4b89      	ldr	r3, [pc, #548]	; (8005dd4 <_vfiprintf_r+0x240>)
 8005bae:	429d      	cmp	r5, r3
 8005bb0:	d11b      	bne.n	8005bea <_vfiprintf_r+0x56>
 8005bb2:	6875      	ldr	r5, [r6, #4]
 8005bb4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005bb6:	07d9      	lsls	r1, r3, #31
 8005bb8:	d405      	bmi.n	8005bc6 <_vfiprintf_r+0x32>
 8005bba:	89ab      	ldrh	r3, [r5, #12]
 8005bbc:	059a      	lsls	r2, r3, #22
 8005bbe:	d402      	bmi.n	8005bc6 <_vfiprintf_r+0x32>
 8005bc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005bc2:	f7ff ff61 	bl	8005a88 <__retarget_lock_acquire_recursive>
 8005bc6:	89ab      	ldrh	r3, [r5, #12]
 8005bc8:	071b      	lsls	r3, r3, #28
 8005bca:	d501      	bpl.n	8005bd0 <_vfiprintf_r+0x3c>
 8005bcc:	692b      	ldr	r3, [r5, #16]
 8005bce:	b9eb      	cbnz	r3, 8005c0c <_vfiprintf_r+0x78>
 8005bd0:	4629      	mov	r1, r5
 8005bd2:	4630      	mov	r0, r6
 8005bd4:	f000 fb5a 	bl	800628c <__swsetup_r>
 8005bd8:	b1c0      	cbz	r0, 8005c0c <_vfiprintf_r+0x78>
 8005bda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005bdc:	07dc      	lsls	r4, r3, #31
 8005bde:	d50e      	bpl.n	8005bfe <_vfiprintf_r+0x6a>
 8005be0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005be4:	b01d      	add	sp, #116	; 0x74
 8005be6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bea:	4b7b      	ldr	r3, [pc, #492]	; (8005dd8 <_vfiprintf_r+0x244>)
 8005bec:	429d      	cmp	r5, r3
 8005bee:	d101      	bne.n	8005bf4 <_vfiprintf_r+0x60>
 8005bf0:	68b5      	ldr	r5, [r6, #8]
 8005bf2:	e7df      	b.n	8005bb4 <_vfiprintf_r+0x20>
 8005bf4:	4b79      	ldr	r3, [pc, #484]	; (8005ddc <_vfiprintf_r+0x248>)
 8005bf6:	429d      	cmp	r5, r3
 8005bf8:	bf08      	it	eq
 8005bfa:	68f5      	ldreq	r5, [r6, #12]
 8005bfc:	e7da      	b.n	8005bb4 <_vfiprintf_r+0x20>
 8005bfe:	89ab      	ldrh	r3, [r5, #12]
 8005c00:	0598      	lsls	r0, r3, #22
 8005c02:	d4ed      	bmi.n	8005be0 <_vfiprintf_r+0x4c>
 8005c04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005c06:	f7ff ff40 	bl	8005a8a <__retarget_lock_release_recursive>
 8005c0a:	e7e9      	b.n	8005be0 <_vfiprintf_r+0x4c>
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	9309      	str	r3, [sp, #36]	; 0x24
 8005c10:	2320      	movs	r3, #32
 8005c12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005c16:	f8cd 800c 	str.w	r8, [sp, #12]
 8005c1a:	2330      	movs	r3, #48	; 0x30
 8005c1c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005de0 <_vfiprintf_r+0x24c>
 8005c20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005c24:	f04f 0901 	mov.w	r9, #1
 8005c28:	4623      	mov	r3, r4
 8005c2a:	469a      	mov	sl, r3
 8005c2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c30:	b10a      	cbz	r2, 8005c36 <_vfiprintf_r+0xa2>
 8005c32:	2a25      	cmp	r2, #37	; 0x25
 8005c34:	d1f9      	bne.n	8005c2a <_vfiprintf_r+0x96>
 8005c36:	ebba 0b04 	subs.w	fp, sl, r4
 8005c3a:	d00b      	beq.n	8005c54 <_vfiprintf_r+0xc0>
 8005c3c:	465b      	mov	r3, fp
 8005c3e:	4622      	mov	r2, r4
 8005c40:	4629      	mov	r1, r5
 8005c42:	4630      	mov	r0, r6
 8005c44:	f7ff ff93 	bl	8005b6e <__sfputs_r>
 8005c48:	3001      	adds	r0, #1
 8005c4a:	f000 80aa 	beq.w	8005da2 <_vfiprintf_r+0x20e>
 8005c4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c50:	445a      	add	r2, fp
 8005c52:	9209      	str	r2, [sp, #36]	; 0x24
 8005c54:	f89a 3000 	ldrb.w	r3, [sl]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	f000 80a2 	beq.w	8005da2 <_vfiprintf_r+0x20e>
 8005c5e:	2300      	movs	r3, #0
 8005c60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c68:	f10a 0a01 	add.w	sl, sl, #1
 8005c6c:	9304      	str	r3, [sp, #16]
 8005c6e:	9307      	str	r3, [sp, #28]
 8005c70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005c74:	931a      	str	r3, [sp, #104]	; 0x68
 8005c76:	4654      	mov	r4, sl
 8005c78:	2205      	movs	r2, #5
 8005c7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c7e:	4858      	ldr	r0, [pc, #352]	; (8005de0 <_vfiprintf_r+0x24c>)
 8005c80:	f7fa faa6 	bl	80001d0 <memchr>
 8005c84:	9a04      	ldr	r2, [sp, #16]
 8005c86:	b9d8      	cbnz	r0, 8005cc0 <_vfiprintf_r+0x12c>
 8005c88:	06d1      	lsls	r1, r2, #27
 8005c8a:	bf44      	itt	mi
 8005c8c:	2320      	movmi	r3, #32
 8005c8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c92:	0713      	lsls	r3, r2, #28
 8005c94:	bf44      	itt	mi
 8005c96:	232b      	movmi	r3, #43	; 0x2b
 8005c98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c9c:	f89a 3000 	ldrb.w	r3, [sl]
 8005ca0:	2b2a      	cmp	r3, #42	; 0x2a
 8005ca2:	d015      	beq.n	8005cd0 <_vfiprintf_r+0x13c>
 8005ca4:	9a07      	ldr	r2, [sp, #28]
 8005ca6:	4654      	mov	r4, sl
 8005ca8:	2000      	movs	r0, #0
 8005caa:	f04f 0c0a 	mov.w	ip, #10
 8005cae:	4621      	mov	r1, r4
 8005cb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005cb4:	3b30      	subs	r3, #48	; 0x30
 8005cb6:	2b09      	cmp	r3, #9
 8005cb8:	d94e      	bls.n	8005d58 <_vfiprintf_r+0x1c4>
 8005cba:	b1b0      	cbz	r0, 8005cea <_vfiprintf_r+0x156>
 8005cbc:	9207      	str	r2, [sp, #28]
 8005cbe:	e014      	b.n	8005cea <_vfiprintf_r+0x156>
 8005cc0:	eba0 0308 	sub.w	r3, r0, r8
 8005cc4:	fa09 f303 	lsl.w	r3, r9, r3
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	9304      	str	r3, [sp, #16]
 8005ccc:	46a2      	mov	sl, r4
 8005cce:	e7d2      	b.n	8005c76 <_vfiprintf_r+0xe2>
 8005cd0:	9b03      	ldr	r3, [sp, #12]
 8005cd2:	1d19      	adds	r1, r3, #4
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	9103      	str	r1, [sp, #12]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	bfbb      	ittet	lt
 8005cdc:	425b      	neglt	r3, r3
 8005cde:	f042 0202 	orrlt.w	r2, r2, #2
 8005ce2:	9307      	strge	r3, [sp, #28]
 8005ce4:	9307      	strlt	r3, [sp, #28]
 8005ce6:	bfb8      	it	lt
 8005ce8:	9204      	strlt	r2, [sp, #16]
 8005cea:	7823      	ldrb	r3, [r4, #0]
 8005cec:	2b2e      	cmp	r3, #46	; 0x2e
 8005cee:	d10c      	bne.n	8005d0a <_vfiprintf_r+0x176>
 8005cf0:	7863      	ldrb	r3, [r4, #1]
 8005cf2:	2b2a      	cmp	r3, #42	; 0x2a
 8005cf4:	d135      	bne.n	8005d62 <_vfiprintf_r+0x1ce>
 8005cf6:	9b03      	ldr	r3, [sp, #12]
 8005cf8:	1d1a      	adds	r2, r3, #4
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	9203      	str	r2, [sp, #12]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	bfb8      	it	lt
 8005d02:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005d06:	3402      	adds	r4, #2
 8005d08:	9305      	str	r3, [sp, #20]
 8005d0a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005df0 <_vfiprintf_r+0x25c>
 8005d0e:	7821      	ldrb	r1, [r4, #0]
 8005d10:	2203      	movs	r2, #3
 8005d12:	4650      	mov	r0, sl
 8005d14:	f7fa fa5c 	bl	80001d0 <memchr>
 8005d18:	b140      	cbz	r0, 8005d2c <_vfiprintf_r+0x198>
 8005d1a:	2340      	movs	r3, #64	; 0x40
 8005d1c:	eba0 000a 	sub.w	r0, r0, sl
 8005d20:	fa03 f000 	lsl.w	r0, r3, r0
 8005d24:	9b04      	ldr	r3, [sp, #16]
 8005d26:	4303      	orrs	r3, r0
 8005d28:	3401      	adds	r4, #1
 8005d2a:	9304      	str	r3, [sp, #16]
 8005d2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d30:	482c      	ldr	r0, [pc, #176]	; (8005de4 <_vfiprintf_r+0x250>)
 8005d32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005d36:	2206      	movs	r2, #6
 8005d38:	f7fa fa4a 	bl	80001d0 <memchr>
 8005d3c:	2800      	cmp	r0, #0
 8005d3e:	d03f      	beq.n	8005dc0 <_vfiprintf_r+0x22c>
 8005d40:	4b29      	ldr	r3, [pc, #164]	; (8005de8 <_vfiprintf_r+0x254>)
 8005d42:	bb1b      	cbnz	r3, 8005d8c <_vfiprintf_r+0x1f8>
 8005d44:	9b03      	ldr	r3, [sp, #12]
 8005d46:	3307      	adds	r3, #7
 8005d48:	f023 0307 	bic.w	r3, r3, #7
 8005d4c:	3308      	adds	r3, #8
 8005d4e:	9303      	str	r3, [sp, #12]
 8005d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d52:	443b      	add	r3, r7
 8005d54:	9309      	str	r3, [sp, #36]	; 0x24
 8005d56:	e767      	b.n	8005c28 <_vfiprintf_r+0x94>
 8005d58:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d5c:	460c      	mov	r4, r1
 8005d5e:	2001      	movs	r0, #1
 8005d60:	e7a5      	b.n	8005cae <_vfiprintf_r+0x11a>
 8005d62:	2300      	movs	r3, #0
 8005d64:	3401      	adds	r4, #1
 8005d66:	9305      	str	r3, [sp, #20]
 8005d68:	4619      	mov	r1, r3
 8005d6a:	f04f 0c0a 	mov.w	ip, #10
 8005d6e:	4620      	mov	r0, r4
 8005d70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d74:	3a30      	subs	r2, #48	; 0x30
 8005d76:	2a09      	cmp	r2, #9
 8005d78:	d903      	bls.n	8005d82 <_vfiprintf_r+0x1ee>
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d0c5      	beq.n	8005d0a <_vfiprintf_r+0x176>
 8005d7e:	9105      	str	r1, [sp, #20]
 8005d80:	e7c3      	b.n	8005d0a <_vfiprintf_r+0x176>
 8005d82:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d86:	4604      	mov	r4, r0
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e7f0      	b.n	8005d6e <_vfiprintf_r+0x1da>
 8005d8c:	ab03      	add	r3, sp, #12
 8005d8e:	9300      	str	r3, [sp, #0]
 8005d90:	462a      	mov	r2, r5
 8005d92:	4b16      	ldr	r3, [pc, #88]	; (8005dec <_vfiprintf_r+0x258>)
 8005d94:	a904      	add	r1, sp, #16
 8005d96:	4630      	mov	r0, r6
 8005d98:	f3af 8000 	nop.w
 8005d9c:	4607      	mov	r7, r0
 8005d9e:	1c78      	adds	r0, r7, #1
 8005da0:	d1d6      	bne.n	8005d50 <_vfiprintf_r+0x1bc>
 8005da2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005da4:	07d9      	lsls	r1, r3, #31
 8005da6:	d405      	bmi.n	8005db4 <_vfiprintf_r+0x220>
 8005da8:	89ab      	ldrh	r3, [r5, #12]
 8005daa:	059a      	lsls	r2, r3, #22
 8005dac:	d402      	bmi.n	8005db4 <_vfiprintf_r+0x220>
 8005dae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005db0:	f7ff fe6b 	bl	8005a8a <__retarget_lock_release_recursive>
 8005db4:	89ab      	ldrh	r3, [r5, #12]
 8005db6:	065b      	lsls	r3, r3, #25
 8005db8:	f53f af12 	bmi.w	8005be0 <_vfiprintf_r+0x4c>
 8005dbc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005dbe:	e711      	b.n	8005be4 <_vfiprintf_r+0x50>
 8005dc0:	ab03      	add	r3, sp, #12
 8005dc2:	9300      	str	r3, [sp, #0]
 8005dc4:	462a      	mov	r2, r5
 8005dc6:	4b09      	ldr	r3, [pc, #36]	; (8005dec <_vfiprintf_r+0x258>)
 8005dc8:	a904      	add	r1, sp, #16
 8005dca:	4630      	mov	r0, r6
 8005dcc:	f000 f880 	bl	8005ed0 <_printf_i>
 8005dd0:	e7e4      	b.n	8005d9c <_vfiprintf_r+0x208>
 8005dd2:	bf00      	nop
 8005dd4:	080067b8 	.word	0x080067b8
 8005dd8:	080067d8 	.word	0x080067d8
 8005ddc:	08006798 	.word	0x08006798
 8005de0:	080067f8 	.word	0x080067f8
 8005de4:	08006802 	.word	0x08006802
 8005de8:	00000000 	.word	0x00000000
 8005dec:	08005b6f 	.word	0x08005b6f
 8005df0:	080067fe 	.word	0x080067fe

08005df4 <_printf_common>:
 8005df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005df8:	4616      	mov	r6, r2
 8005dfa:	4699      	mov	r9, r3
 8005dfc:	688a      	ldr	r2, [r1, #8]
 8005dfe:	690b      	ldr	r3, [r1, #16]
 8005e00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005e04:	4293      	cmp	r3, r2
 8005e06:	bfb8      	it	lt
 8005e08:	4613      	movlt	r3, r2
 8005e0a:	6033      	str	r3, [r6, #0]
 8005e0c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005e10:	4607      	mov	r7, r0
 8005e12:	460c      	mov	r4, r1
 8005e14:	b10a      	cbz	r2, 8005e1a <_printf_common+0x26>
 8005e16:	3301      	adds	r3, #1
 8005e18:	6033      	str	r3, [r6, #0]
 8005e1a:	6823      	ldr	r3, [r4, #0]
 8005e1c:	0699      	lsls	r1, r3, #26
 8005e1e:	bf42      	ittt	mi
 8005e20:	6833      	ldrmi	r3, [r6, #0]
 8005e22:	3302      	addmi	r3, #2
 8005e24:	6033      	strmi	r3, [r6, #0]
 8005e26:	6825      	ldr	r5, [r4, #0]
 8005e28:	f015 0506 	ands.w	r5, r5, #6
 8005e2c:	d106      	bne.n	8005e3c <_printf_common+0x48>
 8005e2e:	f104 0a19 	add.w	sl, r4, #25
 8005e32:	68e3      	ldr	r3, [r4, #12]
 8005e34:	6832      	ldr	r2, [r6, #0]
 8005e36:	1a9b      	subs	r3, r3, r2
 8005e38:	42ab      	cmp	r3, r5
 8005e3a:	dc26      	bgt.n	8005e8a <_printf_common+0x96>
 8005e3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005e40:	1e13      	subs	r3, r2, #0
 8005e42:	6822      	ldr	r2, [r4, #0]
 8005e44:	bf18      	it	ne
 8005e46:	2301      	movne	r3, #1
 8005e48:	0692      	lsls	r2, r2, #26
 8005e4a:	d42b      	bmi.n	8005ea4 <_printf_common+0xb0>
 8005e4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005e50:	4649      	mov	r1, r9
 8005e52:	4638      	mov	r0, r7
 8005e54:	47c0      	blx	r8
 8005e56:	3001      	adds	r0, #1
 8005e58:	d01e      	beq.n	8005e98 <_printf_common+0xa4>
 8005e5a:	6823      	ldr	r3, [r4, #0]
 8005e5c:	68e5      	ldr	r5, [r4, #12]
 8005e5e:	6832      	ldr	r2, [r6, #0]
 8005e60:	f003 0306 	and.w	r3, r3, #6
 8005e64:	2b04      	cmp	r3, #4
 8005e66:	bf08      	it	eq
 8005e68:	1aad      	subeq	r5, r5, r2
 8005e6a:	68a3      	ldr	r3, [r4, #8]
 8005e6c:	6922      	ldr	r2, [r4, #16]
 8005e6e:	bf0c      	ite	eq
 8005e70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e74:	2500      	movne	r5, #0
 8005e76:	4293      	cmp	r3, r2
 8005e78:	bfc4      	itt	gt
 8005e7a:	1a9b      	subgt	r3, r3, r2
 8005e7c:	18ed      	addgt	r5, r5, r3
 8005e7e:	2600      	movs	r6, #0
 8005e80:	341a      	adds	r4, #26
 8005e82:	42b5      	cmp	r5, r6
 8005e84:	d11a      	bne.n	8005ebc <_printf_common+0xc8>
 8005e86:	2000      	movs	r0, #0
 8005e88:	e008      	b.n	8005e9c <_printf_common+0xa8>
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	4652      	mov	r2, sl
 8005e8e:	4649      	mov	r1, r9
 8005e90:	4638      	mov	r0, r7
 8005e92:	47c0      	blx	r8
 8005e94:	3001      	adds	r0, #1
 8005e96:	d103      	bne.n	8005ea0 <_printf_common+0xac>
 8005e98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ea0:	3501      	adds	r5, #1
 8005ea2:	e7c6      	b.n	8005e32 <_printf_common+0x3e>
 8005ea4:	18e1      	adds	r1, r4, r3
 8005ea6:	1c5a      	adds	r2, r3, #1
 8005ea8:	2030      	movs	r0, #48	; 0x30
 8005eaa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005eae:	4422      	add	r2, r4
 8005eb0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005eb4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005eb8:	3302      	adds	r3, #2
 8005eba:	e7c7      	b.n	8005e4c <_printf_common+0x58>
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	4622      	mov	r2, r4
 8005ec0:	4649      	mov	r1, r9
 8005ec2:	4638      	mov	r0, r7
 8005ec4:	47c0      	blx	r8
 8005ec6:	3001      	adds	r0, #1
 8005ec8:	d0e6      	beq.n	8005e98 <_printf_common+0xa4>
 8005eca:	3601      	adds	r6, #1
 8005ecc:	e7d9      	b.n	8005e82 <_printf_common+0x8e>
	...

08005ed0 <_printf_i>:
 8005ed0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ed4:	460c      	mov	r4, r1
 8005ed6:	4691      	mov	r9, r2
 8005ed8:	7e27      	ldrb	r7, [r4, #24]
 8005eda:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005edc:	2f78      	cmp	r7, #120	; 0x78
 8005ede:	4680      	mov	r8, r0
 8005ee0:	469a      	mov	sl, r3
 8005ee2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ee6:	d807      	bhi.n	8005ef8 <_printf_i+0x28>
 8005ee8:	2f62      	cmp	r7, #98	; 0x62
 8005eea:	d80a      	bhi.n	8005f02 <_printf_i+0x32>
 8005eec:	2f00      	cmp	r7, #0
 8005eee:	f000 80d8 	beq.w	80060a2 <_printf_i+0x1d2>
 8005ef2:	2f58      	cmp	r7, #88	; 0x58
 8005ef4:	f000 80a3 	beq.w	800603e <_printf_i+0x16e>
 8005ef8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005efc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005f00:	e03a      	b.n	8005f78 <_printf_i+0xa8>
 8005f02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005f06:	2b15      	cmp	r3, #21
 8005f08:	d8f6      	bhi.n	8005ef8 <_printf_i+0x28>
 8005f0a:	a001      	add	r0, pc, #4	; (adr r0, 8005f10 <_printf_i+0x40>)
 8005f0c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005f10:	08005f69 	.word	0x08005f69
 8005f14:	08005f7d 	.word	0x08005f7d
 8005f18:	08005ef9 	.word	0x08005ef9
 8005f1c:	08005ef9 	.word	0x08005ef9
 8005f20:	08005ef9 	.word	0x08005ef9
 8005f24:	08005ef9 	.word	0x08005ef9
 8005f28:	08005f7d 	.word	0x08005f7d
 8005f2c:	08005ef9 	.word	0x08005ef9
 8005f30:	08005ef9 	.word	0x08005ef9
 8005f34:	08005ef9 	.word	0x08005ef9
 8005f38:	08005ef9 	.word	0x08005ef9
 8005f3c:	08006089 	.word	0x08006089
 8005f40:	08005fad 	.word	0x08005fad
 8005f44:	0800606b 	.word	0x0800606b
 8005f48:	08005ef9 	.word	0x08005ef9
 8005f4c:	08005ef9 	.word	0x08005ef9
 8005f50:	080060ab 	.word	0x080060ab
 8005f54:	08005ef9 	.word	0x08005ef9
 8005f58:	08005fad 	.word	0x08005fad
 8005f5c:	08005ef9 	.word	0x08005ef9
 8005f60:	08005ef9 	.word	0x08005ef9
 8005f64:	08006073 	.word	0x08006073
 8005f68:	680b      	ldr	r3, [r1, #0]
 8005f6a:	1d1a      	adds	r2, r3, #4
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	600a      	str	r2, [r1, #0]
 8005f70:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005f74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005f78:	2301      	movs	r3, #1
 8005f7a:	e0a3      	b.n	80060c4 <_printf_i+0x1f4>
 8005f7c:	6825      	ldr	r5, [r4, #0]
 8005f7e:	6808      	ldr	r0, [r1, #0]
 8005f80:	062e      	lsls	r6, r5, #24
 8005f82:	f100 0304 	add.w	r3, r0, #4
 8005f86:	d50a      	bpl.n	8005f9e <_printf_i+0xce>
 8005f88:	6805      	ldr	r5, [r0, #0]
 8005f8a:	600b      	str	r3, [r1, #0]
 8005f8c:	2d00      	cmp	r5, #0
 8005f8e:	da03      	bge.n	8005f98 <_printf_i+0xc8>
 8005f90:	232d      	movs	r3, #45	; 0x2d
 8005f92:	426d      	negs	r5, r5
 8005f94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f98:	485e      	ldr	r0, [pc, #376]	; (8006114 <_printf_i+0x244>)
 8005f9a:	230a      	movs	r3, #10
 8005f9c:	e019      	b.n	8005fd2 <_printf_i+0x102>
 8005f9e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005fa2:	6805      	ldr	r5, [r0, #0]
 8005fa4:	600b      	str	r3, [r1, #0]
 8005fa6:	bf18      	it	ne
 8005fa8:	b22d      	sxthne	r5, r5
 8005faa:	e7ef      	b.n	8005f8c <_printf_i+0xbc>
 8005fac:	680b      	ldr	r3, [r1, #0]
 8005fae:	6825      	ldr	r5, [r4, #0]
 8005fb0:	1d18      	adds	r0, r3, #4
 8005fb2:	6008      	str	r0, [r1, #0]
 8005fb4:	0628      	lsls	r0, r5, #24
 8005fb6:	d501      	bpl.n	8005fbc <_printf_i+0xec>
 8005fb8:	681d      	ldr	r5, [r3, #0]
 8005fba:	e002      	b.n	8005fc2 <_printf_i+0xf2>
 8005fbc:	0669      	lsls	r1, r5, #25
 8005fbe:	d5fb      	bpl.n	8005fb8 <_printf_i+0xe8>
 8005fc0:	881d      	ldrh	r5, [r3, #0]
 8005fc2:	4854      	ldr	r0, [pc, #336]	; (8006114 <_printf_i+0x244>)
 8005fc4:	2f6f      	cmp	r7, #111	; 0x6f
 8005fc6:	bf0c      	ite	eq
 8005fc8:	2308      	moveq	r3, #8
 8005fca:	230a      	movne	r3, #10
 8005fcc:	2100      	movs	r1, #0
 8005fce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005fd2:	6866      	ldr	r6, [r4, #4]
 8005fd4:	60a6      	str	r6, [r4, #8]
 8005fd6:	2e00      	cmp	r6, #0
 8005fd8:	bfa2      	ittt	ge
 8005fda:	6821      	ldrge	r1, [r4, #0]
 8005fdc:	f021 0104 	bicge.w	r1, r1, #4
 8005fe0:	6021      	strge	r1, [r4, #0]
 8005fe2:	b90d      	cbnz	r5, 8005fe8 <_printf_i+0x118>
 8005fe4:	2e00      	cmp	r6, #0
 8005fe6:	d04d      	beq.n	8006084 <_printf_i+0x1b4>
 8005fe8:	4616      	mov	r6, r2
 8005fea:	fbb5 f1f3 	udiv	r1, r5, r3
 8005fee:	fb03 5711 	mls	r7, r3, r1, r5
 8005ff2:	5dc7      	ldrb	r7, [r0, r7]
 8005ff4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ff8:	462f      	mov	r7, r5
 8005ffa:	42bb      	cmp	r3, r7
 8005ffc:	460d      	mov	r5, r1
 8005ffe:	d9f4      	bls.n	8005fea <_printf_i+0x11a>
 8006000:	2b08      	cmp	r3, #8
 8006002:	d10b      	bne.n	800601c <_printf_i+0x14c>
 8006004:	6823      	ldr	r3, [r4, #0]
 8006006:	07df      	lsls	r7, r3, #31
 8006008:	d508      	bpl.n	800601c <_printf_i+0x14c>
 800600a:	6923      	ldr	r3, [r4, #16]
 800600c:	6861      	ldr	r1, [r4, #4]
 800600e:	4299      	cmp	r1, r3
 8006010:	bfde      	ittt	le
 8006012:	2330      	movle	r3, #48	; 0x30
 8006014:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006018:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800601c:	1b92      	subs	r2, r2, r6
 800601e:	6122      	str	r2, [r4, #16]
 8006020:	f8cd a000 	str.w	sl, [sp]
 8006024:	464b      	mov	r3, r9
 8006026:	aa03      	add	r2, sp, #12
 8006028:	4621      	mov	r1, r4
 800602a:	4640      	mov	r0, r8
 800602c:	f7ff fee2 	bl	8005df4 <_printf_common>
 8006030:	3001      	adds	r0, #1
 8006032:	d14c      	bne.n	80060ce <_printf_i+0x1fe>
 8006034:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006038:	b004      	add	sp, #16
 800603a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800603e:	4835      	ldr	r0, [pc, #212]	; (8006114 <_printf_i+0x244>)
 8006040:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006044:	6823      	ldr	r3, [r4, #0]
 8006046:	680e      	ldr	r6, [r1, #0]
 8006048:	061f      	lsls	r7, r3, #24
 800604a:	f856 5b04 	ldr.w	r5, [r6], #4
 800604e:	600e      	str	r6, [r1, #0]
 8006050:	d514      	bpl.n	800607c <_printf_i+0x1ac>
 8006052:	07d9      	lsls	r1, r3, #31
 8006054:	bf44      	itt	mi
 8006056:	f043 0320 	orrmi.w	r3, r3, #32
 800605a:	6023      	strmi	r3, [r4, #0]
 800605c:	b91d      	cbnz	r5, 8006066 <_printf_i+0x196>
 800605e:	6823      	ldr	r3, [r4, #0]
 8006060:	f023 0320 	bic.w	r3, r3, #32
 8006064:	6023      	str	r3, [r4, #0]
 8006066:	2310      	movs	r3, #16
 8006068:	e7b0      	b.n	8005fcc <_printf_i+0xfc>
 800606a:	6823      	ldr	r3, [r4, #0]
 800606c:	f043 0320 	orr.w	r3, r3, #32
 8006070:	6023      	str	r3, [r4, #0]
 8006072:	2378      	movs	r3, #120	; 0x78
 8006074:	4828      	ldr	r0, [pc, #160]	; (8006118 <_printf_i+0x248>)
 8006076:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800607a:	e7e3      	b.n	8006044 <_printf_i+0x174>
 800607c:	065e      	lsls	r6, r3, #25
 800607e:	bf48      	it	mi
 8006080:	b2ad      	uxthmi	r5, r5
 8006082:	e7e6      	b.n	8006052 <_printf_i+0x182>
 8006084:	4616      	mov	r6, r2
 8006086:	e7bb      	b.n	8006000 <_printf_i+0x130>
 8006088:	680b      	ldr	r3, [r1, #0]
 800608a:	6826      	ldr	r6, [r4, #0]
 800608c:	6960      	ldr	r0, [r4, #20]
 800608e:	1d1d      	adds	r5, r3, #4
 8006090:	600d      	str	r5, [r1, #0]
 8006092:	0635      	lsls	r5, r6, #24
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	d501      	bpl.n	800609c <_printf_i+0x1cc>
 8006098:	6018      	str	r0, [r3, #0]
 800609a:	e002      	b.n	80060a2 <_printf_i+0x1d2>
 800609c:	0671      	lsls	r1, r6, #25
 800609e:	d5fb      	bpl.n	8006098 <_printf_i+0x1c8>
 80060a0:	8018      	strh	r0, [r3, #0]
 80060a2:	2300      	movs	r3, #0
 80060a4:	6123      	str	r3, [r4, #16]
 80060a6:	4616      	mov	r6, r2
 80060a8:	e7ba      	b.n	8006020 <_printf_i+0x150>
 80060aa:	680b      	ldr	r3, [r1, #0]
 80060ac:	1d1a      	adds	r2, r3, #4
 80060ae:	600a      	str	r2, [r1, #0]
 80060b0:	681e      	ldr	r6, [r3, #0]
 80060b2:	6862      	ldr	r2, [r4, #4]
 80060b4:	2100      	movs	r1, #0
 80060b6:	4630      	mov	r0, r6
 80060b8:	f7fa f88a 	bl	80001d0 <memchr>
 80060bc:	b108      	cbz	r0, 80060c2 <_printf_i+0x1f2>
 80060be:	1b80      	subs	r0, r0, r6
 80060c0:	6060      	str	r0, [r4, #4]
 80060c2:	6863      	ldr	r3, [r4, #4]
 80060c4:	6123      	str	r3, [r4, #16]
 80060c6:	2300      	movs	r3, #0
 80060c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060cc:	e7a8      	b.n	8006020 <_printf_i+0x150>
 80060ce:	6923      	ldr	r3, [r4, #16]
 80060d0:	4632      	mov	r2, r6
 80060d2:	4649      	mov	r1, r9
 80060d4:	4640      	mov	r0, r8
 80060d6:	47d0      	blx	sl
 80060d8:	3001      	adds	r0, #1
 80060da:	d0ab      	beq.n	8006034 <_printf_i+0x164>
 80060dc:	6823      	ldr	r3, [r4, #0]
 80060de:	079b      	lsls	r3, r3, #30
 80060e0:	d413      	bmi.n	800610a <_printf_i+0x23a>
 80060e2:	68e0      	ldr	r0, [r4, #12]
 80060e4:	9b03      	ldr	r3, [sp, #12]
 80060e6:	4298      	cmp	r0, r3
 80060e8:	bfb8      	it	lt
 80060ea:	4618      	movlt	r0, r3
 80060ec:	e7a4      	b.n	8006038 <_printf_i+0x168>
 80060ee:	2301      	movs	r3, #1
 80060f0:	4632      	mov	r2, r6
 80060f2:	4649      	mov	r1, r9
 80060f4:	4640      	mov	r0, r8
 80060f6:	47d0      	blx	sl
 80060f8:	3001      	adds	r0, #1
 80060fa:	d09b      	beq.n	8006034 <_printf_i+0x164>
 80060fc:	3501      	adds	r5, #1
 80060fe:	68e3      	ldr	r3, [r4, #12]
 8006100:	9903      	ldr	r1, [sp, #12]
 8006102:	1a5b      	subs	r3, r3, r1
 8006104:	42ab      	cmp	r3, r5
 8006106:	dcf2      	bgt.n	80060ee <_printf_i+0x21e>
 8006108:	e7eb      	b.n	80060e2 <_printf_i+0x212>
 800610a:	2500      	movs	r5, #0
 800610c:	f104 0619 	add.w	r6, r4, #25
 8006110:	e7f5      	b.n	80060fe <_printf_i+0x22e>
 8006112:	bf00      	nop
 8006114:	08006809 	.word	0x08006809
 8006118:	0800681a 	.word	0x0800681a

0800611c <_sbrk_r>:
 800611c:	b538      	push	{r3, r4, r5, lr}
 800611e:	4d06      	ldr	r5, [pc, #24]	; (8006138 <_sbrk_r+0x1c>)
 8006120:	2300      	movs	r3, #0
 8006122:	4604      	mov	r4, r0
 8006124:	4608      	mov	r0, r1
 8006126:	602b      	str	r3, [r5, #0]
 8006128:	f7fa fdd0 	bl	8000ccc <_sbrk>
 800612c:	1c43      	adds	r3, r0, #1
 800612e:	d102      	bne.n	8006136 <_sbrk_r+0x1a>
 8006130:	682b      	ldr	r3, [r5, #0]
 8006132:	b103      	cbz	r3, 8006136 <_sbrk_r+0x1a>
 8006134:	6023      	str	r3, [r4, #0]
 8006136:	bd38      	pop	{r3, r4, r5, pc}
 8006138:	200002cc 	.word	0x200002cc

0800613c <__sread>:
 800613c:	b510      	push	{r4, lr}
 800613e:	460c      	mov	r4, r1
 8006140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006144:	f000 fab4 	bl	80066b0 <_read_r>
 8006148:	2800      	cmp	r0, #0
 800614a:	bfab      	itete	ge
 800614c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800614e:	89a3      	ldrhlt	r3, [r4, #12]
 8006150:	181b      	addge	r3, r3, r0
 8006152:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006156:	bfac      	ite	ge
 8006158:	6563      	strge	r3, [r4, #84]	; 0x54
 800615a:	81a3      	strhlt	r3, [r4, #12]
 800615c:	bd10      	pop	{r4, pc}

0800615e <__swrite>:
 800615e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006162:	461f      	mov	r7, r3
 8006164:	898b      	ldrh	r3, [r1, #12]
 8006166:	05db      	lsls	r3, r3, #23
 8006168:	4605      	mov	r5, r0
 800616a:	460c      	mov	r4, r1
 800616c:	4616      	mov	r6, r2
 800616e:	d505      	bpl.n	800617c <__swrite+0x1e>
 8006170:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006174:	2302      	movs	r3, #2
 8006176:	2200      	movs	r2, #0
 8006178:	f000 f9c8 	bl	800650c <_lseek_r>
 800617c:	89a3      	ldrh	r3, [r4, #12]
 800617e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006182:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006186:	81a3      	strh	r3, [r4, #12]
 8006188:	4632      	mov	r2, r6
 800618a:	463b      	mov	r3, r7
 800618c:	4628      	mov	r0, r5
 800618e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006192:	f000 b869 	b.w	8006268 <_write_r>

08006196 <__sseek>:
 8006196:	b510      	push	{r4, lr}
 8006198:	460c      	mov	r4, r1
 800619a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800619e:	f000 f9b5 	bl	800650c <_lseek_r>
 80061a2:	1c43      	adds	r3, r0, #1
 80061a4:	89a3      	ldrh	r3, [r4, #12]
 80061a6:	bf15      	itete	ne
 80061a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80061aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80061ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80061b2:	81a3      	strheq	r3, [r4, #12]
 80061b4:	bf18      	it	ne
 80061b6:	81a3      	strhne	r3, [r4, #12]
 80061b8:	bd10      	pop	{r4, pc}

080061ba <__sclose>:
 80061ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061be:	f000 b8d3 	b.w	8006368 <_close_r>
	...

080061c4 <__swbuf_r>:
 80061c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061c6:	460e      	mov	r6, r1
 80061c8:	4614      	mov	r4, r2
 80061ca:	4605      	mov	r5, r0
 80061cc:	b118      	cbz	r0, 80061d6 <__swbuf_r+0x12>
 80061ce:	6983      	ldr	r3, [r0, #24]
 80061d0:	b90b      	cbnz	r3, 80061d6 <__swbuf_r+0x12>
 80061d2:	f7ff fbbb 	bl	800594c <__sinit>
 80061d6:	4b21      	ldr	r3, [pc, #132]	; (800625c <__swbuf_r+0x98>)
 80061d8:	429c      	cmp	r4, r3
 80061da:	d12b      	bne.n	8006234 <__swbuf_r+0x70>
 80061dc:	686c      	ldr	r4, [r5, #4]
 80061de:	69a3      	ldr	r3, [r4, #24]
 80061e0:	60a3      	str	r3, [r4, #8]
 80061e2:	89a3      	ldrh	r3, [r4, #12]
 80061e4:	071a      	lsls	r2, r3, #28
 80061e6:	d52f      	bpl.n	8006248 <__swbuf_r+0x84>
 80061e8:	6923      	ldr	r3, [r4, #16]
 80061ea:	b36b      	cbz	r3, 8006248 <__swbuf_r+0x84>
 80061ec:	6923      	ldr	r3, [r4, #16]
 80061ee:	6820      	ldr	r0, [r4, #0]
 80061f0:	1ac0      	subs	r0, r0, r3
 80061f2:	6963      	ldr	r3, [r4, #20]
 80061f4:	b2f6      	uxtb	r6, r6
 80061f6:	4283      	cmp	r3, r0
 80061f8:	4637      	mov	r7, r6
 80061fa:	dc04      	bgt.n	8006206 <__swbuf_r+0x42>
 80061fc:	4621      	mov	r1, r4
 80061fe:	4628      	mov	r0, r5
 8006200:	f000 f948 	bl	8006494 <_fflush_r>
 8006204:	bb30      	cbnz	r0, 8006254 <__swbuf_r+0x90>
 8006206:	68a3      	ldr	r3, [r4, #8]
 8006208:	3b01      	subs	r3, #1
 800620a:	60a3      	str	r3, [r4, #8]
 800620c:	6823      	ldr	r3, [r4, #0]
 800620e:	1c5a      	adds	r2, r3, #1
 8006210:	6022      	str	r2, [r4, #0]
 8006212:	701e      	strb	r6, [r3, #0]
 8006214:	6963      	ldr	r3, [r4, #20]
 8006216:	3001      	adds	r0, #1
 8006218:	4283      	cmp	r3, r0
 800621a:	d004      	beq.n	8006226 <__swbuf_r+0x62>
 800621c:	89a3      	ldrh	r3, [r4, #12]
 800621e:	07db      	lsls	r3, r3, #31
 8006220:	d506      	bpl.n	8006230 <__swbuf_r+0x6c>
 8006222:	2e0a      	cmp	r6, #10
 8006224:	d104      	bne.n	8006230 <__swbuf_r+0x6c>
 8006226:	4621      	mov	r1, r4
 8006228:	4628      	mov	r0, r5
 800622a:	f000 f933 	bl	8006494 <_fflush_r>
 800622e:	b988      	cbnz	r0, 8006254 <__swbuf_r+0x90>
 8006230:	4638      	mov	r0, r7
 8006232:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006234:	4b0a      	ldr	r3, [pc, #40]	; (8006260 <__swbuf_r+0x9c>)
 8006236:	429c      	cmp	r4, r3
 8006238:	d101      	bne.n	800623e <__swbuf_r+0x7a>
 800623a:	68ac      	ldr	r4, [r5, #8]
 800623c:	e7cf      	b.n	80061de <__swbuf_r+0x1a>
 800623e:	4b09      	ldr	r3, [pc, #36]	; (8006264 <__swbuf_r+0xa0>)
 8006240:	429c      	cmp	r4, r3
 8006242:	bf08      	it	eq
 8006244:	68ec      	ldreq	r4, [r5, #12]
 8006246:	e7ca      	b.n	80061de <__swbuf_r+0x1a>
 8006248:	4621      	mov	r1, r4
 800624a:	4628      	mov	r0, r5
 800624c:	f000 f81e 	bl	800628c <__swsetup_r>
 8006250:	2800      	cmp	r0, #0
 8006252:	d0cb      	beq.n	80061ec <__swbuf_r+0x28>
 8006254:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006258:	e7ea      	b.n	8006230 <__swbuf_r+0x6c>
 800625a:	bf00      	nop
 800625c:	080067b8 	.word	0x080067b8
 8006260:	080067d8 	.word	0x080067d8
 8006264:	08006798 	.word	0x08006798

08006268 <_write_r>:
 8006268:	b538      	push	{r3, r4, r5, lr}
 800626a:	4d07      	ldr	r5, [pc, #28]	; (8006288 <_write_r+0x20>)
 800626c:	4604      	mov	r4, r0
 800626e:	4608      	mov	r0, r1
 8006270:	4611      	mov	r1, r2
 8006272:	2200      	movs	r2, #0
 8006274:	602a      	str	r2, [r5, #0]
 8006276:	461a      	mov	r2, r3
 8006278:	f7fa fb6e 	bl	8000958 <_write>
 800627c:	1c43      	adds	r3, r0, #1
 800627e:	d102      	bne.n	8006286 <_write_r+0x1e>
 8006280:	682b      	ldr	r3, [r5, #0]
 8006282:	b103      	cbz	r3, 8006286 <_write_r+0x1e>
 8006284:	6023      	str	r3, [r4, #0]
 8006286:	bd38      	pop	{r3, r4, r5, pc}
 8006288:	200002cc 	.word	0x200002cc

0800628c <__swsetup_r>:
 800628c:	4b32      	ldr	r3, [pc, #200]	; (8006358 <__swsetup_r+0xcc>)
 800628e:	b570      	push	{r4, r5, r6, lr}
 8006290:	681d      	ldr	r5, [r3, #0]
 8006292:	4606      	mov	r6, r0
 8006294:	460c      	mov	r4, r1
 8006296:	b125      	cbz	r5, 80062a2 <__swsetup_r+0x16>
 8006298:	69ab      	ldr	r3, [r5, #24]
 800629a:	b913      	cbnz	r3, 80062a2 <__swsetup_r+0x16>
 800629c:	4628      	mov	r0, r5
 800629e:	f7ff fb55 	bl	800594c <__sinit>
 80062a2:	4b2e      	ldr	r3, [pc, #184]	; (800635c <__swsetup_r+0xd0>)
 80062a4:	429c      	cmp	r4, r3
 80062a6:	d10f      	bne.n	80062c8 <__swsetup_r+0x3c>
 80062a8:	686c      	ldr	r4, [r5, #4]
 80062aa:	89a3      	ldrh	r3, [r4, #12]
 80062ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80062b0:	0719      	lsls	r1, r3, #28
 80062b2:	d42c      	bmi.n	800630e <__swsetup_r+0x82>
 80062b4:	06dd      	lsls	r5, r3, #27
 80062b6:	d411      	bmi.n	80062dc <__swsetup_r+0x50>
 80062b8:	2309      	movs	r3, #9
 80062ba:	6033      	str	r3, [r6, #0]
 80062bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80062c0:	81a3      	strh	r3, [r4, #12]
 80062c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80062c6:	e03e      	b.n	8006346 <__swsetup_r+0xba>
 80062c8:	4b25      	ldr	r3, [pc, #148]	; (8006360 <__swsetup_r+0xd4>)
 80062ca:	429c      	cmp	r4, r3
 80062cc:	d101      	bne.n	80062d2 <__swsetup_r+0x46>
 80062ce:	68ac      	ldr	r4, [r5, #8]
 80062d0:	e7eb      	b.n	80062aa <__swsetup_r+0x1e>
 80062d2:	4b24      	ldr	r3, [pc, #144]	; (8006364 <__swsetup_r+0xd8>)
 80062d4:	429c      	cmp	r4, r3
 80062d6:	bf08      	it	eq
 80062d8:	68ec      	ldreq	r4, [r5, #12]
 80062da:	e7e6      	b.n	80062aa <__swsetup_r+0x1e>
 80062dc:	0758      	lsls	r0, r3, #29
 80062de:	d512      	bpl.n	8006306 <__swsetup_r+0x7a>
 80062e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80062e2:	b141      	cbz	r1, 80062f6 <__swsetup_r+0x6a>
 80062e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80062e8:	4299      	cmp	r1, r3
 80062ea:	d002      	beq.n	80062f2 <__swsetup_r+0x66>
 80062ec:	4630      	mov	r0, r6
 80062ee:	f000 f98f 	bl	8006610 <_free_r>
 80062f2:	2300      	movs	r3, #0
 80062f4:	6363      	str	r3, [r4, #52]	; 0x34
 80062f6:	89a3      	ldrh	r3, [r4, #12]
 80062f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80062fc:	81a3      	strh	r3, [r4, #12]
 80062fe:	2300      	movs	r3, #0
 8006300:	6063      	str	r3, [r4, #4]
 8006302:	6923      	ldr	r3, [r4, #16]
 8006304:	6023      	str	r3, [r4, #0]
 8006306:	89a3      	ldrh	r3, [r4, #12]
 8006308:	f043 0308 	orr.w	r3, r3, #8
 800630c:	81a3      	strh	r3, [r4, #12]
 800630e:	6923      	ldr	r3, [r4, #16]
 8006310:	b94b      	cbnz	r3, 8006326 <__swsetup_r+0x9a>
 8006312:	89a3      	ldrh	r3, [r4, #12]
 8006314:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006318:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800631c:	d003      	beq.n	8006326 <__swsetup_r+0x9a>
 800631e:	4621      	mov	r1, r4
 8006320:	4630      	mov	r0, r6
 8006322:	f000 f929 	bl	8006578 <__smakebuf_r>
 8006326:	89a0      	ldrh	r0, [r4, #12]
 8006328:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800632c:	f010 0301 	ands.w	r3, r0, #1
 8006330:	d00a      	beq.n	8006348 <__swsetup_r+0xbc>
 8006332:	2300      	movs	r3, #0
 8006334:	60a3      	str	r3, [r4, #8]
 8006336:	6963      	ldr	r3, [r4, #20]
 8006338:	425b      	negs	r3, r3
 800633a:	61a3      	str	r3, [r4, #24]
 800633c:	6923      	ldr	r3, [r4, #16]
 800633e:	b943      	cbnz	r3, 8006352 <__swsetup_r+0xc6>
 8006340:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006344:	d1ba      	bne.n	80062bc <__swsetup_r+0x30>
 8006346:	bd70      	pop	{r4, r5, r6, pc}
 8006348:	0781      	lsls	r1, r0, #30
 800634a:	bf58      	it	pl
 800634c:	6963      	ldrpl	r3, [r4, #20]
 800634e:	60a3      	str	r3, [r4, #8]
 8006350:	e7f4      	b.n	800633c <__swsetup_r+0xb0>
 8006352:	2000      	movs	r0, #0
 8006354:	e7f7      	b.n	8006346 <__swsetup_r+0xba>
 8006356:	bf00      	nop
 8006358:	2000000c 	.word	0x2000000c
 800635c:	080067b8 	.word	0x080067b8
 8006360:	080067d8 	.word	0x080067d8
 8006364:	08006798 	.word	0x08006798

08006368 <_close_r>:
 8006368:	b538      	push	{r3, r4, r5, lr}
 800636a:	4d06      	ldr	r5, [pc, #24]	; (8006384 <_close_r+0x1c>)
 800636c:	2300      	movs	r3, #0
 800636e:	4604      	mov	r4, r0
 8006370:	4608      	mov	r0, r1
 8006372:	602b      	str	r3, [r5, #0]
 8006374:	f7fa fc75 	bl	8000c62 <_close>
 8006378:	1c43      	adds	r3, r0, #1
 800637a:	d102      	bne.n	8006382 <_close_r+0x1a>
 800637c:	682b      	ldr	r3, [r5, #0]
 800637e:	b103      	cbz	r3, 8006382 <_close_r+0x1a>
 8006380:	6023      	str	r3, [r4, #0]
 8006382:	bd38      	pop	{r3, r4, r5, pc}
 8006384:	200002cc 	.word	0x200002cc

08006388 <__sflush_r>:
 8006388:	898a      	ldrh	r2, [r1, #12]
 800638a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800638e:	4605      	mov	r5, r0
 8006390:	0710      	lsls	r0, r2, #28
 8006392:	460c      	mov	r4, r1
 8006394:	d458      	bmi.n	8006448 <__sflush_r+0xc0>
 8006396:	684b      	ldr	r3, [r1, #4]
 8006398:	2b00      	cmp	r3, #0
 800639a:	dc05      	bgt.n	80063a8 <__sflush_r+0x20>
 800639c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800639e:	2b00      	cmp	r3, #0
 80063a0:	dc02      	bgt.n	80063a8 <__sflush_r+0x20>
 80063a2:	2000      	movs	r0, #0
 80063a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063aa:	2e00      	cmp	r6, #0
 80063ac:	d0f9      	beq.n	80063a2 <__sflush_r+0x1a>
 80063ae:	2300      	movs	r3, #0
 80063b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80063b4:	682f      	ldr	r7, [r5, #0]
 80063b6:	602b      	str	r3, [r5, #0]
 80063b8:	d032      	beq.n	8006420 <__sflush_r+0x98>
 80063ba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80063bc:	89a3      	ldrh	r3, [r4, #12]
 80063be:	075a      	lsls	r2, r3, #29
 80063c0:	d505      	bpl.n	80063ce <__sflush_r+0x46>
 80063c2:	6863      	ldr	r3, [r4, #4]
 80063c4:	1ac0      	subs	r0, r0, r3
 80063c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80063c8:	b10b      	cbz	r3, 80063ce <__sflush_r+0x46>
 80063ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80063cc:	1ac0      	subs	r0, r0, r3
 80063ce:	2300      	movs	r3, #0
 80063d0:	4602      	mov	r2, r0
 80063d2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063d4:	6a21      	ldr	r1, [r4, #32]
 80063d6:	4628      	mov	r0, r5
 80063d8:	47b0      	blx	r6
 80063da:	1c43      	adds	r3, r0, #1
 80063dc:	89a3      	ldrh	r3, [r4, #12]
 80063de:	d106      	bne.n	80063ee <__sflush_r+0x66>
 80063e0:	6829      	ldr	r1, [r5, #0]
 80063e2:	291d      	cmp	r1, #29
 80063e4:	d82c      	bhi.n	8006440 <__sflush_r+0xb8>
 80063e6:	4a2a      	ldr	r2, [pc, #168]	; (8006490 <__sflush_r+0x108>)
 80063e8:	40ca      	lsrs	r2, r1
 80063ea:	07d6      	lsls	r6, r2, #31
 80063ec:	d528      	bpl.n	8006440 <__sflush_r+0xb8>
 80063ee:	2200      	movs	r2, #0
 80063f0:	6062      	str	r2, [r4, #4]
 80063f2:	04d9      	lsls	r1, r3, #19
 80063f4:	6922      	ldr	r2, [r4, #16]
 80063f6:	6022      	str	r2, [r4, #0]
 80063f8:	d504      	bpl.n	8006404 <__sflush_r+0x7c>
 80063fa:	1c42      	adds	r2, r0, #1
 80063fc:	d101      	bne.n	8006402 <__sflush_r+0x7a>
 80063fe:	682b      	ldr	r3, [r5, #0]
 8006400:	b903      	cbnz	r3, 8006404 <__sflush_r+0x7c>
 8006402:	6560      	str	r0, [r4, #84]	; 0x54
 8006404:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006406:	602f      	str	r7, [r5, #0]
 8006408:	2900      	cmp	r1, #0
 800640a:	d0ca      	beq.n	80063a2 <__sflush_r+0x1a>
 800640c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006410:	4299      	cmp	r1, r3
 8006412:	d002      	beq.n	800641a <__sflush_r+0x92>
 8006414:	4628      	mov	r0, r5
 8006416:	f000 f8fb 	bl	8006610 <_free_r>
 800641a:	2000      	movs	r0, #0
 800641c:	6360      	str	r0, [r4, #52]	; 0x34
 800641e:	e7c1      	b.n	80063a4 <__sflush_r+0x1c>
 8006420:	6a21      	ldr	r1, [r4, #32]
 8006422:	2301      	movs	r3, #1
 8006424:	4628      	mov	r0, r5
 8006426:	47b0      	blx	r6
 8006428:	1c41      	adds	r1, r0, #1
 800642a:	d1c7      	bne.n	80063bc <__sflush_r+0x34>
 800642c:	682b      	ldr	r3, [r5, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d0c4      	beq.n	80063bc <__sflush_r+0x34>
 8006432:	2b1d      	cmp	r3, #29
 8006434:	d001      	beq.n	800643a <__sflush_r+0xb2>
 8006436:	2b16      	cmp	r3, #22
 8006438:	d101      	bne.n	800643e <__sflush_r+0xb6>
 800643a:	602f      	str	r7, [r5, #0]
 800643c:	e7b1      	b.n	80063a2 <__sflush_r+0x1a>
 800643e:	89a3      	ldrh	r3, [r4, #12]
 8006440:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006444:	81a3      	strh	r3, [r4, #12]
 8006446:	e7ad      	b.n	80063a4 <__sflush_r+0x1c>
 8006448:	690f      	ldr	r7, [r1, #16]
 800644a:	2f00      	cmp	r7, #0
 800644c:	d0a9      	beq.n	80063a2 <__sflush_r+0x1a>
 800644e:	0793      	lsls	r3, r2, #30
 8006450:	680e      	ldr	r6, [r1, #0]
 8006452:	bf08      	it	eq
 8006454:	694b      	ldreq	r3, [r1, #20]
 8006456:	600f      	str	r7, [r1, #0]
 8006458:	bf18      	it	ne
 800645a:	2300      	movne	r3, #0
 800645c:	eba6 0807 	sub.w	r8, r6, r7
 8006460:	608b      	str	r3, [r1, #8]
 8006462:	f1b8 0f00 	cmp.w	r8, #0
 8006466:	dd9c      	ble.n	80063a2 <__sflush_r+0x1a>
 8006468:	6a21      	ldr	r1, [r4, #32]
 800646a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800646c:	4643      	mov	r3, r8
 800646e:	463a      	mov	r2, r7
 8006470:	4628      	mov	r0, r5
 8006472:	47b0      	blx	r6
 8006474:	2800      	cmp	r0, #0
 8006476:	dc06      	bgt.n	8006486 <__sflush_r+0xfe>
 8006478:	89a3      	ldrh	r3, [r4, #12]
 800647a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800647e:	81a3      	strh	r3, [r4, #12]
 8006480:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006484:	e78e      	b.n	80063a4 <__sflush_r+0x1c>
 8006486:	4407      	add	r7, r0
 8006488:	eba8 0800 	sub.w	r8, r8, r0
 800648c:	e7e9      	b.n	8006462 <__sflush_r+0xda>
 800648e:	bf00      	nop
 8006490:	20400001 	.word	0x20400001

08006494 <_fflush_r>:
 8006494:	b538      	push	{r3, r4, r5, lr}
 8006496:	690b      	ldr	r3, [r1, #16]
 8006498:	4605      	mov	r5, r0
 800649a:	460c      	mov	r4, r1
 800649c:	b913      	cbnz	r3, 80064a4 <_fflush_r+0x10>
 800649e:	2500      	movs	r5, #0
 80064a0:	4628      	mov	r0, r5
 80064a2:	bd38      	pop	{r3, r4, r5, pc}
 80064a4:	b118      	cbz	r0, 80064ae <_fflush_r+0x1a>
 80064a6:	6983      	ldr	r3, [r0, #24]
 80064a8:	b90b      	cbnz	r3, 80064ae <_fflush_r+0x1a>
 80064aa:	f7ff fa4f 	bl	800594c <__sinit>
 80064ae:	4b14      	ldr	r3, [pc, #80]	; (8006500 <_fflush_r+0x6c>)
 80064b0:	429c      	cmp	r4, r3
 80064b2:	d11b      	bne.n	80064ec <_fflush_r+0x58>
 80064b4:	686c      	ldr	r4, [r5, #4]
 80064b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d0ef      	beq.n	800649e <_fflush_r+0xa>
 80064be:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80064c0:	07d0      	lsls	r0, r2, #31
 80064c2:	d404      	bmi.n	80064ce <_fflush_r+0x3a>
 80064c4:	0599      	lsls	r1, r3, #22
 80064c6:	d402      	bmi.n	80064ce <_fflush_r+0x3a>
 80064c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064ca:	f7ff fadd 	bl	8005a88 <__retarget_lock_acquire_recursive>
 80064ce:	4628      	mov	r0, r5
 80064d0:	4621      	mov	r1, r4
 80064d2:	f7ff ff59 	bl	8006388 <__sflush_r>
 80064d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064d8:	07da      	lsls	r2, r3, #31
 80064da:	4605      	mov	r5, r0
 80064dc:	d4e0      	bmi.n	80064a0 <_fflush_r+0xc>
 80064de:	89a3      	ldrh	r3, [r4, #12]
 80064e0:	059b      	lsls	r3, r3, #22
 80064e2:	d4dd      	bmi.n	80064a0 <_fflush_r+0xc>
 80064e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064e6:	f7ff fad0 	bl	8005a8a <__retarget_lock_release_recursive>
 80064ea:	e7d9      	b.n	80064a0 <_fflush_r+0xc>
 80064ec:	4b05      	ldr	r3, [pc, #20]	; (8006504 <_fflush_r+0x70>)
 80064ee:	429c      	cmp	r4, r3
 80064f0:	d101      	bne.n	80064f6 <_fflush_r+0x62>
 80064f2:	68ac      	ldr	r4, [r5, #8]
 80064f4:	e7df      	b.n	80064b6 <_fflush_r+0x22>
 80064f6:	4b04      	ldr	r3, [pc, #16]	; (8006508 <_fflush_r+0x74>)
 80064f8:	429c      	cmp	r4, r3
 80064fa:	bf08      	it	eq
 80064fc:	68ec      	ldreq	r4, [r5, #12]
 80064fe:	e7da      	b.n	80064b6 <_fflush_r+0x22>
 8006500:	080067b8 	.word	0x080067b8
 8006504:	080067d8 	.word	0x080067d8
 8006508:	08006798 	.word	0x08006798

0800650c <_lseek_r>:
 800650c:	b538      	push	{r3, r4, r5, lr}
 800650e:	4d07      	ldr	r5, [pc, #28]	; (800652c <_lseek_r+0x20>)
 8006510:	4604      	mov	r4, r0
 8006512:	4608      	mov	r0, r1
 8006514:	4611      	mov	r1, r2
 8006516:	2200      	movs	r2, #0
 8006518:	602a      	str	r2, [r5, #0]
 800651a:	461a      	mov	r2, r3
 800651c:	f7fa fbc8 	bl	8000cb0 <_lseek>
 8006520:	1c43      	adds	r3, r0, #1
 8006522:	d102      	bne.n	800652a <_lseek_r+0x1e>
 8006524:	682b      	ldr	r3, [r5, #0]
 8006526:	b103      	cbz	r3, 800652a <_lseek_r+0x1e>
 8006528:	6023      	str	r3, [r4, #0]
 800652a:	bd38      	pop	{r3, r4, r5, pc}
 800652c:	200002cc 	.word	0x200002cc

08006530 <__swhatbuf_r>:
 8006530:	b570      	push	{r4, r5, r6, lr}
 8006532:	460e      	mov	r6, r1
 8006534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006538:	2900      	cmp	r1, #0
 800653a:	b096      	sub	sp, #88	; 0x58
 800653c:	4614      	mov	r4, r2
 800653e:	461d      	mov	r5, r3
 8006540:	da07      	bge.n	8006552 <__swhatbuf_r+0x22>
 8006542:	2300      	movs	r3, #0
 8006544:	602b      	str	r3, [r5, #0]
 8006546:	89b3      	ldrh	r3, [r6, #12]
 8006548:	061a      	lsls	r2, r3, #24
 800654a:	d410      	bmi.n	800656e <__swhatbuf_r+0x3e>
 800654c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006550:	e00e      	b.n	8006570 <__swhatbuf_r+0x40>
 8006552:	466a      	mov	r2, sp
 8006554:	f000 f8be 	bl	80066d4 <_fstat_r>
 8006558:	2800      	cmp	r0, #0
 800655a:	dbf2      	blt.n	8006542 <__swhatbuf_r+0x12>
 800655c:	9a01      	ldr	r2, [sp, #4]
 800655e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006562:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006566:	425a      	negs	r2, r3
 8006568:	415a      	adcs	r2, r3
 800656a:	602a      	str	r2, [r5, #0]
 800656c:	e7ee      	b.n	800654c <__swhatbuf_r+0x1c>
 800656e:	2340      	movs	r3, #64	; 0x40
 8006570:	2000      	movs	r0, #0
 8006572:	6023      	str	r3, [r4, #0]
 8006574:	b016      	add	sp, #88	; 0x58
 8006576:	bd70      	pop	{r4, r5, r6, pc}

08006578 <__smakebuf_r>:
 8006578:	898b      	ldrh	r3, [r1, #12]
 800657a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800657c:	079d      	lsls	r5, r3, #30
 800657e:	4606      	mov	r6, r0
 8006580:	460c      	mov	r4, r1
 8006582:	d507      	bpl.n	8006594 <__smakebuf_r+0x1c>
 8006584:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006588:	6023      	str	r3, [r4, #0]
 800658a:	6123      	str	r3, [r4, #16]
 800658c:	2301      	movs	r3, #1
 800658e:	6163      	str	r3, [r4, #20]
 8006590:	b002      	add	sp, #8
 8006592:	bd70      	pop	{r4, r5, r6, pc}
 8006594:	ab01      	add	r3, sp, #4
 8006596:	466a      	mov	r2, sp
 8006598:	f7ff ffca 	bl	8006530 <__swhatbuf_r>
 800659c:	9900      	ldr	r1, [sp, #0]
 800659e:	4605      	mov	r5, r0
 80065a0:	4630      	mov	r0, r6
 80065a2:	f7ff fa73 	bl	8005a8c <_malloc_r>
 80065a6:	b948      	cbnz	r0, 80065bc <__smakebuf_r+0x44>
 80065a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065ac:	059a      	lsls	r2, r3, #22
 80065ae:	d4ef      	bmi.n	8006590 <__smakebuf_r+0x18>
 80065b0:	f023 0303 	bic.w	r3, r3, #3
 80065b4:	f043 0302 	orr.w	r3, r3, #2
 80065b8:	81a3      	strh	r3, [r4, #12]
 80065ba:	e7e3      	b.n	8006584 <__smakebuf_r+0xc>
 80065bc:	4b0d      	ldr	r3, [pc, #52]	; (80065f4 <__smakebuf_r+0x7c>)
 80065be:	62b3      	str	r3, [r6, #40]	; 0x28
 80065c0:	89a3      	ldrh	r3, [r4, #12]
 80065c2:	6020      	str	r0, [r4, #0]
 80065c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065c8:	81a3      	strh	r3, [r4, #12]
 80065ca:	9b00      	ldr	r3, [sp, #0]
 80065cc:	6163      	str	r3, [r4, #20]
 80065ce:	9b01      	ldr	r3, [sp, #4]
 80065d0:	6120      	str	r0, [r4, #16]
 80065d2:	b15b      	cbz	r3, 80065ec <__smakebuf_r+0x74>
 80065d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065d8:	4630      	mov	r0, r6
 80065da:	f000 f88d 	bl	80066f8 <_isatty_r>
 80065de:	b128      	cbz	r0, 80065ec <__smakebuf_r+0x74>
 80065e0:	89a3      	ldrh	r3, [r4, #12]
 80065e2:	f023 0303 	bic.w	r3, r3, #3
 80065e6:	f043 0301 	orr.w	r3, r3, #1
 80065ea:	81a3      	strh	r3, [r4, #12]
 80065ec:	89a0      	ldrh	r0, [r4, #12]
 80065ee:	4305      	orrs	r5, r0
 80065f0:	81a5      	strh	r5, [r4, #12]
 80065f2:	e7cd      	b.n	8006590 <__smakebuf_r+0x18>
 80065f4:	080058e5 	.word	0x080058e5

080065f8 <__malloc_lock>:
 80065f8:	4801      	ldr	r0, [pc, #4]	; (8006600 <__malloc_lock+0x8>)
 80065fa:	f7ff ba45 	b.w	8005a88 <__retarget_lock_acquire_recursive>
 80065fe:	bf00      	nop
 8006600:	200002c4 	.word	0x200002c4

08006604 <__malloc_unlock>:
 8006604:	4801      	ldr	r0, [pc, #4]	; (800660c <__malloc_unlock+0x8>)
 8006606:	f7ff ba40 	b.w	8005a8a <__retarget_lock_release_recursive>
 800660a:	bf00      	nop
 800660c:	200002c4 	.word	0x200002c4

08006610 <_free_r>:
 8006610:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006612:	2900      	cmp	r1, #0
 8006614:	d048      	beq.n	80066a8 <_free_r+0x98>
 8006616:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800661a:	9001      	str	r0, [sp, #4]
 800661c:	2b00      	cmp	r3, #0
 800661e:	f1a1 0404 	sub.w	r4, r1, #4
 8006622:	bfb8      	it	lt
 8006624:	18e4      	addlt	r4, r4, r3
 8006626:	f7ff ffe7 	bl	80065f8 <__malloc_lock>
 800662a:	4a20      	ldr	r2, [pc, #128]	; (80066ac <_free_r+0x9c>)
 800662c:	9801      	ldr	r0, [sp, #4]
 800662e:	6813      	ldr	r3, [r2, #0]
 8006630:	4615      	mov	r5, r2
 8006632:	b933      	cbnz	r3, 8006642 <_free_r+0x32>
 8006634:	6063      	str	r3, [r4, #4]
 8006636:	6014      	str	r4, [r2, #0]
 8006638:	b003      	add	sp, #12
 800663a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800663e:	f7ff bfe1 	b.w	8006604 <__malloc_unlock>
 8006642:	42a3      	cmp	r3, r4
 8006644:	d90b      	bls.n	800665e <_free_r+0x4e>
 8006646:	6821      	ldr	r1, [r4, #0]
 8006648:	1862      	adds	r2, r4, r1
 800664a:	4293      	cmp	r3, r2
 800664c:	bf04      	itt	eq
 800664e:	681a      	ldreq	r2, [r3, #0]
 8006650:	685b      	ldreq	r3, [r3, #4]
 8006652:	6063      	str	r3, [r4, #4]
 8006654:	bf04      	itt	eq
 8006656:	1852      	addeq	r2, r2, r1
 8006658:	6022      	streq	r2, [r4, #0]
 800665a:	602c      	str	r4, [r5, #0]
 800665c:	e7ec      	b.n	8006638 <_free_r+0x28>
 800665e:	461a      	mov	r2, r3
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	b10b      	cbz	r3, 8006668 <_free_r+0x58>
 8006664:	42a3      	cmp	r3, r4
 8006666:	d9fa      	bls.n	800665e <_free_r+0x4e>
 8006668:	6811      	ldr	r1, [r2, #0]
 800666a:	1855      	adds	r5, r2, r1
 800666c:	42a5      	cmp	r5, r4
 800666e:	d10b      	bne.n	8006688 <_free_r+0x78>
 8006670:	6824      	ldr	r4, [r4, #0]
 8006672:	4421      	add	r1, r4
 8006674:	1854      	adds	r4, r2, r1
 8006676:	42a3      	cmp	r3, r4
 8006678:	6011      	str	r1, [r2, #0]
 800667a:	d1dd      	bne.n	8006638 <_free_r+0x28>
 800667c:	681c      	ldr	r4, [r3, #0]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	6053      	str	r3, [r2, #4]
 8006682:	4421      	add	r1, r4
 8006684:	6011      	str	r1, [r2, #0]
 8006686:	e7d7      	b.n	8006638 <_free_r+0x28>
 8006688:	d902      	bls.n	8006690 <_free_r+0x80>
 800668a:	230c      	movs	r3, #12
 800668c:	6003      	str	r3, [r0, #0]
 800668e:	e7d3      	b.n	8006638 <_free_r+0x28>
 8006690:	6825      	ldr	r5, [r4, #0]
 8006692:	1961      	adds	r1, r4, r5
 8006694:	428b      	cmp	r3, r1
 8006696:	bf04      	itt	eq
 8006698:	6819      	ldreq	r1, [r3, #0]
 800669a:	685b      	ldreq	r3, [r3, #4]
 800669c:	6063      	str	r3, [r4, #4]
 800669e:	bf04      	itt	eq
 80066a0:	1949      	addeq	r1, r1, r5
 80066a2:	6021      	streq	r1, [r4, #0]
 80066a4:	6054      	str	r4, [r2, #4]
 80066a6:	e7c7      	b.n	8006638 <_free_r+0x28>
 80066a8:	b003      	add	sp, #12
 80066aa:	bd30      	pop	{r4, r5, pc}
 80066ac:	2000009c 	.word	0x2000009c

080066b0 <_read_r>:
 80066b0:	b538      	push	{r3, r4, r5, lr}
 80066b2:	4d07      	ldr	r5, [pc, #28]	; (80066d0 <_read_r+0x20>)
 80066b4:	4604      	mov	r4, r0
 80066b6:	4608      	mov	r0, r1
 80066b8:	4611      	mov	r1, r2
 80066ba:	2200      	movs	r2, #0
 80066bc:	602a      	str	r2, [r5, #0]
 80066be:	461a      	mov	r2, r3
 80066c0:	f7fa fab2 	bl	8000c28 <_read>
 80066c4:	1c43      	adds	r3, r0, #1
 80066c6:	d102      	bne.n	80066ce <_read_r+0x1e>
 80066c8:	682b      	ldr	r3, [r5, #0]
 80066ca:	b103      	cbz	r3, 80066ce <_read_r+0x1e>
 80066cc:	6023      	str	r3, [r4, #0]
 80066ce:	bd38      	pop	{r3, r4, r5, pc}
 80066d0:	200002cc 	.word	0x200002cc

080066d4 <_fstat_r>:
 80066d4:	b538      	push	{r3, r4, r5, lr}
 80066d6:	4d07      	ldr	r5, [pc, #28]	; (80066f4 <_fstat_r+0x20>)
 80066d8:	2300      	movs	r3, #0
 80066da:	4604      	mov	r4, r0
 80066dc:	4608      	mov	r0, r1
 80066de:	4611      	mov	r1, r2
 80066e0:	602b      	str	r3, [r5, #0]
 80066e2:	f7fa faca 	bl	8000c7a <_fstat>
 80066e6:	1c43      	adds	r3, r0, #1
 80066e8:	d102      	bne.n	80066f0 <_fstat_r+0x1c>
 80066ea:	682b      	ldr	r3, [r5, #0]
 80066ec:	b103      	cbz	r3, 80066f0 <_fstat_r+0x1c>
 80066ee:	6023      	str	r3, [r4, #0]
 80066f0:	bd38      	pop	{r3, r4, r5, pc}
 80066f2:	bf00      	nop
 80066f4:	200002cc 	.word	0x200002cc

080066f8 <_isatty_r>:
 80066f8:	b538      	push	{r3, r4, r5, lr}
 80066fa:	4d06      	ldr	r5, [pc, #24]	; (8006714 <_isatty_r+0x1c>)
 80066fc:	2300      	movs	r3, #0
 80066fe:	4604      	mov	r4, r0
 8006700:	4608      	mov	r0, r1
 8006702:	602b      	str	r3, [r5, #0]
 8006704:	f7fa fac9 	bl	8000c9a <_isatty>
 8006708:	1c43      	adds	r3, r0, #1
 800670a:	d102      	bne.n	8006712 <_isatty_r+0x1a>
 800670c:	682b      	ldr	r3, [r5, #0]
 800670e:	b103      	cbz	r3, 8006712 <_isatty_r+0x1a>
 8006710:	6023      	str	r3, [r4, #0]
 8006712:	bd38      	pop	{r3, r4, r5, pc}
 8006714:	200002cc 	.word	0x200002cc

08006718 <_init>:
 8006718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800671a:	bf00      	nop
 800671c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800671e:	bc08      	pop	{r3}
 8006720:	469e      	mov	lr, r3
 8006722:	4770      	bx	lr

08006724 <_fini>:
 8006724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006726:	bf00      	nop
 8006728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800672a:	bc08      	pop	{r3}
 800672c:	469e      	mov	lr, r3
 800672e:	4770      	bx	lr
