<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html dir="ltr" lang="en-us">

<head>
<link href="../../SM_Website_Style/SM_css.css" rel="stylesheet" type="text/css">

 <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
 <title>Website of Prof. Saraju P. Mohanty</title>
</head>


  <!--
  <meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1"><title>Website of Prof. Saraju Mohanty</title>




  <meta name="GENERATOR" content="OpenOffice.org 3.4  (Win32)">


  <meta name="CREATED" content="0;0">


  <meta name="CHANGED" content="20120901;16430329">


  <style type="text/css">
	<!--
		P { color: #000000 }
		TD P { color: #000000 }
		A:link {
	color: blue
}
		A:visited {
	color: green
}
a:hover {
	color: blue;
}
a:active {
	color: blue;
}

	</style>

  <meta content="Prof. Saraju Mohanty" name="author"></head><body link="blue" vlink="green" alink="blue" style="color: rgb(0, 0, 0); background-color: rgb(255, 255, 255);">
<p style="font-family: Helvetica,Arial,sans-serif;">
</p>

<marquee bgcolor="#008000" scrollamount="6" style="font-family: Helvetica,Arial,sans-serif; font-size: 36pt;" align="center">Welcome to the Website of Prof. Saraju Mohanty</marquee>

<br style="font-family: Helvetica,Arial,sans-serif;">

<br style="font-family: Helvetica,Arial,sans-serif;">

<table style="text-align: left; width: 100%; margin-left: auto; margin-right: auto; font-family: Helvetica,Arial,sans-serif;" border="1" cellspacing="0">

  <tbody>
    <tr>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../index.html">Home</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Contact_Information.html">Contact Information</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Mohanty_Curriculum_Vitae.pdf">Curriculum Vitae</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Projects.html">Projects</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Patents.html">Patents</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Books.html">Books</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Publications.html">Publications</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Presentations.html">Presentations</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Research.html">Research</a></td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Teaching.html">Teaching</a></td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../News.html">News</a></td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="../../Journal_Conference_Links.html">Journal/Conference Links</a></td>
    </tr>
  </tbody>
</table>
-->


<body>
<div class="container">
<div align="center"><br style="font-family: Helvetica,Arial,sans-serif;"> </div>
  <header>
    <div class="primary_header_home">
      <h1 class="title"> Welcome to Website of Prof. Saraju P. Mohanty </h1>
    </div>

    <nav class="secondary_header_home"  id="menu">
      <ul>
        <li><a href="../../index.html">Home</a></li>
        <li><a href="../../Contact_Information.html">Contact</a></li>
        <li><a href="../../CV_Resume.html">CV/Resume</a></li>
        <li><a href="../../Projects.html">Projects</a></li>
        <li><a href="../../Patents.html">Patents</a></li>
        <li><a href="../../Books.html">Books</a></li>
        <li><a href="../../Publications.html">Publications</a></li>
        <li><a href="../../Presentations.html">Presentations</a></li>
        <li><a href="../../Awards_and_Honors.html">Awards/Honors</a></li>
        <li><a href="../../Professional_Leadership.html">Leadership</a></li>
        <li><a href="../../Research.html">Research</a></li>
        <li><a href="../../Teaching.html">Teaching</a></li>
        <li><a href="../../Mentoring.html">Mentoring</a></li>
        <li><a href="../../Philanthrophic_and_Outreach.html">Outreach</a></li>
 		<li><a href="../../News.html">News</a></li>
      </ul>
    </nav>
  </header>
<br style="font-family: Helvetica,Arial,sans-serif;">

<div style="text-align: justify; font-family: Helvetica,Arial,sans-serif;">
<div style="text-align: center;"><font color="#ffffff"><br>
<br>
</font>
<!--<table border="0" cellpadding="20" cellspacing="0" width="50%">-->
  <tbody>
    <tr valign="top">
      <td>
      <p style="text-align: center; font-weight: bold; color: rgb(0, 0, 153);"><big><big><big>NSF
Award CNS-0854182: Infrastructure
Acquisition for Statistical Power, Leakage, and Timing Modeling Towards
Realization of Robust Complex Nanoelectronics Circuits</big></big></big></p>
      <big><big><big> </big></big></big>
      <p align="justify"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"></span></big></p>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr>
            <td style="vertical-align: top;"><div align="center"><a href="http://www.nsf.gov/"><img style="border: 0px solid ; width: 166px; height: 167px;" alt="NSF Logo" src="NSF_Logo.jpg"></a></div></td>
          </tr>
        </tbody>
      </table>
      <p align="justify"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><br>
      </span></big></p>
      <big><big><span style="color: rgb(0, 102, 0); font-weight: bold;">
      </span></big></big>
      <p align="justify"><big><big><span style="color: rgb(0, 102, 0); font-weight: bold;">Project Scope</span></big></big><br>
      </p>
      <p align="justify"><big><span style="line-height: 115%;">Accurate
modeling of power, leakage, and timing while accounting for process
variations is
crucial for making correct decisions on design for manufacturing. There
is
pressing need for statistical power and timing models and estimators
that allow
a design engineer to use the technology and make fast design space
exploration
for power, leakage, and performance at the architecture or system level
without
resorting to a complete synthesis flow, from system to physical level.
Unfortunately, no comprehensive models or tools exist for accurate
estimation
during digital system design when the target technology is nano-CMOS.
Some
forms of the power dissipation, such as junction tunneling, gate-oxide,
and
gate-induced drain leakage have not received much attention.
Process-variation-aware modeling of any of the current components or
timing is
significantly challenging when treated for register-transfer level
(RTL) or
architecture level design. In order to
facilitate the robust design of complex nanoelectronics (nano-CMOS
silicon
dioxide/polysilicon or high-&#954;/metal gate) circuits we propose research
leading
to the development of a 32nm logic library, and associated logic level
and RTL
statistical power, leakage, and delay models.&nbsp;
The educational impact of the project is 3-fold: impact on curricula at
UNT, impact on curricula of other researchers who will use this
infrastructure, and impact on the community colleges around the
Dallas-Fort Worth metroplex. To
conduct research on nanoscale CMOS modeling that can be used for
realization of robust circuits, and to make the deliverables available
to the VLSI and educational communities, the project utilizes the
following infrastructure: </span></big><br>
      </p>
      <ul>
        <li><big>Specialized
equipment to support this research: one each mixed-signal analyzer,
probing station and arbitrary waveform generator for sample data
collection, probing and analysis for comparative validation of models
with actual data.</big></li>
        <li><big>A
high-end, 4 processor server with 16-GB local memory and 4-TB RAID5
storage to be used by 2 faculty members and 10 students for
nanoelectronics data acquisition, control, and storage.</big></li>
        <li><big>Support
for research and development personnel to develop the models and
library, to validate the methodology, to help in writing a designer's
guide, and to maintain the infrastructure.</big></li>
      </ul>
      <p align="justify"><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;">
      </span></big></font></p>
      <p align="justify"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;">Project Personnel</span></big></font></big><font style="color: black;" color="#ffffff">
      </font></p>
      <p align="justify"><font style="color: black;" color="#ffffff">&nbsp;&nbsp;&nbsp;
      <big style="font-weight: bold; color: rgb(0, 0, 153);">Faculty</big>:</font></p>
      <ul>
        <li><big><font style="color: black;" color="#ffffff">Saraju
P. Mohanty (Principal Investigator) -- Contributions to the Project
include: Co-ordinating the overall project, generating new ideas and
themes for publication, writing the research outcomes as papers, and
making conference presentations.<br>
          </font></big></li>
        <li><big><font style="color: black;" color="#ffffff">Elias
Kougianos (Co-Principal Investigator) -- </font></big><font color="#ffffff"><big><font style="color: black;" color="#ffffff">Contributions
to the Project include: </font></big></font><big><font style="color: black;" color="#ffffff">Building the infrastructure,
training students on tools, and writing the research outcomes as
papers.<br>
          </font></big></li>
      </ul>
      <p align="justify"><font style="color: black;" color="#ffffff">&nbsp;&nbsp;&nbsp;
      <big style="font-weight: bold; color: rgb(0, 0, 153);">Students</big>:
      <big>The
contributions include -- Implementing the ideas, generating the
results, compiling results for publication, and making conference
presentations.</big></font><br>
      </p>
      <p align="justify"> </p>
      <p align="justify"><font color="#ffffff"> </font></p>
      <ul>
        <li style="text-align: justify;"><font color="#ffffff"><big><span style="color: rgb(0, 102, 0);"><span style="color: black;"></span></span></big></font><font color="#ffffff"><big style="color: black;">Oghenekarho Okobiah:
Ph.D.(Computer Science and Engineering) candidate,
Dissertation Proposal: "Geostatistical Inspired Metamodeling and
Optimization of Nanoscale Analog Circuits", University of North
Texas, from Spring 2012, </big><big style="color: black;">major
professor - Mohanty,
co-major - Kougianos</big><big><span style="color: black;">. (</span><span style="font-weight: bold; color: rgb(51, 51, 255);">Received
scholarship for ACM A.M. Turing Centenary Celebration 2012</span><span style="color: black;">.)&nbsp;
(</span><span style="font-weight: bold; color: rgb(51, 51, 255);">Received
scholarship for ACM SIGDA Design Automation Summer School 2011</span><span style="color: rgb(0, 102, 0);"><span style="color: black;">.) <br>
          </span></span></big></font></li>
        <li style="text-align: justify;"><font color="#ffffff"><big style="color: black;">Geng Zheng: Ph.D.(Computer Science and
Engineering) candidate, Dissertation Proposal: "Layout-Accurate
Ultra-Fast System Level Design Exploration Through Verilog-AMS",
Department of Computer Science and Engineering,
University of
North Texas, Fall 2011, </big><big style="color: black;">major
professor - Mohanty,
co-major - Kougianos</big><big><span style="color: black;">. (</span><span style="font-weight: bold; color: rgb(51, 51, 255);">Received
scholarship for ACM A.M. Turing Centenary Celebration 2012</span><span style="color: black;">.)&nbsp;
(</span><span style="font-weight: bold; color: rgb(51, 51, 255);">Received
scholarship for ACM SIGDA Design Automation Summer School 2011</span><span style="color: black;">.)</span></big></font></li>
        <li style="text-align: justify;"><font color="#ffffff"><big><span style="color: rgb(0, 102, 0);"><span style="color: black;">Garima
Thakral: Ph. D. (Computer Science and Engineering), </span></span></big></font><font color="#ffffff"><font color="#ffffff"><big><span style="color: black;">Dissertation:
"Process-Voltage-Temperature Aware
Nanoscale Circuit Optimization", Department of Computer Science and
Engineering,
University of North Texas, Fall 2010, major professor - Mohanty,
co-major - Kougianos.</span>&nbsp;</big></font><font color="#ffffff"><font style="color: rgb(0, 0, 153);" color="#ffffff"><big><big><strong><small style="font-weight: normal;"><span style="color: black; font-weight: normal;">(<span style="font-weight: bold; color: rgb(153, 0, 0);">First UNT woman
Computer
Science and Engineering Ph.D. with VLSI specialization.</span>) </span></small></strong></big></big></font></font><font color="#ffffff"><font style="color: rgb(0, 0, 153);" color="#ffffff"><big><big><strong><small style="font-weight: normal;"><span style="color: black; font-weight: normal;">(First Employment: Aperia
Solutions)</span></small></strong></big></big></font></font></font></li>
        <li><font color="#ffffff"><big><span style="color: rgb(0, 102, 0);"><span style="color: black;">Mohana A.
L. Dubasi:<span style="font-weight: bold;"> </span>M. S. (Computer
Engineering), Summer 2011.</span></span></big></font></li>
      </ul>
      <font color="#ffffff"><big><span style="color: rgb(0, 102, 0);"><span style="color: black;"></span></span></big></font><br>
      <big style="color: rgb(0, 0, 153); font-weight: bold;"> </big>
      <p align="justify"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;">Project Publications</span></big></font></big></p>
      <div style="margin-left: 40px;">
      <div style="text-align: justify;"> </div>
      <div style="text-align: justify; color: black;"> </div>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"> </font>
      <ol style="text-align: justify;">
        <li style="text-align: justify;"><span style="font-size: 11pt;"></span>O. Garitselov, <span style="font-weight: bold;">S. P. Mohanty</span>, and E. Kougianos, "<a href="../../Publications_Journals/2012/Mohanty_IEEE-TSM-2012Feb.pdf">A
Comparative Study of Metamodels for Fast and Accurate Simulation of
Nano-CMOS Circuits</a>", <span style="font-style: italic;">IEEE
Transactions on Semiconductor Manufacturing (TSM)</span>, Vol. 25, No.
1, February 2012, pp. 26--36.</li>
        <li style="text-align: justify;"><span style="font-weight: bold;">S. P. Mohanty</span>, J. Singh, E.
Kougianos, and D. K. Pradhan, "<a href="../../Publications_Journals/2012/Mohanty_ASP-JOLPE-2012Jun_PLL-BC-Optimization.pdf">Statistical
DOE-ILP Based Power-Performance-Process (P3) Optimization of Nano-CMOS
SRAM</a>", <span style="font-style: italic;">Elsevier The VLSI
Integration Journal</span>, Vol. 45, No. 1, January 2012, pp. 33--45.</li>
        <li style="text-align: justify;">S. Banerjee, J.
Mathew, <span style="font-weight: bold;">S.
P. Mohanty</span>, D. K. Pradhan, and M. J. Ciesielski, "<a href="../../Publications_Journals/2011/MohantyJOLPE2011Dec.pdf">A
Variation-Aware TED-Based Approach for Nano-CMOS RTL Leakage
Optimization</a>", <span style="font-style: italic;">Special Issue on
VLSI
Design 2011, ASP Journal of Low
Power Electronics (JOLPE)</span>, Vol. 7, No. 4, December 2011, pp.
471--481.</li>
        <li style="text-align: justify;"><span style="font-size: 11pt;">G.
Thakral, S. P. Mohanty, D. K. Pradhan, and
E. Kougianos, "<a href="../../Publications_Journals/2010/MohantyJOLPE2010Oct.pdf">DOE-ILP
Based Simultaneous Power and Read Stability Optimization in Nano-CMOS
SRAM</a>", <span style="font-style: italic;">Special Issue on VLSI
Design 2010,&nbsp;ASP Journal of Low Power Electronics (JOLPE)</span>,
Vol. 6, No. 3, October 2010,&nbsp;</span><span style="font-size: 11pt;">pp.&nbsp;390--400</span><span style="font-size: 11pt;">.</span></li>
        <li style="text-align: justify;"><span style="font-size: 11pt;">S. P. Mohanty and D. K. Pradhan, "<a href="../../Publications_Journals/2010/MohantyJETC2010Jun.pdf">ULS:
A Dual-<span style="font-style: italic;">V<small>th</small></span>/High-&#954;
Nano-CMOS Universal Level Shifter for System-Level Power Management</a>",
          <span style="font-style: italic;">Special Issue on
Design Techniques for Energy Harvesting, ACM Journal on Emerging
Technologies in Computing Systems (JETC)</span>, Vol. 6, No. 2, June
2010, pp. 8:1--8:26.</span></li>
        <li style="text-align: justify;"><span style="font-size: 11pt;">D.
Ghai,<b style=""> </b>S. P. Mohanty, and
E. Kougianos, "<a href="../../Publications_Journals/2010/MohantyIJE2010Apr.pdf">A
Variability Tolerant System-on-Chip Ready Nano-CMOS Analog-to-Digital
Converter
(ADC)</a><span style="color: rgb(43, 43, 43);">",<b> </b></span><i style="">Taylor &amp; Francis International Journal
of Electronics (IJE)</i>, </span><span style="font-size: 11pt;">Vol.
97, No. 4, April 2010, pp. 421--440.</span></li>
        <li style="text-align: justify;">O. Garitselov, <span style="font-weight: bold;">S. P. Mohanty</span>,
E. Kougianos, and G. Zheng, "<a href="../../Publications_Conferences/2012/Mohanty_GLSVLSI2012_PSO.pdf">Particle
Swarm Optimization over
Non-Polynomial Metamodels for Fast Process Variation Resilient Design
of Nano-CMOS PLL</a>", in <span style="font-style: italic;">Proceedings
of the 21st ACM/IEEE Great Lakes Symposium on VLSI (GLSVLSI)</span>,
pp. 255--258, 2012 (<span style="font-weight: bold;">blind review</span>).</li>
        <li style="text-align: justify;">O. Garitselov, <span style="font-weight: bold;">S. P. Mohanty</span>,
E. Kougianos, and O. Okobiah, "<a href="../../Publications_Conferences/2012/Mohanty_ISQED2012_Memetic-PLL.pdf">Metamodel-Assisted
Ultra-Fast Memetic
Optimization of a PLL for WiMax and MMDS Applications</a>", in <span style="font-style: italic;">Proceedings of the 13th IEEE International
Symposium on Quality Electronic Design (ISQED)</span>, pp. 580--585,
2012 (<span style="font-weight: bold;">blind review</span>).</li>
        <li>O. Okobiah, <span style="font-weight: bold;">S. P.
Mohanty</span>,
E. Kougianos, and O. Garitselov, "<a href="../../Publications_Conferences/2012/Mohanty_VLSID2012_Kriging.pdf">Kriging-Assisted
Ultra-Fast
Simulated-Annealing Optimization of a Clamped Bitline Sense Amplifier</a>",
in <span style="font-style: italic;">Proceedings of the 25th IEEE
International Conference on VLSI Design (VLSID)</span>, pp. 310--315,
2012 (<span style="font-weight: bold;">blind review</span>, 71 papers
accepted out of 223 submissions, acceptance rate -- 31.8%).</li>
        <li>O. Garitselov, <span style="font-weight: bold;">S. P.
Mohanty</span>, and E. Kougianos, "<a href="../../Publications_Conferences/2012/Mohanty_VLSID2012_Non-Polynomial.pdf">Fast-Accurate
Non-Polynomial Metamodeling for nano-CMOS PLL Design Optimization</a>",
in <span style="font-style: italic;">Proceedings of the 25th IEEE
International Conference on VLSI Design (VLSID)</span>, pp. 316--321,
2012 (<span style="font-weight: bold;">blind review</span>, 71 papers
accepted out of 223 submissions, acceptance rate -- 31.8%).</li>
        <li style="text-align: justify;"><span style="font-size: 11pt;">S.
Banerjee, J. Mathew, D. K. Pradhan, S. P.
Mohanty, and M. Ciesielski,
"<a href="../../Publications_Conferences/2011/Mohanty_VLSID2011.pdf">Variation-Aware
TED-Based Approach for Nano-CMOS RTL Leakage
Optimization</a>", </span><span style="font-size: 11pt;"> in <span style="font-style: italic;">Proceedings of the 24th IEEE International
Conference on VLSI Design (VLSID)</span>, pp. </span><span style="font-size: 11pt;">304--309</span><span style="font-size: 11pt;">,
2011 (<span style="font-weight: bold;">blind review</span></span><span style="font-size: 11pt;">, 66 papers accepted out of 330 submissions,
acceptance rate -- 20.0%</span><span style="font-size: 11pt;">).</span></li>
        <li style="color: black; text-align: justify;"><font style="font-family: Helvetica,Arial,sans-serif;"><span style="font-size: 11pt;">O. Garitselov, S. P. Mohanty, and E.
Kougianos, "<a href="../../Publications_Conferences/2011/Mohanty_ISQED2011_Metamodeling.pdf">Fast
Optimization of Nano-CMOS Mixed-Signal Circuits Through Accurate
Metamodeling</a>", in <span style="font-style: italic;">Proceedings of
the 12th IEEE International Symposium on Quality Electronic Design
(ISQED)</span>, pp. 405--410, 2011 (<span style="font-weight: bold;">blind
review</span>, 92 regular papers and 34 poster papers accepted out of
290 submissions, acceptance rate - 43.4%).</span></font></li>
        <li style="text-align: justify; color: black;"><span style="font-size: 11pt;">O. Garitselov, S. P. Mohanty, E. Kougianos,
and P. Patra, "<a href="../../Publications_Conferences/2010/MohantyISED2010Metamodeling.pdf">Nano-CMOS
Mixed-Signal Circuit Metamodeling Techniques: A Comparative Study</a>",
in <span style="font-style: italic;">Proceedings of the 1st IEEE
International Symposium on Electronic System Design (ISED)</span>, pp.
191--196, 2010 (<span style="font-weight: bold;">blind review</span>,
41 papers accepted out of 120 submissions, acceptance rate -- 34.1%).</span></li>
        <li style="text-align: justify;"><span style="font-size: 11pt;">S.
Banerjee, J. Mathew, D. K. Pradhan, S. P.
Mohanty, and M. Ciesielski, "<a href="../../Publications_Conferences/2010/MohantyISED2010RTL-Optimization.pdf">A
Taylor Expansion Diagram Approach for Nano-CMOS RTL Leakage Optimization</a>",
in <span style="font-style: italic;">Proceedings of the 1st IEEE
International Symposium on Electronic System Design (ISED)</span>, pp.
71--76, 2010 (<span style="font-weight: bold;">blind review</span>, 41
papers accepted out of 120 submissions, acceptance rate -- 34.1%).</span></li>
        <li style="text-align: justify;"><span style="font-size: 11pt;">J.
Singh, D. S. Aswar, </span><span style="font-size: 11pt;">S. P. Mohanty</span><span style="font-size: 11pt;">, and </span><span style="font-size: 11pt;">D.
K. Pradhan<span style="font-weight: bold;"></span>, "<a href="../../Publications_Conferences/2010/MohantyISQED2010Multi-Port-SRAM.pdf">A
2-Port 6T SRAM Bitcell Design with Multi-Port Capabilities at Reduced
Area Overhead</a>", in <span style="font-style: italic;">Proceedings
of the 11th IEEE International Symposium on Quality Electronic Design
(ISQED)</span>, pp. 131-138, 2010 (<span style="font-weight: bold;">blind
review</span>, 84 regular papers accepted out of 270 submissions,
acceptance rate - 31.1%).</span></li>
        <li style="text-align: justify;"><span style="font-size: 11pt;">G.
Thakral, S. P. Mohanty, D. Ghai, and D. K.
Pradhan, "<a href="../../Publications_Conferences/2010/MohantyISQED2010P3-7T-SRAM-45nm.pdf">P3
(Power-Performance-Process) Optimization of Nano-CMOS SRAM using
Statistical DOE-ILP</a>", in <span style="font-style: italic;">Proceedings
of the 11th IEEE International Symposium on Quality Electronic Design
(ISQED)</span>, pp. 176-183, 2010 (<span style="font-weight: bold;">blind
review</span>, 84 regular papers and 40 poster papers accepted out of
270 submissions, acceptance rate - 45.9%).</span></li>
        <li style="color: black; text-align: justify;"><span style="font-size: 11pt;">G. Thakral, S. P. Mohanty, D. Ghai, and D. K.
Pradhan, "<a href="../../Publications_Conferences/2010/MohantyVLSID2010SRAM.pdf">A
Combined DOE-ILP Based Power and Read Stability Optimization in
Nano-CMOS SRAM</a>", in <span style="font-style: italic;">Proceedings
of the 23rd IEEE International Conference on VLSI Design (VLSID)</span>,
pp. 45--50, 2010 (<span style="font-weight: bold;">blind review</span>,
70 papers accepted out of 320 submissions, acceptance rate - 21.8%).</span></li>
        <li style="text-align: justify;"><big><span style="font-size: 11pt;">S. P. Mohanty, D. Ghai, and E. Kougianos, "<a href="../../Publications_Conferences/2010/MohantyVLSID2010P4VT.pdf">A
P4VT (Power-Performance-Process-Parasitic-Voltage-Temperature) Aware
Dual-<span style="font-style: italic;">V<sub>Th</sub></span> Nano-CMOS
VCO</a>", in <span style="font-style: italic;">Proceedings of the 23rd
IEEE International Conference on VLSI Design (VLSID)</span>, pp.
99-104, 2010 (<span style="font-weight: bold;">blind review</span>, 70
papers accepted out of 320 submissions, acceptance rate - 21.8%).</span></big></li>
        <li style="text-align: justify;"><span style="font-size: 11pt;">S.
P. Mohanty and D. K. Pradhan, "<a href="../../Publications_Conferences/2009/MohantyICIT2009DKCMOS.pdf">Tabu
Search Based Gate Leakage Optimization using DKCMOS Library in
Architecture Synthesis</a>", in <span style="font-style: italic;">Proceedings
of the 12th IEEE International Conference on Information Technology
(ICIT)</span>, pp. 3-9, 2009 (<span style="font-weight: bold;">blind
review</span>, 54 papers accepted out of 148 submissions, acceptance
rate " 36.4%).</span></li>
        <li><span style="font-size: 11pt;"></span><span style="font-size: 11pt;">S. P. Mohanty</span><span style="font-size: 11pt;"> and B. K. Panigrahi, "<a href="../../Publications_Conferences/2009/MohantyBICA2009.pdf">ILP
Based Leakage Optimization
During Nano-CMOS RTL Synthesis: A DOXCMOS Versus DTCMOS Perspective</a>",
in <i style="">Proceedings of the IEEE International
Symposium<span style=""> </span>on Biologically Inspired
Computing And Applications (BICA)</i>, pp. 1367--1372, </span><span style="font-size: 11pt;">2009 </span><span style="font-size: 11pt;">(70
papers accepted out of 130 submissions, acceptance rate -- 53.8%)</span><span style="font-size: 11pt;">.</span></li>
      </ol>
      <big><font style="color: black;" color="#ffffff"><big><span style="font-weight: bold;"></span></big></font></big></div>
      <big><font style="color: black;" color="#ffffff"><big><span style="font-weight: bold;"><br>
      </span></big></font></big><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;">Project Deliverables<br>
      <br>
      </span></big></font></big></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </small></span></big></font></big></font></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);">Logic-Level cell library:<br>
      </small></span></big></font></big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr style="color: black;" align="center">
            <td style="vertical-align: top;"><font style="font-family: Helvetica,Arial,sans-serif;"><big><br>
Gate Oxide Leakage and Propagation Delay of Standard Logic Cells for
45nm CMOS.</big></font></td>
          </tr>
          <tr style="color: black;" align="center">
            <td style="vertical-align: top;"><img style="width: 717px; height: 211px;" alt="Logic-Level_Gate_Leakage_Delay_Table" src="Logic-Level_Gate_Leakage_Delay_Table.jpg"><br>
            </td>
          </tr>
          <tr style="color: black;" align="center">
            <td style="vertical-align: top;"><big><font style="font-family: Helvetica,Arial,sans-serif;"><br>
Gate Leakage and Propagation Delay versus Dielectric Constants for
Universal Logic Cells for 45nm CMOS.</font></big></td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 763px; height: 425px;" alt="Logic-Level_Gate_Leakage_Delay_Vs_Dielectric-Constant" src="Logic-Level_Gate_Leakage_Delay_Vs_Dielectric-Constant.jpg"><br>
            </td>
          </tr>
          <tr style="color: black;" align="center">
            <td style="vertical-align: top;"><big><font style="font-family: Helvetica,Arial,sans-serif;"><br>
Gate Leakage and Propagation Delay versus Dielectric Thickness for
Universal Logic Cells for 45nm CMOS.</font></big></td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 699px; height: 290px;" alt="Logic-Level_Gate_Leakage_Delay_Vs_Dielectric-Thickness" src="Logic-Level_Gate_Leakage_Delay_Vs_Dielectric-Thickness.jpg"><br>
            </td>
          </tr>
          <tr style="color: black;" align="center">
            <td style="vertical-align: top;"><big><font style="font-family: Helvetica,Arial,sans-serif;"><br>
Gate Leakage and Propagation Delay versus Supply Voltage for Universal
Logic Cells for 45nm CMOS.</font></big></td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 694px; height: 281px;" alt="Logic-Level_Gate_Leakage_Delay_Vs_Supply-Voltage" src="Logic-Level_Gate_Leakage_Delay_Vs_Supply-Voltage.jpg"><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Register-Transfer Level (RTL)
component library:<br>
      </small></span></big></font></big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><big><br>
RTL Library for 45nm CMOS for Two Diffeerent Oxide Thickness.</big><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 600px; height: 252px;" alt="RTL_Gate_Leakage_Delay_Library" src="RTL_Gate_Leakage_Delay_Library.jpg"><br>
            </td>
          </tr>
          <tr style="color: black;" align="center">
            <td style="vertical-align: top;"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><span style="color: black;"><br>
RTL Library for 45nm CMOS for Two Diffeerent Dielectric Constants.</span></big></font></td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 850px; height: 253px;" alt="RTL_Gate_Leakage_Delay_Vs_Dielectric-Constant" src="RTL_Gate_Leakage_Delay_Vs_Dielectric-Constant.jpg"><br>
            </td>
          </tr>
        </tbody>
      </table>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Design Optimization
Flows:</small><br>
      </span></big></font></big></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 195px; height: 400px;" alt="Robust Memory Design Flow -- 1" src="7Tsram_design_flow_1.jpg"><br>
            </td>
            <td style="vertical-align: top;"><img style="width: 232px; height: 400px;" alt="Robust Memory Design Flow -- 2" src="7Tsram_design_flow_2.jpg"><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><big>Robust Memory
Design Flow -- 1.<br>
            </big></td>
            <td style="vertical-align: top;"><big>Robust Memory
Design Flow -- 2.<br>
            </big></td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><br>
            <img style="width: 502px; height: 550px;" alt="RTL_Optimization_Flow" src="RTL_Optimization_Flow.jpg"><br>
            </td>
            <td style="vertical-align: top; text-align: center;"><br>
            <img style="width: 377px; height: 550px;" alt="p4vt_single_iteration_physical-design_optimization" src="p4vt_single_iteration_physical-design_optimization.jpg"><br>
            </td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><big>RTL
Optimization Flow for Leakage, Delay, and Yield Tradeoffs.<br>
            </big></td>
            <td style="vertical-align: top; text-align: center;"><big>Fast
Single Iteration Physical Design Optimization Flow.</big><br>
            </td>
          </tr>
        </tbody>
      </table>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </small></span></big></font></big></font></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
Metamodel-Based Design Optimization of Complex
AMS-SoC Components:<br>
      <br>
      </small></span></big></font></big></font></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top;"><img style="width: 574px; height: 600px;" alt="Metamodel-Based_Design_Flow.jpg" src="Metamodel-Based_Design_Flow.jpg"><br>
            </td>
            <td style="vertical-align: top;"><br>
            <br>
            <img style="width: 575px; height: 500px;" alt="Model_Generation_Flow_Polynomial.jpg" src="Model_Generation_Flow_Polynomial.jpg"><br>
            </td>
          </tr>
          <tr align="center">
            <td style="vertical-align: top;"><big>Metamodel Based
Design Optimization Flow.<br>
            </big></td>
            <td style="vertical-align: top;"><big>Metamodel Generation
Flow.<br>
            </big></td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><br>
            <img style="width: 650px; height: 700px;" alt="Simulated_Annealing_Algorithm.jpg" src="Simulated_Annealing_Algorithm.jpg"><br>
            </td>
            <td style="vertical-align: top; text-align: center;"><br>
            <br>
            <br>
            <img style="width: 883px; height: 600px;" alt="ABC_Algorithm.jpg" src="ABC_Algorithm.jpg"><br>
            </td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><big>Sumulation
Annealing based Optimization Algorithm.<br>
            </big></td>
            <td style="vertical-align: top; text-align: center;"><big>Artificial
Bee Colony based Optimization Algorithm.</big><br>
            </td>
          </tr>
        </tbody>
      </table>
      <br>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><br>
      </small></span></big></font></big></font></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
Physical Design of Complex
AMS-SoC Components:<br>
      <br>
      </small></span></big></font></big></font></font>
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr>
            <td style="vertical-align: top; text-align: center;"><br>
            <img style="width: 587px; height: 250px;" alt="Physical-Design_P4VT_VCO_90nm" src="Physical-Design_P4VT_VCO_90nm.jpg"><br>
            </td>
            <td style="vertical-align: top; text-align: center;"><br>
            <br>
            <br>
            <img style="width: 750px; height: 174px;" alt="Physical-Design_ADC_90nm" src="Physical-Design_ADC_90nm.jpg"><br>
            </td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><big>P4VT
Optimal Voltage Controlled Oscillator (VCO) Physical Design for 90nm
CMOS.</big><br>
            </td>
            <td style="vertical-align: top; text-align: center; color: black;"><font style="font-family: Helvetica,Arial,sans-serif;"><big>6-bit Analog to
Digital Converter (ADC) Physical Design for 90nm CMOS.</big></font> </td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><br>
            <br>
            <br>
            <img style="width: 254px; height: 250px;" alt="Physical-Design_Ring_Oscillator_45nm" src="Physical-Design_Ring_Oscillator_45nm.jpg"></font></td>
            <td style="vertical-align: top; text-align: center;"><img style="width: 259px; height: 400px;" alt="PLL_180nm_Layout.jpg" src="PLL_180nm_Layout.jpg"><br>
            </td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center; color: black;"><font style="font-family: Helvetica,Arial,sans-serif;"><big>Ring Oscillator
Physical Design for 45nm CMOS.<br>
            </big></font></td>
            <td style="vertical-align: top; text-align: center;"><font style="font-family: Helvetica,Arial,sans-serif;"><big>Phased-Locked
Loop (PLL) Design for 180nm CMOS.</big></font> </td>
          </tr>
        </tbody>
      </table>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);"><br>
&nbsp;&nbsp;&nbsp; </small></span></big></font></big></font></font><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;"><small style="color: rgb(0, 0, 153);">Nanoelectronics Research and Education
Infrastructure:<br>
      <br>
      </small></span></big></font></big></font></font>
      <div style="margin-left: 40px;"><font style="font-family: Helvetica,Arial,sans-serif; color: black;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;"><big><big><small>The
computational platform described in the following section is a
deliverable to be used for
nanoelectronics modeling, simulation, and optimization by desiign
engineers and researchers.<br>
      <br>
      </small></big></big></font></font></div>
      </font><br>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;">User's Guide for
Design Optimization<br>
&nbsp;&nbsp;&nbsp; <small style="color: rgb(0, 0, 153);">A user's
guide on describing design flow, metamodel&nbsp; creation, and design
optimization is available <a href="../../Projects/CNS_0854182/CNS_0854182_Designer_Guide.pdf">here</a>.</small><br>
      <br>
      </span></big></font></big></font></font>
      <p align="justify"><big><font color="#ffffff"><big><span style="color: rgb(0, 102, 0); font-weight: bold;">Project
Infrastructures</span></big></font></big></p>
      <p align="justify"><font color="#ffffff"><font style="color: black;" color="#ffffff"><big style="font-weight: bold; color: rgb(0, 0, 153);">&nbsp;&nbsp;&nbsp;
High-End Server: <br>
      </big></font></font></p>
      <p style="margin-left: 40px;" align="justify"><font color="#ffffff"><font style="color: black;" color="#ffffff"><big style="color: rgb(0, 0, 153);"><span style="color: black;">A Dell
PowerEdge R710 was acquired through this project. It has two
high-performance Intel&reg; Xeon&reg; X5570, 2.93GHz, 8M Cache, quad-core
processors.&nbsp; The two processors utilize 24GB Memory (6x4GB),
1333MHz Dual Ranked RDIMMs. The Centos 5.0&nbsp; Enterprise Linux&nbsp;
Operating System manages the resources of the server. A total of six
3.5-inch 1TB Hard Drives provide ample storage during execution. The
high-performance server is used for data acquisition, modeling, and
managing the storage. It is also used for intensive simulations
that the individual experiment stations cannot run (e.g. high-accuracy
Monte Calro simulations). <br>
      </span></big></font></font></p>
      <p style="margin-left: 40px;" align="justify"><font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff">
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top; text-align: center;"><img style="width: 1024px; height: 569px;" alt="NSDL_Computing_Facility.jpg" src="NSDL_Computing_Facility.jpg"><br>
            </td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;"><big>High-End
Computing and Server and RAID Storage Server acquired at the NSDL
through this project.</big><br>
            </td>
          </tr>
        </tbody>
      </table>
      </font></p>
      <p align="justify"><font color="#ffffff"><font style="color: black;" color="#ffffff"><big style="font-weight: bold; color: rgb(0, 0, 153);">&nbsp;&nbsp;&nbsp; <br>
      </big></font></font></p>
      <p align="justify"><font color="#ffffff"><font style="color: black;" color="#ffffff"><big style="font-weight: bold; color: rgb(0, 0, 153);">&nbsp;&nbsp;&nbsp;
RAID Storage:</big></font></font></p>
      <p style="margin-left: 40px;" align="justify"><font color="#ffffff"><font color="#ffffff"><font style="color: black;" color="#ffffff"><big style="color: rgb(0, 0, 153);"><span style="color: black;">A
Dell PowerVault NX3000 network
attached storage based on Windows Storage 2008 is acquired. The
hardware consists
of two
high-performance IntelÂ® Xeon &reg; X5570&reg;, 2.93GHz, 8M Cache, quad-core
processors using 24GB Memory. A total of six 3.5-inch 1TB Hard
Drives provide ample storage during execution. The RAID storage is used
to store the data that is being generated for simulation and
modeling of the circuits. They are backing of the individual
workstations to protect the data, manuscripts, and reports.</span></big></font></font></font></p>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff"><big style="color: rgb(0, 0, 153); font-weight: bold;">&nbsp;&nbsp;&nbsp;
Windows 7 Workstations with X-win32 Client:<br>
      <br>
      </big></font>
      <div style="text-align: justify; margin-left: 40px;"><font style="font-family: Helvetica,Arial,sans-serif; color: black;" color="#ffffff"><big>A total of 8 Windows 7
based workstation with X-win32 client is available for dual usage. Each
one them
access high-end server to perform computational intensive simulations.
Each one of them has reasonable horse power to perform local
simulations. Most importantly report writing, manuscript draft, etc.
tasks are being performed in these individual workstations. Each one of
them is a&nbsp; Studio XPS 9000. They have Intel&reg; Core&trade; i7-920, 2.66GHz
processor running Windows 7 professional operating system. They have
4GB main memory each and two 0.5TB hard drives</big><big> in mirror
mode for
data protection.</big></font><br>
      </div>
      <font style="font-family: Helvetica,Arial,sans-serif;" color="#ffffff">
      <p style="margin-left: 40px;" align="justify"><font color="#ffffff">
      <table style="text-align: left; margin-left: auto; margin-right: auto;" border="0" cellpadding="2" cellspacing="2">
        <tbody>
          <tr align="center">
            <td style="vertical-align: top; text-align: center;"><img style="width: 500px; height: 456px;" alt="Client Server Computational Model" src="Client_Server_Computational_Model.jpg"><br>
            </td>
          </tr>
          <tr>
            <td style="vertical-align: top; text-align: center;">
            <p style="margin-top: 3.96pt; margin-bottom: 0pt; direction: ltr; unicode-bidi: embed; vertical-align: baseline; text-align: center;"><span style="font-size: 11pt; color: black; font-style: normal; vertical-align: baseline;">The
workstations are arranged in a Client-Server
Model. The high-performance server has heavy-duty softwares. The
client-ends have light-duty softwares.<br>
            </span></p>
            </td>
          </tr>
        </tbody>
      </table>
      </font></p>
      </font><br>
      <p align="justify"><font color="#ffffff"><font color="#ffffff"><font color="#ffffff"><font style="color: black;" color="#ffffff"><big style="color: rgb(0, 0, 153);"><span style="color: black;"><span style="font-weight: bold; color: rgb(0, 0, 153);">&nbsp;&nbsp;&nbsp;
Meiji Techno
PSESBD80520K 8-inch probing station</span>: <br>
      </span></big></font></font></font></font></p>
      <div style="margin-left: 40px; text-align: justify;"><font color="#ffffff"><font color="#ffffff"><font color="#ffffff"><font style="color: black;" color="#ffffff"><big style="color: rgb(0, 0, 153);"><span style="color: black;">The probe
station is an important
characterization tool for nanoscience and nanoengineering. The probing
station is used to probe, characterize, and analyze wafer provided by
industrial partners in wafer form.<br>
      <br>
      </span></big></font></font></font></font><font color="#ffffff"><font color="#ffffff"><font color="#ffffff"><font style="color: black;" color="#ffffff"><big style="color: rgb(0, 0, 153);"><span style="color: black;"></span></big></font></font></font></font><font color="#ffffff"><font color="#ffffff"><font color="#ffffff"><font style="color: black;" color="#ffffff"><big style="color: rgb(0, 0, 153);"><span style="color: black;"> </span></big></font></font></font></font></div>
      <br>

      <table border="0" cellpadding="10" cellspacing="0" width="100%">
<!-- <TR vAlign=center width="100%"> -->
      </table>
      </td>
    </tr>
  </tbody>
</table>
<font color="#ffffff"><br>
</font></div>
</div>

<hr style="width: 100%; height: 2px; font-family: Helvetica,Arial,sans-serif;">
<table style="text-align: left; width: 100%; margin-left: auto; margin-right: auto; font-family: Helvetica,Arial,sans-serif;" border="0" cellspacing="0">

  <tbody>
    <tr>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><br>
      <a href="http://www.cse.unt.edu/%7Esmohanty/">Home</a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="http://nsdl.cse.unt.edu/"><img style="border: 0px solid ; width: 174px; height: 80px;" alt="NSDL_Logo.jpg" src="../../Images/NSDL_Logo.jpg"></a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="http://www.cse.unt.edu/"><img style="border: 0px solid ; width: 190px; height: 80px;" alt="cse-logo" src="../../Images/cse-logo_garland4.jpg"></a><br>
      </td>
      <td style="vertical-align: top; text-align: center; font-weight: bold; color: black;"><a href="http://www.unt.edu/"><img style="border: 0px solid ; width: 217px; height: 80px;" alt="UNT_Logo" src="../../Images/UNT_Logo.jpg"></a><br>
      </td>
    </tr>
  </tbody>
</table>
<p style="margin-bottom: 0in; text-align: center; font-family: Helvetica,Arial,sans-serif;"></p>

<hr style="font-family: Helvetica,Arial,sans-serif;" size="2">
<p style="font-family: Helvetica,Arial,sans-serif;" align="left">
<font color="#000099">Last
updated on 01 Jan 2013 (Tuesday).</font> <font color="#000099">&copy;
Saraju P. Mohanty</font></p>
</body></html>
