{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573474577114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573474577115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 13:16:16 2019 " "Processing started: Mon Nov 11 13:16:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573474577115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573474577115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BasicGates -c BasicGates " "Command: quartus_map --read_settings_files=on --write_settings_files=off BasicGates -c BasicGates" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573474577115 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573474577650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic_AND-behavioral " "Found design unit 1: Generic_AND-behavioral" {  } { { "Generic_AND.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/Generic_AND.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573474578402 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generic_AND " "Found entity 1: Generic_AND" {  } { { "Generic_AND.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/Generic_AND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573474578402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573474578402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_GATE-behavioral " "Found design unit 1: AND_GATE-behavioral" {  } { { "AND_GATE.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/AND_GATE.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573474578405 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE " "Found entity 1: AND_GATE" {  } { { "AND_GATE.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/AND_GATE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573474578405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573474578405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_GATE-behavioral " "Found design unit 1: OR_GATE-behavioral" {  } { { "OR_GATE.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/OR_GATE.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573474578408 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE " "Found entity 1: OR_GATE" {  } { { "OR_GATE.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/OR_GATE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573474578408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573474578408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_GATE-behavioral " "Found design unit 1: NOT_GATE-behavioral" {  } { { "NOT_GATE.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/NOT_GATE.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573474578412 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_GATE " "Found entity 1: NOT_GATE" {  } { { "NOT_GATE.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/NOT_GATE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573474578412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573474578412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_GATE-behavioral " "Found design unit 1: XOR_GATE-behavioral" {  } { { "XOR_GATE.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/XOR_GATE.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573474578416 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_GATE " "Found entity 1: XOR_GATE" {  } { { "XOR_GATE.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/XOR_GATE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573474578416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573474578416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xnor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XNOR_GATE-behavioral " "Found design unit 1: XNOR_GATE-behavioral" {  } { { "XNOR_GATE.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/XNOR_GATE.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573474578419 ""} { "Info" "ISGN_ENTITY_NAME" "1 XNOR_GATE " "Found entity 1: XNOR_GATE" {  } { { "XNOR_GATE.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/XNOR_GATE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573474578419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573474578419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_GATE_TB-AND_GATE_TB " "Found design unit 1: AND_GATE_TB-AND_GATE_TB" {  } { { "AND_GATE_tb.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/AND_GATE_tb.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573474578424 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE_TB " "Found entity 1: AND_GATE_TB" {  } { { "AND_GATE_tb.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/AND_GATE_tb.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573474578424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573474578424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AND_GATE " "Elaborating entity \"AND_GATE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573474578481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573474579412 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "BasicGates " "Ignored assignments for entity \"BasicGates\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity BasicGates -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity BasicGates -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573474579566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity BasicGates -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity BasicGates -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573474579566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity BasicGates -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity BasicGates -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573474579566 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1573474579566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573474579757 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573474579757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573474579841 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573474579841 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573474579841 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573474579841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573474579880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 13:16:19 2019 " "Processing ended: Mon Nov 11 13:16:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573474579880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573474579880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573474579880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573474579880 ""}
