INFO: [VRFC 10-163] Analyzing VHDL file "D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'leds'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/zybo-z10_workspace/project_8/project_8.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/zybo-z10_workspace/project_8/project_8.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/zybo-z10_workspace/project_8/project_8.ip_user_files/bd/design_1/ip/design_1_leds_0_0/sim/design_1_leds_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_leds_0_0'
