// Seed: 3041188619
module module_0;
  wire id_1;
  id_2(
      1, 1, id_1 | id_1, 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  assign id_6[1] = id_2;
  always @(posedge id_3 & 1) begin
    id_2 <= #1 1;
  end
  module_0();
endmodule
