verilog xil_defaultlib --include "/opt/xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/cc3e/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/25b7/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/896c/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/ec67/hdl" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/1b7e/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/122e/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/b205/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/c968/hdl/verilog" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/ip_0/sim/SoC_xdma_0_0_pcie4c_ip_gt_gtye4_channel_wrapper.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/ip_0/sim/SoC_xdma_0_0_pcie4c_ip_gt_gtye4_common_wrapper.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/ip_0/sim/SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/ip_0/sim/SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_top.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/ip_0/sim/SoC_xdma_0_0_pcie4c_ip_gt.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_cxs_remap.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_512b_async_fifo.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_512b_cc_intfc.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_512b_cc_output_mux.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_512b_cq_intfc.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_512b_cq_output_mux.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_512b_intfc_int.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_512b_intfc.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_512b_rc_intfc.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_512b_rc_output_mux.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_512b_rq_intfc.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_512b_rq_output_mux.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_512b_sync_fifo.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_bram_16k_int.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_bram_16k.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_bram_32k.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_bram_4k_int.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_bram_msix.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_bram_rep_int.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_bram_rep.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_bram_tph.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_bram.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_gtwizard_top.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_phy_ff_chain.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_phy_pipeline.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_gt_gt_channel.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_gt_gt_common.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_gt_phy_clk.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_gt_phy_rst.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_gt_phy_rxeq.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_gt_phy_txeq.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_sync_cell.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_sync.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_gt_phy_wrapper.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_phy_top.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_init_ctrl.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_pl_eq.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_vf_decode.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_vf_decode_attr.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_pipe.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_seqnum_fifo.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_sys_clk_gen_ps.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/source/SoC_xdma_0_0_pcie4c_ip_pcie4c_uscale_core_top.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_0/sim/SoC_xdma_0_0_pcie4c_ip.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" \
"../../../bd/SoC/ip/SoC_xdma_0_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" \

sv xil_defaultlib --include "/opt/xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/cc3e/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/25b7/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/896c/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/ec67/hdl" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/1b7e/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/122e/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/b205/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/c968/hdl/verilog" \
"../../../bd/SoC/ip/SoC_xdma_0_0/xdma_v4_1/hdl/verilog/SoC_xdma_0_0_dma_bram_wrap.sv" \
"../../../bd/SoC/ip/SoC_xdma_0_0/xdma_v4_1/hdl/verilog/SoC_xdma_0_0_dma_bram_wrap_1024.sv" \
"../../../bd/SoC/ip/SoC_xdma_0_0/xdma_v4_1/hdl/verilog/SoC_xdma_0_0_dma_bram_wrap_2048.sv" \
"../../../bd/SoC/ip/SoC_xdma_0_0/xdma_v4_1/hdl/verilog/SoC_xdma_0_0_core_top.sv" \
"../../../bd/SoC/ip/SoC_xdma_0_0/sim/SoC_xdma_0_0.sv" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/cc3e/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/25b7/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/896c/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/ec67/hdl" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/1b7e/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/122e/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/b205/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/c968/hdl/verilog" \
"../../../bd/SoC/ip/SoC_axi_smc_0/bd_0/sim/bd_d7be.v" \
"../../../bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_0/sim/bd_d7be_one_0.v" \

sv xil_defaultlib --include "/opt/xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/cc3e/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/25b7/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/896c/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/ec67/hdl" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/1b7e/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/122e/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/b205/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/c968/hdl/verilog" \
"../../../bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_2/sim/bd_d7be_s00mmu_0.sv" \
"../../../bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_3/sim/bd_d7be_s00tr_0.sv" \
"../../../bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_4/sim/bd_d7be_s00sic_0.sv" \
"../../../bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_5/sim/bd_d7be_s00a2s_0.sv" \
"../../../bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_6/sim/bd_d7be_sarn_0.sv" \
"../../../bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_7/sim/bd_d7be_srn_0.sv" \
"../../../bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_8/sim/bd_d7be_sawn_0.sv" \
"../../../bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_9/sim/bd_d7be_swn_0.sv" \
"../../../bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_10/sim/bd_d7be_sbn_0.sv" \
"../../../bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_11/sim/bd_d7be_m00s2a_0.sv" \
"../../../bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_12/sim/bd_d7be_m00e_0.sv" \

verilog xil_defaultlib --include "/opt/xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ip/SoC_xdma_0_0/ip_0/source" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/cc3e/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/25b7/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/896c/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/ec67/hdl" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/1b7e/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/122e/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/b205/hdl/verilog" --include "../../../../QuanNet_Alveo.gen/sources_1/bd/SoC/ipshared/c968/hdl/verilog" \
"../../../bd/SoC/ip/SoC_axi_smc_0/sim/SoC_axi_smc_0.v" \
"../../../bd/SoC/ipshared/802b/hdl/QuantLaneNet_v1_0_S00_AXI.v" \
"../../../bd/SoC/ipshared/802b/src/adder_tree.v" \
"../../../bd/SoC/ipshared/802b/src/block_ram_dual_port.v" \
"../../../bd/SoC/ipshared/802b/src/block_ram_multi_word.v" \
"../../../bd/SoC/ipshared/802b/src/block_ram_multi_word_dual_port.v" \
"../../../bd/SoC/ipshared/802b/src/block_ram_single_port.v" \
"../../../bd/SoC/ipshared/802b/src/conv.v" \
"../../../bd/SoC/ipshared/802b/src/fifo_64bits_to_fifo_24bits_input.v" \
"../../../bd/SoC/ipshared/802b/src/fifo_64bits_to_mem_16bits_weight.v" \
"../../../bd/SoC/ipshared/802b/src/fifo_counter.v" \
"../../../bd/SoC/ipshared/802b/src/fifo_dual_read.v" \
"../../../bd/SoC/ipshared/802b/src/fifo_single_read.v" \
"../../../bd/SoC/ipshared/802b/src/kernel_write_assist.v" \
"../../../bd/SoC/ipshared/802b/src/line_buffer.v" \
"../../../bd/SoC/ipshared/802b/src/line_buffer_controller.v" \
"../../../bd/SoC/ipshared/802b/src/line_buffer_datapath.v" \
"../../../bd/SoC/ipshared/802b/src/macc_8bit_dual.v" \
"../../../bd/SoC/ipshared/802b/src/macc_8bit_single.v" \
"../../../bd/SoC/ipshared/802b/src/macc_8bit_single_1_to_n.v" \
"../../../bd/SoC/ipshared/802b/src/model.v" \
"../../../bd/SoC/ipshared/802b/src/mult_8bit_dual.v" \
"../../../bd/SoC/ipshared/802b/src/pe_controller.v" \
"../../../bd/SoC/ipshared/802b/src/pe_incha_double.v" \
"../../../bd/SoC/ipshared/802b/src/pe_incha_obuffer.v" \
"../../../bd/SoC/ipshared/802b/src/pe_incha_quadruple.v" \
"../../../bd/SoC/ipshared/802b/src/pe_incha_single.v" \
"../../../bd/SoC/ipshared/802b/src/pe_outcha_double.v" \
"../../../bd/SoC/ipshared/802b/src/pe_outcha_double_controller.v" \
"../../../bd/SoC/ipshared/802b/src/pe_outcha_double_obuffer.v" \
"../../../bd/SoC/ipshared/802b/src/pe_outcha_single.v" \
"../../../bd/SoC/ipshared/802b/src/post_process.v" \
"../../../bd/SoC/ipshared/802b/src/sigmoid.v" \
"../../../bd/SoC/ipshared/802b/src/top.v" \
"../../../bd/SoC/ipshared/802b/hdl/QuantLaneNet_v1_0.v" \
"../../../bd/SoC/ip/SoC_QuantLaneNet_0_0/sim/SoC_QuantLaneNet_0_0.v" \
"../../../bd/SoC/ip/SoC_system_ila_0_0/bd_0/sim/bd_5c78.v" \
"../../../bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_0/sim/bd_5c78_ila_lib_0.v" \
"../../../bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/bd_5c78_g_inst_0_gigantic_mux.v" \
"../../../bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_1/sim/bd_5c78_g_inst_0.v" \
"../../../bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_2/sim/bd_5c78_slot_0_aw_0.v" \
"../../../bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_3/sim/bd_5c78_slot_0_w_0.v" \
"../../../bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_4/sim/bd_5c78_slot_0_b_0.v" \
"../../../bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_5/sim/bd_5c78_slot_0_ar_0.v" \
"../../../bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_6/sim/bd_5c78_slot_0_r_0.v" \
"../../../bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_7/sim/bd_5c78_slot_1_aw_0.v" \
"../../../bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_8/sim/bd_5c78_slot_1_w_0.v" \
"../../../bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_9/sim/bd_5c78_slot_1_b_0.v" \
"../../../bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_10/sim/bd_5c78_slot_1_ar_0.v" \
"../../../bd/SoC/ip/SoC_system_ila_0_0/bd_0/ip/ip_11/sim/bd_5c78_slot_1_r_0.v" \
"../../../bd/SoC/ip/SoC_system_ila_0_0/sim/SoC_system_ila_0_0.v" \
"../../../bd/SoC/sim/SoC.v" \

verilog xil_defaultlib "glbl.v"

nosort
