Loading plugins phase: Elapsed time ==> 0s.241ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Weimen Li\Documents\PSoC Creator\ELE398\DriftPredictor.cydsn\DriftPredictor.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Weimen Li\Documents\PSoC Creator\ELE398\DriftPredictor.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.498ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.085ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DriftPredictor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Weimen Li\Documents\PSoC Creator\ELE398\DriftPredictor.cydsn\DriftPredictor.cyprj -dcpsoc3 DriftPredictor.v -verilog
======================================================================

======================================================================
Compiling:  DriftPredictor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Weimen Li\Documents\PSoC Creator\ELE398\DriftPredictor.cydsn\DriftPredictor.cyprj -dcpsoc3 DriftPredictor.v -verilog
======================================================================

======================================================================
Compiling:  DriftPredictor.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Weimen Li\Documents\PSoC Creator\ELE398\DriftPredictor.cydsn\DriftPredictor.cyprj -dcpsoc3 -verilog DriftPredictor.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu May 05 17:53:35 2016


======================================================================
Compiling:  DriftPredictor.v
Program  :   vpp
Options  :    -yv2 -q10 DriftPredictor.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu May 05 17:53:36 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DriftPredictor.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  DriftPredictor.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Weimen Li\Documents\PSoC Creator\ELE398\DriftPredictor.cydsn\DriftPredictor.cyprj -dcpsoc3 -verilog DriftPredictor.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu May 05 17:53:36 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Weimen Li\Documents\PSoC Creator\ELE398\DriftPredictor.cydsn\codegentemp\DriftPredictor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Users\Weimen Li\Documents\PSoC Creator\ELE398\DriftPredictor.cydsn\codegentemp\DriftPredictor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  DriftPredictor.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Weimen Li\Documents\PSoC Creator\ELE398\DriftPredictor.cydsn\DriftPredictor.cyprj -dcpsoc3 -verilog DriftPredictor.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu May 05 17:53:36 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Weimen Li\Documents\PSoC Creator\ELE398\DriftPredictor.cydsn\codegentemp\DriftPredictor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Users\Weimen Li\Documents\PSoC Creator\ELE398\DriftPredictor.cydsn\codegentemp\DriftPredictor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_469
	Net_473
	\USB:dma_complete_0\
	\USB:Net_1922\
	\USB:dma_complete_1\
	\USB:Net_1921\
	\USB:dma_complete_2\
	\USB:Net_1920\
	\USB:dma_complete_3\
	\USB:Net_1919\
	\USB:dma_complete_4\
	\USB:Net_1918\
	\USB:dma_complete_5\
	\USB:Net_1917\
	\USB:dma_complete_6\
	\USB:Net_1916\
	\USB:dma_complete_7\
	\USB:Net_1915\
	\BME280_MISO_Comp:Net_9\
	Net_416
	Net_417
	Net_418
	Net_419
	Net_420
	Net_421
	Net_422
	\UART_GPS:BUART:reset_sr\
	Net_459
	\UART_GPS:BUART:rx_bitclk_pre16x\
	\UART_GPS:BUART:rx_count7_bit8_wire\
	Net_456
	\UART_GPS:BUART:sRX:MODULE_1:g2:a0:gta_0\
	\UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\
	\UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\
	\UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\
	\UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\
	\UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\
	\UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\
	\UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\
	\UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\
	\UART_GPS:BUART:sRX:MODULE_2:g1:a0:xeq\
	\UART_GPS:BUART:sRX:MODULE_2:g1:a0:xlt\
	\UART_GPS:BUART:sRX:MODULE_2:g1:a0:xlte\
	\UART_GPS:BUART:sRX:MODULE_2:g1:a0:xgt\
	\UART_GPS:BUART:sRX:MODULE_2:g1:a0:xgte\
	\UART_GPS:BUART:sRX:MODULE_2:lt\
	\UART_GPS:BUART:sRX:MODULE_2:eq\
	\UART_GPS:BUART:sRX:MODULE_2:gt\
	\UART_GPS:BUART:sRX:MODULE_2:gte\
	\UART_GPS:BUART:sRX:MODULE_2:lte\
	Net_411
	\BME280_SPIM:BSPIM:mosi_after_ld\
	\BME280_SPIM:BSPIM:so_send\
	\BME280_SPIM:BSPIM:mosi_fin\
	\BME280_SPIM:BSPIM:mosi_cpha_0\
	\BME280_SPIM:BSPIM:mosi_cpha_1\
	\BME280_SPIM:BSPIM:pre_mosi\
	\BME280_SPIM:BSPIM:dpcounter_zero\
	\BME280_SPIM:BSPIM:control_7\
	\BME280_SPIM:BSPIM:control_6\
	\BME280_SPIM:BSPIM:control_5\
	\BME280_SPIM:BSPIM:control_4\
	\BME280_SPIM:BSPIM:control_3\
	\BME280_SPIM:BSPIM:control_2\
	\BME280_SPIM:BSPIM:control_1\
	\BME280_SPIM:BSPIM:control_0\
	\BME280_SPIM:Net_294\
	\MLX90316_SPIM:BSPIM:mosi_after_ld\
	\MLX90316_SPIM:BSPIM:so_send\
	\MLX90316_SPIM:BSPIM:mosi_fin\
	\MLX90316_SPIM:BSPIM:mosi_cpha_1\
	\MLX90316_SPIM:BSPIM:mosi_cpha_0\
	\MLX90316_SPIM:BSPIM:pre_mosi\
	\MLX90316_SPIM:BSPIM:dpcounter_zero\
	\MLX90316_SPIM:BSPIM:control_7\
	\MLX90316_SPIM:BSPIM:control_6\
	\MLX90316_SPIM:BSPIM:control_5\
	\MLX90316_SPIM:BSPIM:control_4\
	\MLX90316_SPIM:BSPIM:control_3\
	\MLX90316_SPIM:BSPIM:control_2\
	\MLX90316_SPIM:BSPIM:control_1\
	\MLX90316_SPIM:BSPIM:control_0\
	\MLX90316_SPIM:Net_294\
	Net_20
	Net_390
	Net_391
	Net_392
	Net_393
	Net_394
	Net_395
	Net_396
	\MLX90316_MISO_Comp:Net_9\


Deleted 92 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_Debug_net_0
Aliasing Net_69 to zero
Aliasing tmpOE__GPS_En_net_0 to tmpOE__Pin_Debug_net_0
Aliasing \ILO_Trim:Net_23\ to tmpOE__Pin_Debug_net_0
Aliasing \ILO_Trim:Net_24\ to zero
Aliasing tmpOE__GPS_Fix_net_0 to tmpOE__Pin_Debug_net_0
Aliasing tmpOE__GPS_PPS_net_0 to tmpOE__Pin_Debug_net_0
Aliasing tmpOE__GPS_Rx_net_0 to tmpOE__Pin_Debug_net_0
Aliasing tmpOE__GPS_Tx_net_0 to tmpOE__Pin_Debug_net_0
Aliasing tmpOE__BME280_MISO_net_0 to tmpOE__Pin_Debug_net_0
Aliasing \Timer_Anemometer:Net_260\ to zero
Aliasing \Timer_Anemometer:Net_102\ to tmpOE__Pin_Debug_net_0
Aliasing tmpOE__Anemometer_net_0 to tmpOE__Pin_Debug_net_0
Aliasing \USB:tmpOE__Dm_net_0\ to tmpOE__Pin_Debug_net_0
Aliasing \USB:tmpOE__Dp_net_0\ to tmpOE__Pin_Debug_net_0
Aliasing \BME280_MISO_Comp:clock\ to zero
Aliasing \BME280_SS_CTRL:clk\ to zero
Aliasing \BME280_SS_CTRL:rst\ to zero
Aliasing \UART_GPS:BUART:tx_hd_send_break\ to zero
Aliasing \UART_GPS:BUART:HalfDuplexSend\ to zero
Aliasing \UART_GPS:BUART:FinalParityType_1\ to zero
Aliasing \UART_GPS:BUART:FinalParityType_0\ to zero
Aliasing \UART_GPS:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_GPS:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_GPS:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_GPS:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_GPS:BUART:tx_status_6\ to zero
Aliasing \UART_GPS:BUART:tx_status_5\ to zero
Aliasing \UART_GPS:BUART:tx_status_4\ to zero
Aliasing \UART_GPS:BUART:rx_status_1\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newa_6\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newa_5\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newa_4\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newb_6\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newb_5\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newb_4\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newb_3\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newb_2\ to tmpOE__Pin_Debug_net_0
Aliasing \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newb_1\ to tmpOE__Pin_Debug_net_0
Aliasing \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newb_0\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_Debug_net_0
Aliasing tmpOE__BME280_SS_net_0 to tmpOE__Pin_Debug_net_0
Aliasing tmpOE__BME280_MOSI_net_0 to tmpOE__Pin_Debug_net_0
Aliasing \BME280_SPIM:BSPIM:pol_supprt\ to zero
Aliasing \BME280_SPIM:BSPIM:tx_status_3\ to \BME280_SPIM:BSPIM:load_rx_data\
Aliasing \BME280_SPIM:BSPIM:tx_status_6\ to zero
Aliasing \BME280_SPIM:BSPIM:tx_status_5\ to zero
Aliasing \BME280_SPIM:BSPIM:rx_status_3\ to zero
Aliasing \BME280_SPIM:BSPIM:rx_status_2\ to zero
Aliasing \BME280_SPIM:BSPIM:rx_status_1\ to zero
Aliasing \BME280_SPIM:BSPIM:rx_status_0\ to zero
Aliasing \BME280_SPIM:Net_289\ to zero
Aliasing tmpOE__BME280_SCLK_net_0 to tmpOE__Pin_Debug_net_0
Aliasing tmpOE__MLX90316_MISO_1_net_0 to tmpOE__Pin_Debug_net_0
Aliasing tmpOE__MLX90316_SCLK_1_net_0 to tmpOE__Pin_Debug_net_0
Aliasing \MLX90316_SPIM:BSPIM:pol_supprt\ to zero
Aliasing \MLX90316_SPIM:BSPIM:tx_status_3\ to \MLX90316_SPIM:BSPIM:load_rx_data\
Aliasing \MLX90316_SPIM:BSPIM:tx_status_6\ to zero
Aliasing \MLX90316_SPIM:BSPIM:tx_status_5\ to zero
Aliasing \MLX90316_SPIM:BSPIM:rx_status_3\ to zero
Aliasing \MLX90316_SPIM:BSPIM:rx_status_2\ to zero
Aliasing \MLX90316_SPIM:BSPIM:rx_status_1\ to zero
Aliasing \MLX90316_SPIM:BSPIM:rx_status_0\ to zero
Aliasing \MLX90316_SPIM:Net_289\ to zero
Aliasing tmpOE__MLX90316_SS_1_net_0 to tmpOE__Pin_Debug_net_0
Aliasing \MLX90316_SS_ControlReg:clk\ to zero
Aliasing \MLX90316_SS_ControlReg:rst\ to zero
Aliasing tmpOE__MLX90316_MOSI_DEBUG_net_0 to tmpOE__Pin_Debug_net_0
Aliasing \MLX90316_MISO_Comp:clock\ to zero
Aliasing \MLX90316_VDAC8:Net_83\ to zero
Aliasing \MLX90316_VDAC8:Net_81\ to zero
Aliasing \MLX90316_VDAC8:Net_82\ to zero
Aliasing Net_457D to zero
Aliasing \UART_GPS:BUART:rx_break_status\\D\ to zero
Aliasing \BME280_SPIM:BSPIM:so_send_reg\\D\ to zero
Aliasing \BME280_SPIM:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \BME280_SPIM:BSPIM:dpcounter_one_reg\\D\ to \BME280_SPIM:BSPIM:load_rx_data\
Aliasing \MLX90316_SPIM:BSPIM:so_send_reg\\D\ to zero
Aliasing \MLX90316_SPIM:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \MLX90316_SPIM:BSPIM:dpcounter_one_reg\\D\ to \MLX90316_SPIM:BSPIM:load_rx_data\
Aliasing \MLX90316_SPIM:BSPIM:ld_ident\\D\ to zero
Removing Rhs of wire Net_19[2] = \BME280_MISO_Comp:Net_1\[150]
Removing Lhs of wire one[7] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire Net_69[13] = zero[6]
Removing Lhs of wire tmpOE__GPS_En_net_0[15] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire \ILO_Trim:Net_23\[20] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire \ILO_Trim:Net_24\[23] = zero[6]
Removing Lhs of wire \ILO_Trim:Net_74\[28] = \ILO_Trim:Net_290\[24]
Removing Lhs of wire tmpOE__GPS_Fix_net_0[33] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire tmpOE__GPS_PPS_net_0[39] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire tmpOE__GPS_Rx_net_0[45] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire tmpOE__GPS_Tx_net_0[51] = tmpOE__Pin_Debug_net_0[1]
Removing Rhs of wire Net_40[58] = \UART_GPS:BUART:rx_interrupt_out\[200]
Removing Lhs of wire tmpOE__BME280_MISO_net_0[60] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire Net_171[70] = cydff_1[69]
Removing Lhs of wire \Timer_Anemometer:Net_260\[73] = zero[6]
Removing Lhs of wire \Timer_Anemometer:Net_266\[74] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire \Timer_Anemometer:Net_102\[80] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire tmpOE__Anemometer_net_0[82] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire \USB:tmpOE__Dm_net_0\[89] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[96] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire \BME280_MISO_Comp:clock\[149] = zero[6]
Removing Rhs of wire Net_434[153] = \BME280_SS_CTRL:control_out_0\[157]
Removing Rhs of wire Net_434[153] = \BME280_SS_CTRL:control_0\[180]
Removing Lhs of wire \BME280_SS_CTRL:clk\[155] = zero[6]
Removing Lhs of wire \BME280_SS_CTRL:rst\[156] = zero[6]
Removing Lhs of wire \UART_GPS:Net_61\[183] = \UART_GPS:Net_9\[182]
Removing Lhs of wire \UART_GPS:BUART:tx_hd_send_break\[187] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:HalfDuplexSend\[188] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:FinalParityType_1\[189] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:FinalParityType_0\[190] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:FinalAddrMode_2\[191] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:FinalAddrMode_1\[192] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:FinalAddrMode_0\[193] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:tx_ctrl_mark\[194] = zero[6]
Removing Rhs of wire \UART_GPS:BUART:tx_bitclk_enable_pre\[204] = \UART_GPS:BUART:tx_bitclk_dp\[240]
Removing Lhs of wire \UART_GPS:BUART:tx_counter_tc\[250] = \UART_GPS:BUART:tx_counter_dp\[241]
Removing Lhs of wire \UART_GPS:BUART:tx_status_6\[251] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:tx_status_5\[252] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:tx_status_4\[253] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:tx_status_1\[255] = \UART_GPS:BUART:tx_fifo_empty\[218]
Removing Lhs of wire \UART_GPS:BUART:tx_status_3\[257] = \UART_GPS:BUART:tx_fifo_notfull\[217]
Removing Lhs of wire \UART_GPS:BUART:rx_postpoll\[271] = Net_27[46]
Removing Lhs of wire \UART_GPS:BUART:rx_status_1\[322] = zero[6]
Removing Rhs of wire \UART_GPS:BUART:rx_status_2\[323] = \UART_GPS:BUART:rx_parity_error_status\[324]
Removing Rhs of wire \UART_GPS:BUART:rx_status_3\[325] = \UART_GPS:BUART:rx_stop_bit_error\[326]
Removing Lhs of wire \UART_GPS:BUART:sRX:cmp_vv_vv_MODGEN_1\[336] = \UART_GPS:BUART:sRX:MODULE_1:g2:a0:lta_0\[385]
Removing Lhs of wire \UART_GPS:BUART:sRX:cmp_vv_vv_MODGEN_2\[340] = \UART_GPS:BUART:sRX:MODULE_2:g1:a0:xneq\[407]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newa_6\[341] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newa_5\[342] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newa_4\[343] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newa_3\[344] = \UART_GPS:BUART:sRX:MODIN1_6\[345]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODIN1_6\[345] = \UART_GPS:BUART:rx_count_6\[312]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newa_2\[346] = \UART_GPS:BUART:sRX:MODIN1_5\[347]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODIN1_5\[347] = \UART_GPS:BUART:rx_count_5\[313]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newa_1\[348] = \UART_GPS:BUART:sRX:MODIN1_4\[349]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODIN1_4\[349] = \UART_GPS:BUART:rx_count_4\[314]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newa_0\[350] = \UART_GPS:BUART:sRX:MODIN1_3\[351]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODIN1_3\[351] = \UART_GPS:BUART:rx_count_3\[315]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newb_6\[352] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newb_5\[353] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newb_4\[354] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newb_3\[355] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newb_2\[356] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newb_1\[357] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:newb_0\[358] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:dataa_6\[359] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:dataa_5\[360] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:dataa_4\[361] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:dataa_3\[362] = \UART_GPS:BUART:rx_count_6\[312]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:dataa_2\[363] = \UART_GPS:BUART:rx_count_5\[313]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:dataa_1\[364] = \UART_GPS:BUART:rx_count_4\[314]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:dataa_0\[365] = \UART_GPS:BUART:rx_count_3\[315]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:datab_6\[366] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:datab_5\[367] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:datab_4\[368] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:datab_3\[369] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:datab_2\[370] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:datab_1\[371] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_1:g2:a0:datab_0\[372] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_2:g1:a0:newa_0\[387] = Net_27[46]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_2:g1:a0:newb_0\[388] = \UART_GPS:BUART:rx_parity_bit\[339]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_2:g1:a0:dataa_0\[389] = Net_27[46]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_2:g1:a0:datab_0\[390] = \UART_GPS:BUART:rx_parity_bit\[339]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\[391] = Net_27[46]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\[392] = \UART_GPS:BUART:rx_parity_bit\[339]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\[394] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\[395] = \UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[393]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\[396] = \UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[393]
Removing Lhs of wire tmpOE__BME280_SS_net_0[418] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire tmpOE__BME280_MOSI_net_0[425] = tmpOE__Pin_Debug_net_0[1]
Removing Rhs of wire Net_299[426] = \BME280_SPIM:BSPIM:mosi_reg\[444]
Removing Lhs of wire \BME280_SPIM:Net_276\[431] = Net_408[10]
Removing Rhs of wire \BME280_SPIM:BSPIM:load_rx_data\[436] = \BME280_SPIM:BSPIM:dpcounter_one\[437]
Removing Lhs of wire \BME280_SPIM:BSPIM:pol_supprt\[438] = zero[6]
Removing Lhs of wire \BME280_SPIM:BSPIM:miso_to_dp\[439] = \BME280_SPIM:Net_244\[440]
Removing Lhs of wire \BME280_SPIM:Net_244\[440] = Net_19[2]
Removing Rhs of wire \BME280_SPIM:BSPIM:tx_status_1\[465] = \BME280_SPIM:BSPIM:dpMOSI_fifo_empty\[466]
Removing Rhs of wire \BME280_SPIM:BSPIM:tx_status_2\[467] = \BME280_SPIM:BSPIM:dpMOSI_fifo_not_full\[468]
Removing Lhs of wire \BME280_SPIM:BSPIM:tx_status_3\[469] = \BME280_SPIM:BSPIM:load_rx_data\[436]
Removing Rhs of wire \BME280_SPIM:BSPIM:rx_status_4\[471] = \BME280_SPIM:BSPIM:dpMISO_fifo_full\[472]
Removing Rhs of wire \BME280_SPIM:BSPIM:rx_status_5\[473] = \BME280_SPIM:BSPIM:dpMISO_fifo_not_empty\[474]
Removing Lhs of wire \BME280_SPIM:BSPIM:tx_status_6\[476] = zero[6]
Removing Lhs of wire \BME280_SPIM:BSPIM:tx_status_5\[477] = zero[6]
Removing Lhs of wire \BME280_SPIM:BSPIM:rx_status_3\[478] = zero[6]
Removing Lhs of wire \BME280_SPIM:BSPIM:rx_status_2\[479] = zero[6]
Removing Lhs of wire \BME280_SPIM:BSPIM:rx_status_1\[480] = zero[6]
Removing Lhs of wire \BME280_SPIM:BSPIM:rx_status_0\[481] = zero[6]
Removing Lhs of wire \BME280_SPIM:Net_273\[491] = zero[6]
Removing Lhs of wire \BME280_SPIM:Net_289\[531] = zero[6]
Removing Lhs of wire tmpOE__BME280_SCLK_net_0[533] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire tmpOE__MLX90316_MISO_1_net_0[539] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire tmpOE__MLX90316_SCLK_1_net_0[546] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire \MLX90316_SPIM:Net_276\[552] = Net_386[553]
Removing Rhs of wire \MLX90316_SPIM:BSPIM:load_rx_data\[558] = \MLX90316_SPIM:BSPIM:dpcounter_one\[559]
Removing Lhs of wire \MLX90316_SPIM:BSPIM:pol_supprt\[560] = zero[6]
Removing Lhs of wire \MLX90316_SPIM:BSPIM:miso_to_dp\[561] = \MLX90316_SPIM:Net_244\[562]
Removing Lhs of wire \MLX90316_SPIM:Net_244\[562] = Net_90[653]
Removing Rhs of wire Net_98[566] = \MLX90316_SPIM:BSPIM:mosi_reg\[567]
Removing Rhs of wire \MLX90316_SPIM:BSPIM:tx_status_1\[589] = \MLX90316_SPIM:BSPIM:dpMOSI_fifo_empty\[590]
Removing Rhs of wire \MLX90316_SPIM:BSPIM:tx_status_2\[591] = \MLX90316_SPIM:BSPIM:dpMOSI_fifo_not_full\[592]
Removing Lhs of wire \MLX90316_SPIM:BSPIM:tx_status_3\[593] = \MLX90316_SPIM:BSPIM:load_rx_data\[558]
Removing Rhs of wire \MLX90316_SPIM:BSPIM:rx_status_4\[595] = \MLX90316_SPIM:BSPIM:dpMISO_fifo_full\[596]
Removing Rhs of wire \MLX90316_SPIM:BSPIM:rx_status_5\[597] = \MLX90316_SPIM:BSPIM:dpMISO_fifo_not_empty\[598]
Removing Lhs of wire \MLX90316_SPIM:BSPIM:tx_status_6\[600] = zero[6]
Removing Lhs of wire \MLX90316_SPIM:BSPIM:tx_status_5\[601] = zero[6]
Removing Lhs of wire \MLX90316_SPIM:BSPIM:rx_status_3\[602] = zero[6]
Removing Lhs of wire \MLX90316_SPIM:BSPIM:rx_status_2\[603] = zero[6]
Removing Lhs of wire \MLX90316_SPIM:BSPIM:rx_status_1\[604] = zero[6]
Removing Lhs of wire \MLX90316_SPIM:BSPIM:rx_status_0\[605] = zero[6]
Removing Lhs of wire \MLX90316_SPIM:Net_273\[616] = zero[6]
Removing Rhs of wire Net_90[653] = \MLX90316_MISO_Comp:Net_1\[701]
Removing Lhs of wire \MLX90316_SPIM:Net_289\[655] = zero[6]
Removing Lhs of wire tmpOE__MLX90316_SS_1_net_0[657] = tmpOE__Pin_Debug_net_0[1]
Removing Rhs of wire Net_30[664] = \MLX90316_SS_ControlReg:control_out_0\[667]
Removing Rhs of wire Net_30[664] = \MLX90316_SS_ControlReg:control_0\[690]
Removing Lhs of wire \MLX90316_SS_ControlReg:clk\[665] = zero[6]
Removing Lhs of wire \MLX90316_SS_ControlReg:rst\[666] = zero[6]
Removing Lhs of wire tmpOE__MLX90316_MOSI_DEBUG_net_0[693] = tmpOE__Pin_Debug_net_0[1]
Removing Lhs of wire \MLX90316_MISO_Comp:clock\[700] = zero[6]
Removing Lhs of wire \MLX90316_VDAC8:Net_83\[704] = zero[6]
Removing Lhs of wire \MLX90316_VDAC8:Net_81\[705] = zero[6]
Removing Lhs of wire \MLX90316_VDAC8:Net_82\[706] = zero[6]
Removing Lhs of wire cydff_1D[709] = Net_217[67]
Removing Lhs of wire \UART_GPS:BUART:reset_reg\\D\[711] = zero[6]
Removing Lhs of wire Net_457D[716] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:rx_bitclk\\D\[726] = \UART_GPS:BUART:rx_bitclk_pre\[306]
Removing Lhs of wire \UART_GPS:BUART:rx_parity_error_pre\\D\[733] = \UART_GPS:BUART:rx_parity_error_pre\[334]
Removing Lhs of wire \UART_GPS:BUART:rx_break_status\\D\[734] = zero[6]
Removing Lhs of wire \BME280_SPIM:BSPIM:so_send_reg\\D\[738] = zero[6]
Removing Lhs of wire \BME280_SPIM:BSPIM:mosi_pre_reg\\D\[743] = zero[6]
Removing Lhs of wire \BME280_SPIM:BSPIM:dpcounter_one_reg\\D\[745] = \BME280_SPIM:BSPIM:load_rx_data\[436]
Removing Lhs of wire \BME280_SPIM:BSPIM:mosi_from_dp_reg\\D\[746] = \BME280_SPIM:BSPIM:mosi_from_dp\[450]
Removing Lhs of wire \MLX90316_SPIM:BSPIM:so_send_reg\\D\[751] = zero[6]
Removing Lhs of wire \MLX90316_SPIM:BSPIM:mosi_pre_reg\\D\[757] = zero[6]
Removing Lhs of wire \MLX90316_SPIM:BSPIM:dpcounter_one_reg\\D\[759] = \MLX90316_SPIM:BSPIM:load_rx_data\[558]
Removing Lhs of wire \MLX90316_SPIM:BSPIM:mosi_from_dp_reg\\D\[760] = \MLX90316_SPIM:BSPIM:mosi_from_dp\[573]
Removing Lhs of wire \MLX90316_SPIM:BSPIM:ld_ident\\D\[761] = zero[6]

------------------------------------------------------
Aliased 0 equations, 157 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_Debug_net_0' (cost = 0):
tmpOE__Pin_Debug_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_addressmatch\' (cost = 0):
\UART_GPS:BUART:rx_addressmatch\ <= (\UART_GPS:BUART:rx_addressmatch2\
	OR \UART_GPS:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_bitclk_pre\' (cost = 0):
\UART_GPS:BUART:rx_bitclk_pre\ <= ((not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not \UART_GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_1:g2:a0:lta_6\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_1:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_1:g2:a0:gta_6\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_1:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_1:g2:a0:lta_5\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_1:g2:a0:gta_5\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_1:g2:a0:lta_4\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_1:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_1:g2:a0:gta_4\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_1:g2:a0:lta_3\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_1:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_1:g2:a0:gta_3\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_1:g2:a0:gta_3\ <= (\UART_GPS:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_1:g2:a0:lta_2\' (cost = 1):
\UART_GPS:BUART:sRX:MODULE_1:g2:a0:lta_2\ <= ((not \UART_GPS:BUART:rx_count_6\ and not \UART_GPS:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_1:g2:a0:gta_2\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_1:g2:a0:gta_2\ <= (\UART_GPS:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_1:g2:a0:lta_1\' (cost = 2):
\UART_GPS:BUART:sRX:MODULE_1:g2:a0:lta_1\ <= ((not \UART_GPS:BUART:rx_count_6\ and not \UART_GPS:BUART:rx_count_4\)
	OR (not \UART_GPS:BUART:rx_count_6\ and not \UART_GPS:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_1:g2:a0:gta_1\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_1:g2:a0:gta_1\ <= (\UART_GPS:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_1:g2:a0:lta_0\' (cost = 8):
\UART_GPS:BUART:sRX:MODULE_1:g2:a0:lta_0\ <= ((not \UART_GPS:BUART:rx_count_6\ and not \UART_GPS:BUART:rx_count_4\)
	OR (not \UART_GPS:BUART:rx_count_6\ and not \UART_GPS:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_27 and not \UART_GPS:BUART:rx_parity_bit\)
	OR (Net_27 and \UART_GPS:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_GPS:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ <= ((not Net_27 and not \UART_GPS:BUART:rx_parity_bit\)
	OR (Net_27 and \UART_GPS:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\BME280_SPIM:BSPIM:load_rx_data\' (cost = 1):
\BME280_SPIM:BSPIM:load_rx_data\ <= ((not \BME280_SPIM:BSPIM:count_4\ and not \BME280_SPIM:BSPIM:count_3\ and not \BME280_SPIM:BSPIM:count_2\ and not \BME280_SPIM:BSPIM:count_1\ and \BME280_SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for '\MLX90316_SPIM:BSPIM:load_rx_data\' (cost = 1):
\MLX90316_SPIM:BSPIM:load_rx_data\ <= ((not \MLX90316_SPIM:BSPIM:count_4\ and not \MLX90316_SPIM:BSPIM:count_3\ and not \MLX90316_SPIM:BSPIM:count_2\ and not \MLX90316_SPIM:BSPIM:count_1\ and \MLX90316_SPIM:BSPIM:count_0\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 21 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_GPS:BUART:rx_status_0\ to zero
Aliasing \UART_GPS:BUART:rx_status_6\ to zero
Aliasing \UART_GPS:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_GPS:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_GPS:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_GPS:BUART:rx_bitclk_enable\[270] = \UART_GPS:BUART:rx_bitclk\[318]
Removing Lhs of wire \UART_GPS:BUART:rx_status_0\[320] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:rx_status_6\[329] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:tx_ctrl_mark_last\\D\[718] = \UART_GPS:BUART:tx_ctrl_mark_last\[261]
Removing Lhs of wire \UART_GPS:BUART:rx_markspace_status\\D\[728] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:rx_parity_error_status\\D\[729] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:rx_addr_match_status\\D\[731] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:rx_markspace_pre\\D\[732] = \UART_GPS:BUART:rx_markspace_pre\[333]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_GPS:BUART:sRX:MODULE_2:g1:a0:xneq\ <= ((not \UART_GPS:BUART:rx_parity_bit\ and Net_27)
	OR (not Net_27 and \UART_GPS:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Weimen Li\Documents\PSoC Creator\ELE398\DriftPredictor.cydsn\DriftPredictor.cyprj" -dcpsoc3 DriftPredictor.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.025ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Thursday, 05 May 2016 17:53:37
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Weimen Li\Documents\PSoC Creator\ELE398\DriftPredictor.cydsn\DriftPredictor.cyprj -d CY8C5888LTI-LP097 DriftPredictor.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_GPS:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_457 from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \BME280_SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \BME280_SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \MLX90316_SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \MLX90316_SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \MLX90316_SPIM:BSPIM:ld_ident\ from registered to combinatorial
Assigning clock Clock_2 to clock ILO because it is a pass-through
Assigning clock ILO_Trim_ILO_Clk to clock ILO because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_GPS_IntClock'. Fanout=1, Signal=\UART_GPS:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'SPIM_Clock'. Fanout=1, Signal=Net_386
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_GPS:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_GPS_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_GPS_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \BME280_SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_100k__SYNC:synccell.out
    UDB Clk/Enable \MLX90316_SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_Clock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USB:Dm(0)\, \USB:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_GPS:BUART:rx_parity_bit\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_GPS:BUART:rx_address_detected\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_GPS:BUART:rx_parity_error_pre\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_GPS:BUART:rx_markspace_pre\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_GPS:BUART:rx_state_1\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_state_1\ (fanout=8)

    Removing \UART_GPS:BUART:tx_parity_bit\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_GPS:BUART:tx_mark\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Debug(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Debug(0)__PA ,
            input => Net_19 ,
            pad => Pin_Debug(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPS_En(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPS_En(0)__PA ,
            pad => GPS_En(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPS_Fix(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPS_Fix(0)__PA ,
            pad => GPS_Fix(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPS_PPS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPS_PPS(0)__PA ,
            pad => GPS_PPS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPS_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPS_Rx(0)__PA ,
            fb => Net_27 ,
            pad => GPS_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPS_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPS_Tx(0)__PA ,
            input => Net_65 ,
            pad => GPS_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BME280_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BME280_MISO(0)__PA ,
            analog_term => Net_372 ,
            pad => BME280_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Anemometer(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Anemometer(0)__PA ,
            fb => Net_217 ,
            pad => Anemometer(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );

    Pin : Name = BME280_SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BME280_SS(0)__PA ,
            input => Net_415 ,
            pad => BME280_SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BME280_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BME280_MOSI(0)__PA ,
            input => Net_299 ,
            pad => BME280_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BME280_SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BME280_SCLK(0)__PA ,
            input => Net_25 ,
            pad => BME280_SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MLX90316_MISO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MLX90316_MISO_1(0)__PA ,
            analog_term => Net_104 ,
            pad => MLX90316_MISO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MLX90316_SCLK_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MLX90316_SCLK_1(0)__PA ,
            input => Net_385 ,
            pad => MLX90316_SCLK_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MLX90316_SS_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MLX90316_SS_1(0)__PA ,
            input => Net_32 ,
            pad => MLX90316_SS_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MLX90316_MOSI_DEBUG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MLX90316_MOSI_DEBUG(0)__PA ,
            input => Net_98 ,
            pad => MLX90316_MOSI_DEBUG(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_415, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_434 * Net_328
        );
        Output = Net_415 (fanout=1)

    MacroCell: Name=Net_65, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:txn\
        );
        Output = Net_65 (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\
        );
        Output = \UART_GPS:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_state_2\
        );
        Output = \UART_GPS:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_fifo_notfull\
        );
        Output = \UART_GPS:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\
        );
        Output = \UART_GPS:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_load_fifo\ * \UART_GPS:BUART:rx_fifofull\
        );
        Output = \UART_GPS:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_fifonotempty\ * 
              \UART_GPS:BUART:rx_state_stop1_reg\
        );
        Output = \UART_GPS:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\BME280_SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BME280_SPIM:BSPIM:count_4\ * !\BME280_SPIM:BSPIM:count_3\ * 
              !\BME280_SPIM:BSPIM:count_2\ * !\BME280_SPIM:BSPIM:count_1\ * 
              \BME280_SPIM:BSPIM:count_0\
        );
        Output = \BME280_SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\BME280_SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\
        );
        Output = \BME280_SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\BME280_SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\
        );
        Output = \BME280_SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\BME280_SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BME280_SPIM:BSPIM:count_4\ * !\BME280_SPIM:BSPIM:count_3\ * 
              !\BME280_SPIM:BSPIM:count_2\ * !\BME280_SPIM:BSPIM:count_1\ * 
              \BME280_SPIM:BSPIM:count_0\ * \BME280_SPIM:BSPIM:rx_status_4\
        );
        Output = \BME280_SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\MLX90316_SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MLX90316_SPIM:BSPIM:count_4\ * !\MLX90316_SPIM:BSPIM:count_3\ * 
              !\MLX90316_SPIM:BSPIM:count_2\ * !\MLX90316_SPIM:BSPIM:count_1\ * 
              \MLX90316_SPIM:BSPIM:count_0\
        );
        Output = \MLX90316_SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\MLX90316_SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              \MLX90316_SPIM:BSPIM:state_0\
        );
        Output = \MLX90316_SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\MLX90316_SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              !\MLX90316_SPIM:BSPIM:state_0\
        );
        Output = \MLX90316_SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\MLX90316_SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MLX90316_SPIM:BSPIM:count_4\ * !\MLX90316_SPIM:BSPIM:count_3\ * 
              !\MLX90316_SPIM:BSPIM:count_2\ * !\MLX90316_SPIM:BSPIM:count_1\ * 
              \MLX90316_SPIM:BSPIM:count_0\ * 
              \MLX90316_SPIM:BSPIM:rx_status_4\
        );
        Output = \MLX90316_SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_32, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_29 * Net_30
        );
        Output = Net_32 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_217
        );
        Output = cydff_1 (fanout=1)

    MacroCell: Name=Net_328, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 4 pterms
        !(
              !Net_328 * !\BME280_SPIM:BSPIM:state_2\ * 
              \BME280_SPIM:BSPIM:state_1\
            + !Net_328 * \BME280_SPIM:BSPIM:state_2\ * 
              !\BME280_SPIM:BSPIM:state_1\ * !\BME280_SPIM:BSPIM:state_0\
            + !Net_328 * \BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\
            + !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\
        );
        Output = Net_328 (fanout=2)

    MacroCell: Name=\UART_GPS:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_1\ * 
              !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\ * !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\ * 
              !\UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_GPS:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_GPS:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              !\UART_GPS:BUART:tx_fifo_empty\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_fifo_empty\ * !\UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_GPS:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_GPS:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_GPS:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_GPS:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_GPS:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_27 * !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * 
              !\UART_GPS:BUART:rx_state_3\ * \UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\
        );
        Output = \UART_GPS:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_GPS:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\
        );
        Output = \UART_GPS:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_GPS:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\
        );
        Output = \UART_GPS:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_GPS:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_27 * !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * \UART_GPS:BUART:rx_last\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\
        );
        Output = \UART_GPS:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_GPS:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              !\UART_GPS:BUART:rx_count_0\
        );
        Output = \UART_GPS:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_GPS:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\
        );
        Output = \UART_GPS:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_27 * !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\
        );
        Output = \UART_GPS:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_27
        );
        Output = \UART_GPS:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_299, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 7 pterms
        !(
              !Net_299 * !\BME280_SPIM:BSPIM:state_2\ * 
              \BME280_SPIM:BSPIM:state_0\
            + !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\
            + !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_0\ * 
              !\BME280_SPIM:BSPIM:count_4\ * !\BME280_SPIM:BSPIM:count_3\ * 
              !\BME280_SPIM:BSPIM:count_2\ * \BME280_SPIM:BSPIM:count_1\ * 
              !\BME280_SPIM:BSPIM:count_0\ * !\BME280_SPIM:BSPIM:ld_ident\
            + \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\
            + \BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\
            + \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:mosi_from_dp\
            + !\BME280_SPIM:BSPIM:state_0\ * 
              !\BME280_SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_299 (fanout=2)

    MacroCell: Name=\BME280_SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\
            + !\BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\ * !\BME280_SPIM:BSPIM:count_4\ * 
              !\BME280_SPIM:BSPIM:count_3\ * !\BME280_SPIM:BSPIM:count_2\ * 
              \BME280_SPIM:BSPIM:count_1\ * !\BME280_SPIM:BSPIM:count_0\ * 
              !\BME280_SPIM:BSPIM:ld_ident\
            + !\BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_0\ * 
              !\BME280_SPIM:BSPIM:count_4\ * !\BME280_SPIM:BSPIM:count_3\ * 
              \BME280_SPIM:BSPIM:count_2\ * !\BME280_SPIM:BSPIM:count_1\ * 
              \BME280_SPIM:BSPIM:count_0\ * !\BME280_SPIM:BSPIM:tx_status_1\
        );
        Output = \BME280_SPIM:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\BME280_SPIM:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 4 pterms
        (
              !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\
            + !\BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_0\ * 
              !\BME280_SPIM:BSPIM:count_4\ * !\BME280_SPIM:BSPIM:count_3\ * 
              \BME280_SPIM:BSPIM:count_2\ * !\BME280_SPIM:BSPIM:count_1\ * 
              \BME280_SPIM:BSPIM:count_0\ * !\BME280_SPIM:BSPIM:tx_status_1\
            + \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_0\
            + \BME280_SPIM:BSPIM:state_1\ * !\BME280_SPIM:BSPIM:state_0\ * 
              !\BME280_SPIM:BSPIM:count_4\ * !\BME280_SPIM:BSPIM:count_3\ * 
              !\BME280_SPIM:BSPIM:count_2\ * \BME280_SPIM:BSPIM:count_1\ * 
              !\BME280_SPIM:BSPIM:count_0\ * !\BME280_SPIM:BSPIM:ld_ident\
        );
        Output = \BME280_SPIM:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\BME280_SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_1\
            + \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\
            + !\BME280_SPIM:BSPIM:state_1\ * !\BME280_SPIM:BSPIM:state_0\ * 
              !\BME280_SPIM:BSPIM:tx_status_1\
        );
        Output = \BME280_SPIM:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\BME280_SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 4 pterms
        (
              !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:count_4\ * 
              !\BME280_SPIM:BSPIM:count_3\ * !\BME280_SPIM:BSPIM:count_2\ * 
              !\BME280_SPIM:BSPIM:count_1\ * !\BME280_SPIM:BSPIM:count_0\ * 
              \BME280_SPIM:BSPIM:load_cond\
            + \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\ * !\BME280_SPIM:BSPIM:load_cond\
            + \BME280_SPIM:BSPIM:state_1\ * !\BME280_SPIM:BSPIM:count_4\ * 
              !\BME280_SPIM:BSPIM:count_3\ * !\BME280_SPIM:BSPIM:count_2\ * 
              !\BME280_SPIM:BSPIM:count_1\ * !\BME280_SPIM:BSPIM:count_0\ * 
              \BME280_SPIM:BSPIM:load_cond\
            + \BME280_SPIM:BSPIM:state_0\ * !\BME280_SPIM:BSPIM:count_4\ * 
              !\BME280_SPIM:BSPIM:count_3\ * !\BME280_SPIM:BSPIM:count_2\ * 
              !\BME280_SPIM:BSPIM:count_1\ * !\BME280_SPIM:BSPIM:count_0\ * 
              \BME280_SPIM:BSPIM:load_cond\
        );
        Output = \BME280_SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\BME280_SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\ * !\BME280_SPIM:BSPIM:ld_ident\
            + \BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\ * \BME280_SPIM:BSPIM:ld_ident\
            + \BME280_SPIM:BSPIM:state_1\ * !\BME280_SPIM:BSPIM:state_0\ * 
              !\BME280_SPIM:BSPIM:count_4\ * !\BME280_SPIM:BSPIM:count_3\ * 
              !\BME280_SPIM:BSPIM:count_2\ * \BME280_SPIM:BSPIM:count_1\ * 
              !\BME280_SPIM:BSPIM:count_0\ * \BME280_SPIM:BSPIM:ld_ident\
        );
        Output = \BME280_SPIM:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\BME280_SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 4 pterms
        (
              !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\ * \BME280_SPIM:BSPIM:cnt_enable\
            + !\BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\ * !\BME280_SPIM:BSPIM:cnt_enable\
            + \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\ * \BME280_SPIM:BSPIM:cnt_enable\
            + \BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\ * \BME280_SPIM:BSPIM:cnt_enable\
        );
        Output = \BME280_SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_25, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !\BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\
            + \BME280_SPIM:BSPIM:state_1\ * \BME280_SPIM:BSPIM:state_0\ * 
              Net_25
        );
        Output = Net_25 (fanout=2)

    MacroCell: Name=Net_385, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\ * 
              !\MLX90316_SPIM:BSPIM:state_0\
        );
        Output = Net_385 (fanout=1)

    MacroCell: Name=Net_98, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_98 * !\MLX90316_SPIM:BSPIM:state_2\ * 
              \MLX90316_SPIM:BSPIM:state_0\
            + Net_98 * \MLX90316_SPIM:BSPIM:state_2\ * 
              !\MLX90316_SPIM:BSPIM:state_1\ * !\MLX90316_SPIM:BSPIM:state_0\
            + !\MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\ * 
              !\MLX90316_SPIM:BSPIM:state_0\ * 
              \MLX90316_SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_98 (fanout=2)

    MacroCell: Name=\MLX90316_SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\ * 
              !\MLX90316_SPIM:BSPIM:state_0\ * !\MLX90316_SPIM:BSPIM:count_4\ * 
              !\MLX90316_SPIM:BSPIM:count_3\ * !\MLX90316_SPIM:BSPIM:count_2\ * 
              \MLX90316_SPIM:BSPIM:count_1\ * !\MLX90316_SPIM:BSPIM:count_0\ * 
              !\MLX90316_SPIM:BSPIM:tx_status_1\
            + !\MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\ * 
              \MLX90316_SPIM:BSPIM:state_0\ * !\MLX90316_SPIM:BSPIM:count_4\ * 
              !\MLX90316_SPIM:BSPIM:count_3\ * !\MLX90316_SPIM:BSPIM:count_2\ * 
              !\MLX90316_SPIM:BSPIM:count_1\ * \MLX90316_SPIM:BSPIM:count_0\
        );
        Output = \MLX90316_SPIM:BSPIM:state_2\ (fanout=11)

    MacroCell: Name=\MLX90316_SPIM:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              !\MLX90316_SPIM:BSPIM:state_0\
            + !\MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_0\ * 
              !\MLX90316_SPIM:BSPIM:count_4\ * !\MLX90316_SPIM:BSPIM:count_3\ * 
              !\MLX90316_SPIM:BSPIM:count_2\ * \MLX90316_SPIM:BSPIM:count_1\ * 
              !\MLX90316_SPIM:BSPIM:count_0\ * 
              !\MLX90316_SPIM:BSPIM:tx_status_1\
            + \MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\
            + \MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_0\
            + \MLX90316_SPIM:BSPIM:state_1\ * \MLX90316_SPIM:BSPIM:state_0\ * 
              !\MLX90316_SPIM:BSPIM:count_4\ * !\MLX90316_SPIM:BSPIM:count_3\ * 
              !\MLX90316_SPIM:BSPIM:count_2\ * !\MLX90316_SPIM:BSPIM:count_1\ * 
              \MLX90316_SPIM:BSPIM:count_0\
        );
        Output = \MLX90316_SPIM:BSPIM:state_1\ (fanout=11)

    MacroCell: Name=\MLX90316_SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\ * 
              \MLX90316_SPIM:BSPIM:state_0\ * !\MLX90316_SPIM:BSPIM:count_4\ * 
              !\MLX90316_SPIM:BSPIM:count_3\ * !\MLX90316_SPIM:BSPIM:count_2\ * 
              !\MLX90316_SPIM:BSPIM:count_1\ * \MLX90316_SPIM:BSPIM:count_0\
            + \MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_0\
            + !\MLX90316_SPIM:BSPIM:state_1\ * !\MLX90316_SPIM:BSPIM:state_0\ * 
              \MLX90316_SPIM:BSPIM:tx_status_1\
            + \MLX90316_SPIM:BSPIM:state_1\ * !\MLX90316_SPIM:BSPIM:state_0\ * 
              !\MLX90316_SPIM:BSPIM:count_4\ * !\MLX90316_SPIM:BSPIM:count_3\ * 
              !\MLX90316_SPIM:BSPIM:count_2\ * \MLX90316_SPIM:BSPIM:count_1\ * 
              !\MLX90316_SPIM:BSPIM:count_0\ * 
              !\MLX90316_SPIM:BSPIM:tx_status_1\
        );
        Output = \MLX90316_SPIM:BSPIM:state_0\ (fanout=11)

    MacroCell: Name=Net_29, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              \MLX90316_SPIM:BSPIM:state_0\
            + !\MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\ * 
              !Net_29
            + \MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              !Net_29
        );
        Output = Net_29 (fanout=2)

    MacroCell: Name=\MLX90316_SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:count_4\ * 
              !\MLX90316_SPIM:BSPIM:count_3\ * !\MLX90316_SPIM:BSPIM:count_2\ * 
              !\MLX90316_SPIM:BSPIM:count_1\ * !\MLX90316_SPIM:BSPIM:count_0\ * 
              \MLX90316_SPIM:BSPIM:load_cond\
            + \MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              !\MLX90316_SPIM:BSPIM:state_0\ * 
              !\MLX90316_SPIM:BSPIM:load_cond\
            + \MLX90316_SPIM:BSPIM:state_1\ * !\MLX90316_SPIM:BSPIM:count_4\ * 
              !\MLX90316_SPIM:BSPIM:count_3\ * !\MLX90316_SPIM:BSPIM:count_2\ * 
              !\MLX90316_SPIM:BSPIM:count_1\ * !\MLX90316_SPIM:BSPIM:count_0\ * 
              \MLX90316_SPIM:BSPIM:load_cond\
            + \MLX90316_SPIM:BSPIM:state_0\ * !\MLX90316_SPIM:BSPIM:count_4\ * 
              !\MLX90316_SPIM:BSPIM:count_3\ * !\MLX90316_SPIM:BSPIM:count_2\ * 
              !\MLX90316_SPIM:BSPIM:count_1\ * !\MLX90316_SPIM:BSPIM:count_0\ * 
              \MLX90316_SPIM:BSPIM:load_cond\
        );
        Output = \MLX90316_SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\MLX90316_SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              !\MLX90316_SPIM:BSPIM:state_0\ * 
              \MLX90316_SPIM:BSPIM:cnt_enable\
            + !\MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              \MLX90316_SPIM:BSPIM:state_0\ * 
              !\MLX90316_SPIM:BSPIM:cnt_enable\
            + \MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\ * 
              \MLX90316_SPIM:BSPIM:cnt_enable\
            + \MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_0\ * 
              \MLX90316_SPIM:BSPIM:cnt_enable\
            + \MLX90316_SPIM:BSPIM:state_1\ * \MLX90316_SPIM:BSPIM:state_0\ * 
              !\MLX90316_SPIM:BSPIM:count_4\ * !\MLX90316_SPIM:BSPIM:count_3\ * 
              !\MLX90316_SPIM:BSPIM:count_2\ * !\MLX90316_SPIM:BSPIM:count_1\ * 
              \MLX90316_SPIM:BSPIM:count_0\ * 
              \MLX90316_SPIM:BSPIM:cnt_enable\
        );
        Output = \MLX90316_SPIM:BSPIM:cnt_enable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_GPS:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_GPS:Net_9\ ,
            cs_addr_2 => \UART_GPS:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_GPS:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_GPS:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_GPS:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_GPS:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_GPS:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_GPS:Net_9\ ,
            cs_addr_0 => \UART_GPS:BUART:counter_load_not\ ,
            ce0_reg => \UART_GPS:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_GPS:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_GPS:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_GPS:Net_9\ ,
            cs_addr_2 => \UART_GPS:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_GPS:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_GPS:BUART:rx_bitclk_enable\ ,
            route_si => Net_27 ,
            f0_load => \UART_GPS:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_GPS:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_GPS:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BME280_SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \BME280_SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \BME280_SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \BME280_SPIM:BSPIM:state_0\ ,
            route_si => Net_19 ,
            f1_load => \BME280_SPIM:BSPIM:load_rx_data\ ,
            so_comb => \BME280_SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \BME280_SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \BME280_SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \BME280_SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \BME280_SPIM:BSPIM:rx_status_4\ ,
            clk_en => ClockBlock_100k__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

    datapathcell: Name =\MLX90316_SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_386 ,
            cs_addr_2 => \MLX90316_SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \MLX90316_SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \MLX90316_SPIM:BSPIM:state_0\ ,
            route_si => Net_90 ,
            f1_load => \MLX90316_SPIM:BSPIM:load_rx_data\ ,
            so_comb => \MLX90316_SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \MLX90316_SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \MLX90316_SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \MLX90316_SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \MLX90316_SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_GPS:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_GPS:Net_9\ ,
            status_3 => \UART_GPS:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_GPS:BUART:tx_status_2\ ,
            status_1 => \UART_GPS:BUART:tx_fifo_empty\ ,
            status_0 => \UART_GPS:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_GPS:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_GPS:Net_9\ ,
            status_5 => \UART_GPS:BUART:rx_status_5\ ,
            status_4 => \UART_GPS:BUART:rx_status_4\ ,
            status_3 => \UART_GPS:BUART:rx_status_3\ ,
            interrupt => Net_40 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\BME280_SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_4 => \BME280_SPIM:BSPIM:tx_status_4\ ,
            status_3 => \BME280_SPIM:BSPIM:load_rx_data\ ,
            status_2 => \BME280_SPIM:BSPIM:tx_status_2\ ,
            status_1 => \BME280_SPIM:BSPIM:tx_status_1\ ,
            status_0 => \BME280_SPIM:BSPIM:tx_status_0\ ,
            interrupt => Net_414 ,
            clk_en => ClockBlock_100k__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

    statusicell: Name =\BME280_SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \BME280_SPIM:BSPIM:rx_status_6\ ,
            status_5 => \BME280_SPIM:BSPIM:rx_status_5\ ,
            status_4 => \BME280_SPIM:BSPIM:rx_status_4\ ,
            interrupt => Net_412 ,
            clk_en => ClockBlock_100k__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

    statusicell: Name =\MLX90316_SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_386 ,
            status_4 => \MLX90316_SPIM:BSPIM:tx_status_4\ ,
            status_3 => \MLX90316_SPIM:BSPIM:load_rx_data\ ,
            status_2 => \MLX90316_SPIM:BSPIM:tx_status_2\ ,
            status_1 => \MLX90316_SPIM:BSPIM:tx_status_1\ ,
            status_0 => \MLX90316_SPIM:BSPIM:tx_status_0\ ,
            interrupt => Net_389 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MLX90316_SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_386 ,
            status_6 => \MLX90316_SPIM:BSPIM:rx_status_6\ ,
            status_5 => \MLX90316_SPIM:BSPIM:rx_status_5\ ,
            status_4 => \MLX90316_SPIM:BSPIM:rx_status_4\ ,
            interrupt => Net_387 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ClockBlock_100k__SYNC
        PORT MAP (
            in => ClockBlock_100k ,
            out => ClockBlock_100k__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\BME280_SS_CTRL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \BME280_SS_CTRL:control_7\ ,
            control_6 => \BME280_SS_CTRL:control_6\ ,
            control_5 => \BME280_SS_CTRL:control_5\ ,
            control_4 => \BME280_SS_CTRL:control_4\ ,
            control_3 => \BME280_SS_CTRL:control_3\ ,
            control_2 => \BME280_SS_CTRL:control_2\ ,
            control_1 => \BME280_SS_CTRL:control_1\ ,
            control_0 => Net_434 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MLX90316_SS_ControlReg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MLX90316_SS_ControlReg:control_7\ ,
            control_6 => \MLX90316_SS_ControlReg:control_6\ ,
            control_5 => \MLX90316_SS_ControlReg:control_5\ ,
            control_4 => \MLX90316_SS_ControlReg:control_4\ ,
            control_3 => \MLX90316_SS_ControlReg:control_3\ ,
            control_2 => \MLX90316_SS_ControlReg:control_2\ ,
            control_1 => \MLX90316_SS_ControlReg:control_1\ ,
            control_0 => Net_30 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_GPS:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_GPS:Net_9\ ,
            load => \UART_GPS:BUART:rx_counter_load\ ,
            count_6 => \UART_GPS:BUART:rx_count_6\ ,
            count_5 => \UART_GPS:BUART:rx_count_5\ ,
            count_4 => \UART_GPS:BUART:rx_count_4\ ,
            count_3 => \UART_GPS:BUART:rx_count_3\ ,
            count_2 => \UART_GPS:BUART:rx_count_2\ ,
            count_1 => \UART_GPS:BUART:rx_count_1\ ,
            count_0 => \UART_GPS:BUART:rx_count_0\ ,
            tc => \UART_GPS:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\BME280_SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => \BME280_SPIM:BSPIM:cnt_enable\ ,
            count_6 => \BME280_SPIM:BSPIM:count_6\ ,
            count_5 => \BME280_SPIM:BSPIM:count_5\ ,
            count_4 => \BME280_SPIM:BSPIM:count_4\ ,
            count_3 => \BME280_SPIM:BSPIM:count_3\ ,
            count_2 => \BME280_SPIM:BSPIM:count_2\ ,
            count_1 => \BME280_SPIM:BSPIM:count_1\ ,
            count_0 => \BME280_SPIM:BSPIM:count_0\ ,
            tc => \BME280_SPIM:BSPIM:cnt_tc\ ,
            clk_en => ClockBlock_100k__SYNC_OUT );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

    count7cell: Name =\MLX90316_SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_386 ,
            enable => \MLX90316_SPIM:BSPIM:cnt_enable\ ,
            count_6 => \MLX90316_SPIM:BSPIM:count_6\ ,
            count_5 => \MLX90316_SPIM:BSPIM:count_5\ ,
            count_4 => \MLX90316_SPIM:BSPIM:count_4\ ,
            count_3 => \MLX90316_SPIM:BSPIM:count_3\ ,
            count_2 => \MLX90316_SPIM:BSPIM:count_2\ ,
            count_1 => \MLX90316_SPIM:BSPIM:count_1\ ,
            count_0 => \MLX90316_SPIM:BSPIM:count_0\ ,
            tc => \MLX90316_SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ILO_Trim:CorrectionISR\
        PORT MAP (
            interrupt => ClockBlock_100k );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =Inter_GPS
        PORT MAP (
            interrupt => Net_40 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Anemometer_Inter
        PORT MAP (
            interrupt => Net_217 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ord_int\
        PORT MAP (
            interrupt => \USB:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_3\
        PORT MAP (
            interrupt => \USB:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_281 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\BME280_SPIM:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_412 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\BME280_SPIM:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_414 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\MLX90316_SPIM:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_387 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\MLX90316_SPIM:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_389 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   16 :   16 :   32 : 50.00 %
IO                            :   20 :   28 :   48 : 41.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   50 :  142 :  192 : 26.04 %
  Unique P-terms              :  100 :  284 :  384 : 26.04 %
  Total P-terms               :  116 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    2 :    2 :    4 : 50.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.067ms
Tech mapping phase: Elapsed time ==> 0s.148ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : Anemometer(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : BME280_MISO(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : BME280_MOSI(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : BME280_SCLK(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : BME280_SS(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : GPS_En(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : GPS_Fix(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : GPS_PPS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : GPS_Rx(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : GPS_Tx(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : MLX90316_MISO_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : MLX90316_MOSI_DEBUG(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : MLX90316_SCLK_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : MLX90316_SS_1(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Pin_Debug(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
Comparator[2]@[FFB(Comparator,2)] : \BME280_MISO_Comp:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \MLX90316_MISO_Comp:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \MLX90316_VDAC8:viDAC8\
USB[0]@[FFB(USB,0)] : \USB:USB\
Vref[4]@[FFB(Vref,4)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 49% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 90% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : Anemometer(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : BME280_MISO(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : BME280_MOSI(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : BME280_SCLK(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : BME280_SS(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : GPS_En(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : GPS_Fix(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : GPS_PPS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : GPS_Rx(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : GPS_Tx(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : MLX90316_MISO_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : MLX90316_MOSI_DEBUG(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : MLX90316_SCLK_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : MLX90316_SS_1(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Pin_Debug(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
Comparator[3]@[FFB(Comparator,3)] : \BME280_MISO_Comp:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \MLX90316_MISO_Comp:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \MLX90316_VDAC8:viDAC8\
USB[0]@[FFB(USB,0)] : \USB:USB\
Vref[4]@[FFB(Vref,4)] : vRef_1

Analog Placement phase: Elapsed time ==> 0s.729ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_372 {
    comp_3_vplus
    agr2_x_comp_3_vplus
    agr2
    agr2_x_p1_6
    p1_6
  }
  Net: Net_104 {
    comp_2_vplus
    agl7_x_comp_2_vplus
    agl7
    agl7_x_p0_7
    p0_7
  }
  Net: Net_425 {
    vref_cmp1_0256
    comp_vref_vdda_0256_x_vref_cmp1_0256
    comp_vref_vdda_0256
    comp_3_vminus_x_comp_vref_vdda_0256
    comp_3_vminus
  }
  Net: Net_110 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_comp_2_vminus
    comp_2_vminus
  }
  Net: \MLX90316_VDAC8:Net_77\ {
  }
}
Map of item to net {
  comp_3_vplus                                     -> Net_372
  agr2_x_comp_3_vplus                              -> Net_372
  agr2                                             -> Net_372
  agr2_x_p1_6                                      -> Net_372
  p1_6                                             -> Net_372
  comp_2_vplus                                     -> Net_104
  agl7_x_comp_2_vplus                              -> Net_104
  agl7                                             -> Net_104
  agl7_x_p0_7                                      -> Net_104
  p0_7                                             -> Net_104
  vref_cmp1_0256                                   -> Net_425
  comp_vref_vdda_0256_x_vref_cmp1_0256             -> Net_425
  comp_vref_vdda_0256                              -> Net_425
  comp_3_vminus_x_comp_vref_vdda_0256              -> Net_425
  comp_3_vminus                                    -> Net_425
  vidac_2_vout                                     -> Net_110
  agl5_x_vidac_2_vout                              -> Net_110
  agl5                                             -> Net_110
  agl5_x_comp_2_vminus                             -> Net_110
  comp_2_vminus                                    -> Net_110
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.363ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   20 :   28 :   48 :  41.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.40
                   Pterms :            5.40
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.083ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 710, final cost is 710 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       9.33 :       4.17
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
statusicell: Name =\UART_GPS:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_GPS:Net_9\ ,
        status_5 => \UART_GPS:BUART:rx_status_5\ ,
        status_4 => \UART_GPS:BUART:rx_status_4\ ,
        status_3 => \UART_GPS:BUART:rx_status_3\ ,
        interrupt => Net_40 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_27 * !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * \UART_GPS:BUART:rx_last\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\
        );
        Output = \UART_GPS:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\
        );
        Output = \UART_GPS:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_load_fifo\ * \UART_GPS:BUART:rx_fifofull\
        );
        Output = \UART_GPS:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_GPS:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_27 * !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * 
              !\UART_GPS:BUART:rx_state_3\ * \UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\
        );
        Output = \UART_GPS:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_5\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !\UART_GPS:BUART:rx_count_6\ * 
              !\UART_GPS:BUART:rx_count_4\
        );
        Output = \UART_GPS:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              !\UART_GPS:BUART:rx_count_0\
        );
        Output = \UART_GPS:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_GPS:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\
        );
        Output = \UART_GPS:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_GPS:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_GPS:Net_9\ ,
        cs_addr_2 => \UART_GPS:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_GPS:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_GPS:BUART:rx_bitclk_enable\ ,
        route_si => Net_27 ,
        f0_load => \UART_GPS:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_GPS:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_GPS:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_GPS:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_GPS:Net_9\ ,
        load => \UART_GPS:BUART:rx_counter_load\ ,
        count_6 => \UART_GPS:BUART:rx_count_6\ ,
        count_5 => \UART_GPS:BUART:rx_count_5\ ,
        count_4 => \UART_GPS:BUART:rx_count_4\ ,
        count_3 => \UART_GPS:BUART:rx_count_3\ ,
        count_2 => \UART_GPS:BUART:rx_count_2\ ,
        count_1 => \UART_GPS:BUART:rx_count_1\ ,
        count_0 => \UART_GPS:BUART:rx_count_0\ ,
        tc => \UART_GPS:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MLX90316_SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:count_4\ * 
              !\MLX90316_SPIM:BSPIM:count_3\ * !\MLX90316_SPIM:BSPIM:count_2\ * 
              !\MLX90316_SPIM:BSPIM:count_1\ * !\MLX90316_SPIM:BSPIM:count_0\ * 
              \MLX90316_SPIM:BSPIM:load_cond\
            + \MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              !\MLX90316_SPIM:BSPIM:state_0\ * 
              !\MLX90316_SPIM:BSPIM:load_cond\
            + \MLX90316_SPIM:BSPIM:state_1\ * !\MLX90316_SPIM:BSPIM:count_4\ * 
              !\MLX90316_SPIM:BSPIM:count_3\ * !\MLX90316_SPIM:BSPIM:count_2\ * 
              !\MLX90316_SPIM:BSPIM:count_1\ * !\MLX90316_SPIM:BSPIM:count_0\ * 
              \MLX90316_SPIM:BSPIM:load_cond\
            + \MLX90316_SPIM:BSPIM:state_0\ * !\MLX90316_SPIM:BSPIM:count_4\ * 
              !\MLX90316_SPIM:BSPIM:count_3\ * !\MLX90316_SPIM:BSPIM:count_2\ * 
              !\MLX90316_SPIM:BSPIM:count_1\ * !\MLX90316_SPIM:BSPIM:count_0\ * 
              \MLX90316_SPIM:BSPIM:load_cond\
        );
        Output = \MLX90316_SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MLX90316_SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MLX90316_SPIM:BSPIM:count_4\ * !\MLX90316_SPIM:BSPIM:count_3\ * 
              !\MLX90316_SPIM:BSPIM:count_2\ * !\MLX90316_SPIM:BSPIM:count_1\ * 
              \MLX90316_SPIM:BSPIM:count_0\
        );
        Output = \MLX90316_SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_GPS:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_fifonotempty\ * 
              \UART_GPS:BUART:rx_state_stop1_reg\
        );
        Output = \UART_GPS:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_27
        );
        Output = \UART_GPS:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_27 * !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\
        );
        Output = \UART_GPS:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MLX90316_SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\ * 
              \MLX90316_SPIM:BSPIM:state_0\ * !\MLX90316_SPIM:BSPIM:count_4\ * 
              !\MLX90316_SPIM:BSPIM:count_3\ * !\MLX90316_SPIM:BSPIM:count_2\ * 
              !\MLX90316_SPIM:BSPIM:count_1\ * \MLX90316_SPIM:BSPIM:count_0\
            + \MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_0\
            + !\MLX90316_SPIM:BSPIM:state_1\ * !\MLX90316_SPIM:BSPIM:state_0\ * 
              \MLX90316_SPIM:BSPIM:tx_status_1\
            + \MLX90316_SPIM:BSPIM:state_1\ * !\MLX90316_SPIM:BSPIM:state_0\ * 
              !\MLX90316_SPIM:BSPIM:count_4\ * !\MLX90316_SPIM:BSPIM:count_3\ * 
              !\MLX90316_SPIM:BSPIM:count_2\ * \MLX90316_SPIM:BSPIM:count_1\ * 
              !\MLX90316_SPIM:BSPIM:count_0\ * 
              !\MLX90316_SPIM:BSPIM:tx_status_1\
        );
        Output = \MLX90316_SPIM:BSPIM:state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MLX90316_SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              \MLX90316_SPIM:BSPIM:state_0\
        );
        Output = \MLX90316_SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_385, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\ * 
              !\MLX90316_SPIM:BSPIM:state_0\
        );
        Output = Net_385 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_65, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:txn\
        );
        Output = Net_65 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_98, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_98 * !\MLX90316_SPIM:BSPIM:state_2\ * 
              \MLX90316_SPIM:BSPIM:state_0\
            + Net_98 * \MLX90316_SPIM:BSPIM:state_2\ * 
              !\MLX90316_SPIM:BSPIM:state_1\ * !\MLX90316_SPIM:BSPIM:state_0\
            + !\MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\ * 
              !\MLX90316_SPIM:BSPIM:state_0\ * 
              \MLX90316_SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_98 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MLX90316_SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              !\MLX90316_SPIM:BSPIM:state_0\
        );
        Output = \MLX90316_SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_29, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              \MLX90316_SPIM:BSPIM:state_0\
            + !\MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\ * 
              !Net_29
            + \MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              !Net_29
        );
        Output = Net_29 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_GPS:Net_9\ ,
        cs_addr_0 => \UART_GPS:BUART:counter_load_not\ ,
        ce0_reg => \UART_GPS:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_GPS:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MLX90316_SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_386 ,
        status_4 => \MLX90316_SPIM:BSPIM:tx_status_4\ ,
        status_3 => \MLX90316_SPIM:BSPIM:load_rx_data\ ,
        status_2 => \MLX90316_SPIM:BSPIM:tx_status_2\ ,
        status_1 => \MLX90316_SPIM:BSPIM:tx_status_1\ ,
        status_0 => \MLX90316_SPIM:BSPIM:tx_status_0\ ,
        interrupt => Net_389 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MLX90316_SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              !\MLX90316_SPIM:BSPIM:state_0\ * 
              \MLX90316_SPIM:BSPIM:cnt_enable\
            + !\MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              \MLX90316_SPIM:BSPIM:state_0\ * 
              !\MLX90316_SPIM:BSPIM:cnt_enable\
            + \MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\ * 
              \MLX90316_SPIM:BSPIM:cnt_enable\
            + \MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_0\ * 
              \MLX90316_SPIM:BSPIM:cnt_enable\
            + \MLX90316_SPIM:BSPIM:state_1\ * \MLX90316_SPIM:BSPIM:state_0\ * 
              !\MLX90316_SPIM:BSPIM:count_4\ * !\MLX90316_SPIM:BSPIM:count_3\ * 
              !\MLX90316_SPIM:BSPIM:count_2\ * !\MLX90316_SPIM:BSPIM:count_1\ * 
              \MLX90316_SPIM:BSPIM:count_0\ * 
              \MLX90316_SPIM:BSPIM:cnt_enable\
        );
        Output = \MLX90316_SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MLX90316_SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\ * 
              !\MLX90316_SPIM:BSPIM:state_0\ * !\MLX90316_SPIM:BSPIM:count_4\ * 
              !\MLX90316_SPIM:BSPIM:count_3\ * !\MLX90316_SPIM:BSPIM:count_2\ * 
              \MLX90316_SPIM:BSPIM:count_1\ * !\MLX90316_SPIM:BSPIM:count_0\ * 
              !\MLX90316_SPIM:BSPIM:tx_status_1\
            + !\MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\ * 
              \MLX90316_SPIM:BSPIM:state_0\ * !\MLX90316_SPIM:BSPIM:count_4\ * 
              !\MLX90316_SPIM:BSPIM:count_3\ * !\MLX90316_SPIM:BSPIM:count_2\ * 
              !\MLX90316_SPIM:BSPIM:count_1\ * \MLX90316_SPIM:BSPIM:count_0\
        );
        Output = \MLX90316_SPIM:BSPIM:state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MLX90316_SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MLX90316_SPIM:BSPIM:count_4\ * !\MLX90316_SPIM:BSPIM:count_3\ * 
              !\MLX90316_SPIM:BSPIM:count_2\ * !\MLX90316_SPIM:BSPIM:count_1\ * 
              \MLX90316_SPIM:BSPIM:count_0\ * 
              \MLX90316_SPIM:BSPIM:rx_status_4\
        );
        Output = \MLX90316_SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MLX90316_SPIM:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_386) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_1\ * 
              !\MLX90316_SPIM:BSPIM:state_0\
            + !\MLX90316_SPIM:BSPIM:state_2\ * !\MLX90316_SPIM:BSPIM:state_0\ * 
              !\MLX90316_SPIM:BSPIM:count_4\ * !\MLX90316_SPIM:BSPIM:count_3\ * 
              !\MLX90316_SPIM:BSPIM:count_2\ * \MLX90316_SPIM:BSPIM:count_1\ * 
              !\MLX90316_SPIM:BSPIM:count_0\ * 
              !\MLX90316_SPIM:BSPIM:tx_status_1\
            + \MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_1\
            + \MLX90316_SPIM:BSPIM:state_2\ * \MLX90316_SPIM:BSPIM:state_0\
            + \MLX90316_SPIM:BSPIM:state_1\ * \MLX90316_SPIM:BSPIM:state_0\ * 
              !\MLX90316_SPIM:BSPIM:count_4\ * !\MLX90316_SPIM:BSPIM:count_3\ * 
              !\MLX90316_SPIM:BSPIM:count_2\ * !\MLX90316_SPIM:BSPIM:count_1\ * 
              \MLX90316_SPIM:BSPIM:count_0\
        );
        Output = \MLX90316_SPIM:BSPIM:state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_fifo_notfull\
        );
        Output = \UART_GPS:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MLX90316_SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_386 ,
        cs_addr_2 => \MLX90316_SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \MLX90316_SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \MLX90316_SPIM:BSPIM:state_0\ ,
        route_si => Net_90 ,
        f1_load => \MLX90316_SPIM:BSPIM:load_rx_data\ ,
        so_comb => \MLX90316_SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \MLX90316_SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \MLX90316_SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \MLX90316_SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \MLX90316_SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\MLX90316_SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_386 ,
        enable => \MLX90316_SPIM:BSPIM:cnt_enable\ ,
        count_6 => \MLX90316_SPIM:BSPIM:count_6\ ,
        count_5 => \MLX90316_SPIM:BSPIM:count_5\ ,
        count_4 => \MLX90316_SPIM:BSPIM:count_4\ ,
        count_3 => \MLX90316_SPIM:BSPIM:count_3\ ,
        count_2 => \MLX90316_SPIM:BSPIM:count_2\ ,
        count_1 => \MLX90316_SPIM:BSPIM:count_1\ ,
        count_0 => \MLX90316_SPIM:BSPIM:count_0\ ,
        tc => \MLX90316_SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:txn\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_1\ * 
              !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\ * !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\ * 
              !\UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\
        );
        Output = \UART_GPS:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_state_2\
        );
        Output = \UART_GPS:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_GPS:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_GPS:Net_9\ ,
        cs_addr_2 => \UART_GPS:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_GPS:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_GPS:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_GPS:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_GPS:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_GPS:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_GPS:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_GPS:Net_9\ ,
        status_3 => \UART_GPS:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_GPS:BUART:tx_status_2\ ,
        status_1 => \UART_GPS:BUART:tx_fifo_empty\ ,
        status_0 => \UART_GPS:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\BME280_SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 4 pterms
        (
              !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:count_4\ * 
              !\BME280_SPIM:BSPIM:count_3\ * !\BME280_SPIM:BSPIM:count_2\ * 
              !\BME280_SPIM:BSPIM:count_1\ * !\BME280_SPIM:BSPIM:count_0\ * 
              \BME280_SPIM:BSPIM:load_cond\
            + \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\ * !\BME280_SPIM:BSPIM:load_cond\
            + \BME280_SPIM:BSPIM:state_1\ * !\BME280_SPIM:BSPIM:count_4\ * 
              !\BME280_SPIM:BSPIM:count_3\ * !\BME280_SPIM:BSPIM:count_2\ * 
              !\BME280_SPIM:BSPIM:count_1\ * !\BME280_SPIM:BSPIM:count_0\ * 
              \BME280_SPIM:BSPIM:load_cond\
            + \BME280_SPIM:BSPIM:state_0\ * !\BME280_SPIM:BSPIM:count_4\ * 
              !\BME280_SPIM:BSPIM:count_3\ * !\BME280_SPIM:BSPIM:count_2\ * 
              !\BME280_SPIM:BSPIM:count_1\ * !\BME280_SPIM:BSPIM:count_0\ * 
              \BME280_SPIM:BSPIM:load_cond\
        );
        Output = \BME280_SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BME280_SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_1\
            + \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\
            + !\BME280_SPIM:BSPIM:state_1\ * !\BME280_SPIM:BSPIM:state_0\ * 
              !\BME280_SPIM:BSPIM:tx_status_1\
        );
        Output = \BME280_SPIM:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BME280_SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BME280_SPIM:BSPIM:count_4\ * !\BME280_SPIM:BSPIM:count_3\ * 
              !\BME280_SPIM:BSPIM:count_2\ * !\BME280_SPIM:BSPIM:count_1\ * 
              \BME280_SPIM:BSPIM:count_0\
        );
        Output = \BME280_SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\
        );
        Output = \UART_GPS:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\BME280_SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_4 => \BME280_SPIM:BSPIM:tx_status_4\ ,
        status_3 => \BME280_SPIM:BSPIM:load_rx_data\ ,
        status_2 => \BME280_SPIM:BSPIM:tx_status_2\ ,
        status_1 => \BME280_SPIM:BSPIM:tx_status_1\ ,
        status_0 => \BME280_SPIM:BSPIM:tx_status_0\ ,
        interrupt => Net_414 ,
        clk_en => ClockBlock_100k__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

controlcell: Name =\MLX90316_SS_ControlReg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MLX90316_SS_ControlReg:control_7\ ,
        control_6 => \MLX90316_SS_ControlReg:control_6\ ,
        control_5 => \MLX90316_SS_ControlReg:control_5\ ,
        control_4 => \MLX90316_SS_ControlReg:control_4\ ,
        control_3 => \MLX90316_SS_ControlReg:control_3\ ,
        control_2 => \MLX90316_SS_ControlReg:control_2\ ,
        control_1 => \MLX90316_SS_ControlReg:control_1\ ,
        control_0 => Net_30 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_299, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 7 pterms
        !(
              !Net_299 * !\BME280_SPIM:BSPIM:state_2\ * 
              \BME280_SPIM:BSPIM:state_0\
            + !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\
            + !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_0\ * 
              !\BME280_SPIM:BSPIM:count_4\ * !\BME280_SPIM:BSPIM:count_3\ * 
              !\BME280_SPIM:BSPIM:count_2\ * \BME280_SPIM:BSPIM:count_1\ * 
              !\BME280_SPIM:BSPIM:count_0\ * !\BME280_SPIM:BSPIM:ld_ident\
            + \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\
            + \BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\
            + \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:mosi_from_dp\
            + !\BME280_SPIM:BSPIM:state_0\ * 
              !\BME280_SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_299 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BME280_SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BME280_SPIM:BSPIM:count_4\ * !\BME280_SPIM:BSPIM:count_3\ * 
              !\BME280_SPIM:BSPIM:count_2\ * !\BME280_SPIM:BSPIM:count_1\ * 
              \BME280_SPIM:BSPIM:count_0\ * \BME280_SPIM:BSPIM:rx_status_4\
        );
        Output = \BME280_SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BME280_SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\
        );
        Output = \BME280_SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BME280_SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\
        );
        Output = \BME280_SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\BME280_SPIM:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 4 pterms
        (
              !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\
            + !\BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_0\ * 
              !\BME280_SPIM:BSPIM:count_4\ * !\BME280_SPIM:BSPIM:count_3\ * 
              \BME280_SPIM:BSPIM:count_2\ * !\BME280_SPIM:BSPIM:count_1\ * 
              \BME280_SPIM:BSPIM:count_0\ * !\BME280_SPIM:BSPIM:tx_status_1\
            + \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_0\
            + \BME280_SPIM:BSPIM:state_1\ * !\BME280_SPIM:BSPIM:state_0\ * 
              !\BME280_SPIM:BSPIM:count_4\ * !\BME280_SPIM:BSPIM:count_3\ * 
              !\BME280_SPIM:BSPIM:count_2\ * \BME280_SPIM:BSPIM:count_1\ * 
              !\BME280_SPIM:BSPIM:count_0\ * !\BME280_SPIM:BSPIM:ld_ident\
        );
        Output = \BME280_SPIM:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BME280_SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\
            + !\BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\ * !\BME280_SPIM:BSPIM:count_4\ * 
              !\BME280_SPIM:BSPIM:count_3\ * !\BME280_SPIM:BSPIM:count_2\ * 
              \BME280_SPIM:BSPIM:count_1\ * !\BME280_SPIM:BSPIM:count_0\ * 
              !\BME280_SPIM:BSPIM:ld_ident\
            + !\BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_0\ * 
              !\BME280_SPIM:BSPIM:count_4\ * !\BME280_SPIM:BSPIM:count_3\ * 
              \BME280_SPIM:BSPIM:count_2\ * !\BME280_SPIM:BSPIM:count_1\ * 
              \BME280_SPIM:BSPIM:count_0\ * !\BME280_SPIM:BSPIM:tx_status_1\
        );
        Output = \BME280_SPIM:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BME280_SPIM:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\ * !\BME280_SPIM:BSPIM:ld_ident\
            + \BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\ * \BME280_SPIM:BSPIM:ld_ident\
            + \BME280_SPIM:BSPIM:state_1\ * !\BME280_SPIM:BSPIM:state_0\ * 
              !\BME280_SPIM:BSPIM:count_4\ * !\BME280_SPIM:BSPIM:count_3\ * 
              !\BME280_SPIM:BSPIM:count_2\ * \BME280_SPIM:BSPIM:count_1\ * 
              !\BME280_SPIM:BSPIM:count_0\ * \BME280_SPIM:BSPIM:ld_ident\
        );
        Output = \BME280_SPIM:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BME280_SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \BME280_SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \BME280_SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \BME280_SPIM:BSPIM:state_0\ ,
        route_si => Net_19 ,
        f1_load => \BME280_SPIM:BSPIM:load_rx_data\ ,
        so_comb => \BME280_SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \BME280_SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \BME280_SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \BME280_SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \BME280_SPIM:BSPIM:rx_status_4\ ,
        clk_en => ClockBlock_100k__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

count7cell: Name =\BME280_SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        enable => \BME280_SPIM:BSPIM:cnt_enable\ ,
        count_6 => \BME280_SPIM:BSPIM:count_6\ ,
        count_5 => \BME280_SPIM:BSPIM:count_5\ ,
        count_4 => \BME280_SPIM:BSPIM:count_4\ ,
        count_3 => \BME280_SPIM:BSPIM:count_3\ ,
        count_2 => \BME280_SPIM:BSPIM:count_2\ ,
        count_1 => \BME280_SPIM:BSPIM:count_1\ ,
        count_0 => \BME280_SPIM:BSPIM:count_0\ ,
        tc => \BME280_SPIM:BSPIM:cnt_tc\ ,
        clk_en => ClockBlock_100k__SYNC_OUT );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_328, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 4 pterms
        !(
              !Net_328 * !\BME280_SPIM:BSPIM:state_2\ * 
              \BME280_SPIM:BSPIM:state_1\
            + !Net_328 * \BME280_SPIM:BSPIM:state_2\ * 
              !\BME280_SPIM:BSPIM:state_1\ * !\BME280_SPIM:BSPIM:state_0\
            + !Net_328 * \BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\
            + !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\
        );
        Output = Net_328 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_25, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !\BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\
            + \BME280_SPIM:BSPIM:state_1\ * \BME280_SPIM:BSPIM:state_0\ * 
              Net_25
        );
        Output = Net_25 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_415, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_434 * Net_328
        );
        Output = Net_415 (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\BME280_SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \BME280_SPIM:BSPIM:rx_status_6\ ,
        status_5 => \BME280_SPIM:BSPIM:rx_status_5\ ,
        status_4 => \BME280_SPIM:BSPIM:rx_status_4\ ,
        interrupt => Net_412 ,
        clk_en => ClockBlock_100k__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

controlcell: Name =\BME280_SS_CTRL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \BME280_SS_CTRL:control_7\ ,
        control_6 => \BME280_SS_CTRL:control_6\ ,
        control_5 => \BME280_SS_CTRL:control_5\ ,
        control_4 => \BME280_SS_CTRL:control_4\ ,
        control_3 => \BME280_SS_CTRL:control_3\ ,
        control_2 => \BME280_SS_CTRL:control_2\ ,
        control_1 => \BME280_SS_CTRL:control_1\ ,
        control_0 => Net_434 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_217
        );
        Output = cydff_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\MLX90316_SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_386 ,
        status_6 => \MLX90316_SPIM:BSPIM:rx_status_6\ ,
        status_5 => \MLX90316_SPIM:BSPIM:rx_status_5\ ,
        status_4 => \MLX90316_SPIM:BSPIM:rx_status_4\ ,
        interrupt => Net_387 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              !\UART_GPS:BUART:tx_fifo_empty\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_fifo_empty\ * !\UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_GPS:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_32, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_29 * Net_30
        );
        Output = Net_32 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\BME280_SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 4 pterms
        (
              !\BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\ * \BME280_SPIM:BSPIM:cnt_enable\
            + !\BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\ * !\BME280_SPIM:BSPIM:cnt_enable\
            + \BME280_SPIM:BSPIM:state_2\ * !\BME280_SPIM:BSPIM:state_1\ * 
              \BME280_SPIM:BSPIM:state_0\ * \BME280_SPIM:BSPIM:cnt_enable\
            + \BME280_SPIM:BSPIM:state_2\ * \BME280_SPIM:BSPIM:state_1\ * 
              !\BME280_SPIM:BSPIM:state_0\ * \BME280_SPIM:BSPIM:cnt_enable\
        );
        Output = \BME280_SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =ClockBlock_100k__SYNC
    PORT MAP (
        in => ClockBlock_100k ,
        out => ClockBlock_100k__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Anemometer_Inter
        PORT MAP (
            interrupt => Net_217 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Inter_GPS
        PORT MAP (
            interrupt => Net_40 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\BME280_SPIM:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_412 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\BME280_SPIM:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_414 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\ILO_Trim:CorrectionISR\
        PORT MAP (
            interrupt => ClockBlock_100k );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\MLX90316_SPIM:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_387 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\MLX90316_SPIM:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_389 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\USB:ep_3\
        PORT MAP (
            interrupt => \USB:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_281 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USB:ord_int\
        PORT MAP (
            interrupt => \USB:Net_95\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=3]: 
Pin : Name = Anemometer(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Anemometer(0)__PA ,
        fb => Net_217 ,
        pad => Anemometer(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MLX90316_SS_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MLX90316_SS_1(0)__PA ,
        input => Net_32 ,
        pad => MLX90316_SS_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MLX90316_SCLK_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MLX90316_SCLK_1(0)__PA ,
        input => Net_385 ,
        pad => MLX90316_SCLK_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MLX90316_MOSI_DEBUG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MLX90316_MOSI_DEBUG(0)__PA ,
        input => Net_98 ,
        pad => MLX90316_MOSI_DEBUG(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MLX90316_MISO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MLX90316_MISO_1(0)__PA ,
        analog_term => Net_104 ,
        pad => MLX90316_MISO_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = BME280_SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BME280_SS(0)__PA ,
        input => Net_415 ,
        pad => BME280_SS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BME280_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BME280_MOSI(0)__PA ,
        input => Net_299 ,
        pad => BME280_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = BME280_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BME280_MISO(0)__PA ,
        analog_term => Net_372 ,
        pad => BME280_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BME280_SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BME280_SCLK(0)__PA ,
        input => Net_25 ,
        pad => BME280_SCLK(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 is empty
Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = GPS_En(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPS_En(0)__PA ,
        pad => GPS_En(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = GPS_Fix(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPS_Fix(0)__PA ,
        pad => GPS_Fix(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GPS_PPS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPS_PPS(0)__PA ,
        pad => GPS_PPS(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GPS_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPS_Rx(0)__PA ,
        fb => Net_27 ,
        pad => GPS_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = GPS_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPS_Tx(0)__PA ,
        input => Net_65 ,
        pad => GPS_Tx(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USB:Dp\
        PORT MAP (
            in_clock_en => tmpOE__Pin_Debug_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Pin_Debug_net_0 ,
            out_reset => zero ,
            interrupt => \USB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Debug(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Debug(0)__PA ,
        input => Net_19 ,
        pad => Pin_Debug(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dp(0)\__PA ,
        analog_term => \USB:Net_1000\ ,
        pad => \USB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dm(0)\__PA ,
        analog_term => \USB:Net_597\ ,
        pad => \USB:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART_GPS:Net_9\ ,
            dclk_0 => \UART_GPS:Net_9_local\ ,
            dclk_glb_1 => Net_386 ,
            dclk_1 => Net_386_local ,
            dclk_glb_2 => Net_10 ,
            dclk_2 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\MLX90316_MISO_Comp:ctComp\
        PORT MAP (
            vplus => Net_104 ,
            vminus => Net_110 ,
            out => Net_90 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\BME280_MISO_Comp:ctComp\
        PORT MAP (
            vplus => Net_372 ,
            vminus => Net_425 ,
            out => Net_19 );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\ILO_Trim:bILO_Trim_FF_Timer\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            capture => ClockBlock_100k ,
            timer_reset => ClockBlock_100k ,
            tc => \ILO_Trim:Net_25\ ,
            cmp => \ILO_Trim:Net_26\ ,
            irq => \ILO_Trim:Net_27\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_Anemometer:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            capture => Net_217 ,
            timer_reset => cydff_1 ,
            tc => \Timer_Anemometer:Net_51\ ,
            cmp => \Timer_Anemometer:Net_261\ ,
            irq => \Timer_Anemometer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USB:USB\
        PORT MAP (
            dp => \USB:Net_1000\ ,
            dm => \USB:Net_597\ ,
            sof_int => Net_281 ,
            arb_int => \USB:Net_1889\ ,
            usb_int => \USB:Net_1876\ ,
            ept_int_8 => \USB:ep_int_8\ ,
            ept_int_7 => \USB:ep_int_7\ ,
            ept_int_6 => \USB:ep_int_6\ ,
            ept_int_5 => \USB:ep_int_5\ ,
            ept_int_4 => \USB:ep_int_4\ ,
            ept_int_3 => \USB:ep_int_3\ ,
            ept_int_2 => \USB:ep_int_2\ ,
            ept_int_1 => \USB:ep_int_1\ ,
            ept_int_0 => \USB:ep_int_0\ ,
            ord_int => \USB:Net_95\ ,
            dma_req_7 => \USB:dma_request_7\ ,
            dma_req_6 => \USB:dma_request_6\ ,
            dma_req_5 => \USB:dma_request_5\ ,
            dma_req_4 => \USB:dma_request_4\ ,
            dma_req_3 => \USB:dma_request_3\ ,
            dma_req_2 => \USB:dma_request_2\ ,
            dma_req_1 => \USB:dma_request_1\ ,
            dma_req_0 => \USB:dma_request_0\ ,
            dma_termin => \USB:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\MLX90316_VDAC8:viDAC8\
        PORT MAP (
            vout => Net_110 ,
            iout => \MLX90316_VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,4): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_425 );
        Properties:
        {
            autoenable = 1
            guid = "4CD2DB22-E42B-4f83-A6F4-FD66E0253DE0"
            ignoresleep = 0
            name = "0.256V"
        }
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+-----------------------
   0 |   3 |     * |      NONE |     HI_Z_DIGITAL |          Anemometer(0) | FB(Net_217)
     |   4 |     * |      NONE |         CMOS_OUT |       MLX90316_SS_1(0) | In(Net_32)
     |   5 |     * |      NONE |         CMOS_OUT |     MLX90316_SCLK_1(0) | In(Net_385)
     |   6 |     * |      NONE |         CMOS_OUT | MLX90316_MOSI_DEBUG(0) | In(Net_98)
     |   7 |     * |      NONE |      HI_Z_ANALOG |     MLX90316_MISO_1(0) | Analog(Net_104)
-----+-----+-------+-----------+------------------+------------------------+-----------------------
   1 |   4 |     * |      NONE |         CMOS_OUT |           BME280_SS(0) | In(Net_415)
     |   5 |     * |      NONE |         CMOS_OUT |         BME280_MOSI(0) | In(Net_299)
     |   6 |     * |      NONE |         CMOS_OUT |         BME280_MISO(0) | Analog(Net_372)
     |   7 |     * |      NONE |         CMOS_OUT |         BME280_SCLK(0) | In(Net_25)
-----+-----+-------+-----------+------------------+------------------------+-----------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |              GPS_En(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |             GPS_Fix(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |             GPS_PPS(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |              GPS_Rx(0) | FB(Net_27)
     |   7 |     * |      NONE |         CMOS_OUT |              GPS_Tx(0) | In(Net_65)
-----+-----+-------+-----------+------------------+------------------------+-----------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |           Pin_Debug(0) | In(Net_19)
     |   6 |       |   FALLING |      HI_Z_ANALOG |            \USB:Dp(0)\ | Analog(\USB:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |            \USB:Dm(0)\ | Analog(\USB:Net_597\)
---------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.005ms
Digital Placement phase: Elapsed time ==> 1s.713ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.432ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.253ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in DriftPredictor_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.487ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.212ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.429ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.479ms
API generation phase: Elapsed time ==> 2s.403ms
Dependency generation phase: Elapsed time ==> 0s.055ms
Cleanup phase: Elapsed time ==> 0s.001ms
