// Seed: 1826399038
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input tri1 id_2,
    input wand id_3
);
  assign id_1 = 1;
  uwire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
  assign id_5 = 1;
  assign id_5 = id_3 === id_0;
endmodule
