sch2hdl,-intstyle,ise,-family,spartan3,-verilog,/home/dinah/ELEC2141/lab_work/lab2/Votecircuit3/Votecircuit3.vf,-w,/home/dinah/ELEC2141/lab_work/lab2/Votecircuit3/Votecircuit3.sch
