{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529918570426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529918570433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 25 18:22:50 2018 " "Processing started: Mon Jun 25 18:22:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529918570433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918570433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dmb1test -c dmb1test " "Command: quartus_map --read_settings_files=on --write_settings_files=off dmb1test -c dmb1test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918570433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529918571581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529918571581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_gclk/synthesis/sys_gclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_gclk/synthesis/sys_gclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYS_GCLK " "Found entity 1: SYS_GCLK" {  } { { "SYS_GCLK/synthesis/SYS_GCLK.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/SYS_GCLK.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_gclk/synthesis/submodules/sys_gclk_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file sys_gclk/synthesis/submodules/sys_gclk_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYS_GCLK_altclkctrl_0_sub " "Found entity 1: SYS_GCLK_altclkctrl_0_sub" {  } { { "SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580832 ""} { "Info" "ISGN_ENTITY_NAME" "2 SYS_GCLK_altclkctrl_0 " "Found entity 2: SYS_GCLK_altclkctrl_0" {  } { { "SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYS_PLL " "Found entity 1: SYS_PLL" {  } { { "SYS_PLL.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_pll/sys_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_pll/sys_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYS_PLL_0002 " "Found entity 1: SYS_PLL_0002" {  } { { "SYS_PLL/SYS_PLL_0002.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL/SYS_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file cmd_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMD_DEC " "Found entity 1: CMD_DEC" {  } { { "Cmd_dec.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/Cmd_dec.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlm_ans.v 1 1 " "Found 1 design units, including 1 entities, in source file tlm_ans.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLM_SEQ " "Found entity 1: TLM_SEQ" {  } { { "Tlm_ans.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/Tlm_ans.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dat_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file dat_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAT_FIFO " "Found entity 1: DAT_FIFO" {  } { { "DAT_FIFO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/DAT_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/testro.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/testro.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO " "Found entity 1: TestRO" {  } { { "TestRO/synthesis/TestRO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "TestRO/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "TestRO/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_irq_mapper " "Found entity 1: TestRO_irq_mapper" {  } { { "TestRO/synthesis/submodules/TestRO_irq_mapper.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0 " "Found entity 1: TestRO_mm_interconnect_0" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: TestRO_mm_interconnect_0_avalon_st_adapter_004" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_avalon_st_adapter " "Found entity 1: TestRO_mm_interconnect_0_avalon_st_adapter" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "TestRO/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "TestRO/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "TestRO/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_rsp_mux_001 " "Found entity 1: TestRO_mm_interconnect_0_rsp_mux_001" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580943 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_rsp_mux " "Found entity 1: TestRO_mm_interconnect_0_rsp_mux" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_rsp_demux_002 " "Found entity 1: TestRO_mm_interconnect_0_rsp_demux_002" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_rsp_demux " "Found entity 1: TestRO_mm_interconnect_0_rsp_demux" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_cmd_mux_002 " "Found entity 1: TestRO_mm_interconnect_0_cmd_mux_002" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_cmd_mux " "Found entity 1: TestRO_mm_interconnect_0_cmd_mux" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_cmd_demux_001 " "Found entity 1: TestRO_mm_interconnect_0_cmd_demux_001" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_cmd_demux " "Found entity 1: TestRO_mm_interconnect_0_cmd_demux" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918580984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918580984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TestRO_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529918581004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TestRO_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529918581004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_router_009_default_decode " "Found entity 1: TestRO_mm_interconnect_0_router_009_default_decode" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581004 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_mm_interconnect_0_router_009 " "Found entity 2: TestRO_mm_interconnect_0_router_009" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TestRO_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529918581004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TestRO_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529918581012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_router_006_default_decode " "Found entity 1: TestRO_mm_interconnect_0_router_006_default_decode" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581012 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_mm_interconnect_0_router_006 " "Found entity 2: TestRO_mm_interconnect_0_router_006" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TestRO_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529918581014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TestRO_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529918581014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_router_004_default_decode " "Found entity 1: TestRO_mm_interconnect_0_router_004_default_decode" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581014 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_mm_interconnect_0_router_004 " "Found entity 2: TestRO_mm_interconnect_0_router_004" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TestRO_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529918581014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TestRO_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529918581014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_router_002_default_decode " "Found entity 1: TestRO_mm_interconnect_0_router_002_default_decode" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581014 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_mm_interconnect_0_router_002 " "Found entity 2: TestRO_mm_interconnect_0_router_002" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TestRO_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529918581024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TestRO_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529918581024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_router_001_default_decode " "Found entity 1: TestRO_mm_interconnect_0_router_001_default_decode" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581024 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_mm_interconnect_0_router_001 " "Found entity 2: TestRO_mm_interconnect_0_router_001" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel TestRO_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529918581024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel TestRO_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at TestRO_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529918581024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file testro/synthesis/submodules/testro_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_mm_interconnect_0_router_default_decode " "Found entity 1: TestRO_mm_interconnect_0_router_default_decode" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581032 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_mm_interconnect_0_router " "Found entity 2: TestRO_mm_interconnect_0_router" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "TestRO/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "TestRO/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "TestRO/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "TestRO/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "TestRO/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_onchip_memory2_0 " "Found entity 1: TestRO_onchip_memory2_0" {  } { { "TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_nios2_gen2_0 " "Found entity 1: TestRO_nios2_gen2_0" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: TestRO_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: TestRO_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "3 TestRO_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: TestRO_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "4 TestRO_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: TestRO_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "5 TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "6 TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "7 TestRO_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: TestRO_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "8 TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "9 TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "10 TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "11 TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "12 TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "13 TestRO_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: TestRO_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "14 TestRO_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: TestRO_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "15 TestRO_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: TestRO_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "16 TestRO_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: TestRO_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1993 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "17 TestRO_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: TestRO_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "18 TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "19 TestRO_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: TestRO_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "20 TestRO_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: TestRO_nios2_gen2_0_cpu_nios2_oci" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""} { "Info" "ISGN_ENTITY_NAME" "21 TestRO_nios2_gen2_0_cpu " "Found entity 21: TestRO_nios2_gen2_0_cpu" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: TestRO_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: TestRO_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: TestRO_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_nios2_gen2_0_cpu_test_bench " "Found entity 1: TestRO_nios2_gen2_0_cpu_test_bench" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file testro/synthesis/submodules/testro_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_jtag_uart_0_sim_scfifo_w " "Found entity 1: TestRO_jtag_uart_0_sim_scfifo_w" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581115 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_jtag_uart_0_scfifo_w " "Found entity 2: TestRO_jtag_uart_0_scfifo_w" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581115 ""} { "Info" "ISGN_ENTITY_NAME" "3 TestRO_jtag_uart_0_sim_scfifo_r " "Found entity 3: TestRO_jtag_uart_0_sim_scfifo_r" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581115 ""} { "Info" "ISGN_ENTITY_NAME" "4 TestRO_jtag_uart_0_scfifo_r " "Found entity 4: TestRO_jtag_uart_0_scfifo_r" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581115 ""} { "Info" "ISGN_ENTITY_NAME" "5 TestRO_jtag_uart_0 " "Found entity 5: TestRO_jtag_uart_0" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_fifo_0.v 3 3 " "Found 3 design units, including 3 entities, in source file testro/synthesis/submodules/testro_fifo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_fifo_0_single_clock_fifo " "Found entity 1: TestRO_fifo_0_single_clock_fifo" {  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581123 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestRO_fifo_0_scfifo_with_controls " "Found entity 2: TestRO_fifo_0_scfifo_with_controls" {  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581123 ""} { "Info" "ISGN_ENTITY_NAME" "3 TestRO_fifo_0 " "Found entity 3: TestRO_fifo_0" {  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testro/synthesis/submodules/testro_exttrg_0.v 1 1 " "Found 1 design units, including 1 entities, in source file testro/synthesis/submodules/testro_exttrg_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRO_exttrg_0 " "Found entity 1: TestRO_exttrg_0" {  } { { "TestRO/synthesis/submodules/TestRO_exttrg_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_exttrg_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_PLL " "Found entity 1: ADC_PLL" {  } { { "ADC_PLL.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_pll/adc_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_pll/adc_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_PLL_0002 " "Found entity 1: ADC_PLL_0002" {  } { { "ADC_PLL/ADC_PLL_0002.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL/ADC_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinclkctrl/synthesis/adcinclkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinclkctrl/synthesis/adcinclkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCINCLKCTRL " "Found entity 1: ADCINCLKCTRL" {  } { { "ADCINCLKCTRL/synthesis/ADCINCLKCTRL.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/ADCINCLKCTRL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinclkctrl/synthesis/submodules/adcinclkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file adcinclkctrl/synthesis/submodules/adcinclkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCINCLKCTRL_altclkctrl_0_sub " "Found entity 1: ADCINCLKCTRL_altclkctrl_0_sub" {  } { { "ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581175 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADCINCLKCTRL_altclkctrl_0 " "Found entity 2: ADCINCLKCTRL_altclkctrl_0" {  } { { "ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_SPI " "Found entity 1: DAC_SPI" {  } { { "dac_spi.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dac_spi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exttrig.v 1 1 " "Found 1 design units, including 1 entities, in source file exttrig.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXT_TRIG " "Found entity 1: EXT_TRIG" {  } { { "ExtTrig.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ExtTrig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inttrig.v 1 1 " "Found 1 design units, including 1 entities, in source file inttrig.v" { { "Info" "ISGN_ENTITY_NAME" "1 IntTrig " "Found entity 1: IntTrig" {  } { { "IntTrig.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/IntTrig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pline.v 1 1 " "Found 1 design units, including 1 entities, in source file pline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pline " "Found entity 1: pline" {  } { { "pline.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/pline.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spicmd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file spicmd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPICMD_FIFO " "Found entity 1: SPICMD_FIFO" {  } { { "SPICMD_FIFO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPICMD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_cmdgen.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_cmdgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_CMDGEN " "Found entity 1: SPI_CMDGEN" {  } { { "SPI_CMDGEN.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPI_CMDGEN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529918581347 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd top.v(566) " "Verilog HDL or VHDL warning at top.v(566): object \"cmd\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 566 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529918581347 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FIFO_WR_EN_RO top.v(458) " "Verilog HDL Always Construct warning at top.v(458): variable \"FIFO_WR_EN_RO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 458 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529918581347 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FIFO_WR_EN_RO top.v(465) " "Verilog HDL Always Construct warning at top.v(465): variable \"FIFO_WR_EN_RO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 465 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529918581347 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCINCLKCTRL ADCINCLKCTRL:ADC1_CLKCTRL " "Elaborating entity \"ADCINCLKCTRL\" for hierarchy \"ADCINCLKCTRL:ADC1_CLKCTRL\"" {  } { { "top.v" "ADC1_CLKCTRL" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918581377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCINCLKCTRL_altclkctrl_0 ADCINCLKCTRL:ADC1_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"ADCINCLKCTRL_altclkctrl_0\" for hierarchy \"ADCINCLKCTRL:ADC1_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0\"" {  } { { "ADCINCLKCTRL/synthesis/ADCINCLKCTRL.v" "altclkctrl_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/ADCINCLKCTRL.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918581385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCINCLKCTRL_altclkctrl_0_sub ADCINCLKCTRL:ADC1_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0\|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component " "Elaborating entity \"ADCINCLKCTRL_altclkctrl_0_sub\" for hierarchy \"ADCINCLKCTRL:ADC1_CLKCTRL\|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0\|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component\"" {  } { { "ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" "ADCINCLKCTRL_altclkctrl_0_sub_component" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918581397 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect ADCINCLKCTRL_altclkctrl_0.v(47) " "Verilog HDL or VHDL warning at ADCINCLKCTRL_altclkctrl_0.v(47): object \"clkselect\" assigned a value but never read" {  } { { "ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/synthesis/submodules/ADCINCLKCTRL_altclkctrl_0.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529918581397 "|top|ADCINCLKCTRL:ADC1_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_PLL ADC_PLL:ADC_PLL1 " "Elaborating entity \"ADC_PLL\" for hierarchy \"ADC_PLL:ADC_PLL1\"" {  } { { "top.v" "ADC_PLL1" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918581428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_PLL_0002 ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst " "Elaborating entity \"ADC_PLL_0002\" for hierarchy \"ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\"" {  } { { "ADC_PLL.v" "adc_pll_inst" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918581438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ADC_PLL/ADC_PLL_0002.v" "altera_pll_i" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL/ADC_PLL_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918581508 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1529918581526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ADC_PLL/ADC_PLL_0002.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL/ADC_PLL_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918581538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 250.0 MHz " "Parameter \"reference_clock_frequency\" = \"250.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 250.000000 MHz " "Parameter \"output_clock_frequency0\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 125.000000 MHz " "Parameter \"output_clock_frequency1\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581538 ""}  } { { "ADC_PLL/ADC_PLL_0002.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL/ADC_PLL_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529918581538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pline pline:pl_1 " "Elaborating entity \"pline\" for hierarchy \"pline:pl_1\"" {  } { { "top.v" "pl_1" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918581549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAT_FIFO DAT_FIFO:A1_3 " "Elaborating entity \"DAT_FIFO\" for hierarchy \"DAT_FIFO:A1_3\"" {  } { { "top.v" "A1_3" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918581607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DAT_FIFO:A1_3\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\"" {  } { { "DAT_FIFO.v" "dcfifo_component" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/DAT_FIFO.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918581882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DAT_FIFO:A1_3\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\"" {  } { { "DAT_FIFO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/DAT_FIFO.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918581892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAT_FIFO:A1_3\|dcfifo:dcfifo_component " "Instantiated megafunction \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918581892 ""}  } { { "DAT_FIFO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/DAT_FIFO.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529918581892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_p7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_p7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_p7q1 " "Found entity 1: dcfifo_p7q1" {  } { { "db/dcfifo_p7q1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_p7q1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918581942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918581942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_p7q1 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated " "Elaborating entity \"dcfifo_p7q1\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918581950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_graycounter_ov6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918582023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918582023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_p7q1.tdf" "rdptr_g1p" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_p7q1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_graycounter_kdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918582094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918582094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_p7q1.tdf" "wrptr_g1p" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_p7q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k8d1 " "Found entity 1: altsyncram_k8d1" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_k8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918582165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918582165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k8d1 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|altsyncram_k8d1:fifo_ram " "Elaborating entity \"altsyncram_k8d1\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|altsyncram_k8d1:fifo_ram\"" {  } { { "db/dcfifo_p7q1.tdf" "fifo_ram" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_p7q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918582236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918582236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_p7q1.tdf" "rs_dgwp" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_p7q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918582256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918582256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe12" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918582276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918582276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_p7q1.tdf" "wraclr" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_p7q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918582347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918582347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_p7q1.tdf" "ws_dgrp" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_p7q1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918582375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918582375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe17 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe17\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe17" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918582428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918582428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_p7q1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_p7q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cmpr_tu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918582489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918582489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_p7q1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_p7q1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918582560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918582560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"DAT_FIFO:A1_3\|dcfifo:dcfifo_component\|dcfifo_p7q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_p7q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/dcfifo_p7q1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO TestRO:test_A1 " "Elaborating entity \"TestRO\" for hierarchy \"TestRO:test_A1\"" {  } { { "top.v" "test_A1" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_exttrg_0 TestRO:test_A1\|TestRO_exttrg_0:exttrg_0 " "Elaborating entity \"TestRO_exttrg_0\" for hierarchy \"TestRO:test_A1\|TestRO_exttrg_0:exttrg_0\"" {  } { { "TestRO/synthesis/TestRO.v" "exttrg_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_fifo_0 TestRO:test_A1\|TestRO_fifo_0:fifo_0 " "Elaborating entity \"TestRO_fifo_0\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\"" {  } { { "TestRO/synthesis/TestRO.v" "fifo_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_fifo_0_scfifo_with_controls TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"TestRO_fifo_0_scfifo_with_controls\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "the_scfifo_with_controls" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_fifo_0_single_clock_fifo TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo " "Elaborating entity \"TestRO_fifo_0_single_clock_fifo\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "the_scfifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918582912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "single_clock_fifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918583192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918583205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583205 ""}  } { { "TestRO/synthesis/submodules/TestRO_fifo_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_fifo_0.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529918583205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q3a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q3a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q3a1 " "Found entity 1: scfifo_q3a1" {  } { { "db/scfifo_q3a1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_q3a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918583243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918583243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q3a1 TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated " "Elaborating entity \"scfifo_q3a1\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918583243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1aa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1aa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1aa1 " "Found entity 1: a_dpfifo_1aa1" {  } { { "db/a_dpfifo_1aa1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_1aa1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918583275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918583275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1aa1 TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo " "Elaborating entity \"a_dpfifo_1aa1\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\"" {  } { { "db/scfifo_q3a1.tdf" "dpfifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_q3a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918583275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_s7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_s7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_s7f " "Found entity 1: a_fefifo_s7f" {  } { { "db/a_fefifo_s7f.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_fefifo_s7f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918583306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918583306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_s7f TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|a_fefifo_s7f:fifo_state " "Elaborating entity \"a_fefifo_s7f\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|a_fefifo_s7f:fifo_state\"" {  } { { "db/a_dpfifo_1aa1.tdf" "fifo_state" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_1aa1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918583306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2h7 " "Found entity 1: cntr_2h7" {  } { { "db/cntr_2h7.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_2h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918583366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918583366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2h7 TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_2h7:count_usedw " "Elaborating entity \"cntr_2h7\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_2h7:count_usedw\"" {  } { { "db/a_fefifo_s7f.tdf" "count_usedw" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_fefifo_s7f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918583366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uts1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uts1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uts1 " "Found entity 1: altsyncram_uts1" {  } { { "db/altsyncram_uts1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_uts1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918583427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918583427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uts1 TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram " "Elaborating entity \"altsyncram_uts1\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|altsyncram_uts1:FIFOram\"" {  } { { "db/a_dpfifo_1aa1.tdf" "FIFOram" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_1aa1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918583427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_mgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918583488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918583488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|cntr_mgb:rd_ptr_count " "Elaborating entity \"cntr_mgb\" for hierarchy \"TestRO:test_A1\|TestRO_fifo_0:fifo_0\|TestRO_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|TestRO_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_q3a1:auto_generated\|a_dpfifo_1aa1:dpfifo\|cntr_mgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_1aa1.tdf" "rd_ptr_count" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_1aa1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918583488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_jtag_uart_0 TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"TestRO_jtag_uart_0\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\"" {  } { { "TestRO/synthesis/TestRO.v" "jtag_uart_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918583660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_jtag_uart_0_scfifo_w TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w " "Elaborating entity \"TestRO_jtag_uart_0_scfifo_w\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\"" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "the_TestRO_jtag_uart_0_scfifo_w" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918583680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "wfifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918583861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918583872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918583872 ""}  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529918583872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918583912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918583912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918583912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918583932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918583932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918583932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918583970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918583970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918583970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918584013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918584013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918584013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918584083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918584083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918584083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918584144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918584144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918584144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_jtag_uart_0_scfifo_r TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r " "Elaborating entity \"TestRO_jtag_uart_0_scfifo_r\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r\"" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "the_TestRO_jtag_uart_0_scfifo_r" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918584195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "TestRO_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918584447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918584467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918584467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918584467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918584467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918584467 ""}  } { { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529918584467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585034 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585063 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"TestRO:test_A1\|TestRO_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0 TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"TestRO_nios2_gen2_0\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\"" {  } { { "TestRO/synthesis/TestRO.v" "nios2_gen2_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu " "Elaborating entity \"TestRO_nios2_gen2_0_cpu\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0.v" "cpu" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_test_bench TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_test_bench:the_TestRO_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_test_bench\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_test_bench:the_TestRO_nios2_gen2_0_cpu_test_bench\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 3535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_register_bank_a_module TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "TestRO_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 4052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918585358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918585358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918585358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918585358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918585358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918585358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918585358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918585358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918585358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918585358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918585358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918585358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918585358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918585358 ""}  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529918585358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918585399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918585399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_register_bank_b_module TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "TestRO_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 4070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 4566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_debug TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918585520 ""}  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529918585520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_break TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_itrace TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_itrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_itrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace\|TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode:TestRO_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace:the_TestRO_nios2_gen2_0_cpu_nios2_oci_dtrace\|TestRO_nios2_gen2_0_cpu_nios2_oci_td_mode:TestRO_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "TestRO_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_fifo TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\|TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\|TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo\|TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_pib TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_pib:the_TestRO_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_pib:the_TestRO_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_oci_im TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_im:the_TestRO_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_oci_im:the_TestRO_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_avalon_reg TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_nios2_ocimem TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "TestRO_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918585995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918586015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586015 ""}  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529918586015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918586055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918586055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918586055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_debug_slave_wrapper TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" "the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.v" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918586076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_debug_slave_tck TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_TestRO_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918586096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_nios2_gen2_0_cpu_debug_slave_sysclk TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"TestRO_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918586136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" "TestRO_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918586187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918586197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586197 ""}  } { { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529918586197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918586197 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918586217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918586298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918586428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_onchip_memory2_0 TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"TestRO_onchip_memory2_0\" for hierarchy \"TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\"" {  } { { "TestRO/synthesis/TestRO.v" "onchip_memory2_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918586471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918586491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918586511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TestRO_onchip_memory2_0.hex " "Parameter \"init_file\" = \"TestRO_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 18750 " "Parameter \"maximum_depth\" = \"18750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 18750 " "Parameter \"numwords_a\" = \"18750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918586511 ""}  } { { "TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529918586511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rdj1 " "Found entity 1: altsyncram_rdj1" {  } { { "db/altsyncram_rdj1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_rdj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918586610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918586610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rdj1 TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated " "Elaborating entity \"altsyncram_rdj1\" for hierarchy \"TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918586610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918589622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918589622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_rdj1.tdf" "decode3" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_rdj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918589622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qib " "Found entity 1: mux_qib" {  } { { "db/mux_qib.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/mux_qib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918589682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918589682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qib TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated\|mux_qib:mux2 " "Elaborating entity \"mux_qib\" for hierarchy \"TestRO:test_A1\|TestRO_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rdj1:auto_generated\|mux_qib:mux2\"" {  } { { "db/altsyncram_rdj1.tdf" "mux2" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_rdj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918589682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"TestRO_mm_interconnect_0\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\"" {  } { { "TestRO/synthesis/TestRO.v" "mm_interconnect_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_out_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "fifo_0_out_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:write_en_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:write_en_pio_s1_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "write_en_pio_s1_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_0_in_csr_translator\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "fifo_0_in_csr_translator" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "TestRO/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 1674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 2133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "TestRO/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 2174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router:router " "Elaborating entity \"TestRO_mm_interconnect_0_router\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router:router\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "router" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 2690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_default_decode TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router:router\|TestRO_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"TestRO_mm_interconnect_0_router_default_decode\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router:router\|TestRO_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_001 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"TestRO_mm_interconnect_0_router_001\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_001:router_001\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "router_001" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 2706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918590982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_001_default_decode TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_001:router_001\|TestRO_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"TestRO_mm_interconnect_0_router_001_default_decode\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_001:router_001\|TestRO_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_002 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"TestRO_mm_interconnect_0_router_002\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_002:router_002\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "router_002" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 2722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_002_default_decode TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_002:router_002\|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"TestRO_mm_interconnect_0_router_002_default_decode\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_002:router_002\|TestRO_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_004 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"TestRO_mm_interconnect_0_router_004\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_004:router_004\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "router_004" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_004_default_decode TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_004:router_004\|TestRO_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"TestRO_mm_interconnect_0_router_004_default_decode\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_004:router_004\|TestRO_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_006 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"TestRO_mm_interconnect_0_router_006\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_006:router_006\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "router_006" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_006_default_decode TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_006:router_006\|TestRO_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"TestRO_mm_interconnect_0_router_006_default_decode\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_006:router_006\|TestRO_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_009 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"TestRO_mm_interconnect_0_router_009\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_009:router_009\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "router_009" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 2834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_router_009_default_decode TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_009:router_009\|TestRO_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"TestRO_mm_interconnect_0_router_009_default_decode\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_router_009:router_009\|TestRO_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_cmd_demux TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"TestRO_mm_interconnect_0_cmd_demux\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 2903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_cmd_demux_001 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"TestRO_mm_interconnect_0_cmd_demux_001\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_cmd_mux TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"TestRO_mm_interconnect_0_cmd_mux\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 2967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_cmd_mux_002 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"TestRO_mm_interconnect_0_cmd_mux_002\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_rsp_demux TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"TestRO_mm_interconnect_0_rsp_demux\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_rsp_demux_002 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"TestRO_mm_interconnect_0_rsp_demux_002\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_rsp_mux TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"TestRO_mm_interconnect_0_rsp_mux\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_rsp_mux_001 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"TestRO_mm_interconnect_0_rsp_mux_001\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "onchip_memory2_0_s1_cmd_width_adapter" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "TestRO/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529918591618 "|top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "onchip_memory2_0_s1_rsp_width_adapter" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_avalon_st_adapter TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"TestRO_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|TestRO_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_avalon_st_adapter_004 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"TestRO_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0.v" 3657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"TestRO:test_A1\|TestRO_mm_interconnect_0:mm_interconnect_0\|TestRO_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|TestRO_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/TestRO_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestRO_irq_mapper TestRO:test_A1\|TestRO_irq_mapper:irq_mapper " "Elaborating entity \"TestRO_irq_mapper\" for hierarchy \"TestRO:test_A1\|TestRO_irq_mapper:irq_mapper\"" {  } { { "TestRO/synthesis/TestRO.v" "irq_mapper" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TestRO:test_A1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TestRO:test_A1\|altera_reset_controller:rst_controller\"" {  } { { "TestRO/synthesis/TestRO.v" "rst_controller" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TestRO:test_A1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TestRO:test_A1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "TestRO/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TestRO:test_A1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TestRO:test_A1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "TestRO/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TestRO:test_A1\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TestRO:test_A1\|altera_reset_controller:rst_controller_001\"" {  } { { "TestRO/synthesis/TestRO.v" "rst_controller_001" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/TestRO.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYS_GCLK SYS_GCLK:A0 " "Elaborating entity \"SYS_GCLK\" for hierarchy \"SYS_GCLK:A0\"" {  } { { "top.v" "A0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYS_GCLK_altclkctrl_0 SYS_GCLK:A0\|SYS_GCLK_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"SYS_GCLK_altclkctrl_0\" for hierarchy \"SYS_GCLK:A0\|SYS_GCLK_altclkctrl_0:altclkctrl_0\"" {  } { { "SYS_GCLK/synthesis/SYS_GCLK.v" "altclkctrl_0" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/SYS_GCLK.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYS_GCLK_altclkctrl_0_sub SYS_GCLK:A0\|SYS_GCLK_altclkctrl_0:altclkctrl_0\|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component " "Elaborating entity \"SYS_GCLK_altclkctrl_0_sub\" for hierarchy \"SYS_GCLK:A0\|SYS_GCLK_altclkctrl_0:altclkctrl_0\|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component\"" {  } { { "SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" "SYS_GCLK_altclkctrl_0_sub_component" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591941 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect SYS_GCLK_altclkctrl_0.v(47) " "Verilog HDL or VHDL warning at SYS_GCLK_altclkctrl_0.v(47): object \"clkselect\" assigned a value but never read" {  } { { "SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/synthesis/submodules/SYS_GCLK_altclkctrl_0.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529918591941 "|top|SYS_GCLK:A0|SYS_GCLK_altclkctrl_0:altclkctrl_0|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYS_PLL SYS_PLL:A1 " "Elaborating entity \"SYS_PLL\" for hierarchy \"SYS_PLL:A1\"" {  } { { "top.v" "A1" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYS_PLL_0002 SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst " "Elaborating entity \"SYS_PLL_0002\" for hierarchy \"SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\"" {  } { { "SYS_PLL.v" "sys_pll_inst" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "SYS_PLL/SYS_PLL_0002.v" "altera_pll_i" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL/SYS_PLL_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918591971 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1529918591981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "SYS_PLL/SYS_PLL_0002.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL/SYS_PLL_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918592002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 20.0 MHz " "Parameter \"reference_clock_frequency\" = \"20.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 250.000000 MHz " "Parameter \"output_clock_frequency1\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592002 ""}  } { { "SYS_PLL/SYS_PLL_0002.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_PLL/SYS_PLL_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529918592002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_SPI DAC_SPI:spi_inst " "Elaborating entity \"DAC_SPI\" for hierarchy \"DAC_SPI:spi_inst\"" {  } { { "top.v" "spi_inst" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918592010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_CMDGEN SPI_CMDGEN:spi_addrgen_inst " "Elaborating entity \"SPI_CMDGEN\" for hierarchy \"SPI_CMDGEN:spi_addrgen_inst\"" {  } { { "top.v" "spi_addrgen_inst" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918592022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPICMD_FIFO SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst " "Elaborating entity \"SPICMD_FIFO\" for hierarchy \"SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\"" {  } { { "SPI_CMDGEN.v" "spicmdgen_inst" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPI_CMDGEN.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918592042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\"" {  } { { "SPICMD_FIFO.v" "scfifo_component" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPICMD_FIFO.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918592224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\"" {  } { { "SPICMD_FIFO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPICMD_FIFO.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918592252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component " "Instantiated megafunction \"SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918592252 ""}  } { { "SPICMD_FIFO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPICMD_FIFO.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529918592252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3391 " "Found entity 1: scfifo_3391" {  } { { "db/scfifo_3391.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_3391.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918592292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918592292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3391 SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated " "Elaborating entity \"scfifo_3391\" for hierarchy \"SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918592292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a991.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a991.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a991 " "Found entity 1: a_dpfifo_a991" {  } { { "db/a_dpfifo_a991.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_a991.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918592325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918592325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a991 SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo " "Elaborating entity \"a_dpfifo_a991\" for hierarchy \"SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\"" {  } { { "db/scfifo_3391.tdf" "dpfifo" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_3391.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918592325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_18e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_18e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_18e " "Found entity 1: a_fefifo_18e" {  } { { "db/a_fefifo_18e.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_fefifo_18e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918592345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918592345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_18e SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|a_fefifo_18e:fifo_state " "Elaborating entity \"a_fefifo_18e\" for hierarchy \"SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|a_fefifo_18e:fifo_state\"" {  } { { "db/a_dpfifo_a991.tdf" "fifo_state" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_a991.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918592345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1h7 " "Found entity 1: cntr_1h7" {  } { { "db/cntr_1h7.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_1h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918592405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918592405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1h7 SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|a_fefifo_18e:fifo_state\|cntr_1h7:count_usedw " "Elaborating entity \"cntr_1h7\" for hierarchy \"SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|a_fefifo_18e:fifo_state\|cntr_1h7:count_usedw\"" {  } { { "db/a_fefifo_18e.tdf" "count_usedw" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_fefifo_18e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918592405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4rs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4rs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4rs1 " "Found entity 1: altsyncram_4rs1" {  } { { "db/altsyncram_4rs1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_4rs1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918592456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918592456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4rs1 SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|altsyncram_4rs1:FIFOram " "Elaborating entity \"altsyncram_4rs1\" for hierarchy \"SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|altsyncram_4rs1:FIFOram\"" {  } { { "db/a_dpfifo_a991.tdf" "FIFOram" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_a991.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918592456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_lgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918592506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918592506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|cntr_lgb:rd_ptr_count " "Elaborating entity \"cntr_lgb\" for hierarchy \"SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|cntr_lgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a991.tdf" "rd_ptr_count" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_a991.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918592506 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1529918594295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.06.25.18:23:17 Progress: Loading slda87ce868/alt_sld_fab_wrapper_hw.tcl " "2018.06.25.18:23:17 Progress: Loading slda87ce868/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918597597 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918599581 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918599712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918601063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918601204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918601346 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918601506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918601528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918601528 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1529918602216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ce868/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda87ce868/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda87ce868/alt_sld_fab.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918602418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918602418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918602507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918602507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918602509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918602509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918602570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918602570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918602659 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918602659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918602659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/ip/slda87ce868/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918602722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918602722 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|altsyncram_4rs1:FIFOram\|q_b\[0\] " "Synthesized away node \"SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|altsyncram_4rs1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_4rs1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_4rs1.tdf" 40 2 0 } } { "db/a_dpfifo_a991.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_a991.tdf" 42 2 0 } } { "db/scfifo_3391.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_3391.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "SPICMD_FIFO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPICMD_FIFO.v" 77 0 0 } } { "SPI_CMDGEN.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPI_CMDGEN.v" 22 0 0 } } { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 607 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529918604003 "|top|SPI_CMDGEN:spi_addrgen_inst|SPICMD_FIFO:spicmdgen_inst|scfifo:scfifo_component|scfifo_3391:auto_generated|a_dpfifo_a991:dpfifo|altsyncram_4rs1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|altsyncram_4rs1:FIFOram\|q_b\[1\] " "Synthesized away node \"SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|altsyncram_4rs1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_4rs1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_4rs1.tdf" 70 2 0 } } { "db/a_dpfifo_a991.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_a991.tdf" 42 2 0 } } { "db/scfifo_3391.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_3391.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "SPICMD_FIFO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPICMD_FIFO.v" 77 0 0 } } { "SPI_CMDGEN.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPI_CMDGEN.v" 22 0 0 } } { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 607 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529918604003 "|top|SPI_CMDGEN:spi_addrgen_inst|SPICMD_FIFO:spicmdgen_inst|scfifo:scfifo_component|scfifo_3391:auto_generated|a_dpfifo_a991:dpfifo|altsyncram_4rs1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|altsyncram_4rs1:FIFOram\|q_b\[2\] " "Synthesized away node \"SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|altsyncram_4rs1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_4rs1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_4rs1.tdf" 100 2 0 } } { "db/a_dpfifo_a991.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_a991.tdf" 42 2 0 } } { "db/scfifo_3391.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_3391.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "SPICMD_FIFO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPICMD_FIFO.v" 77 0 0 } } { "SPI_CMDGEN.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPI_CMDGEN.v" 22 0 0 } } { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 607 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529918604003 "|top|SPI_CMDGEN:spi_addrgen_inst|SPICMD_FIFO:spicmdgen_inst|scfifo:scfifo_component|scfifo_3391:auto_generated|a_dpfifo_a991:dpfifo|altsyncram_4rs1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|altsyncram_4rs1:FIFOram\|q_b\[3\] " "Synthesized away node \"SPI_CMDGEN:spi_addrgen_inst\|SPICMD_FIFO:spicmdgen_inst\|scfifo:scfifo_component\|scfifo_3391:auto_generated\|a_dpfifo_a991:dpfifo\|altsyncram_4rs1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_4rs1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_4rs1.tdf" 130 2 0 } } { "db/a_dpfifo_a991.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/a_dpfifo_a991.tdf" 42 2 0 } } { "db/scfifo_3391.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/scfifo_3391.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "SPICMD_FIFO.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPICMD_FIFO.v" 77 0 0 } } { "SPI_CMDGEN.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SPI_CMDGEN.v" 22 0 0 } } { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 607 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529918604003 "|top|SPI_CMDGEN:spi_addrgen_inst|SPICMD_FIFO:spicmdgen_inst|scfifo:scfifo_component|scfifo_3391:auto_generated|a_dpfifo_a991:dpfifo|altsyncram_4rs1:FIFOram|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1529918604003 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_PLL:ADC_PLL2\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"ADC_PLL:ADC_PLL2\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "ADC_PLL/ADC_PLL_0002.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL/ADC_PLL_0002.v" 88 0 0 } } { "ADC_PLL.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL.v" 22 0 0 } } { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 202 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529918604003 "|top|ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "ADC_PLL/ADC_PLL_0002.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL/ADC_PLL_0002.v" 88 0 0 } } { "ADC_PLL.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADC_PLL.v" 22 0 0 } } { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529918604003 "|top|ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1529918604003 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1529918604003 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918605043 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "pline:pl_1\|ff_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"pline:pl_1\|ff_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529918606153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529918606153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 14 " "Parameter WIDTH set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529918606153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529918606153 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1529918606153 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1529918606153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pline:pl_1\|altshift_taps:ff_rtl_0 " "Elaborated megafunction instantiation \"pline:pl_1\|altshift_taps:ff_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918606266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pline:pl_1\|altshift_taps:ff_rtl_0 " "Instantiated megafunction \"pline:pl_1\|altshift_taps:ff_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918606266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918606266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918606266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529918606266 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529918606266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3dv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3dv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3dv " "Found entity 1: shift_taps_3dv" {  } { { "db/shift_taps_3dv.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/shift_taps_3dv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918606306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918606306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tfc1 " "Found entity 1: altsyncram_tfc1" {  } { { "db/altsyncram_tfc1.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_tfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918606377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918606377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0if.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0if.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0if " "Found entity 1: cntr_0if" {  } { { "db/cntr_0if.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_0if.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918606498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918606498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918606558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918606558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j1h " "Found entity 1: cntr_j1h" {  } { { "db/cntr_j1h.tdf" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/cntr_j1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529918606620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918606620 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1529918606921 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "155 " "155 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529918609468 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/output_files/dmb1test.map.smsg " "Generated suppressed messages file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/output_files/dmb1test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918610116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "26 0 4 0 0 " "Adding 26 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529918612481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529918612481 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1529918612663 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1529918612663 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1529918612683 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1529918612683 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance ADC_PLL:ADC_PLL1\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1529918612693 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1529918612693 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ADC_PLL:ADC_PLL2\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance ADC_PLL:ADC_PLL2\|ADC_PLL_0002:adc_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1529918612723 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1529918612723 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_RX " "No output dependent on input pin \"IF_RX\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529918612955 "|top|IF_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_SDOUT2 " "No output dependent on input pin \"IF_SAD_SDOUT2\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529918612955 "|top|IF_SAD_SDOUT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SLO_DAC1_MISO " "No output dependent on input pin \"SLO_DAC1_MISO\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529918612955 "|top|SLO_DAC1_MISO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1529918612955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3608 " "Implemented 3608 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529918612965 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529918612965 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2943 " "Implemented 2943 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529918612965 ""} { "Info" "ICUT_CUT_TM_RAMS" "602 " "Implemented 602 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1529918612965 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1529918612965 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529918612965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5310 " "Peak virtual memory: 5310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529918613157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 25 18:23:33 2018 " "Processing ended: Mon Jun 25 18:23:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529918613157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529918613157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529918613157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529918613157 ""}
