Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 14 14:56:54 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (281)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (663)
5. checking no_input_delay (4)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (281)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 181 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (663)
--------------------------------------------------
 There are 663 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.787      -80.454                     90                 2629        0.094        0.000                      0                 2629        4.020        0.000                       0                  1193  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.787      -80.454                     90                 2629        0.094        0.000                      0                 2629        4.020        0.000                       0                  1193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           90  Failing Endpoints,  Worst Slack       -1.787ns,  Total Violation      -80.454ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.787ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.233ns  (logic 2.068ns (18.410%)  route 9.165ns (81.590%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X55Y19         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/Q
                         net (fo=14, routed)          1.172     6.772    game_beta/game_controlunit/M_game_fsm_q[0]_repN
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.896 r  game_beta/game_controlunit/mem_reg_1_i_11/O
                         net (fo=1, routed)           0.154     7.050    game_beta/game_controlunit/mem_reg_1_i_11_n_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 r  game_beta/game_controlunit/mem_reg_1_i_4/O
                         net (fo=19, routed)          1.102     8.275    game_beta/game_regfiles/write_data[3]
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.399 f  game_beta/game_regfiles/mem_reg_0_i_26/O
                         net (fo=4, routed)           0.523     8.923    game_beta/game_controlunit/mem_reg_0_i_302_0[14]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.124     9.047 r  game_beta/game_controlunit/mem_reg_0_i_224/O
                         net (fo=11, routed)          0.855     9.902    game_beta/game_controlunit/mem_reg_0_i_224_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.026 r  game_beta/game_controlunit/mem_reg_0_i_223/O
                         net (fo=3, routed)           0.515    10.541    game_beta/game_controlunit/mem_reg_0_i_223_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.665 r  game_beta/game_controlunit/mem_reg_0_i_212/O
                         net (fo=4, routed)           0.604    11.269    game_beta/game_controlunit/mem_reg_0_i_212_n_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  game_beta/game_controlunit/mem_reg_0_i_196/O
                         net (fo=5, routed)           0.714    12.107    game_beta/game_controlunit/mem_reg_0_i_196_n_0
    SLICE_X47Y18         LUT5 (Prop_lut5_I2_O)        0.124    12.231 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=2, routed)           0.412    12.643    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.767 r  game_beta/game_controlunit/mem_reg_0_i_4/O
                         net (fo=4, routed)           0.337    13.104    debugger/ram/write_data[29]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.228 f  debugger/ram/mem_reg_0_i_360/O
                         net (fo=1, routed)           0.833    14.061    debugger/ram/mem_reg_0_i_360_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.185 f  debugger/ram/mem_reg_0_i_272_comp/O
                         net (fo=1, routed)           0.585    14.770    debugger/ram/mem_reg_0_i_272_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  debugger/ram/mem_reg_0_i_166_comp/O
                         net (fo=3, routed)           0.470    15.364    debugger/force_sync/mem_reg_0_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.488 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.888    16.376    debugger/ram/write_en
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.493    14.897    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.590    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -16.376    
  -------------------------------------------------------------------
                         slack                                 -1.787    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.231ns  (logic 2.068ns (18.414%)  route 9.163ns (81.586%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X55Y19         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/Q
                         net (fo=14, routed)          1.172     6.772    game_beta/game_controlunit/M_game_fsm_q[0]_repN
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.896 r  game_beta/game_controlunit/mem_reg_1_i_11/O
                         net (fo=1, routed)           0.154     7.050    game_beta/game_controlunit/mem_reg_1_i_11_n_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 r  game_beta/game_controlunit/mem_reg_1_i_4/O
                         net (fo=19, routed)          1.102     8.275    game_beta/game_regfiles/write_data[3]
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.399 f  game_beta/game_regfiles/mem_reg_0_i_26/O
                         net (fo=4, routed)           0.523     8.923    game_beta/game_controlunit/mem_reg_0_i_302_0[14]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.124     9.047 r  game_beta/game_controlunit/mem_reg_0_i_224/O
                         net (fo=11, routed)          0.855     9.902    game_beta/game_controlunit/mem_reg_0_i_224_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.026 r  game_beta/game_controlunit/mem_reg_0_i_223/O
                         net (fo=3, routed)           0.515    10.541    game_beta/game_controlunit/mem_reg_0_i_223_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.665 r  game_beta/game_controlunit/mem_reg_0_i_212/O
                         net (fo=4, routed)           0.604    11.269    game_beta/game_controlunit/mem_reg_0_i_212_n_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  game_beta/game_controlunit/mem_reg_0_i_196/O
                         net (fo=5, routed)           0.714    12.107    game_beta/game_controlunit/mem_reg_0_i_196_n_0
    SLICE_X47Y18         LUT5 (Prop_lut5_I2_O)        0.124    12.231 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=2, routed)           0.412    12.643    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.767 r  game_beta/game_controlunit/mem_reg_0_i_4/O
                         net (fo=4, routed)           0.337    13.104    debugger/ram/write_data[29]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.228 f  debugger/ram/mem_reg_0_i_360/O
                         net (fo=1, routed)           0.833    14.061    debugger/ram/mem_reg_0_i_360_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.185 f  debugger/ram/mem_reg_0_i_272_comp/O
                         net (fo=1, routed)           0.585    14.770    debugger/ram/mem_reg_0_i_272_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  debugger/ram/mem_reg_0_i_166_comp/O
                         net (fo=3, routed)           0.470    15.364    debugger/force_sync/mem_reg_0_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.488 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.886    16.374    debugger/ram/write_en
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.493    14.897    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.590    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -16.374    
  -------------------------------------------------------------------
                         slack                                 -1.784    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.231ns  (logic 2.068ns (18.414%)  route 9.163ns (81.586%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X55Y19         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/Q
                         net (fo=14, routed)          1.172     6.772    game_beta/game_controlunit/M_game_fsm_q[0]_repN
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.896 r  game_beta/game_controlunit/mem_reg_1_i_11/O
                         net (fo=1, routed)           0.154     7.050    game_beta/game_controlunit/mem_reg_1_i_11_n_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 r  game_beta/game_controlunit/mem_reg_1_i_4/O
                         net (fo=19, routed)          1.102     8.275    game_beta/game_regfiles/write_data[3]
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.399 f  game_beta/game_regfiles/mem_reg_0_i_26/O
                         net (fo=4, routed)           0.523     8.923    game_beta/game_controlunit/mem_reg_0_i_302_0[14]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.124     9.047 r  game_beta/game_controlunit/mem_reg_0_i_224/O
                         net (fo=11, routed)          0.855     9.902    game_beta/game_controlunit/mem_reg_0_i_224_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.026 r  game_beta/game_controlunit/mem_reg_0_i_223/O
                         net (fo=3, routed)           0.515    10.541    game_beta/game_controlunit/mem_reg_0_i_223_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.665 r  game_beta/game_controlunit/mem_reg_0_i_212/O
                         net (fo=4, routed)           0.604    11.269    game_beta/game_controlunit/mem_reg_0_i_212_n_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  game_beta/game_controlunit/mem_reg_0_i_196/O
                         net (fo=5, routed)           0.714    12.107    game_beta/game_controlunit/mem_reg_0_i_196_n_0
    SLICE_X47Y18         LUT5 (Prop_lut5_I2_O)        0.124    12.231 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=2, routed)           0.412    12.643    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.767 r  game_beta/game_controlunit/mem_reg_0_i_4/O
                         net (fo=4, routed)           0.337    13.104    debugger/ram/write_data[29]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.228 f  debugger/ram/mem_reg_0_i_360/O
                         net (fo=1, routed)           0.833    14.061    debugger/ram/mem_reg_0_i_360_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.185 f  debugger/ram/mem_reg_0_i_272_comp/O
                         net (fo=1, routed)           0.585    14.770    debugger/ram/mem_reg_0_i_272_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  debugger/ram/mem_reg_0_i_166_comp/O
                         net (fo=3, routed)           0.470    15.364    debugger/force_sync/mem_reg_0_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.488 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.886    16.374    debugger/ram/write_en
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.493    14.897    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.590    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -16.374    
  -------------------------------------------------------------------
                         slack                                 -1.784    

Slack (VIOLATED) :        -1.730ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.176ns  (logic 2.068ns (18.503%)  route 9.108ns (81.497%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X55Y19         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/Q
                         net (fo=14, routed)          1.172     6.772    game_beta/game_controlunit/M_game_fsm_q[0]_repN
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.896 r  game_beta/game_controlunit/mem_reg_1_i_11/O
                         net (fo=1, routed)           0.154     7.050    game_beta/game_controlunit/mem_reg_1_i_11_n_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 r  game_beta/game_controlunit/mem_reg_1_i_4/O
                         net (fo=19, routed)          1.102     8.275    game_beta/game_regfiles/write_data[3]
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.399 f  game_beta/game_regfiles/mem_reg_0_i_26/O
                         net (fo=4, routed)           0.523     8.923    game_beta/game_controlunit/mem_reg_0_i_302_0[14]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.124     9.047 r  game_beta/game_controlunit/mem_reg_0_i_224/O
                         net (fo=11, routed)          0.855     9.902    game_beta/game_controlunit/mem_reg_0_i_224_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.026 r  game_beta/game_controlunit/mem_reg_0_i_223/O
                         net (fo=3, routed)           0.515    10.541    game_beta/game_controlunit/mem_reg_0_i_223_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.665 r  game_beta/game_controlunit/mem_reg_0_i_212/O
                         net (fo=4, routed)           0.604    11.269    game_beta/game_controlunit/mem_reg_0_i_212_n_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  game_beta/game_controlunit/mem_reg_0_i_196/O
                         net (fo=5, routed)           0.714    12.107    game_beta/game_controlunit/mem_reg_0_i_196_n_0
    SLICE_X47Y18         LUT5 (Prop_lut5_I2_O)        0.124    12.231 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=2, routed)           0.412    12.643    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.767 r  game_beta/game_controlunit/mem_reg_0_i_4/O
                         net (fo=4, routed)           0.337    13.104    debugger/ram/write_data[29]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.228 f  debugger/ram/mem_reg_0_i_360/O
                         net (fo=1, routed)           0.833    14.061    debugger/ram/mem_reg_0_i_360_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.185 f  debugger/ram/mem_reg_0_i_272_comp/O
                         net (fo=1, routed)           0.585    14.770    debugger/ram/mem_reg_0_i_272_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  debugger/ram/mem_reg_0_i_166_comp/O
                         net (fo=3, routed)           0.470    15.364    debugger/force_sync/mem_reg_0_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.488 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.831    16.320    debugger/ram/write_en
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.493    14.897    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.590    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -16.320    
  -------------------------------------------------------------------
                         slack                                 -1.730    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.145ns  (logic 2.068ns (18.556%)  route 9.077ns (81.444%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X55Y19         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/Q
                         net (fo=14, routed)          1.172     6.772    game_beta/game_controlunit/M_game_fsm_q[0]_repN
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.896 r  game_beta/game_controlunit/mem_reg_1_i_11/O
                         net (fo=1, routed)           0.154     7.050    game_beta/game_controlunit/mem_reg_1_i_11_n_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 r  game_beta/game_controlunit/mem_reg_1_i_4/O
                         net (fo=19, routed)          1.102     8.275    game_beta/game_regfiles/write_data[3]
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.399 f  game_beta/game_regfiles/mem_reg_0_i_26/O
                         net (fo=4, routed)           0.523     8.923    game_beta/game_controlunit/mem_reg_0_i_302_0[14]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.124     9.047 r  game_beta/game_controlunit/mem_reg_0_i_224/O
                         net (fo=11, routed)          0.855     9.902    game_beta/game_controlunit/mem_reg_0_i_224_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.026 r  game_beta/game_controlunit/mem_reg_0_i_223/O
                         net (fo=3, routed)           0.515    10.541    game_beta/game_controlunit/mem_reg_0_i_223_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.665 r  game_beta/game_controlunit/mem_reg_0_i_212/O
                         net (fo=4, routed)           0.604    11.269    game_beta/game_controlunit/mem_reg_0_i_212_n_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  game_beta/game_controlunit/mem_reg_0_i_196/O
                         net (fo=5, routed)           0.714    12.107    game_beta/game_controlunit/mem_reg_0_i_196_n_0
    SLICE_X47Y18         LUT5 (Prop_lut5_I2_O)        0.124    12.231 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=2, routed)           0.412    12.643    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.767 r  game_beta/game_controlunit/mem_reg_0_i_4/O
                         net (fo=4, routed)           0.337    13.104    debugger/ram/write_data[29]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.228 f  debugger/ram/mem_reg_0_i_360/O
                         net (fo=1, routed)           0.833    14.061    debugger/ram/mem_reg_0_i_360_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.185 f  debugger/ram/mem_reg_0_i_272_comp/O
                         net (fo=1, routed)           0.585    14.770    debugger/ram/mem_reg_0_i_272_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  debugger/ram/mem_reg_0_i_166_comp/O
                         net (fo=3, routed)           0.470    15.364    debugger/force_sync/mem_reg_0_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.488 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.800    16.288    debugger/ram/write_en
    RAMB18_X1Y6          RAMB18E1                                     r  debugger/ram/mem_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.487    14.891    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.116    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.584    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -16.288    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.699ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.139ns  (logic 2.068ns (18.565%)  route 9.071ns (81.435%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X55Y19         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/Q
                         net (fo=14, routed)          1.172     6.772    game_beta/game_controlunit/M_game_fsm_q[0]_repN
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.896 r  game_beta/game_controlunit/mem_reg_1_i_11/O
                         net (fo=1, routed)           0.154     7.050    game_beta/game_controlunit/mem_reg_1_i_11_n_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 r  game_beta/game_controlunit/mem_reg_1_i_4/O
                         net (fo=19, routed)          1.102     8.275    game_beta/game_regfiles/write_data[3]
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.399 f  game_beta/game_regfiles/mem_reg_0_i_26/O
                         net (fo=4, routed)           0.523     8.923    game_beta/game_controlunit/mem_reg_0_i_302_0[14]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.124     9.047 r  game_beta/game_controlunit/mem_reg_0_i_224/O
                         net (fo=11, routed)          0.855     9.902    game_beta/game_controlunit/mem_reg_0_i_224_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.026 r  game_beta/game_controlunit/mem_reg_0_i_223/O
                         net (fo=3, routed)           0.515    10.541    game_beta/game_controlunit/mem_reg_0_i_223_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.665 r  game_beta/game_controlunit/mem_reg_0_i_212/O
                         net (fo=4, routed)           0.604    11.269    game_beta/game_controlunit/mem_reg_0_i_212_n_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  game_beta/game_controlunit/mem_reg_0_i_196/O
                         net (fo=5, routed)           0.714    12.107    game_beta/game_controlunit/mem_reg_0_i_196_n_0
    SLICE_X47Y18         LUT5 (Prop_lut5_I2_O)        0.124    12.231 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=2, routed)           0.412    12.643    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.767 r  game_beta/game_controlunit/mem_reg_0_i_4/O
                         net (fo=4, routed)           0.337    13.104    debugger/ram/write_data[29]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.228 f  debugger/ram/mem_reg_0_i_360/O
                         net (fo=1, routed)           0.833    14.061    debugger/ram/mem_reg_0_i_360_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.185 f  debugger/ram/mem_reg_0_i_272_comp/O
                         net (fo=1, routed)           0.585    14.770    debugger/ram/mem_reg_0_i_272_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  debugger/ram/mem_reg_0_i_166_comp/O
                         net (fo=3, routed)           0.470    15.364    debugger/force_sync/mem_reg_0_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.488 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.794    16.283    debugger/ram/write_en
    RAMB18_X1Y6          RAMB18E1                                     r  debugger/ram/mem_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.487    14.891    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.116    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.584    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -16.283    
  -------------------------------------------------------------------
                         slack                                 -1.699    

Slack (VIOLATED) :        -1.699ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.139ns  (logic 2.068ns (18.565%)  route 9.071ns (81.435%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X55Y19         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/Q
                         net (fo=14, routed)          1.172     6.772    game_beta/game_controlunit/M_game_fsm_q[0]_repN
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.896 r  game_beta/game_controlunit/mem_reg_1_i_11/O
                         net (fo=1, routed)           0.154     7.050    game_beta/game_controlunit/mem_reg_1_i_11_n_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 r  game_beta/game_controlunit/mem_reg_1_i_4/O
                         net (fo=19, routed)          1.102     8.275    game_beta/game_regfiles/write_data[3]
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.399 f  game_beta/game_regfiles/mem_reg_0_i_26/O
                         net (fo=4, routed)           0.523     8.923    game_beta/game_controlunit/mem_reg_0_i_302_0[14]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.124     9.047 r  game_beta/game_controlunit/mem_reg_0_i_224/O
                         net (fo=11, routed)          0.855     9.902    game_beta/game_controlunit/mem_reg_0_i_224_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.026 r  game_beta/game_controlunit/mem_reg_0_i_223/O
                         net (fo=3, routed)           0.515    10.541    game_beta/game_controlunit/mem_reg_0_i_223_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.665 r  game_beta/game_controlunit/mem_reg_0_i_212/O
                         net (fo=4, routed)           0.604    11.269    game_beta/game_controlunit/mem_reg_0_i_212_n_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  game_beta/game_controlunit/mem_reg_0_i_196/O
                         net (fo=5, routed)           0.714    12.107    game_beta/game_controlunit/mem_reg_0_i_196_n_0
    SLICE_X47Y18         LUT5 (Prop_lut5_I2_O)        0.124    12.231 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=2, routed)           0.412    12.643    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.767 r  game_beta/game_controlunit/mem_reg_0_i_4/O
                         net (fo=4, routed)           0.337    13.104    debugger/ram/write_data[29]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.228 f  debugger/ram/mem_reg_0_i_360/O
                         net (fo=1, routed)           0.833    14.061    debugger/ram/mem_reg_0_i_360_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.185 f  debugger/ram/mem_reg_0_i_272_comp/O
                         net (fo=1, routed)           0.585    14.770    debugger/ram/mem_reg_0_i_272_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  debugger/ram/mem_reg_0_i_166_comp/O
                         net (fo=3, routed)           0.470    15.364    debugger/force_sync/mem_reg_0_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.488 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.794    16.283    debugger/ram/write_en
    RAMB18_X1Y6          RAMB18E1                                     r  debugger/ram/mem_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.487    14.891    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.116    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.584    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -16.283    
  -------------------------------------------------------------------
                         slack                                 -1.699    

Slack (VIOLATED) :        -1.690ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.136ns  (logic 2.068ns (18.570%)  route 9.068ns (81.430%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X55Y19         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/Q
                         net (fo=14, routed)          1.172     6.772    game_beta/game_controlunit/M_game_fsm_q[0]_repN
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.896 r  game_beta/game_controlunit/mem_reg_1_i_11/O
                         net (fo=1, routed)           0.154     7.050    game_beta/game_controlunit/mem_reg_1_i_11_n_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 r  game_beta/game_controlunit/mem_reg_1_i_4/O
                         net (fo=19, routed)          1.102     8.275    game_beta/game_regfiles/write_data[3]
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.399 f  game_beta/game_regfiles/mem_reg_0_i_26/O
                         net (fo=4, routed)           0.523     8.923    game_beta/game_controlunit/mem_reg_0_i_302_0[14]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.124     9.047 r  game_beta/game_controlunit/mem_reg_0_i_224/O
                         net (fo=11, routed)          0.855     9.902    game_beta/game_controlunit/mem_reg_0_i_224_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.026 r  game_beta/game_controlunit/mem_reg_0_i_223/O
                         net (fo=3, routed)           0.515    10.541    game_beta/game_controlunit/mem_reg_0_i_223_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.665 r  game_beta/game_controlunit/mem_reg_0_i_212/O
                         net (fo=4, routed)           0.604    11.269    game_beta/game_controlunit/mem_reg_0_i_212_n_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  game_beta/game_controlunit/mem_reg_0_i_196/O
                         net (fo=5, routed)           0.714    12.107    game_beta/game_controlunit/mem_reg_0_i_196_n_0
    SLICE_X47Y18         LUT5 (Prop_lut5_I2_O)        0.124    12.231 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=2, routed)           0.412    12.643    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.767 r  game_beta/game_controlunit/mem_reg_0_i_4/O
                         net (fo=4, routed)           0.337    13.104    debugger/ram/write_data[29]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.228 f  debugger/ram/mem_reg_0_i_360/O
                         net (fo=1, routed)           0.833    14.061    debugger/ram/mem_reg_0_i_360_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.185 f  debugger/ram/mem_reg_0_i_272_comp/O
                         net (fo=1, routed)           0.585    14.770    debugger/ram/mem_reg_0_i_272_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  debugger/ram/mem_reg_0_i_166_comp/O
                         net (fo=3, routed)           0.470    15.364    debugger/force_sync/mem_reg_0_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.488 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.791    16.280    debugger/ram/write_en
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.493    14.897    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    14.590    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -16.280    
  -------------------------------------------------------------------
                         slack                                 -1.690    

Slack (VIOLATED) :        -1.690ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.136ns  (logic 2.068ns (18.570%)  route 9.068ns (81.430%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X55Y19         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/Q
                         net (fo=14, routed)          1.172     6.772    game_beta/game_controlunit/M_game_fsm_q[0]_repN
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.896 r  game_beta/game_controlunit/mem_reg_1_i_11/O
                         net (fo=1, routed)           0.154     7.050    game_beta/game_controlunit/mem_reg_1_i_11_n_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 r  game_beta/game_controlunit/mem_reg_1_i_4/O
                         net (fo=19, routed)          1.102     8.275    game_beta/game_regfiles/write_data[3]
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.399 f  game_beta/game_regfiles/mem_reg_0_i_26/O
                         net (fo=4, routed)           0.523     8.923    game_beta/game_controlunit/mem_reg_0_i_302_0[14]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.124     9.047 r  game_beta/game_controlunit/mem_reg_0_i_224/O
                         net (fo=11, routed)          0.855     9.902    game_beta/game_controlunit/mem_reg_0_i_224_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.026 r  game_beta/game_controlunit/mem_reg_0_i_223/O
                         net (fo=3, routed)           0.515    10.541    game_beta/game_controlunit/mem_reg_0_i_223_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.665 r  game_beta/game_controlunit/mem_reg_0_i_212/O
                         net (fo=4, routed)           0.604    11.269    game_beta/game_controlunit/mem_reg_0_i_212_n_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  game_beta/game_controlunit/mem_reg_0_i_196/O
                         net (fo=5, routed)           0.714    12.107    game_beta/game_controlunit/mem_reg_0_i_196_n_0
    SLICE_X47Y18         LUT5 (Prop_lut5_I2_O)        0.124    12.231 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=2, routed)           0.412    12.643    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.767 r  game_beta/game_controlunit/mem_reg_0_i_4/O
                         net (fo=4, routed)           0.337    13.104    debugger/ram/write_data[29]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.228 f  debugger/ram/mem_reg_0_i_360/O
                         net (fo=1, routed)           0.833    14.061    debugger/ram/mem_reg_0_i_360_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.185 f  debugger/ram/mem_reg_0_i_272_comp/O
                         net (fo=1, routed)           0.585    14.770    debugger/ram/mem_reg_0_i_272_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  debugger/ram/mem_reg_0_i_166_comp/O
                         net (fo=3, routed)           0.470    15.364    debugger/force_sync/mem_reg_0_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.488 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.791    16.280    debugger/ram/write_en
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.493    14.897    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    14.590    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -16.280    
  -------------------------------------------------------------------
                         slack                                 -1.690    

Slack (VIOLATED) :        -1.688ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.134ns  (logic 2.068ns (18.573%)  route 9.066ns (81.427%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.559     5.143    game_beta/game_controlunit/CLK
    SLICE_X55Y19         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_replica/Q
                         net (fo=14, routed)          1.172     6.772    game_beta/game_controlunit/M_game_fsm_q[0]_repN
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.896 r  game_beta/game_controlunit/mem_reg_1_i_11/O
                         net (fo=1, routed)           0.154     7.050    game_beta/game_controlunit/mem_reg_1_i_11_n_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.174 r  game_beta/game_controlunit/mem_reg_1_i_4/O
                         net (fo=19, routed)          1.102     8.275    game_beta/game_regfiles/write_data[3]
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     8.399 f  game_beta/game_regfiles/mem_reg_0_i_26/O
                         net (fo=4, routed)           0.523     8.923    game_beta/game_controlunit/mem_reg_0_i_302_0[14]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.124     9.047 r  game_beta/game_controlunit/mem_reg_0_i_224/O
                         net (fo=11, routed)          0.855     9.902    game_beta/game_controlunit/mem_reg_0_i_224_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.026 r  game_beta/game_controlunit/mem_reg_0_i_223/O
                         net (fo=3, routed)           0.515    10.541    game_beta/game_controlunit/mem_reg_0_i_223_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I1_O)        0.124    10.665 r  game_beta/game_controlunit/mem_reg_0_i_212/O
                         net (fo=4, routed)           0.604    11.269    game_beta/game_controlunit/mem_reg_0_i_212_n_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.393 r  game_beta/game_controlunit/mem_reg_0_i_196/O
                         net (fo=5, routed)           0.714    12.107    game_beta/game_controlunit/mem_reg_0_i_196_n_0
    SLICE_X47Y18         LUT5 (Prop_lut5_I2_O)        0.124    12.231 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=2, routed)           0.412    12.643    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.767 r  game_beta/game_controlunit/mem_reg_0_i_4/O
                         net (fo=4, routed)           0.337    13.104    debugger/ram/write_data[29]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.228 f  debugger/ram/mem_reg_0_i_360/O
                         net (fo=1, routed)           0.833    14.061    debugger/ram/mem_reg_0_i_360_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.185 f  debugger/ram/mem_reg_0_i_272_comp/O
                         net (fo=1, routed)           0.585    14.770    debugger/ram/mem_reg_0_i_272_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  debugger/ram/mem_reg_0_i_166_comp/O
                         net (fo=3, routed)           0.470    15.364    debugger/force_sync/mem_reg_0_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.488 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.789    16.278    debugger/ram/write_en
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        1.493    14.897    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.590    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -16.278    
  -------------------------------------------------------------------
                         slack                                 -1.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_right_half_circle_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.845%)  route 0.331ns (70.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.561     1.505    game_beta/game_regfiles/CLK
    SLICE_X49Y16         FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  game_beta/game_regfiles/M_right_half_circle_q_reg[4]/Q
                         net (fo=5, routed)           0.331     1.977    debugger/ram/write_data[85]
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.296     1.883    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_player1_score_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.078%)  route 0.344ns (70.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.556     1.500    game_beta/game_regfiles/CLK
    SLICE_X51Y21         FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game_beta/game_regfiles/M_player1_score_q_reg[8]/Q
                         net (fo=33, routed)          0.344     1.985    debugger/ram/write_data[137]
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPADIP[1])
                                                      0.296     1.883    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_countdown_time_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.614%)  route 0.320ns (69.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.556     1.500    game_beta/game_regfiles/CLK
    SLICE_X48Y21         FDRE                                         r  game_beta/game_regfiles/M_countdown_time_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game_beta/game_regfiles/M_countdown_time_q_reg[4]/Q
                         net (fo=33, routed)          0.320     1.960    debugger/ram/write_data[149]
    RAMB18_X1Y6          RAMB18E1                                     r  debugger/ram/mem_reg_2/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.871     2.061    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.500     1.561    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.296     1.857    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_countdown_time_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.385%)  route 0.323ns (69.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.556     1.500    game_beta/game_regfiles/CLK
    SLICE_X48Y21         FDRE                                         r  game_beta/game_regfiles/M_countdown_time_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game_beta/game_regfiles/M_countdown_time_q_reg[15]/Q
                         net (fo=36, routed)          0.323     1.964    debugger/ram/write_data[160]
    RAMB18_X1Y6          RAMB18E1                                     r  debugger/ram/mem_reg_2/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.871     2.061    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.500     1.561    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.857    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_player1_score_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.480%)  route 0.326ns (66.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.557     1.501    game_beta/game_regfiles/CLK
    SLICE_X52Y20         FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  game_beta/game_regfiles/M_player1_score_q_reg[1]/Q
                         net (fo=25, routed)          0.326     1.991    debugger/ram/write_data[130]
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.296     1.883    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_countdown_time_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.475%)  route 0.354ns (71.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.553     1.497    game_beta/game_regfiles/CLK
    SLICE_X51Y24         FDRE                                         r  game_beta/game_regfiles/M_countdown_time_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  game_beta/game_regfiles/M_countdown_time_q_reg[14]/Q
                         net (fo=33, routed)          0.354     1.992    debugger/ram/write_data[159]
    RAMB18_X1Y6          RAMB18E1                                     r  debugger/ram/mem_reg_2/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.871     2.061    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.480     1.581    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.296     1.877    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_player1_score_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.144%)  route 0.360ns (71.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.556     1.500    game_beta/game_regfiles/CLK
    SLICE_X51Y21         FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game_beta/game_regfiles/M_player1_score_q_reg[2]/Q
                         net (fo=29, routed)          0.360     2.001    debugger/ram/write_data[131]
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                      0.296     1.883    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_countdown_time_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.415%)  route 0.338ns (70.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.556     1.500    game_beta/game_regfiles/CLK
    SLICE_X48Y21         FDRE                                         r  game_beta/game_regfiles/M_countdown_time_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game_beta/game_regfiles/M_countdown_time_q_reg[10]/Q
                         net (fo=35, routed)          0.338     1.979    debugger/ram/write_data[155]
    RAMB18_X1Y6          RAMB18E1                                     r  debugger/ram/mem_reg_2/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.871     2.061    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.500     1.561    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.296     1.857    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_player1_score_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.550%)  route 0.371ns (72.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.556     1.500    game_beta/game_regfiles/CLK
    SLICE_X51Y21         FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game_beta/game_regfiles/M_player1_score_q_reg[4]/Q
                         net (fo=32, routed)          0.371     2.011    debugger/ram/write_data[133]
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                      0.296     1.883    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_player2_score_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.683%)  route 0.354ns (68.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.556     1.500    game_beta/game_regfiles/CLK
    SLICE_X52Y21         FDRE                                         r  game_beta/game_regfiles/M_player2_score_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  game_beta/game_regfiles/M_player2_score_q_reg[10]/Q
                         net (fo=35, routed)          0.354     2.017    debugger/ram/write_data[123]
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1192, routed)        0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.296     1.883    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6    debugger/ram/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2    debugger/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2    debugger/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y21   debugger/M_data_old_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y34   debugger/M_data_old_q_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y32   debugger/M_data_old_q_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y37   debugger/M_data_old_q_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y39   debugger/M_data_old_q_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y37   debugger/M_data_old_q_reg[104]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y46   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y46   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y46   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y46   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y46   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y46   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y22   game_beta/game_regfiles/M_left_half_circle_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y27   game_beta/game_regfiles/M_left_half_circle_q_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y23   game_beta/game_regfiles/M_left_half_circle_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y23   game_beta/game_regfiles/M_left_half_circle_q_reg[11]_lopt_replica/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y46   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y46   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y46   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y46   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y46   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y46   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y34   debugger/M_data_old_q_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y32   debugger/M_data_old_q_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y33   debugger/M_trigger_data_q_reg[206]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y34   debugger/M_trigger_data_q_reg[207]/C



