// Seed: 1029993252
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  assign module_2.id_7 = 0;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  ;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1
);
  uwire id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  initial @(id_0);
endmodule
macromodule module_2 (
    output wire id_0,
    output tri1 id_1,
    input wor id_2
    , id_12,
    input wire id_3,
    input tri0 id_4,
    output tri0 id_5,
    input uwire id_6,
    input supply1 id_7,
    input wand id_8,
    input tri id_9,
    input supply1 id_10
);
  initial begin : LABEL_0
    `define pp_13 0
  end
  and primCall (id_5, id_4, id_3, id_12, id_8, id_9, id_7, id_2, id_10, id_6);
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
