// Seed: 4200622686
module module_0 (
    input tri0 id_0,
    output wor id_1
    , id_22,
    output wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri id_6,
    output tri0 id_7,
    input wand id_8,
    output tri0 id_9,
    input wand id_10,
    input tri0 id_11,
    input uwire id_12,
    input tri id_13,
    input wor id_14,
    output supply1 id_15,
    input tri id_16,
    input supply1 id_17,
    input tri id_18,
    output wire id_19,
    output tri0 id_20
);
  tri1 id_23 = id_0;
  wire id_24;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    output wire id_8
);
  assign id_8 = 1;
  module_0(
      id_3,
      id_8,
      id_0,
      id_3,
      id_5,
      id_3,
      id_5,
      id_6,
      id_3,
      id_0,
      id_4,
      id_5,
      id_5,
      id_1,
      id_3,
      id_0,
      id_2,
      id_4,
      id_1,
      id_6,
      id_0
  );
  for (id_10 = id_1; id_10; id_0 = 1'b0) begin
    assign id_6  = id_4;
    assign id_10 = id_5;
  end
  and (id_0, id_1, id_3);
  wire id_11;
endmodule
