// Seed: 842291558
program module_0 #(
    parameter id_4 = 32'd10
) (
    output wand id_0,
    input  wire id_1,
    output wire id_2
);
  defparam id_4 = -1;
  bit id_5, id_6, id_7, id_8, id_9;
  wire id_10;
  initial if (id_5) id_9 <= id_5;
  assign id_6 = -1;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    output tri1  id_2
);
  always begin : LABEL_0
    id_0 <= #id_1 -1 <= id_1;
  end
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_4 = 0;
  wire id_4, id_5, id_6;
endmodule
