{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520601527307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520601527307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 14:18:47 2018 " "Processing started: Fri Mar 09 14:18:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520601527307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520601527307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorSenzill -c ProcesadorSenzill --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorSenzill -c ProcesadorSenzill --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520601527307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1520601527494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/unidad_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520601527838 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520601527838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520601527838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "regfile.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/regfile.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520601527838 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520601527838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520601527838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/proc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520601527838 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520601527838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520601527838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "datapath.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520601527838 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520601527838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520601527838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520601527853 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520601527853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520601527853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520601527853 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520601527853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520601527853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc " "Elaborating entity \"proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1520601527869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control unidad_control:c0 " "Elaborating entity \"unidad_control\" for hierarchy \"unidad_control:c0\"" {  } { { "proc.vhd" "c0" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/proc.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520601527884 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boot unidad_control.vhd(56) " "VHDL Process Statement warning at unidad_control.vhd(56): signal \"boot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/unidad_control.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boot unidad_control.vhd(60) " "VHDL Process Statement warning at unidad_control.vhd(60): signal \"boot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/unidad_control.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC0 unidad_control.vhd(54) " "VHDL Process Statement warning at unidad_control.vhd(54): inferring latch(es) for signal or variable \"PC0\", which holds its previous value in one or more paths through the process" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/unidad_control.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC0\[0\] unidad_control.vhd(54) " "Inferred latch for \"PC0\[0\]\" at unidad_control.vhd(54)" {  } { { "unidad_control.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/unidad_control.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l unidad_control:c0\|control_l:control_l0 " "Elaborating entity \"control_l\" for hierarchy \"unidad_control:c0\|control_l:control_l0\"" {  } { { "unidad_control.vhd" "control_l0" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/unidad_control.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520601527884 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_d\[0\] control_l.vhd(24) " "Inferred latch for \"addr_d\[0\]\" at control_l.vhd(24)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_d\[1\] control_l.vhd(24) " "Inferred latch for \"addr_d\[1\]\" at control_l.vhd(24)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_d\[2\] control_l.vhd(24) " "Inferred latch for \"addr_d\[2\]\" at control_l.vhd(24)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_a\[0\] control_l.vhd(23) " "Inferred latch for \"addr_a\[0\]\" at control_l.vhd(23)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_a\[1\] control_l.vhd(23) " "Inferred latch for \"addr_a\[1\]\" at control_l.vhd(23)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_a\[2\] control_l.vhd(23) " "Inferred latch for \"addr_a\[2\]\" at control_l.vhd(23)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op control_l.vhd(22) " "Inferred latch for \"op\" at control_l.vhd(22)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[0\] control_l.vhd(20) " "Inferred latch for \"immed\[0\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[1\] control_l.vhd(20) " "Inferred latch for \"immed\[1\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[2\] control_l.vhd(20) " "Inferred latch for \"immed\[2\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[3\] control_l.vhd(20) " "Inferred latch for \"immed\[3\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[4\] control_l.vhd(20) " "Inferred latch for \"immed\[4\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[5\] control_l.vhd(20) " "Inferred latch for \"immed\[5\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[6\] control_l.vhd(20) " "Inferred latch for \"immed\[6\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[7\] control_l.vhd(20) " "Inferred latch for \"immed\[7\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[8\] control_l.vhd(20) " "Inferred latch for \"immed\[8\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[9\] control_l.vhd(20) " "Inferred latch for \"immed\[9\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[10\] control_l.vhd(20) " "Inferred latch for \"immed\[10\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[11\] control_l.vhd(20) " "Inferred latch for \"immed\[11\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[12\] control_l.vhd(20) " "Inferred latch for \"immed\[12\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[13\] control_l.vhd(20) " "Inferred latch for \"immed\[13\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[14\] control_l.vhd(20) " "Inferred latch for \"immed\[14\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immed\[15\] control_l.vhd(20) " "Inferred latch for \"immed\[15\]\" at control_l.vhd(20)" {  } { { "control_l.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/control_l.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520601527884 "|unidad_control|control_l:control_l0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:e0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:e0\"" {  } { { "proc.vhd" "e0" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/proc.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520601527884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:e0\|regfile:reg0 " "Elaborating entity \"regfile\" for hierarchy \"datapath:e0\|regfile:reg0\"" {  } { { "datapath.vhd" "reg0" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/datapath.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520601527884 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrd regfile.vhd(24) " "VHDL Process Statement warning at regfile.vhd(24): signal \"wrd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/regfile.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1520601527884 "|regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:e0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"datapath:e0\|alu:alu0\"" {  } { { "datapath.vhd" "alu0" { Text "C:/Users/pec02/Documents/PEC-2018-master/ProcesadorSenzill/datapath.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520601527884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520601527978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 09 14:18:47 2018 " "Processing ended: Fri Mar 09 14:18:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520601527978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520601527978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520601527978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520601527978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520601528858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520601528858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 14:18:48 2018 " "Processing started: Fri Mar 09 14:18:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520601528858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1520601528858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp ProcesadorSenzill -c ProcesadorSenzill --netlist_type=sgate " "Command: quartus_rpp ProcesadorSenzill -c ProcesadorSenzill --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1520601528858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520601528898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 09 14:18:48 2018 " "Processing ended: Fri Mar 09 14:18:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520601528898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520601528898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520601528898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1520601528898 ""}
