// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_112 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
input  [17:0] p_read24;
input  [17:0] p_read25;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_430_p2;
reg   [0:0] icmp_ln86_reg_1424;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1424_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1698_fu_436_p2;
reg   [0:0] icmp_ln86_1698_reg_1431;
reg   [0:0] icmp_ln86_1698_reg_1431_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1699_fu_442_p2;
reg   [0:0] icmp_ln86_1699_reg_1437;
wire   [0:0] icmp_ln86_1700_fu_448_p2;
reg   [0:0] icmp_ln86_1700_reg_1443;
reg   [0:0] icmp_ln86_1700_reg_1443_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1701_fu_454_p2;
reg   [0:0] icmp_ln86_1701_reg_1449;
reg   [0:0] icmp_ln86_1701_reg_1449_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1702_fu_460_p2;
reg   [0:0] icmp_ln86_1702_reg_1455;
reg   [0:0] icmp_ln86_1702_reg_1455_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1702_reg_1455_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1702_reg_1455_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1703_fu_466_p2;
reg   [0:0] icmp_ln86_1703_reg_1461;
wire   [0:0] icmp_ln86_1704_fu_472_p2;
reg   [0:0] icmp_ln86_1704_reg_1467;
reg   [0:0] icmp_ln86_1704_reg_1467_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1705_fu_478_p2;
reg   [0:0] icmp_ln86_1705_reg_1473;
reg   [0:0] icmp_ln86_1705_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1705_reg_1473_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1706_fu_484_p2;
reg   [0:0] icmp_ln86_1706_reg_1479;
reg   [0:0] icmp_ln86_1706_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1706_reg_1479_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1706_reg_1479_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1707_fu_490_p2;
reg   [0:0] icmp_ln86_1707_reg_1485;
reg   [0:0] icmp_ln86_1707_reg_1485_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1707_reg_1485_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1707_reg_1485_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1708_fu_496_p2;
reg   [0:0] icmp_ln86_1708_reg_1491;
reg   [0:0] icmp_ln86_1708_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1708_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1708_reg_1491_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1708_reg_1491_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1709_fu_502_p2;
reg   [0:0] icmp_ln86_1709_reg_1497;
reg   [0:0] icmp_ln86_1709_reg_1497_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1709_reg_1497_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1709_reg_1497_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1709_reg_1497_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1709_reg_1497_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1710_fu_508_p2;
reg   [0:0] icmp_ln86_1710_reg_1503;
reg   [0:0] icmp_ln86_1710_reg_1503_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1711_fu_514_p2;
reg   [0:0] icmp_ln86_1711_reg_1510;
reg   [0:0] icmp_ln86_1711_reg_1510_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1711_reg_1510_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1711_reg_1510_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1711_reg_1510_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1711_reg_1510_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1711_reg_1510_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1712_fu_520_p2;
reg   [0:0] icmp_ln86_1712_reg_1516;
reg   [0:0] icmp_ln86_1712_reg_1516_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1713_fu_526_p2;
reg   [0:0] icmp_ln86_1713_reg_1521;
reg   [0:0] icmp_ln86_1713_reg_1521_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1714_fu_532_p2;
reg   [0:0] icmp_ln86_1714_reg_1526;
reg   [0:0] icmp_ln86_1714_reg_1526_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1714_reg_1526_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1715_fu_538_p2;
reg   [0:0] icmp_ln86_1715_reg_1531;
reg   [0:0] icmp_ln86_1715_reg_1531_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1715_reg_1531_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1716_fu_544_p2;
reg   [0:0] icmp_ln86_1716_reg_1536;
reg   [0:0] icmp_ln86_1716_reg_1536_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1716_reg_1536_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1717_fu_550_p2;
reg   [0:0] icmp_ln86_1717_reg_1541;
reg   [0:0] icmp_ln86_1717_reg_1541_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1717_reg_1541_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1717_reg_1541_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1718_fu_556_p2;
reg   [0:0] icmp_ln86_1718_reg_1546;
reg   [0:0] icmp_ln86_1718_reg_1546_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1718_reg_1546_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1718_reg_1546_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1719_fu_562_p2;
reg   [0:0] icmp_ln86_1719_reg_1551;
reg   [0:0] icmp_ln86_1719_reg_1551_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1719_reg_1551_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1719_reg_1551_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1720_fu_568_p2;
reg   [0:0] icmp_ln86_1720_reg_1556;
reg   [0:0] icmp_ln86_1720_reg_1556_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1720_reg_1556_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1720_reg_1556_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1720_reg_1556_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1721_fu_574_p2;
reg   [0:0] icmp_ln86_1721_reg_1561;
reg   [0:0] icmp_ln86_1721_reg_1561_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1721_reg_1561_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1721_reg_1561_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1721_reg_1561_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1722_fu_580_p2;
reg   [0:0] icmp_ln86_1722_reg_1566;
reg   [0:0] icmp_ln86_1722_reg_1566_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1722_reg_1566_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1722_reg_1566_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1722_reg_1566_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1723_fu_586_p2;
reg   [0:0] icmp_ln86_1723_reg_1571;
reg   [0:0] icmp_ln86_1723_reg_1571_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1723_reg_1571_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1723_reg_1571_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1723_reg_1571_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1723_reg_1571_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1724_fu_592_p2;
reg   [0:0] icmp_ln86_1724_reg_1576;
reg   [0:0] icmp_ln86_1724_reg_1576_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1724_reg_1576_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1724_reg_1576_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1724_reg_1576_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1724_reg_1576_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1725_fu_598_p2;
reg   [0:0] icmp_ln86_1725_reg_1581;
reg   [0:0] icmp_ln86_1725_reg_1581_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1725_reg_1581_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1725_reg_1581_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1725_reg_1581_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1725_reg_1581_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1726_fu_604_p2;
reg   [0:0] icmp_ln86_1726_reg_1586;
reg   [0:0] icmp_ln86_1726_reg_1586_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1726_reg_1586_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1726_reg_1586_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1726_reg_1586_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1726_reg_1586_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1726_reg_1586_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_610_p2;
reg   [0:0] xor_ln104_reg_1591;
wire   [0:0] and_ln102_fu_616_p2;
reg   [0:0] and_ln102_reg_1597;
wire   [0:0] and_ln102_1891_fu_620_p2;
reg   [0:0] and_ln102_1891_reg_1603;
reg   [0:0] and_ln102_1891_reg_1603_pp0_iter2_reg;
reg   [0:0] and_ln102_1891_reg_1603_pp0_iter3_reg;
reg   [0:0] and_ln102_1891_reg_1603_pp0_iter4_reg;
wire   [0:0] and_ln102_1892_fu_634_p2;
reg   [0:0] and_ln102_1892_reg_1610;
wire   [0:0] and_ln102_1895_fu_639_p2;
reg   [0:0] and_ln102_1895_reg_1616;
wire   [0:0] and_ln104_325_fu_649_p2;
reg   [0:0] and_ln104_325_reg_1622;
reg   [0:0] and_ln104_325_reg_1622_pp0_iter2_reg;
reg   [0:0] and_ln104_325_reg_1622_pp0_iter3_reg;
reg   [0:0] and_ln104_325_reg_1622_pp0_iter4_reg;
reg   [0:0] and_ln104_325_reg_1622_pp0_iter5_reg;
reg   [0:0] and_ln104_325_reg_1622_pp0_iter6_reg;
reg   [0:0] and_ln104_325_reg_1622_pp0_iter7_reg;
wire   [0:0] and_ln102_1896_fu_655_p2;
reg   [0:0] and_ln102_1896_reg_1629;
wire   [0:0] and_ln104_326_fu_665_p2;
reg   [0:0] and_ln104_326_reg_1635;
wire   [0:0] and_ln104_322_fu_686_p2;
reg   [0:0] and_ln104_322_reg_1644;
wire   [0:0] and_ln102_1893_fu_691_p2;
reg   [0:0] and_ln102_1893_reg_1649;
reg   [0:0] and_ln102_1893_reg_1649_pp0_iter3_reg;
wire   [0:0] and_ln104_323_fu_701_p2;
reg   [0:0] and_ln104_323_reg_1656;
reg   [0:0] and_ln104_323_reg_1656_pp0_iter3_reg;
wire   [0:0] and_ln102_1897_fu_712_p2;
reg   [0:0] and_ln102_1897_reg_1662;
wire   [0:0] and_ln102_1902_fu_717_p2;
reg   [0:0] and_ln102_1902_reg_1667;
reg   [0:0] and_ln102_1902_reg_1667_pp0_iter3_reg;
reg   [0:0] and_ln102_1902_reg_1667_pp0_iter4_reg;
reg   [0:0] and_ln102_1902_reg_1667_pp0_iter5_reg;
wire   [0:0] or_ln117_1537_fu_784_p2;
reg   [0:0] or_ln117_1537_reg_1673;
wire   [2:0] select_ln117_1648_fu_796_p3;
reg   [2:0] select_ln117_1648_reg_1678;
wire   [0:0] or_ln117_1539_fu_804_p2;
reg   [0:0] or_ln117_1539_reg_1683;
wire   [0:0] or_ln117_1541_fu_810_p2;
reg   [0:0] or_ln117_1541_reg_1689;
wire   [0:0] or_ln117_1549_fu_814_p2;
reg   [0:0] or_ln117_1549_reg_1697;
reg   [0:0] or_ln117_1549_reg_1697_pp0_iter3_reg;
reg   [0:0] or_ln117_1549_reg_1697_pp0_iter4_reg;
wire   [0:0] and_ln102_1899_fu_827_p2;
reg   [0:0] and_ln102_1899_reg_1706;
wire   [0:0] or_ln117_1543_fu_898_p2;
reg   [0:0] or_ln117_1543_reg_1712;
wire   [3:0] select_ln117_1654_fu_911_p3;
reg   [3:0] select_ln117_1654_reg_1717;
wire   [0:0] or_ln117_1545_fu_919_p2;
reg   [0:0] or_ln117_1545_reg_1722;
wire   [0:0] and_ln102_1894_fu_923_p2;
reg   [0:0] and_ln102_1894_reg_1729;
wire   [0:0] and_ln104_324_fu_932_p2;
reg   [0:0] and_ln104_324_reg_1735;
reg   [0:0] and_ln104_324_reg_1735_pp0_iter5_reg;
wire   [0:0] and_ln102_1900_fu_947_p2;
reg   [0:0] and_ln102_1900_reg_1741;
wire   [4:0] select_ln117_1660_fu_1038_p3;
reg   [4:0] select_ln117_1660_reg_1746;
wire   [0:0] or_ln117_1551_fu_1045_p2;
reg   [0:0] or_ln117_1551_reg_1751;
wire   [0:0] or_ln117_1555_fu_1128_p2;
reg   [0:0] or_ln117_1555_reg_1757;
wire   [4:0] select_ln117_1666_fu_1142_p3;
reg   [4:0] select_ln117_1666_reg_1762;
wire   [0:0] or_ln117_1557_fu_1150_p2;
reg   [0:0] or_ln117_1557_reg_1767;
wire   [0:0] or_ln117_1559_fu_1206_p2;
reg   [0:0] or_ln117_1559_reg_1774;
reg   [0:0] or_ln117_1559_reg_1774_pp0_iter7_reg;
wire   [0:0] or_ln117_1561_fu_1232_p2;
reg   [0:0] or_ln117_1561_reg_1779;
wire   [4:0] select_ln117_1672_fu_1246_p3;
reg   [4:0] select_ln117_1672_reg_1784;
wire   [11:0] tmp_fu_1281_p65;
reg   [11:0] tmp_reg_1789;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_813_fu_624_p2;
wire   [0:0] and_ln104_321_fu_629_p2;
wire   [0:0] xor_ln104_817_fu_644_p2;
wire   [0:0] xor_ln104_824_fu_660_p2;
wire   [0:0] xor_ln104_812_fu_671_p2;
wire   [0:0] xor_ln104_814_fu_681_p2;
wire   [0:0] and_ln104_fu_676_p2;
wire   [0:0] xor_ln104_815_fu_696_p2;
wire   [0:0] xor_ln104_818_fu_707_p2;
wire   [0:0] and_ln102_1905_fu_725_p2;
wire   [0:0] and_ln102_1904_fu_721_p2;
wire   [0:0] xor_ln117_fu_740_p2;
wire   [0:0] or_ln117_1534_fu_745_p2;
wire   [0:0] or_ln117_fu_735_p2;
wire   [1:0] zext_ln117_fu_750_p1;
wire   [0:0] or_ln117_1535_fu_754_p2;
wire   [0:0] and_ln102_1906_fu_730_p2;
wire   [1:0] select_ln117_fu_758_p3;
wire   [1:0] select_ln117_1646_fu_772_p3;
wire   [0:0] or_ln117_1536_fu_766_p2;
wire   [2:0] zext_ln117_183_fu_780_p1;
wire   [2:0] select_ln117_1647_fu_788_p3;
wire   [0:0] xor_ln104_819_fu_818_p2;
wire   [0:0] and_ln102_1908_fu_835_p2;
wire   [0:0] and_ln102_1898_fu_823_p2;
wire   [0:0] and_ln102_1907_fu_831_p2;
wire   [0:0] or_ln117_1538_fu_850_p2;
wire   [0:0] and_ln102_1909_fu_840_p2;
wire   [2:0] select_ln117_1649_fu_855_p3;
wire   [2:0] select_ln117_1650_fu_867_p3;
wire   [0:0] or_ln117_1540_fu_862_p2;
wire   [3:0] zext_ln117_184_fu_874_p1;
wire   [0:0] and_ln102_1910_fu_845_p2;
wire   [3:0] select_ln117_1651_fu_878_p3;
wire   [0:0] or_ln117_1542_fu_886_p2;
wire   [3:0] select_ln117_1652_fu_891_p3;
wire   [3:0] select_ln117_1653_fu_903_p3;
wire   [0:0] xor_ln104_816_fu_927_p2;
wire   [0:0] xor_ln104_820_fu_937_p2;
wire   [0:0] and_ln102_1911_fu_952_p2;
wire   [0:0] xor_ln104_821_fu_942_p2;
wire   [0:0] and_ln102_1914_fu_966_p2;
wire   [0:0] and_ln102_1912_fu_957_p2;
wire   [0:0] or_ln117_1544_fu_976_p2;
wire   [0:0] and_ln102_1913_fu_962_p2;
wire   [3:0] select_ln117_1655_fu_981_p3;
wire   [0:0] or_ln117_1546_fu_988_p2;
wire   [3:0] select_ln117_1656_fu_993_p3;
wire   [0:0] or_ln117_1547_fu_1000_p2;
wire   [0:0] and_ln102_1915_fu_971_p2;
wire   [3:0] select_ln117_1657_fu_1004_p3;
wire   [3:0] select_ln117_1658_fu_1018_p3;
wire   [0:0] or_ln117_1548_fu_1012_p2;
wire   [4:0] zext_ln117_185_fu_1026_p1;
wire   [4:0] select_ln117_1659_fu_1030_p3;
wire   [0:0] xor_ln104_822_fu_1050_p2;
wire   [0:0] and_ln102_1917_fu_1063_p2;
wire   [0:0] and_ln102_1901_fu_1055_p2;
wire   [0:0] and_ln102_1916_fu_1059_p2;
wire   [0:0] or_ln117_1550_fu_1078_p2;
wire   [0:0] and_ln102_1918_fu_1068_p2;
wire   [4:0] select_ln117_1661_fu_1083_p3;
wire   [0:0] or_ln117_1552_fu_1090_p2;
wire   [4:0] select_ln117_1662_fu_1095_p3;
wire   [0:0] or_ln117_1553_fu_1102_p2;
wire   [0:0] and_ln102_1919_fu_1073_p2;
wire   [4:0] select_ln117_1663_fu_1106_p3;
wire   [0:0] or_ln117_1554_fu_1114_p2;
wire   [4:0] select_ln117_1664_fu_1120_p3;
wire   [4:0] select_ln117_1665_fu_1134_p3;
wire   [0:0] xor_ln104_823_fu_1154_p2;
wire   [0:0] and_ln102_1920_fu_1163_p2;
wire   [0:0] and_ln102_1903_fu_1159_p2;
wire   [0:0] and_ln102_1921_fu_1168_p2;
wire   [0:0] or_ln117_1556_fu_1182_p2;
wire   [0:0] and_ln102_1922_fu_1173_p2;
wire   [4:0] select_ln117_1667_fu_1187_p3;
wire   [0:0] or_ln117_1558_fu_1194_p2;
wire   [4:0] select_ln117_1668_fu_1199_p3;
wire   [0:0] and_ln102_1923_fu_1177_p2;
wire   [4:0] select_ln117_1669_fu_1210_p3;
wire   [0:0] or_ln117_1560_fu_1218_p2;
wire   [4:0] select_ln117_1670_fu_1224_p3;
wire   [4:0] select_ln117_1671_fu_1238_p3;
wire   [0:0] xor_ln104_825_fu_1254_p2;
wire   [0:0] and_ln102_1924_fu_1259_p2;
wire   [0:0] and_ln102_1925_fu_1264_p2;
wire   [0:0] or_ln117_1562_fu_1269_p2;
wire   [11:0] tmp_fu_1281_p63;
wire   [4:0] tmp_fu_1281_p64;
wire   [0:0] or_ln117_1563_fu_1413_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
reg   [17:0] p_read24_int_reg;
reg   [17:0] p_read25_int_reg;
wire   [4:0] tmp_fu_1281_p1;
wire   [4:0] tmp_fu_1281_p3;
wire   [4:0] tmp_fu_1281_p5;
wire   [4:0] tmp_fu_1281_p7;
wire   [4:0] tmp_fu_1281_p9;
wire   [4:0] tmp_fu_1281_p11;
wire   [4:0] tmp_fu_1281_p13;
wire   [4:0] tmp_fu_1281_p15;
wire   [4:0] tmp_fu_1281_p17;
wire   [4:0] tmp_fu_1281_p19;
wire   [4:0] tmp_fu_1281_p21;
wire   [4:0] tmp_fu_1281_p23;
wire   [4:0] tmp_fu_1281_p25;
wire   [4:0] tmp_fu_1281_p27;
wire   [4:0] tmp_fu_1281_p29;
wire   [4:0] tmp_fu_1281_p31;
wire  signed [4:0] tmp_fu_1281_p33;
wire  signed [4:0] tmp_fu_1281_p35;
wire  signed [4:0] tmp_fu_1281_p37;
wire  signed [4:0] tmp_fu_1281_p39;
wire  signed [4:0] tmp_fu_1281_p41;
wire  signed [4:0] tmp_fu_1281_p43;
wire  signed [4:0] tmp_fu_1281_p45;
wire  signed [4:0] tmp_fu_1281_p47;
wire  signed [4:0] tmp_fu_1281_p49;
wire  signed [4:0] tmp_fu_1281_p51;
wire  signed [4:0] tmp_fu_1281_p53;
wire  signed [4:0] tmp_fu_1281_p55;
wire  signed [4:0] tmp_fu_1281_p57;
wire  signed [4:0] tmp_fu_1281_p59;
wire  signed [4:0] tmp_fu_1281_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_12_1_1_x4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x4_U2453(
    .din0(12'd381),
    .din1(12'd41),
    .din2(12'd4093),
    .din3(12'd4040),
    .din4(12'd3677),
    .din5(12'd322),
    .din6(12'd3850),
    .din7(12'd1238),
    .din8(12'd3933),
    .din9(12'd3686),
    .din10(12'd203),
    .din11(12'd1693),
    .din12(12'd3778),
    .din13(12'd4091),
    .din14(12'd3825),
    .din15(12'd113),
    .din16(12'd3852),
    .din17(12'd4042),
    .din18(12'd90),
    .din19(12'd3982),
    .din20(12'd3669),
    .din21(12'd151),
    .din22(12'd1147),
    .din23(12'd4045),
    .din24(12'd968),
    .din25(12'd193),
    .din26(12'd3394),
    .din27(12'd3902),
    .din28(12'd486),
    .din29(12'd3832),
    .din30(12'd585),
    .def(tmp_fu_1281_p63),
    .sel(tmp_fu_1281_p64),
    .dout(tmp_fu_1281_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1891_reg_1603 <= and_ln102_1891_fu_620_p2;
        and_ln102_1891_reg_1603_pp0_iter2_reg <= and_ln102_1891_reg_1603;
        and_ln102_1891_reg_1603_pp0_iter3_reg <= and_ln102_1891_reg_1603_pp0_iter2_reg;
        and_ln102_1891_reg_1603_pp0_iter4_reg <= and_ln102_1891_reg_1603_pp0_iter3_reg;
        and_ln102_1892_reg_1610 <= and_ln102_1892_fu_634_p2;
        and_ln102_1893_reg_1649 <= and_ln102_1893_fu_691_p2;
        and_ln102_1893_reg_1649_pp0_iter3_reg <= and_ln102_1893_reg_1649;
        and_ln102_1894_reg_1729 <= and_ln102_1894_fu_923_p2;
        and_ln102_1895_reg_1616 <= and_ln102_1895_fu_639_p2;
        and_ln102_1896_reg_1629 <= and_ln102_1896_fu_655_p2;
        and_ln102_1897_reg_1662 <= and_ln102_1897_fu_712_p2;
        and_ln102_1899_reg_1706 <= and_ln102_1899_fu_827_p2;
        and_ln102_1900_reg_1741 <= and_ln102_1900_fu_947_p2;
        and_ln102_1902_reg_1667 <= and_ln102_1902_fu_717_p2;
        and_ln102_1902_reg_1667_pp0_iter3_reg <= and_ln102_1902_reg_1667;
        and_ln102_1902_reg_1667_pp0_iter4_reg <= and_ln102_1902_reg_1667_pp0_iter3_reg;
        and_ln102_1902_reg_1667_pp0_iter5_reg <= and_ln102_1902_reg_1667_pp0_iter4_reg;
        and_ln102_reg_1597 <= and_ln102_fu_616_p2;
        and_ln104_322_reg_1644 <= and_ln104_322_fu_686_p2;
        and_ln104_323_reg_1656 <= and_ln104_323_fu_701_p2;
        and_ln104_323_reg_1656_pp0_iter3_reg <= and_ln104_323_reg_1656;
        and_ln104_324_reg_1735 <= and_ln104_324_fu_932_p2;
        and_ln104_324_reg_1735_pp0_iter5_reg <= and_ln104_324_reg_1735;
        and_ln104_325_reg_1622 <= and_ln104_325_fu_649_p2;
        and_ln104_325_reg_1622_pp0_iter2_reg <= and_ln104_325_reg_1622;
        and_ln104_325_reg_1622_pp0_iter3_reg <= and_ln104_325_reg_1622_pp0_iter2_reg;
        and_ln104_325_reg_1622_pp0_iter4_reg <= and_ln104_325_reg_1622_pp0_iter3_reg;
        and_ln104_325_reg_1622_pp0_iter5_reg <= and_ln104_325_reg_1622_pp0_iter4_reg;
        and_ln104_325_reg_1622_pp0_iter6_reg <= and_ln104_325_reg_1622_pp0_iter5_reg;
        and_ln104_325_reg_1622_pp0_iter7_reg <= and_ln104_325_reg_1622_pp0_iter6_reg;
        and_ln104_326_reg_1635 <= and_ln104_326_fu_665_p2;
        icmp_ln86_1698_reg_1431 <= icmp_ln86_1698_fu_436_p2;
        icmp_ln86_1698_reg_1431_pp0_iter1_reg <= icmp_ln86_1698_reg_1431;
        icmp_ln86_1699_reg_1437 <= icmp_ln86_1699_fu_442_p2;
        icmp_ln86_1700_reg_1443 <= icmp_ln86_1700_fu_448_p2;
        icmp_ln86_1700_reg_1443_pp0_iter1_reg <= icmp_ln86_1700_reg_1443;
        icmp_ln86_1701_reg_1449 <= icmp_ln86_1701_fu_454_p2;
        icmp_ln86_1701_reg_1449_pp0_iter1_reg <= icmp_ln86_1701_reg_1449;
        icmp_ln86_1702_reg_1455 <= icmp_ln86_1702_fu_460_p2;
        icmp_ln86_1702_reg_1455_pp0_iter1_reg <= icmp_ln86_1702_reg_1455;
        icmp_ln86_1702_reg_1455_pp0_iter2_reg <= icmp_ln86_1702_reg_1455_pp0_iter1_reg;
        icmp_ln86_1702_reg_1455_pp0_iter3_reg <= icmp_ln86_1702_reg_1455_pp0_iter2_reg;
        icmp_ln86_1703_reg_1461 <= icmp_ln86_1703_fu_466_p2;
        icmp_ln86_1704_reg_1467 <= icmp_ln86_1704_fu_472_p2;
        icmp_ln86_1704_reg_1467_pp0_iter1_reg <= icmp_ln86_1704_reg_1467;
        icmp_ln86_1705_reg_1473 <= icmp_ln86_1705_fu_478_p2;
        icmp_ln86_1705_reg_1473_pp0_iter1_reg <= icmp_ln86_1705_reg_1473;
        icmp_ln86_1705_reg_1473_pp0_iter2_reg <= icmp_ln86_1705_reg_1473_pp0_iter1_reg;
        icmp_ln86_1706_reg_1479 <= icmp_ln86_1706_fu_484_p2;
        icmp_ln86_1706_reg_1479_pp0_iter1_reg <= icmp_ln86_1706_reg_1479;
        icmp_ln86_1706_reg_1479_pp0_iter2_reg <= icmp_ln86_1706_reg_1479_pp0_iter1_reg;
        icmp_ln86_1706_reg_1479_pp0_iter3_reg <= icmp_ln86_1706_reg_1479_pp0_iter2_reg;
        icmp_ln86_1707_reg_1485 <= icmp_ln86_1707_fu_490_p2;
        icmp_ln86_1707_reg_1485_pp0_iter1_reg <= icmp_ln86_1707_reg_1485;
        icmp_ln86_1707_reg_1485_pp0_iter2_reg <= icmp_ln86_1707_reg_1485_pp0_iter1_reg;
        icmp_ln86_1707_reg_1485_pp0_iter3_reg <= icmp_ln86_1707_reg_1485_pp0_iter2_reg;
        icmp_ln86_1708_reg_1491 <= icmp_ln86_1708_fu_496_p2;
        icmp_ln86_1708_reg_1491_pp0_iter1_reg <= icmp_ln86_1708_reg_1491;
        icmp_ln86_1708_reg_1491_pp0_iter2_reg <= icmp_ln86_1708_reg_1491_pp0_iter1_reg;
        icmp_ln86_1708_reg_1491_pp0_iter3_reg <= icmp_ln86_1708_reg_1491_pp0_iter2_reg;
        icmp_ln86_1708_reg_1491_pp0_iter4_reg <= icmp_ln86_1708_reg_1491_pp0_iter3_reg;
        icmp_ln86_1709_reg_1497 <= icmp_ln86_1709_fu_502_p2;
        icmp_ln86_1709_reg_1497_pp0_iter1_reg <= icmp_ln86_1709_reg_1497;
        icmp_ln86_1709_reg_1497_pp0_iter2_reg <= icmp_ln86_1709_reg_1497_pp0_iter1_reg;
        icmp_ln86_1709_reg_1497_pp0_iter3_reg <= icmp_ln86_1709_reg_1497_pp0_iter2_reg;
        icmp_ln86_1709_reg_1497_pp0_iter4_reg <= icmp_ln86_1709_reg_1497_pp0_iter3_reg;
        icmp_ln86_1709_reg_1497_pp0_iter5_reg <= icmp_ln86_1709_reg_1497_pp0_iter4_reg;
        icmp_ln86_1710_reg_1503 <= icmp_ln86_1710_fu_508_p2;
        icmp_ln86_1710_reg_1503_pp0_iter1_reg <= icmp_ln86_1710_reg_1503;
        icmp_ln86_1711_reg_1510 <= icmp_ln86_1711_fu_514_p2;
        icmp_ln86_1711_reg_1510_pp0_iter1_reg <= icmp_ln86_1711_reg_1510;
        icmp_ln86_1711_reg_1510_pp0_iter2_reg <= icmp_ln86_1711_reg_1510_pp0_iter1_reg;
        icmp_ln86_1711_reg_1510_pp0_iter3_reg <= icmp_ln86_1711_reg_1510_pp0_iter2_reg;
        icmp_ln86_1711_reg_1510_pp0_iter4_reg <= icmp_ln86_1711_reg_1510_pp0_iter3_reg;
        icmp_ln86_1711_reg_1510_pp0_iter5_reg <= icmp_ln86_1711_reg_1510_pp0_iter4_reg;
        icmp_ln86_1711_reg_1510_pp0_iter6_reg <= icmp_ln86_1711_reg_1510_pp0_iter5_reg;
        icmp_ln86_1712_reg_1516 <= icmp_ln86_1712_fu_520_p2;
        icmp_ln86_1712_reg_1516_pp0_iter1_reg <= icmp_ln86_1712_reg_1516;
        icmp_ln86_1713_reg_1521 <= icmp_ln86_1713_fu_526_p2;
        icmp_ln86_1713_reg_1521_pp0_iter1_reg <= icmp_ln86_1713_reg_1521;
        icmp_ln86_1714_reg_1526 <= icmp_ln86_1714_fu_532_p2;
        icmp_ln86_1714_reg_1526_pp0_iter1_reg <= icmp_ln86_1714_reg_1526;
        icmp_ln86_1714_reg_1526_pp0_iter2_reg <= icmp_ln86_1714_reg_1526_pp0_iter1_reg;
        icmp_ln86_1715_reg_1531 <= icmp_ln86_1715_fu_538_p2;
        icmp_ln86_1715_reg_1531_pp0_iter1_reg <= icmp_ln86_1715_reg_1531;
        icmp_ln86_1715_reg_1531_pp0_iter2_reg <= icmp_ln86_1715_reg_1531_pp0_iter1_reg;
        icmp_ln86_1716_reg_1536 <= icmp_ln86_1716_fu_544_p2;
        icmp_ln86_1716_reg_1536_pp0_iter1_reg <= icmp_ln86_1716_reg_1536;
        icmp_ln86_1716_reg_1536_pp0_iter2_reg <= icmp_ln86_1716_reg_1536_pp0_iter1_reg;
        icmp_ln86_1717_reg_1541 <= icmp_ln86_1717_fu_550_p2;
        icmp_ln86_1717_reg_1541_pp0_iter1_reg <= icmp_ln86_1717_reg_1541;
        icmp_ln86_1717_reg_1541_pp0_iter2_reg <= icmp_ln86_1717_reg_1541_pp0_iter1_reg;
        icmp_ln86_1717_reg_1541_pp0_iter3_reg <= icmp_ln86_1717_reg_1541_pp0_iter2_reg;
        icmp_ln86_1718_reg_1546 <= icmp_ln86_1718_fu_556_p2;
        icmp_ln86_1718_reg_1546_pp0_iter1_reg <= icmp_ln86_1718_reg_1546;
        icmp_ln86_1718_reg_1546_pp0_iter2_reg <= icmp_ln86_1718_reg_1546_pp0_iter1_reg;
        icmp_ln86_1718_reg_1546_pp0_iter3_reg <= icmp_ln86_1718_reg_1546_pp0_iter2_reg;
        icmp_ln86_1719_reg_1551 <= icmp_ln86_1719_fu_562_p2;
        icmp_ln86_1719_reg_1551_pp0_iter1_reg <= icmp_ln86_1719_reg_1551;
        icmp_ln86_1719_reg_1551_pp0_iter2_reg <= icmp_ln86_1719_reg_1551_pp0_iter1_reg;
        icmp_ln86_1719_reg_1551_pp0_iter3_reg <= icmp_ln86_1719_reg_1551_pp0_iter2_reg;
        icmp_ln86_1720_reg_1556 <= icmp_ln86_1720_fu_568_p2;
        icmp_ln86_1720_reg_1556_pp0_iter1_reg <= icmp_ln86_1720_reg_1556;
        icmp_ln86_1720_reg_1556_pp0_iter2_reg <= icmp_ln86_1720_reg_1556_pp0_iter1_reg;
        icmp_ln86_1720_reg_1556_pp0_iter3_reg <= icmp_ln86_1720_reg_1556_pp0_iter2_reg;
        icmp_ln86_1720_reg_1556_pp0_iter4_reg <= icmp_ln86_1720_reg_1556_pp0_iter3_reg;
        icmp_ln86_1721_reg_1561 <= icmp_ln86_1721_fu_574_p2;
        icmp_ln86_1721_reg_1561_pp0_iter1_reg <= icmp_ln86_1721_reg_1561;
        icmp_ln86_1721_reg_1561_pp0_iter2_reg <= icmp_ln86_1721_reg_1561_pp0_iter1_reg;
        icmp_ln86_1721_reg_1561_pp0_iter3_reg <= icmp_ln86_1721_reg_1561_pp0_iter2_reg;
        icmp_ln86_1721_reg_1561_pp0_iter4_reg <= icmp_ln86_1721_reg_1561_pp0_iter3_reg;
        icmp_ln86_1722_reg_1566 <= icmp_ln86_1722_fu_580_p2;
        icmp_ln86_1722_reg_1566_pp0_iter1_reg <= icmp_ln86_1722_reg_1566;
        icmp_ln86_1722_reg_1566_pp0_iter2_reg <= icmp_ln86_1722_reg_1566_pp0_iter1_reg;
        icmp_ln86_1722_reg_1566_pp0_iter3_reg <= icmp_ln86_1722_reg_1566_pp0_iter2_reg;
        icmp_ln86_1722_reg_1566_pp0_iter4_reg <= icmp_ln86_1722_reg_1566_pp0_iter3_reg;
        icmp_ln86_1723_reg_1571 <= icmp_ln86_1723_fu_586_p2;
        icmp_ln86_1723_reg_1571_pp0_iter1_reg <= icmp_ln86_1723_reg_1571;
        icmp_ln86_1723_reg_1571_pp0_iter2_reg <= icmp_ln86_1723_reg_1571_pp0_iter1_reg;
        icmp_ln86_1723_reg_1571_pp0_iter3_reg <= icmp_ln86_1723_reg_1571_pp0_iter2_reg;
        icmp_ln86_1723_reg_1571_pp0_iter4_reg <= icmp_ln86_1723_reg_1571_pp0_iter3_reg;
        icmp_ln86_1723_reg_1571_pp0_iter5_reg <= icmp_ln86_1723_reg_1571_pp0_iter4_reg;
        icmp_ln86_1724_reg_1576 <= icmp_ln86_1724_fu_592_p2;
        icmp_ln86_1724_reg_1576_pp0_iter1_reg <= icmp_ln86_1724_reg_1576;
        icmp_ln86_1724_reg_1576_pp0_iter2_reg <= icmp_ln86_1724_reg_1576_pp0_iter1_reg;
        icmp_ln86_1724_reg_1576_pp0_iter3_reg <= icmp_ln86_1724_reg_1576_pp0_iter2_reg;
        icmp_ln86_1724_reg_1576_pp0_iter4_reg <= icmp_ln86_1724_reg_1576_pp0_iter3_reg;
        icmp_ln86_1724_reg_1576_pp0_iter5_reg <= icmp_ln86_1724_reg_1576_pp0_iter4_reg;
        icmp_ln86_1725_reg_1581 <= icmp_ln86_1725_fu_598_p2;
        icmp_ln86_1725_reg_1581_pp0_iter1_reg <= icmp_ln86_1725_reg_1581;
        icmp_ln86_1725_reg_1581_pp0_iter2_reg <= icmp_ln86_1725_reg_1581_pp0_iter1_reg;
        icmp_ln86_1725_reg_1581_pp0_iter3_reg <= icmp_ln86_1725_reg_1581_pp0_iter2_reg;
        icmp_ln86_1725_reg_1581_pp0_iter4_reg <= icmp_ln86_1725_reg_1581_pp0_iter3_reg;
        icmp_ln86_1725_reg_1581_pp0_iter5_reg <= icmp_ln86_1725_reg_1581_pp0_iter4_reg;
        icmp_ln86_1726_reg_1586 <= icmp_ln86_1726_fu_604_p2;
        icmp_ln86_1726_reg_1586_pp0_iter1_reg <= icmp_ln86_1726_reg_1586;
        icmp_ln86_1726_reg_1586_pp0_iter2_reg <= icmp_ln86_1726_reg_1586_pp0_iter1_reg;
        icmp_ln86_1726_reg_1586_pp0_iter3_reg <= icmp_ln86_1726_reg_1586_pp0_iter2_reg;
        icmp_ln86_1726_reg_1586_pp0_iter4_reg <= icmp_ln86_1726_reg_1586_pp0_iter3_reg;
        icmp_ln86_1726_reg_1586_pp0_iter5_reg <= icmp_ln86_1726_reg_1586_pp0_iter4_reg;
        icmp_ln86_1726_reg_1586_pp0_iter6_reg <= icmp_ln86_1726_reg_1586_pp0_iter5_reg;
        icmp_ln86_reg_1424 <= icmp_ln86_fu_430_p2;
        icmp_ln86_reg_1424_pp0_iter1_reg <= icmp_ln86_reg_1424;
        or_ln117_1537_reg_1673 <= or_ln117_1537_fu_784_p2;
        or_ln117_1539_reg_1683 <= or_ln117_1539_fu_804_p2;
        or_ln117_1541_reg_1689 <= or_ln117_1541_fu_810_p2;
        or_ln117_1543_reg_1712 <= or_ln117_1543_fu_898_p2;
        or_ln117_1545_reg_1722 <= or_ln117_1545_fu_919_p2;
        or_ln117_1549_reg_1697 <= or_ln117_1549_fu_814_p2;
        or_ln117_1549_reg_1697_pp0_iter3_reg <= or_ln117_1549_reg_1697;
        or_ln117_1549_reg_1697_pp0_iter4_reg <= or_ln117_1549_reg_1697_pp0_iter3_reg;
        or_ln117_1551_reg_1751 <= or_ln117_1551_fu_1045_p2;
        or_ln117_1555_reg_1757 <= or_ln117_1555_fu_1128_p2;
        or_ln117_1557_reg_1767 <= or_ln117_1557_fu_1150_p2;
        or_ln117_1559_reg_1774 <= or_ln117_1559_fu_1206_p2;
        or_ln117_1559_reg_1774_pp0_iter7_reg <= or_ln117_1559_reg_1774;
        or_ln117_1561_reg_1779 <= or_ln117_1561_fu_1232_p2;
        select_ln117_1648_reg_1678 <= select_ln117_1648_fu_796_p3;
        select_ln117_1654_reg_1717 <= select_ln117_1654_fu_911_p3;
        select_ln117_1660_reg_1746 <= select_ln117_1660_fu_1038_p3;
        select_ln117_1666_reg_1762 <= select_ln117_1666_fu_1142_p3;
        select_ln117_1672_reg_1784 <= select_ln117_1672_fu_1246_p3;
        tmp_reg_1789 <= tmp_fu_1281_p65;
        xor_ln104_reg_1591 <= xor_ln104_fu_610_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read24_int_reg <= p_read24;
        p_read25_int_reg <= p_read25;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_1891_fu_620_p2 = (xor_ln104_reg_1591 & icmp_ln86_1699_reg_1437);

assign and_ln102_1892_fu_634_p2 = (icmp_ln86_1700_reg_1443 & and_ln102_fu_616_p2);

assign and_ln102_1893_fu_691_p2 = (icmp_ln86_1701_reg_1449_pp0_iter1_reg & and_ln104_fu_676_p2);

assign and_ln102_1894_fu_923_p2 = (icmp_ln86_1702_reg_1455_pp0_iter3_reg & and_ln102_1891_reg_1603_pp0_iter3_reg);

assign and_ln102_1895_fu_639_p2 = (icmp_ln86_1703_reg_1461 & and_ln104_321_fu_629_p2);

assign and_ln102_1896_fu_655_p2 = (icmp_ln86_1704_reg_1467 & and_ln102_1892_fu_634_p2);

assign and_ln102_1897_fu_712_p2 = (icmp_ln86_1705_reg_1473_pp0_iter1_reg & and_ln104_322_fu_686_p2);

assign and_ln102_1898_fu_823_p2 = (icmp_ln86_1706_reg_1479_pp0_iter2_reg & and_ln102_1893_reg_1649);

assign and_ln102_1899_fu_827_p2 = (icmp_ln86_1707_reg_1485_pp0_iter2_reg & and_ln104_323_reg_1656);

assign and_ln102_1900_fu_947_p2 = (icmp_ln86_1708_reg_1491_pp0_iter3_reg & and_ln102_1894_fu_923_p2);

assign and_ln102_1901_fu_1055_p2 = (icmp_ln86_1709_reg_1497_pp0_iter4_reg & and_ln104_324_reg_1735);

assign and_ln102_1902_fu_717_p2 = (icmp_ln86_1710_reg_1503_pp0_iter1_reg & and_ln102_1895_reg_1616);

assign and_ln102_1903_fu_1159_p2 = (icmp_ln86_1711_reg_1510_pp0_iter5_reg & and_ln104_325_reg_1622_pp0_iter5_reg);

assign and_ln102_1904_fu_721_p2 = (icmp_ln86_1712_reg_1516_pp0_iter1_reg & and_ln102_1896_reg_1629);

assign and_ln102_1905_fu_725_p2 = (xor_ln104_818_fu_707_p2 & icmp_ln86_1713_reg_1521_pp0_iter1_reg);

assign and_ln102_1906_fu_730_p2 = (and_ln102_1905_fu_725_p2 & and_ln102_1892_reg_1610);

assign and_ln102_1907_fu_831_p2 = (icmp_ln86_1714_reg_1526_pp0_iter2_reg & and_ln102_1897_reg_1662);

assign and_ln102_1908_fu_835_p2 = (xor_ln104_819_fu_818_p2 & icmp_ln86_1715_reg_1531_pp0_iter2_reg);

assign and_ln102_1909_fu_840_p2 = (and_ln104_322_reg_1644 & and_ln102_1908_fu_835_p2);

assign and_ln102_1910_fu_845_p2 = (icmp_ln86_1716_reg_1536_pp0_iter2_reg & and_ln102_1898_fu_823_p2);

assign and_ln102_1911_fu_952_p2 = (xor_ln104_820_fu_937_p2 & icmp_ln86_1717_reg_1541_pp0_iter3_reg);

assign and_ln102_1912_fu_957_p2 = (and_ln102_1911_fu_952_p2 & and_ln102_1893_reg_1649_pp0_iter3_reg);

assign and_ln102_1913_fu_962_p2 = (icmp_ln86_1718_reg_1546_pp0_iter3_reg & and_ln102_1899_reg_1706);

assign and_ln102_1914_fu_966_p2 = (xor_ln104_821_fu_942_p2 & icmp_ln86_1719_reg_1551_pp0_iter3_reg);

assign and_ln102_1915_fu_971_p2 = (and_ln104_323_reg_1656_pp0_iter3_reg & and_ln102_1914_fu_966_p2);

assign and_ln102_1916_fu_1059_p2 = (icmp_ln86_1720_reg_1556_pp0_iter4_reg & and_ln102_1900_reg_1741);

assign and_ln102_1917_fu_1063_p2 = (xor_ln104_822_fu_1050_p2 & icmp_ln86_1721_reg_1561_pp0_iter4_reg);

assign and_ln102_1918_fu_1068_p2 = (and_ln102_1917_fu_1063_p2 & and_ln102_1894_reg_1729);

assign and_ln102_1919_fu_1073_p2 = (icmp_ln86_1722_reg_1566_pp0_iter4_reg & and_ln102_1901_fu_1055_p2);

assign and_ln102_1920_fu_1163_p2 = (xor_ln104_823_fu_1154_p2 & icmp_ln86_1723_reg_1571_pp0_iter5_reg);

assign and_ln102_1921_fu_1168_p2 = (and_ln104_324_reg_1735_pp0_iter5_reg & and_ln102_1920_fu_1163_p2);

assign and_ln102_1922_fu_1173_p2 = (icmp_ln86_1724_reg_1576_pp0_iter5_reg & and_ln102_1902_reg_1667_pp0_iter5_reg);

assign and_ln102_1923_fu_1177_p2 = (icmp_ln86_1725_reg_1581_pp0_iter5_reg & and_ln102_1903_fu_1159_p2);

assign and_ln102_1924_fu_1259_p2 = (xor_ln104_825_fu_1254_p2 & icmp_ln86_1726_reg_1586_pp0_iter6_reg);

assign and_ln102_1925_fu_1264_p2 = (and_ln104_325_reg_1622_pp0_iter6_reg & and_ln102_1924_fu_1259_p2);

assign and_ln102_fu_616_p2 = (icmp_ln86_reg_1424 & icmp_ln86_1698_reg_1431);

assign and_ln104_321_fu_629_p2 = (xor_ln104_reg_1591 & xor_ln104_813_fu_624_p2);

assign and_ln104_322_fu_686_p2 = (xor_ln104_814_fu_681_p2 & and_ln102_reg_1597);

assign and_ln104_323_fu_701_p2 = (xor_ln104_815_fu_696_p2 & and_ln104_fu_676_p2);

assign and_ln104_324_fu_932_p2 = (xor_ln104_816_fu_927_p2 & and_ln102_1891_reg_1603_pp0_iter3_reg);

assign and_ln104_325_fu_649_p2 = (xor_ln104_817_fu_644_p2 & and_ln104_321_fu_629_p2);

assign and_ln104_326_fu_665_p2 = (xor_ln104_824_fu_660_p2 & and_ln102_1895_fu_639_p2);

assign and_ln104_fu_676_p2 = (xor_ln104_812_fu_671_p2 & icmp_ln86_reg_1424_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_1563_fu_1413_p2[0:0] == 1'b1) ? tmp_reg_1789 : 12'd0);

assign icmp_ln86_1698_fu_436_p2 = (($signed(p_read4_int_reg) < $signed(18'd875)) ? 1'b1 : 1'b0);

assign icmp_ln86_1699_fu_442_p2 = (($signed(p_read23_int_reg) < $signed(18'd160497)) ? 1'b1 : 1'b0);

assign icmp_ln86_1700_fu_448_p2 = (($signed(p_read10_int_reg) < $signed(18'd95)) ? 1'b1 : 1'b0);

assign icmp_ln86_1701_fu_454_p2 = (($signed(p_read5_int_reg) < $signed(18'd718)) ? 1'b1 : 1'b0);

assign icmp_ln86_1702_fu_460_p2 = (($signed(p_read17_int_reg) < $signed(18'd62)) ? 1'b1 : 1'b0);

assign icmp_ln86_1703_fu_466_p2 = (($signed(p_read19_int_reg) < $signed(18'd49)) ? 1'b1 : 1'b0);

assign icmp_ln86_1704_fu_472_p2 = (($signed(p_read20_int_reg) < $signed(18'd388)) ? 1'b1 : 1'b0);

assign icmp_ln86_1705_fu_478_p2 = (($signed(p_read21_int_reg) < $signed(18'd292)) ? 1'b1 : 1'b0);

assign icmp_ln86_1706_fu_484_p2 = (($signed(p_read9_int_reg) < $signed(18'd71035)) ? 1'b1 : 1'b0);

assign icmp_ln86_1707_fu_490_p2 = (($signed(p_read16_int_reg) < $signed(18'd438)) ? 1'b1 : 1'b0);

assign icmp_ln86_1708_fu_496_p2 = (($signed(p_read11_int_reg) < $signed(18'd66387)) ? 1'b1 : 1'b0);

assign icmp_ln86_1709_fu_502_p2 = (($signed(p_read13_int_reg) < $signed(18'd1743)) ? 1'b1 : 1'b0);

assign icmp_ln86_1710_fu_508_p2 = (($signed(p_read2_int_reg) < $signed(18'd24091)) ? 1'b1 : 1'b0);

assign icmp_ln86_1711_fu_514_p2 = (($signed(p_read25_int_reg) < $signed(18'd75265)) ? 1'b1 : 1'b0);

assign icmp_ln86_1712_fu_520_p2 = (($signed(p_read24_int_reg) < $signed(18'd83108)) ? 1'b1 : 1'b0);

assign icmp_ln86_1713_fu_526_p2 = (($signed(p_read19_int_reg) < $signed(18'd172)) ? 1'b1 : 1'b0);

assign icmp_ln86_1714_fu_532_p2 = (($signed(p_read18_int_reg) < $signed(18'd1484)) ? 1'b1 : 1'b0);

assign icmp_ln86_1715_fu_538_p2 = (($signed(p_read7_int_reg) < $signed(18'd47)) ? 1'b1 : 1'b0);

assign icmp_ln86_1716_fu_544_p2 = (($signed(p_read1_int_reg) < $signed(18'd48315)) ? 1'b1 : 1'b0);

assign icmp_ln86_1717_fu_550_p2 = (($signed(p_read21_int_reg) < $signed(18'd253)) ? 1'b1 : 1'b0);

assign icmp_ln86_1718_fu_556_p2 = (($signed(p_read15_int_reg) < $signed(18'd566)) ? 1'b1 : 1'b0);

assign icmp_ln86_1719_fu_562_p2 = (($signed(p_read3_int_reg) < $signed(18'd27566)) ? 1'b1 : 1'b0);

assign icmp_ln86_1720_fu_568_p2 = (($signed(p_read6_int_reg) < $signed(18'd480)) ? 1'b1 : 1'b0);

assign icmp_ln86_1721_fu_574_p2 = (($signed(p_read10_int_reg) < $signed(18'd56)) ? 1'b1 : 1'b0);

assign icmp_ln86_1722_fu_580_p2 = (($signed(p_read12_int_reg) < $signed(18'd25611)) ? 1'b1 : 1'b0);

assign icmp_ln86_1723_fu_586_p2 = (($signed(p_read23_int_reg) < $signed(18'd159954)) ? 1'b1 : 1'b0);

assign icmp_ln86_1724_fu_592_p2 = (($signed(p_read22_int_reg) < $signed(18'd162934)) ? 1'b1 : 1'b0);

assign icmp_ln86_1725_fu_598_p2 = (($signed(p_read8_int_reg) < $signed(18'd65)) ? 1'b1 : 1'b0);

assign icmp_ln86_1726_fu_604_p2 = (($signed(p_read7_int_reg) < $signed(18'd119)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_430_p2 = (($signed(p_read14_int_reg) < $signed(18'd863)) ? 1'b1 : 1'b0);

assign or_ln117_1534_fu_745_p2 = (xor_ln117_fu_740_p2 | icmp_ln86_1710_reg_1503_pp0_iter1_reg);

assign or_ln117_1535_fu_754_p2 = (and_ln104_326_reg_1635 | and_ln102_1896_reg_1629);

assign or_ln117_1536_fu_766_p2 = (or_ln117_1535_fu_754_p2 | and_ln102_1906_fu_730_p2);

assign or_ln117_1537_fu_784_p2 = (and_ln104_326_reg_1635 | and_ln102_1892_reg_1610);

assign or_ln117_1538_fu_850_p2 = (or_ln117_1537_reg_1673 | and_ln102_1907_fu_831_p2);

assign or_ln117_1539_fu_804_p2 = (or_ln117_1537_fu_784_p2 | and_ln102_1897_fu_712_p2);

assign or_ln117_1540_fu_862_p2 = (or_ln117_1539_reg_1683 | and_ln102_1909_fu_840_p2);

assign or_ln117_1541_fu_810_p2 = (and_ln104_326_reg_1635 | and_ln102_reg_1597);

assign or_ln117_1542_fu_886_p2 = (or_ln117_1541_reg_1689 | and_ln102_1910_fu_845_p2);

assign or_ln117_1543_fu_898_p2 = (or_ln117_1541_reg_1689 | and_ln102_1898_fu_823_p2);

assign or_ln117_1544_fu_976_p2 = (or_ln117_1543_reg_1712 | and_ln102_1912_fu_957_p2);

assign or_ln117_1545_fu_919_p2 = (or_ln117_1541_reg_1689 | and_ln102_1893_reg_1649);

assign or_ln117_1546_fu_988_p2 = (or_ln117_1545_reg_1722 | and_ln102_1913_fu_962_p2);

assign or_ln117_1547_fu_1000_p2 = (or_ln117_1545_reg_1722 | and_ln102_1899_reg_1706);

assign or_ln117_1548_fu_1012_p2 = (or_ln117_1547_fu_1000_p2 | and_ln102_1915_fu_971_p2);

assign or_ln117_1549_fu_814_p2 = (icmp_ln86_reg_1424_pp0_iter1_reg | and_ln104_326_reg_1635);

assign or_ln117_1550_fu_1078_p2 = (or_ln117_1549_reg_1697_pp0_iter4_reg | and_ln102_1916_fu_1059_p2);

assign or_ln117_1551_fu_1045_p2 = (or_ln117_1549_reg_1697_pp0_iter3_reg | and_ln102_1900_fu_947_p2);

assign or_ln117_1552_fu_1090_p2 = (or_ln117_1551_reg_1751 | and_ln102_1918_fu_1068_p2);

assign or_ln117_1553_fu_1102_p2 = (or_ln117_1549_reg_1697_pp0_iter4_reg | and_ln102_1894_reg_1729);

assign or_ln117_1554_fu_1114_p2 = (or_ln117_1553_fu_1102_p2 | and_ln102_1919_fu_1073_p2);

assign or_ln117_1555_fu_1128_p2 = (or_ln117_1553_fu_1102_p2 | and_ln102_1901_fu_1055_p2);

assign or_ln117_1556_fu_1182_p2 = (or_ln117_1555_reg_1757 | and_ln102_1921_fu_1168_p2);

assign or_ln117_1557_fu_1150_p2 = (or_ln117_1549_reg_1697_pp0_iter4_reg | and_ln102_1891_reg_1603_pp0_iter4_reg);

assign or_ln117_1558_fu_1194_p2 = (or_ln117_1557_reg_1767 | and_ln102_1922_fu_1173_p2);

assign or_ln117_1559_fu_1206_p2 = (or_ln117_1557_reg_1767 | and_ln102_1902_reg_1667_pp0_iter5_reg);

assign or_ln117_1560_fu_1218_p2 = (or_ln117_1559_fu_1206_p2 | and_ln102_1923_fu_1177_p2);

assign or_ln117_1561_fu_1232_p2 = (or_ln117_1559_fu_1206_p2 | and_ln102_1903_fu_1159_p2);

assign or_ln117_1562_fu_1269_p2 = (or_ln117_1561_reg_1779 | and_ln102_1925_fu_1264_p2);

assign or_ln117_1563_fu_1413_p2 = (or_ln117_1559_reg_1774_pp0_iter7_reg | and_ln104_325_reg_1622_pp0_iter7_reg);

assign or_ln117_fu_735_p2 = (and_ln104_326_reg_1635 | and_ln102_1904_fu_721_p2);

assign select_ln117_1646_fu_772_p3 = ((or_ln117_1535_fu_754_p2[0:0] == 1'b1) ? select_ln117_fu_758_p3 : 2'd3);

assign select_ln117_1647_fu_788_p3 = ((or_ln117_1536_fu_766_p2[0:0] == 1'b1) ? zext_ln117_183_fu_780_p1 : 3'd4);

assign select_ln117_1648_fu_796_p3 = ((or_ln117_1537_fu_784_p2[0:0] == 1'b1) ? select_ln117_1647_fu_788_p3 : 3'd5);

assign select_ln117_1649_fu_855_p3 = ((or_ln117_1538_fu_850_p2[0:0] == 1'b1) ? select_ln117_1648_reg_1678 : 3'd6);

assign select_ln117_1650_fu_867_p3 = ((or_ln117_1539_reg_1683[0:0] == 1'b1) ? select_ln117_1649_fu_855_p3 : 3'd7);

assign select_ln117_1651_fu_878_p3 = ((or_ln117_1540_fu_862_p2[0:0] == 1'b1) ? zext_ln117_184_fu_874_p1 : 4'd8);

assign select_ln117_1652_fu_891_p3 = ((or_ln117_1541_reg_1689[0:0] == 1'b1) ? select_ln117_1651_fu_878_p3 : 4'd9);

assign select_ln117_1653_fu_903_p3 = ((or_ln117_1542_fu_886_p2[0:0] == 1'b1) ? select_ln117_1652_fu_891_p3 : 4'd10);

assign select_ln117_1654_fu_911_p3 = ((or_ln117_1543_fu_898_p2[0:0] == 1'b1) ? select_ln117_1653_fu_903_p3 : 4'd11);

assign select_ln117_1655_fu_981_p3 = ((or_ln117_1544_fu_976_p2[0:0] == 1'b1) ? select_ln117_1654_reg_1717 : 4'd12);

assign select_ln117_1656_fu_993_p3 = ((or_ln117_1545_reg_1722[0:0] == 1'b1) ? select_ln117_1655_fu_981_p3 : 4'd13);

assign select_ln117_1657_fu_1004_p3 = ((or_ln117_1546_fu_988_p2[0:0] == 1'b1) ? select_ln117_1656_fu_993_p3 : 4'd14);

assign select_ln117_1658_fu_1018_p3 = ((or_ln117_1547_fu_1000_p2[0:0] == 1'b1) ? select_ln117_1657_fu_1004_p3 : 4'd15);

assign select_ln117_1659_fu_1030_p3 = ((or_ln117_1548_fu_1012_p2[0:0] == 1'b1) ? zext_ln117_185_fu_1026_p1 : 5'd16);

assign select_ln117_1660_fu_1038_p3 = ((or_ln117_1549_reg_1697_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_1659_fu_1030_p3 : 5'd17);

assign select_ln117_1661_fu_1083_p3 = ((or_ln117_1550_fu_1078_p2[0:0] == 1'b1) ? select_ln117_1660_reg_1746 : 5'd18);

assign select_ln117_1662_fu_1095_p3 = ((or_ln117_1551_reg_1751[0:0] == 1'b1) ? select_ln117_1661_fu_1083_p3 : 5'd19);

assign select_ln117_1663_fu_1106_p3 = ((or_ln117_1552_fu_1090_p2[0:0] == 1'b1) ? select_ln117_1662_fu_1095_p3 : 5'd20);

assign select_ln117_1664_fu_1120_p3 = ((or_ln117_1553_fu_1102_p2[0:0] == 1'b1) ? select_ln117_1663_fu_1106_p3 : 5'd21);

assign select_ln117_1665_fu_1134_p3 = ((or_ln117_1554_fu_1114_p2[0:0] == 1'b1) ? select_ln117_1664_fu_1120_p3 : 5'd22);

assign select_ln117_1666_fu_1142_p3 = ((or_ln117_1555_fu_1128_p2[0:0] == 1'b1) ? select_ln117_1665_fu_1134_p3 : 5'd23);

assign select_ln117_1667_fu_1187_p3 = ((or_ln117_1556_fu_1182_p2[0:0] == 1'b1) ? select_ln117_1666_reg_1762 : 5'd24);

assign select_ln117_1668_fu_1199_p3 = ((or_ln117_1557_reg_1767[0:0] == 1'b1) ? select_ln117_1667_fu_1187_p3 : 5'd25);

assign select_ln117_1669_fu_1210_p3 = ((or_ln117_1558_fu_1194_p2[0:0] == 1'b1) ? select_ln117_1668_fu_1199_p3 : 5'd26);

assign select_ln117_1670_fu_1224_p3 = ((or_ln117_1559_fu_1206_p2[0:0] == 1'b1) ? select_ln117_1669_fu_1210_p3 : 5'd27);

assign select_ln117_1671_fu_1238_p3 = ((or_ln117_1560_fu_1218_p2[0:0] == 1'b1) ? select_ln117_1670_fu_1224_p3 : 5'd28);

assign select_ln117_1672_fu_1246_p3 = ((or_ln117_1561_fu_1232_p2[0:0] == 1'b1) ? select_ln117_1671_fu_1238_p3 : 5'd29);

assign select_ln117_fu_758_p3 = ((or_ln117_fu_735_p2[0:0] == 1'b1) ? zext_ln117_fu_750_p1 : 2'd2);

assign tmp_fu_1281_p63 = 'bx;

assign tmp_fu_1281_p64 = ((or_ln117_1562_fu_1269_p2[0:0] == 1'b1) ? select_ln117_1672_reg_1784 : 5'd30);

assign xor_ln104_812_fu_671_p2 = (icmp_ln86_1698_reg_1431_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_813_fu_624_p2 = (icmp_ln86_1699_reg_1437 ^ 1'd1);

assign xor_ln104_814_fu_681_p2 = (icmp_ln86_1700_reg_1443_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_815_fu_696_p2 = (icmp_ln86_1701_reg_1449_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_816_fu_927_p2 = (icmp_ln86_1702_reg_1455_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_817_fu_644_p2 = (icmp_ln86_1703_reg_1461 ^ 1'd1);

assign xor_ln104_818_fu_707_p2 = (icmp_ln86_1704_reg_1467_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_819_fu_818_p2 = (icmp_ln86_1705_reg_1473_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_820_fu_937_p2 = (icmp_ln86_1706_reg_1479_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_821_fu_942_p2 = (icmp_ln86_1707_reg_1485_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_822_fu_1050_p2 = (icmp_ln86_1708_reg_1491_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_823_fu_1154_p2 = (icmp_ln86_1709_reg_1497_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_824_fu_660_p2 = (icmp_ln86_1710_reg_1503 ^ 1'd1);

assign xor_ln104_825_fu_1254_p2 = (icmp_ln86_1711_reg_1510_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_610_p2 = (icmp_ln86_fu_430_p2 ^ 1'd1);

assign xor_ln117_fu_740_p2 = (1'd1 ^ and_ln102_1895_reg_1616);

assign zext_ln117_183_fu_780_p1 = select_ln117_1646_fu_772_p3;

assign zext_ln117_184_fu_874_p1 = select_ln117_1650_fu_867_p3;

assign zext_ln117_185_fu_1026_p1 = select_ln117_1658_fu_1018_p3;

assign zext_ln117_fu_750_p1 = or_ln117_1534_fu_745_p2;

endmodule //conifer_jettag_accelerator_decision_function_112
