<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="255" />
   <irq preferredWidth="47" />
   <name preferredWidth="189" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1924" height="1034" x="0" y="25" />
 <generation path="" simulation="VERILOG" />
</preferences>
