{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638918820466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638918820466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 18:13:40 2021 " "Processing started: Tue Dec 07 18:13:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638918820466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918820466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918820466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638918820675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638918820675 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_Project.v(200) " "Verilog HDL information at Final_Project.v(200): always construct contains both blocking and non-blocking assignments" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 200 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638918825097 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_Project.v(232) " "Verilog HDL information at Final_Project.v(232): always construct contains both blocking and non-blocking assignments" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638918825097 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final_Project.v(629) " "Verilog HDL information at Final_Project.v(629): always construct contains both blocking and non-blocking assignments" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 629 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638918825097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638918825098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe_win_condition.v 1 1 " "Found 1 design units, including 1 entities, in source file tictactoe_win_condition.v" { { "Info" "ISGN_ENTITY_NAME" "1 ticTacToe_Win_Condition " "Found entity 1: ticTacToe_Win_Condition" {  } { { "ticTacToe_Win_Condition.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/ticTacToe_Win_Condition.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638918825099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegsledoutput.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegsledoutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegsLedOutput " "Found entity 1: sevenSegsLedOutput" {  } { { "sevenSegsLedOutput.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/sevenSegsLedOutput.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638918825100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playerturndecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file playerturndecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 playerTurnDecoder " "Found entity 1: playerTurnDecoder" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638918825100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channeldecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file channeldecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 channelDecoder " "Found entity 1: channelDecoder" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638918825101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825101 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.v(762) " "Verilog HDL Instantiation warning at Final_Project.v(762): instance has no name" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 762 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638918825103 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.v(763) " "Verilog HDL Instantiation warning at Final_Project.v(763): instance has no name" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 763 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638918825103 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.v(764) " "Verilog HDL Instantiation warning at Final_Project.v(764): instance has no name" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 764 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638918825103 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.v(767) " "Verilog HDL Instantiation warning at Final_Project.v(767): instance has no name" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 767 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638918825103 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.v(768) " "Verilog HDL Instantiation warning at Final_Project.v(768): instance has no name" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 768 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638918825103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638918825123 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "win_condition_reg Final_Project.v(57) " "Verilog HDL or VHDL warning at Final_Project.v(57): object \"win_condition_reg\" assigned a value but never read" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638918825124 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "channelNumber Final_Project.v(200) " "Verilog HDL Always Construct warning at Final_Project.v(200): inferring latch(es) for variable \"channelNumber\", which holds its previous value in one or more paths through the always construct" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 200 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638918825124 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 3 Final_Project.v(713) " "Verilog HDL assignment warning at Final_Project.v(713): truncated value with size 11 to match size of target (3)" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638918825124 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channelNumber\[0\] Final_Project.v(206) " "Inferred latch for \"channelNumber\[0\]\" at Final_Project.v(206)" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825124 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channelNumber\[1\] Final_Project.v(206) " "Inferred latch for \"channelNumber\[1\]\" at Final_Project.v(206)" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825124 "|Final_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channelNumber\[2\] Final_Project.v(206) " "Inferred latch for \"channelNumber\[2\]\" at Final_Project.v(206)" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825124 "|Final_Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerTurnDecoder playerTurnDecoder:comb_914 " "Elaborating entity \"playerTurnDecoder\" for hierarchy \"playerTurnDecoder:comb_914\"" {  } { { "Final_Project.v" "comb_914" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638918825125 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "playerTurnDecoder.v(20) " "Verilog HDL Case Statement warning at playerTurnDecoder.v(20): incomplete case statement has no default case item" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1638918825125 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "myValue playerTurnDecoder.v(18) " "Verilog HDL Always Construct warning at playerTurnDecoder.v(18): inferring latch(es) for variable \"myValue\", which holds its previous value in one or more paths through the always construct" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638918825125 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[0\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[0\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825126 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[1\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[1\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825126 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[2\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[2\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825126 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[3\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[3\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825126 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[4\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[4\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825126 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[5\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[5\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825126 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[6\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[6\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825126 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[7\] playerTurnDecoder.v(18) " "Inferred latch for \"myValue\[7\]\" at playerTurnDecoder.v(18)" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825126 "|Final_Project|playerTurnDecoder:comb_914"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channelDecoder channelDecoder:comb_925 " "Elaborating entity \"channelDecoder\" for hierarchy \"channelDecoder:comb_925\"" {  } { { "Final_Project.v" "comb_925" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638918825129 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "channelDecoder.v(25) " "Verilog HDL Case Statement warning at channelDecoder.v(25): incomplete case statement has no default case item" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1638918825130 "|Final_Project|channelDecoder:comb_1179"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "myValue channelDecoder.v(23) " "Verilog HDL Always Construct warning at channelDecoder.v(23): inferring latch(es) for variable \"myValue\", which holds its previous value in one or more paths through the always construct" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638918825130 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[0\] channelDecoder.v(23) " "Inferred latch for \"myValue\[0\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825130 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[1\] channelDecoder.v(23) " "Inferred latch for \"myValue\[1\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825130 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[2\] channelDecoder.v(23) " "Inferred latch for \"myValue\[2\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825130 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[3\] channelDecoder.v(23) " "Inferred latch for \"myValue\[3\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825130 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[4\] channelDecoder.v(23) " "Inferred latch for \"myValue\[4\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825130 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[5\] channelDecoder.v(23) " "Inferred latch for \"myValue\[5\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825130 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[6\] channelDecoder.v(23) " "Inferred latch for \"myValue\[6\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825130 "|Final_Project|channelDecoder:comb_1179"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "myValue\[7\] channelDecoder.v(23) " "Inferred latch for \"myValue\[7\]\" at channelDecoder.v(23)" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825130 "|Final_Project|channelDecoder:comb_1179"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "playerTurnDecoder:comb_926\|myValue\[1\] " "LATCH primitive \"playerTurnDecoder:comb_926\|myValue\[1\]\" is permanently enabled" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638918825226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "playerTurnDecoder:comb_926\|myValue\[4\] " "LATCH primitive \"playerTurnDecoder:comb_926\|myValue\[4\]\" is permanently enabled" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638918825226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "playerTurnDecoder:comb_926\|myValue\[7\] " "LATCH primitive \"playerTurnDecoder:comb_926\|myValue\[7\]\" is permanently enabled" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638918825226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "playerTurnDecoder:comb_926\|myValue\[1\] " "LATCH primitive \"playerTurnDecoder:comb_926\|myValue\[1\]\" is permanently enabled" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638918825230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "playerTurnDecoder:comb_926\|myValue\[4\] " "LATCH primitive \"playerTurnDecoder:comb_926\|myValue\[4\]\" is permanently enabled" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638918825230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "playerTurnDecoder:comb_926\|myValue\[7\] " "LATCH primitive \"playerTurnDecoder:comb_926\|myValue\[7\]\" is permanently enabled" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638918825230 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "playerTurnDecoder:comb_914\|myValue\[3\] playerTurnDecoder:comb_914\|myValue\[2\] " "Duplicate LATCH primitive \"playerTurnDecoder:comb_914\|myValue\[3\]\" merged with LATCH primitive \"playerTurnDecoder:comb_914\|myValue\[2\]\"" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918825371 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "playerTurnDecoder:comb_914\|myValue\[6\] playerTurnDecoder:comb_914\|myValue\[5\] " "Duplicate LATCH primitive \"playerTurnDecoder:comb_914\|myValue\[6\]\" merged with LATCH primitive \"playerTurnDecoder:comb_914\|myValue\[5\]\"" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918825371 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "playerTurnDecoder:comb_915\|myValue\[3\] playerTurnDecoder:comb_915\|myValue\[2\] " "Duplicate LATCH primitive \"playerTurnDecoder:comb_915\|myValue\[3\]\" merged with LATCH primitive \"playerTurnDecoder:comb_915\|myValue\[2\]\"" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918825371 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "playerTurnDecoder:comb_915\|myValue\[6\] playerTurnDecoder:comb_915\|myValue\[5\] " "Duplicate LATCH primitive \"playerTurnDecoder:comb_915\|myValue\[6\]\" merged with LATCH primitive \"playerTurnDecoder:comb_915\|myValue\[5\]\"" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918825371 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "playerTurnDecoder:comb_916\|myValue\[3\] playerTurnDecoder:comb_916\|myValue\[2\] " "Duplicate LATCH primitive \"playerTurnDecoder:comb_916\|myValue\[3\]\" merged with LATCH primitive \"playerTurnDecoder:comb_916\|myValue\[2\]\"" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918825371 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "playerTurnDecoder:comb_916\|myValue\[6\] playerTurnDecoder:comb_916\|myValue\[5\] " "Duplicate LATCH primitive \"playerTurnDecoder:comb_916\|myValue\[6\]\" merged with LATCH primitive \"playerTurnDecoder:comb_916\|myValue\[5\]\"" {  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918825371 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "channelDecoder:comb_925\|myValue\[7\] channelDecoder:comb_925\|myValue\[1\] " "Duplicate LATCH primitive \"channelDecoder:comb_925\|myValue\[7\]\" merged with LATCH primitive \"channelDecoder:comb_925\|myValue\[1\]\"" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918825371 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "channelDecoder:comb_925\|myValue\[4\] channelDecoder:comb_925\|myValue\[1\] " "Duplicate LATCH primitive \"channelDecoder:comb_925\|myValue\[4\]\" merged with LATCH primitive \"channelDecoder:comb_925\|myValue\[1\]\"" {  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1638918825371 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1638918825371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_914\|myValue\[1\] " "Latch playerTurnDecoder:comb_914\|myValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_0_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_0_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_914\|myValue\[2\] " "Latch playerTurnDecoder:comb_914\|myValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_0_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_0_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_914\|myValue\[4\] " "Latch playerTurnDecoder:comb_914\|myValue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_0_value\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX_0_value\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_914\|myValue\[5\] " "Latch playerTurnDecoder:comb_914\|myValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_0_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_0_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_914\|myValue\[7\] " "Latch playerTurnDecoder:comb_914\|myValue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_0_value\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX_0_value\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_915\|myValue\[1\] " "Latch playerTurnDecoder:comb_915\|myValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_1_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_1_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_915\|myValue\[2\] " "Latch playerTurnDecoder:comb_915\|myValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_1_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_1_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_915\|myValue\[4\] " "Latch playerTurnDecoder:comb_915\|myValue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_1_value\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX_1_value\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_915\|myValue\[5\] " "Latch playerTurnDecoder:comb_915\|myValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_1_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_1_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_915\|myValue\[7\] " "Latch playerTurnDecoder:comb_915\|myValue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_1_value\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX_1_value\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_916\|myValue\[1\] " "Latch playerTurnDecoder:comb_916\|myValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_2_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_2_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_916\|myValue\[2\] " "Latch playerTurnDecoder:comb_916\|myValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_2_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_2_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_916\|myValue\[4\] " "Latch playerTurnDecoder:comb_916\|myValue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_2_value\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX_2_value\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_916\|myValue\[5\] " "Latch playerTurnDecoder:comb_916\|myValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_2_value\[1\] " "Ports D and ENA on the latch are fed by the same signal HEX_2_value\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "playerTurnDecoder:comb_916\|myValue\[7\] " "Latch playerTurnDecoder:comb_916\|myValue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX_2_value\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX_2_value\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 232 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "channelDecoder:comb_925\|myValue\[1\] " "Latch channelDecoder:comb_925\|myValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channelNumber\[1\] " "Ports D and ENA on the latch are fed by the same signal channelNumber\[1\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 206 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "channelDecoder:comb_925\|myValue\[3\] " "Latch channelDecoder:comb_925\|myValue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channelNumber\[0\] " "Ports D and ENA on the latch are fed by the same signal channelNumber\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 206 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "channelDecoder:comb_925\|myValue\[5\] " "Latch channelDecoder:comb_925\|myValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channelNumber\[0\] " "Ports D and ENA on the latch are fed by the same signal channelNumber\[0\]" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 206 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638918825372 ""}  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638918825372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_0\[0\] VCC " "Pin \"HEX_0\[0\]\" is stuck at VCC" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918825618 "|Final_Project|HEX_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_1\[0\] VCC " "Pin \"HEX_1\[0\]\" is stuck at VCC" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918825618 "|Final_Project|HEX_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_2\[0\] VCC " "Pin \"HEX_2\[0\]\" is stuck at VCC" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918825618 "|Final_Project|HEX_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_3\[0\] VCC " "Pin \"HEX_3\[0\]\" is stuck at VCC" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918825618 "|Final_Project|HEX_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_4\[0\] VCC " "Pin \"HEX_4\[0\]\" is stuck at VCC" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918825618 "|Final_Project|HEX_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_4\[2\] VCC " "Pin \"HEX_4\[2\]\" is stuck at VCC" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918825618 "|Final_Project|HEX_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_4\[6\] GND " "Pin \"HEX_4\[6\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918825618 "|Final_Project|HEX_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[0\] VCC " "Pin \"HEX_5\[0\]\" is stuck at VCC" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918825618 "|Final_Project|HEX_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[2\] GND " "Pin \"HEX_5\[2\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918825618 "|Final_Project|HEX_5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[3\] GND " "Pin \"HEX_5\[3\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918825618 "|Final_Project|HEX_5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[5\] GND " "Pin \"HEX_5\[5\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918825618 "|Final_Project|HEX_5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX_5\[6\] GND " "Pin \"HEX_5\[6\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638918825618 "|Final_Project|HEX_5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638918825618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638918825655 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638918825834 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/York Shit/EECS 3201/lab/Final Project/output_files/Final_Project.map.smsg " "Generated suppressed messages file F:/York Shit/EECS 3201/lab/Final Project/output_files/Final_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825853 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638918825903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638918825903 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Final_Project.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/Final_Project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638918825922 "|Final_Project|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638918825922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638918825922 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638918825922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638918825922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638918825922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638918825931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 18:13:45 2021 " "Processing ended: Tue Dec 07 18:13:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638918825931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638918825931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638918825931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638918825931 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1638918826953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638918826953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 18:13:46 2021 " "Processing started: Tue Dec 07 18:13:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638918826953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638918826953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638918826953 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638918827021 ""}
{ "Info" "0" "" "Project  = Final_Project" {  } {  } 0 0 "Project  = Final_Project" 0 0 "Fitter" 0 0 1638918827022 ""}
{ "Info" "0" "" "Revision = Final_Project" {  } {  } 0 0 "Revision = Final_Project" 0 0 "Fitter" 0 0 1638918827022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1638918827062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638918827062 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Final_Project 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"Final_Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638918827066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638918827090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638918827090 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638918827208 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638918827212 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638918827266 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3201/lab/Final Project/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638918827267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3201/lab/Final Project/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638918827267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3201/lab/Final Project/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638918827267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3201/lab/Final Project/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638918827267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3201/lab/Final Project/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638918827267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3201/lab/Final Project/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638918827267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3201/lab/Final Project/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638918827267 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3201/lab/Final Project/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638918827267 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638918827267 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638918827268 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638918827268 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638918827268 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638918827268 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638918827268 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1638918827731 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Final_Project.sdc " "Synopsys Design Constraints File file not found: 'Final_Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1638918827732 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638918827732 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1638918827734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1638918827734 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1638918827734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "playerTurnDecoder:comb_914\|Mux5~0  " "Automatically promoted node playerTurnDecoder:comb_914\|Mux5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638918827742 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3201/lab/Final Project/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638918827742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "playerTurnDecoder:comb_915\|Mux5~0  " "Automatically promoted node playerTurnDecoder:comb_915\|Mux5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638918827742 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3201/lab/Final Project/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638918827742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "playerTurnDecoder:comb_916\|Mux5~0  " "Automatically promoted node playerTurnDecoder:comb_916\|Mux5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638918827742 ""}  } { { "playerTurnDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/playerTurnDecoder.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3201/lab/Final Project/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638918827742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "channelDecoder:comb_925\|Mux3~0  " "Automatically promoted node channelDecoder:comb_925\|Mux3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638918827742 ""}  } { { "channelDecoder.v" "" { Text "F:/York Shit/EECS 3201/lab/Final Project/channelDecoder.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3201/lab/Final Project/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638918827742 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638918828009 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638918828009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638918828009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638918828010 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638918828010 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638918828010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638918828010 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638918828010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638918828018 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1638918828019 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638918828019 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638918828089 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638918828090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638918828801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638918828849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638918828864 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638918830568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638918830568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638918830918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "F:/York Shit/EECS 3201/lab/Final Project/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638918831770 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638918831770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638918832170 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638918832170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638918832172 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638918832299 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638918832305 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1638918832305 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638918832510 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638918832510 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1638918832510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638918832714 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638918833239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/York Shit/EECS 3201/lab/Final Project/output_files/Final_Project.fit.smsg " "Generated suppressed messages file F:/York Shit/EECS 3201/lab/Final Project/output_files/Final_Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638918833442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6226 " "Peak virtual memory: 6226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638918833645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 18:13:53 2021 " "Processing ended: Tue Dec 07 18:13:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638918833645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638918833645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638918833645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638918833645 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638918834458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638918834459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 18:13:54 2021 " "Processing started: Tue Dec 07 18:13:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638918834459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638918834459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638918834459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1638918834638 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638918835682 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638918835756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638918836288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 18:13:56 2021 " "Processing ended: Tue Dec 07 18:13:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638918836288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638918836288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638918836288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638918836288 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1638918836855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638918837209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638918837209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 18:13:57 2021 " "Processing started: Tue Dec 07 18:13:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638918837209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638918837209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Final_Project -c Final_Project " "Command: quartus_sta Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638918837209 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638918837280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1638918837353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638918837353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638918837375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638918837375 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1638918837514 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Final_Project.sdc " "Synopsys Design Constraints File file not found: 'Final_Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1638918837520 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1638918837520 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button_1 button_1 " "create_clock -period 1.000 -name button_1 button_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638918837521 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button_2 button_2 " "create_clock -period 1.000 -name button_2 button_2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638918837521 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HEX_0_value\[0\] HEX_0_value\[0\] " "create_clock -period 1.000 -name HEX_0_value\[0\] HEX_0_value\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638918837521 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HEX_0_value\[2\] HEX_0_value\[2\] " "create_clock -period 1.000 -name HEX_0_value\[2\] HEX_0_value\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638918837521 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name channelNumber\[0\] channelNumber\[0\] " "create_clock -period 1.000 -name channelNumber\[0\] channelNumber\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638918837521 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638918837521 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1638918837522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638918837522 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638918837523 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638918837527 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1638918837529 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638918837530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.178 " "Worst-case setup slack is -3.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.178             -20.430 button_1  " "   -3.178             -20.430 button_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.557             -11.574 HEX_0_value\[0\]  " "   -2.557             -11.574 HEX_0_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.233              -6.215 channelNumber\[0\]  " "   -2.233              -6.215 channelNumber\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.026             -31.898 button_2  " "   -2.026             -31.898 button_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.015             -24.686 HEX_0_value\[2\]  " "   -2.015             -24.686 HEX_0_value\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638918837533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 HEX_0_value\[2\]  " "    0.354               0.000 HEX_0_value\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 button_1  " "    0.359               0.000 button_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 button_2  " "    0.371               0.000 button_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840               0.000 channelNumber\[0\]  " "    0.840               0.000 channelNumber\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.274               0.000 HEX_0_value\[0\]  " "    1.274               0.000 HEX_0_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638918837538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638918837539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638918837542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.218 button_2  " "   -3.000             -26.218 button_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.220 button_1  " "   -3.000             -15.220 button_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 HEX_0_value\[2\]  " "    0.272               0.000 HEX_0_value\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 HEX_0_value\[0\]  " "    0.415               0.000 HEX_0_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 channelNumber\[0\]  " "    0.419               0.000 channelNumber\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638918837542 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638918837548 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638918837562 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1638918837562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638918837781 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638918837801 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638918837804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.850 " "Worst-case setup slack is -2.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.850             -18.123 button_1  " "   -2.850             -18.123 button_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.372             -10.817 HEX_0_value\[0\]  " "   -2.372             -10.817 HEX_0_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.942              -5.373 channelNumber\[0\]  " "   -1.942              -5.373 channelNumber\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.741             -27.550 button_2  " "   -1.741             -27.550 button_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.689             -20.999 HEX_0_value\[2\]  " "   -1.689             -20.999 HEX_0_value\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638918837805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 HEX_0_value\[2\]  " "    0.303               0.000 HEX_0_value\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 button_1  " "    0.325               0.000 button_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 button_2  " "    0.338               0.000 button_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 channelNumber\[0\]  " "    0.867               0.000 channelNumber\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.130               0.000 HEX_0_value\[0\]  " "    1.130               0.000 HEX_0_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638918837807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638918837810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638918837811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.218 button_2  " "   -3.000             -26.218 button_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.220 button_1  " "   -3.000             -15.220 button_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 HEX_0_value\[2\]  " "    0.325               0.000 HEX_0_value\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 HEX_0_value\[0\]  " "    0.418               0.000 HEX_0_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 channelNumber\[0\]  " "    0.458               0.000 channelNumber\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638918837814 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638918837820 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638918837894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638918837895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.079 " "Worst-case setup slack is -1.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.079             -14.951 button_2  " "   -1.079             -14.951 button_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.978              -5.477 button_1  " "   -0.978              -5.477 button_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.928              -3.970 HEX_0_value\[0\]  " "   -0.928              -3.970 HEX_0_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.919              -9.214 HEX_0_value\[2\]  " "   -0.919              -9.214 HEX_0_value\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870              -2.444 channelNumber\[0\]  " "   -0.870              -2.444 channelNumber\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638918837896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 button_1  " "    0.166               0.000 button_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 button_2  " "    0.170               0.000 button_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 HEX_0_value\[2\]  " "    0.215               0.000 HEX_0_value\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 channelNumber\[0\]  " "    0.238               0.000 channelNumber\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663               0.000 HEX_0_value\[0\]  " "    0.663               0.000 HEX_0_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638918837899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638918837904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638918837907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.832 button_2  " "   -3.000             -23.832 button_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.182 button_1  " "   -3.000             -14.182 button_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 HEX_0_value\[2\]  " "    0.290               0.000 HEX_0_value\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 channelNumber\[0\]  " "    0.383               0.000 channelNumber\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 HEX_0_value\[0\]  " "    0.424               0.000 HEX_0_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638918837908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638918837908 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638918838499 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638918838499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638918838530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 18:13:58 2021 " "Processing ended: Tue Dec 07 18:13:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638918838530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638918838530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638918838530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638918838530 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus Prime Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638918839132 ""}
