m255
K4
z2
!s11f vlog 2024.1 2024.02, Feb  1 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FETEL_WorkDir/Y4S2_DMA_InternReport/software/DMANiosII/obj/default/runtime/sim/mentor
valtera_avalon_clock_source
2D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_clock_source.sv
DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
DXx25 altera_common_sv_packages 13 verbosity_pkg 0 22 LJcz@NMRHa;:_39^PdGR91
!s110 1742285283
!i10b 1
!s100 Yb[M?5YnzL9FMDSGz[ojH3
II]mnabocH7Rm=F9N6H=hD3
S1
R0
w1742284917
8D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_clock_source.sv
FD:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_clock_source.sv
!i122 3
L0 23 70
VDg1SIo80bB@j0V0VzS_@n1
OL;L;2024.1;79
r1
!s85 0
31
!s108 1742285283.000000
!s107 D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_clock_source.sv|
!s90 -reportprogress|300|-sv|D:/FETEL_WorkDir/Y4S2_DMA_InternReport/system/testbench/system_tb/simulation/submodules/altera_avalon_clock_source.sv|-L|altera_common_sv_packages|-work|system_inst_clk_bfm|
!i113 0
o-sv -L altera_common_sv_packages -work system_inst_clk_bfm -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
