{
  "top" : "primitive_example_design_13",
  "ports" : [
     {
        "name": "i2[1]",
        "direction": "input"
     },
     {
        "name": "i2[0]",
        "direction": "input"
     },
     {
        "name": "i1[3]",
        "direction": "input"
     },
     {
        "name": "i1[2]",
        "direction": "input"
     },
     {
        "name": "i1[1]",
        "direction": "input"
     },
     {
        "name": "i1[0]",
        "direction": "input"
     },
     {
        "name": "CHANNEL_BOND_SYNC_OUT",
        "direction": "output"
     },
     {
        "name": "channel_bond_sync_in",
        "direction": "input"
     },
     {
        "name": "clk_in",
        "direction": "input",
        "clock": "active_high"
     },
     {
        "name": "data_out",
        "direction": "output"
     },
     {
        "name": "i2[2]",
        "direction": "input"
     },
     {
        "name": "i2[3]",
        "direction": "input"
     },
     {
        "name": "load_word",
        "direction": "input"
     },
     {
        "name": "pll_clk",
        "direction": "input"
     },
     {
        "name": "reset",
        "direction": "input",
        "async_reset": "active_low"
     }
   ]
}
