$date
	Tue Mar 15 21:58:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_onebit_tb $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module dut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % CIN $end
$var wire 1 " COUT $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10000
1!
1#
#20000
1$
0#
#30000
0!
1"
1#
#40000
0"
1!
1%
0$
0#
#50000
1"
0!
1#
#60000
1$
0#
#70000
1!
1#
#80000
