{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-355,-249",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 5 -x 1530 -y 120 -defaultsOSRD
preplace port I2C -pg 1 -lvl 5 -x 1530 -y 250 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace inst source_100mhz -pg 1 -lvl 1 -x 190 -y 60 -swap {0 4 2 3 1} -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir clk_100mhz right -pinY clk_100mhz 40R -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 20R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst axi_uart_bridge -pg 1 -lvl 4 -x 1390 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21} -defaultsOSRD -pinDir M_AXI left -pinY M_AXI 0L -pinDir UART right -pinY UART 0R -pinDir aresetn left -pinY aresetn 40L -pinDir aclk left -pinY aclk 20L
preplace inst axi_iic_0 -pg 1 -lvl 4 -x 1390 -y 250 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 27 26 28} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir IIC right -pinY IIC 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 80L -pinDir iic2intc_irpt left -pinY iic2intc_irpt 60L -pinBusDir gpo right -pinBusY gpo 20R
preplace inst system_interconnect -pg 1 -lvl 3 -x 1100 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 60 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 20 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 0R -pinDir S01_AXI left -pinY S01_AXI 90L -pinDir M00_AXI right -pinY M00_AXI 130R -pinDir M01_AXI left -pinY M01_AXI 70L -pinDir aclk left -pinY aclk 110L -pinDir aresetn left -pinY aresetn 130L
preplace inst system_ila_0 -pg 1 -lvl 3 -x 1100 -y 390 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 27 25 24 23 26} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir probe0 left -pinBusY probe0 60L -pinBusDir probe1 left -pinBusY probe1 240L -pinBusDir probe2 left -pinBusY probe2 120L -pinBusDir probe3 left -pinBusY probe3 100L -pinBusDir probe4 left -pinBusY probe4 80L -pinBusDir probe5 left -pinBusY probe5 140L
preplace inst i2c_register -pg 1 -lvl 1 -x 190 -y 190 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 20 29 25 31 21 26 23 22 27 28 30 32 33} -defaultsOSRD -pinDir S_AXI right -pinY S_AXI 0R -pinDir clk right -pinY clk 200R -pinDir resetn right -pinY resetn 20R -pinBusDir o_I2C_DEV_ADDR right -pinBusY o_I2C_DEV_ADDR 300R -pinBusDir o_I2C_REG_NUM right -pinBusY o_I2C_REG_NUM 220R -pinBusDir o_I2C_READ_LEN right -pinBusY o_I2C_READ_LEN 340R -pinDir o_I2C_READ_LEN_wstrobe right -pinY o_I2C_READ_LEN_wstrobe 140R -pinBusDir i_MODULE_REV right -pinBusY i_MODULE_REV 240R -pinBusDir i_I2C_STATUS right -pinBusY i_I2C_STATUS 180R -pinBusDir i_I2C_RX_DATA right -pinBusY i_I2C_RX_DATA 160R -pinBusDir i_I2C_TRANSACT_USEC right -pinBusY i_I2C_TRANSACT_USEC 260R -pinBusDir o_I2C_TX_DATA right -pinBusY o_I2C_TX_DATA 280R -pinBusDir o_I2C_WRITE_LEN right -pinBusY o_I2C_WRITE_LEN 320R -pinDir o_I2C_WRITE_LEN_wstrobe right -pinY o_I2C_WRITE_LEN_wstrobe 360R -pinBusDir o_I2C_TLIMIT_USEC right -pinBusY o_I2C_TLIMIT_USEC 380R
preplace inst axi_iic_fe -pg 1 -lvl 2 -x 630 -y 310 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 26 23 22 21 29 24 20 34 30 36 25 33 35 37 38 31 28 27 32} -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinDir alarm right -pinY alarm 220R -pinBusDir dbg_fsm_state right -pinBusY dbg_fsm_state 200R -pinBusDir dbg_tlimit right -pinBusY dbg_tlimit 180R -pinBusDir dbg_usec_elapsed right -pinBusY dbg_usec_elapsed 160R -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 0L -pinDir axi_iic_intr right -pinY axi_iic_intr 20R -pinBusDir i_I2C_DEV_ADDR left -pinBusY i_I2C_DEV_ADDR 180L -pinBusDir i_I2C_REG_NUM left -pinBusY i_I2C_REG_NUM 100L -pinBusDir i_I2C_READ_LEN left -pinBusY i_I2C_READ_LEN 220L -pinDir i_I2C_READ_LEN_wstrobe left -pinY i_I2C_READ_LEN_wstrobe 20L -pinBusDir i_I2C_TX_DATA left -pinBusY i_I2C_TX_DATA 160L -pinBusDir i_I2C_WRITE_LEN left -pinBusY i_I2C_WRITE_LEN 200L -pinDir i_I2C_WRITE_LEN_wstrobe left -pinY i_I2C_WRITE_LEN_wstrobe 240L -pinBusDir i_I2C_TLIMIT_USEC left -pinBusY i_I2C_TLIMIT_USEC 260L -pinBusDir o_MODULE_REV left -pinBusY o_MODULE_REV 120L -pinBusDir o_I2C_STATUS left -pinBusY o_I2C_STATUS 60L -pinBusDir o_I2C_RX_DATA left -pinBusY o_I2C_RX_DATA 40L -pinBusDir o_I2C_TRANSACT_USEC left -pinBusY o_I2C_TRANSACT_USEC 140L
preplace netloc CLK100MHZ_1 1 0 1 NJ 60
preplace netloc CPU_RESETN_1 1 0 1 NJ 80
preplace netloc source_100mhz_interconnect_aresetn 1 1 2 400J 250 NJ
preplace netloc source_100mhz_peripheral_aresetn 1 1 3 360 230 860 330 1260
preplace netloc system_clock_clk_100mhz 1 1 3 380 210 880 60 1240
preplace netloc axi_iic_0_iic2intc_irpt 1 2 2 920 310 NJ
preplace netloc i2c_register_0_o_I2C_DEV_ADDR 1 1 1 N 490
preplace netloc i2c_register_0_o_I2C_REG_NUM 1 1 1 N 410
preplace netloc i2c_register_0_o_I2C_READ_LEN_wstrobe 1 1 1 N 330
preplace netloc i2c_register_0_o_I2C_READ_LEN 1 1 1 N 530
preplace netloc axi_iic_fe_o_I2C_IDLE 1 1 1 N 370
preplace netloc axi_iic_fe_o_I2C_RX_DATA 1 1 1 N 350
preplace netloc axi_iic_fe_o_MODULE_REV 1 1 1 NJ 430
preplace netloc i2c_register_o_I2C_WRITE_LEN_wstrobe 1 1 1 N 550
preplace netloc i2c_register_o_I2C_WRITE_LEN 1 1 1 N 510
preplace netloc o_I2C_TX_DATA 1 1 1 N 470
preplace netloc axi_iic_fe_o_I2C_TRANSACT_USEC 1 1 1 NJ 450
preplace netloc i2c_register_o_I2C_TLIMIT_USEC 1 1 2 380 630 N
preplace netloc dbg_fsm_state_1 1 2 1 N 510
preplace netloc dbg_tlimit 1 2 1 N 490
preplace netloc dbg_usec_elapsed 1 2 1 N 470
preplace netloc alarm_1 1 2 1 N 530
preplace netloc axi_iic_0_IIC 1 4 1 NJ 250
preplace netloc hier_0_M_AXI 1 3 1 N 120
preplace netloc hier_0_UART 1 4 1 NJ 120
preplace netloc system_interconnect_M00_AXI 1 3 1 N 250
preplace netloc axi_iic_fe_0_AXI 1 2 1 900 210n
preplace netloc system_interconnect_M01_AXI 1 1 2 NJ 190 NJ
levelinfo -pg 1 0 190 630 1100 1390 1530
pagesize -pg 1 -db -bbox -sgen -150 0 1620 690
",
   "No Loops_ScaleFactor":"0.891919",
   "No Loops_TopLeft":"113,-102",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 100 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 200 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 750 -y 90 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 100
preplace netloc system_clock_clk_100mhz 1 1 2 240 100 NJ
preplace netloc ext_reset_in_0_1 1 0 2 NJ 180 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 1 610 120n
levelinfo -pg 1 0 130 430 750 900
pagesize -pg 1 -db -bbox -sgen -150 0 900 300
"
}
{
   "da_axi4_cnt":"3",
   "da_board_cnt":"1"
}
