
space-invaders.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006dc8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08006f58  08006f58  00016f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007058  08007058  000201d0  2**0
                  CONTENTS
  4 .ARM          00000000  08007058  08007058  000201d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007058  08007058  000201d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007058  08007058  00017058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800705c  0800705c  0001705c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d0  20000000  08007060  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d0  2**0
                  CONTENTS
 10 .bss          00001f9c  200001d0  200001d0  000201d0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000216c  2000216c  000201d0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002339c  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004419  00000000  00000000  0004359c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001988  00000000  00000000  000479b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000017c8  00000000  00000000  00049340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000218c2  00000000  00000000  0004ab08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e9b8  00000000  00000000  0006c3ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c3366  00000000  00000000  0008ad82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014e0e8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006e98  00000000  00000000  0014e13c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d0 	.word	0x200001d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006f40 	.word	0x08006f40

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	08006f40 	.word	0x08006f40

080001d0 <LiquidCrystal>:
uint8_t _numlines;
uint8_t _row_offsets[4];

void LiquidCrystal(GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			     uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	b08e      	sub	sp, #56	; 0x38
 80001d4:	af0a      	add	r7, sp, #40	; 0x28
 80001d6:	60f8      	str	r0, [r7, #12]
 80001d8:	4608      	mov	r0, r1
 80001da:	4611      	mov	r1, r2
 80001dc:	461a      	mov	r2, r3
 80001de:	4603      	mov	r3, r0
 80001e0:	817b      	strh	r3, [r7, #10]
 80001e2:	460b      	mov	r3, r1
 80001e4:	813b      	strh	r3, [r7, #8]
 80001e6:	4613      	mov	r3, r2
 80001e8:	80fb      	strh	r3, [r7, #6]
  if(_fourbit_mode)
 80001ea:	4b1d      	ldr	r3, [pc, #116]	; (8000260 <LiquidCrystal+0x90>)
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d019      	beq.n	8000226 <LiquidCrystal+0x56>
    init(1, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 80001f2:	8939      	ldrh	r1, [r7, #8]
 80001f4:	897a      	ldrh	r2, [r7, #10]
 80001f6:	2300      	movs	r3, #0
 80001f8:	9308      	str	r3, [sp, #32]
 80001fa:	2300      	movs	r3, #0
 80001fc:	9307      	str	r3, [sp, #28]
 80001fe:	2300      	movs	r3, #0
 8000200:	9306      	str	r3, [sp, #24]
 8000202:	2300      	movs	r3, #0
 8000204:	9305      	str	r3, [sp, #20]
 8000206:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000208:	9304      	str	r3, [sp, #16]
 800020a:	8c3b      	ldrh	r3, [r7, #32]
 800020c:	9303      	str	r3, [sp, #12]
 800020e:	8bbb      	ldrh	r3, [r7, #28]
 8000210:	9302      	str	r3, [sp, #8]
 8000212:	8b3b      	ldrh	r3, [r7, #24]
 8000214:	9301      	str	r3, [sp, #4]
 8000216:	88fb      	ldrh	r3, [r7, #6]
 8000218:	9300      	str	r3, [sp, #0]
 800021a:	460b      	mov	r3, r1
 800021c:	68f9      	ldr	r1, [r7, #12]
 800021e:	2001      	movs	r0, #1
 8000220:	f000 f820 	bl	8000264 <init>
  else
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
}
 8000224:	e018      	b.n	8000258 <LiquidCrystal+0x88>
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 8000226:	8939      	ldrh	r1, [r7, #8]
 8000228:	897a      	ldrh	r2, [r7, #10]
 800022a:	2300      	movs	r3, #0
 800022c:	9308      	str	r3, [sp, #32]
 800022e:	2300      	movs	r3, #0
 8000230:	9307      	str	r3, [sp, #28]
 8000232:	2300      	movs	r3, #0
 8000234:	9306      	str	r3, [sp, #24]
 8000236:	2300      	movs	r3, #0
 8000238:	9305      	str	r3, [sp, #20]
 800023a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800023c:	9304      	str	r3, [sp, #16]
 800023e:	8c3b      	ldrh	r3, [r7, #32]
 8000240:	9303      	str	r3, [sp, #12]
 8000242:	8bbb      	ldrh	r3, [r7, #28]
 8000244:	9302      	str	r3, [sp, #8]
 8000246:	8b3b      	ldrh	r3, [r7, #24]
 8000248:	9301      	str	r3, [sp, #4]
 800024a:	88fb      	ldrh	r3, [r7, #6]
 800024c:	9300      	str	r3, [sp, #0]
 800024e:	460b      	mov	r3, r1
 8000250:	68f9      	ldr	r1, [r7, #12]
 8000252:	2000      	movs	r0, #0
 8000254:	f000 f806 	bl	8000264 <init>
}
 8000258:	bf00      	nop
 800025a:	3710      	adds	r7, #16
 800025c:	46bd      	mov	sp, r7
 800025e:	bd80      	pop	{r7, pc}
 8000260:	20000000 	.word	0x20000000

08000264 <init>:

void init(uint8_t fourbitmode, GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			 uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3,
			 uint16_t d4, uint16_t d5, uint16_t d6, uint16_t d7)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b084      	sub	sp, #16
 8000268:	af00      	add	r7, sp, #0
 800026a:	60b9      	str	r1, [r7, #8]
 800026c:	4611      	mov	r1, r2
 800026e:	461a      	mov	r2, r3
 8000270:	4603      	mov	r3, r0
 8000272:	73fb      	strb	r3, [r7, #15]
 8000274:	460b      	mov	r3, r1
 8000276:	81bb      	strh	r3, [r7, #12]
 8000278:	4613      	mov	r3, r2
 800027a:	80fb      	strh	r3, [r7, #6]
  _rs_pin = rs;
 800027c:	4a1a      	ldr	r2, [pc, #104]	; (80002e8 <init+0x84>)
 800027e:	89bb      	ldrh	r3, [r7, #12]
 8000280:	8013      	strh	r3, [r2, #0]
  _rw_pin = rw;
 8000282:	4a1a      	ldr	r2, [pc, #104]	; (80002ec <init+0x88>)
 8000284:	88fb      	ldrh	r3, [r7, #6]
 8000286:	8013      	strh	r3, [r2, #0]
  _enable_pin = enable;
 8000288:	4a19      	ldr	r2, [pc, #100]	; (80002f0 <init+0x8c>)
 800028a:	8b3b      	ldrh	r3, [r7, #24]
 800028c:	8013      	strh	r3, [r2, #0]
  _port = gpioport;
 800028e:	4a19      	ldr	r2, [pc, #100]	; (80002f4 <init+0x90>)
 8000290:	68bb      	ldr	r3, [r7, #8]
 8000292:	6013      	str	r3, [r2, #0]
  
  _data_pins[0] = d0;
 8000294:	4a18      	ldr	r2, [pc, #96]	; (80002f8 <init+0x94>)
 8000296:	8bbb      	ldrh	r3, [r7, #28]
 8000298:	8013      	strh	r3, [r2, #0]
  _data_pins[1] = d1;
 800029a:	4a17      	ldr	r2, [pc, #92]	; (80002f8 <init+0x94>)
 800029c:	8c3b      	ldrh	r3, [r7, #32]
 800029e:	8053      	strh	r3, [r2, #2]
  _data_pins[2] = d2;
 80002a0:	4a15      	ldr	r2, [pc, #84]	; (80002f8 <init+0x94>)
 80002a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80002a4:	8093      	strh	r3, [r2, #4]
  _data_pins[3] = d3; 
 80002a6:	4a14      	ldr	r2, [pc, #80]	; (80002f8 <init+0x94>)
 80002a8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80002aa:	80d3      	strh	r3, [r2, #6]
  _data_pins[4] = d4;
 80002ac:	4a12      	ldr	r2, [pc, #72]	; (80002f8 <init+0x94>)
 80002ae:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80002b0:	8113      	strh	r3, [r2, #8]
  _data_pins[5] = d5;
 80002b2:	4a11      	ldr	r2, [pc, #68]	; (80002f8 <init+0x94>)
 80002b4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80002b6:	8153      	strh	r3, [r2, #10]
  _data_pins[6] = d6;
 80002b8:	4a0f      	ldr	r2, [pc, #60]	; (80002f8 <init+0x94>)
 80002ba:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80002bc:	8193      	strh	r3, [r2, #12]
  _data_pins[7] = d7;
 80002be:	4a0e      	ldr	r2, [pc, #56]	; (80002f8 <init+0x94>)
 80002c0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80002c2:	81d3      	strh	r3, [r2, #14]

  if (fourbitmode)
 80002c4:	7bfb      	ldrb	r3, [r7, #15]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d003      	beq.n	80002d2 <init+0x6e>
    _displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80002ca:	4b0c      	ldr	r3, [pc, #48]	; (80002fc <init+0x98>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	701a      	strb	r2, [r3, #0]
 80002d0:	e002      	b.n	80002d8 <init+0x74>
  else 
    _displayfunction = LCD_8BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80002d2:	4b0a      	ldr	r3, [pc, #40]	; (80002fc <init+0x98>)
 80002d4:	2210      	movs	r2, #16
 80002d6:	701a      	strb	r2, [r3, #0]
  
  begin(20, 4);
 80002d8:	2104      	movs	r1, #4
 80002da:	2014      	movs	r0, #20
 80002dc:	f000 f810 	bl	8000300 <begin>
}
 80002e0:	bf00      	nop
 80002e2:	3710      	adds	r7, #16
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bd80      	pop	{r7, pc}
 80002e8:	20001d28 	.word	0x20001d28
 80002ec:	20001d08 	.word	0x20001d08
 80002f0:	20001d26 	.word	0x20001d26
 80002f4:	20001d0c 	.word	0x20001d0c
 80002f8:	20001d14 	.word	0x20001d14
 80002fc:	20001d25 	.word	0x20001d25

08000300 <begin>:

void begin(uint8_t cols, uint8_t lines) {
 8000300:	b580      	push	{r7, lr}
 8000302:	b088      	sub	sp, #32
 8000304:	af00      	add	r7, sp, #0
 8000306:	4603      	mov	r3, r0
 8000308:	460a      	mov	r2, r1
 800030a:	71fb      	strb	r3, [r7, #7]
 800030c:	4613      	mov	r3, r2
 800030e:	71bb      	strb	r3, [r7, #6]
  if (lines > 1) {
 8000310:	79bb      	ldrb	r3, [r7, #6]
 8000312:	2b01      	cmp	r3, #1
 8000314:	d906      	bls.n	8000324 <begin+0x24>
    _displayfunction |= LCD_2LINE;
 8000316:	4b77      	ldr	r3, [pc, #476]	; (80004f4 <begin+0x1f4>)
 8000318:	781b      	ldrb	r3, [r3, #0]
 800031a:	f043 0308 	orr.w	r3, r3, #8
 800031e:	b2da      	uxtb	r2, r3
 8000320:	4b74      	ldr	r3, [pc, #464]	; (80004f4 <begin+0x1f4>)
 8000322:	701a      	strb	r2, [r3, #0]
  }
  _numlines = lines;
 8000324:	4a74      	ldr	r2, [pc, #464]	; (80004f8 <begin+0x1f8>)
 8000326:	79bb      	ldrb	r3, [r7, #6]
 8000328:	7013      	strb	r3, [r2, #0]

  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);  
 800032a:	79fa      	ldrb	r2, [r7, #7]
 800032c:	79fb      	ldrb	r3, [r7, #7]
 800032e:	3340      	adds	r3, #64	; 0x40
 8000330:	2140      	movs	r1, #64	; 0x40
 8000332:	2000      	movs	r0, #0
 8000334:	f000 f988 	bl	8000648 <setRowOffsets>

  // for some 1 line displays you can select a 10 pixel high font
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 8000338:	4b70      	ldr	r3, [pc, #448]	; (80004fc <begin+0x1fc>)
 800033a:	781b      	ldrb	r3, [r3, #0]
 800033c:	2b00      	cmp	r3, #0
 800033e:	d009      	beq.n	8000354 <begin+0x54>
 8000340:	79bb      	ldrb	r3, [r7, #6]
 8000342:	2b01      	cmp	r3, #1
 8000344:	d106      	bne.n	8000354 <begin+0x54>
    _displayfunction |= LCD_5x10DOTS;
 8000346:	4b6b      	ldr	r3, [pc, #428]	; (80004f4 <begin+0x1f4>)
 8000348:	781b      	ldrb	r3, [r3, #0]
 800034a:	f043 0304 	orr.w	r3, r3, #4
 800034e:	b2da      	uxtb	r2, r3
 8000350:	4b68      	ldr	r3, [pc, #416]	; (80004f4 <begin+0x1f4>)
 8000352:	701a      	strb	r2, [r3, #0]
  }

  //Initializing GPIO Pins
  enableClock();
 8000354:	f000 f8e4 	bl	8000520 <enableClock>
  
  GPIO_InitTypeDef gpio_init;
  gpio_init.Speed = GPIO_SPEED_FREQ_HIGH;
 8000358:	2303      	movs	r3, #3
 800035a:	61bb      	str	r3, [r7, #24]
  gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
 800035c:	2301      	movs	r3, #1
 800035e:	613b      	str	r3, [r7, #16]

  if(_fourbit_mode)
 8000360:	4b67      	ldr	r3, [pc, #412]	; (8000500 <begin+0x200>)
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d01b      	beq.n	80003a0 <begin+0xa0>
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3];
 8000368:	4b66      	ldr	r3, [pc, #408]	; (8000504 <begin+0x204>)
 800036a:	881a      	ldrh	r2, [r3, #0]
 800036c:	4b66      	ldr	r3, [pc, #408]	; (8000508 <begin+0x208>)
 800036e:	881b      	ldrh	r3, [r3, #0]
 8000370:	4313      	orrs	r3, r2
 8000372:	b29a      	uxth	r2, r3
 8000374:	4b65      	ldr	r3, [pc, #404]	; (800050c <begin+0x20c>)
 8000376:	881b      	ldrh	r3, [r3, #0]
 8000378:	4313      	orrs	r3, r2
 800037a:	b29a      	uxth	r2, r3
 800037c:	4b64      	ldr	r3, [pc, #400]	; (8000510 <begin+0x210>)
 800037e:	881b      	ldrh	r3, [r3, #0]
 8000380:	4313      	orrs	r3, r2
 8000382:	b29a      	uxth	r2, r3
 8000384:	4b62      	ldr	r3, [pc, #392]	; (8000510 <begin+0x210>)
 8000386:	885b      	ldrh	r3, [r3, #2]
 8000388:	4313      	orrs	r3, r2
 800038a:	b29a      	uxth	r2, r3
 800038c:	4b60      	ldr	r3, [pc, #384]	; (8000510 <begin+0x210>)
 800038e:	889b      	ldrh	r3, [r3, #4]
 8000390:	4313      	orrs	r3, r2
 8000392:	b29a      	uxth	r2, r3
 8000394:	4b5e      	ldr	r3, [pc, #376]	; (8000510 <begin+0x210>)
 8000396:	88db      	ldrh	r3, [r3, #6]
 8000398:	4313      	orrs	r3, r2
 800039a:	b29b      	uxth	r3, r3
 800039c:	60fb      	str	r3, [r7, #12]
 800039e:	e02a      	b.n	80003f6 <begin+0xf6>
  else
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 80003a0:	4b58      	ldr	r3, [pc, #352]	; (8000504 <begin+0x204>)
 80003a2:	881a      	ldrh	r2, [r3, #0]
 80003a4:	4b58      	ldr	r3, [pc, #352]	; (8000508 <begin+0x208>)
 80003a6:	881b      	ldrh	r3, [r3, #0]
 80003a8:	4313      	orrs	r3, r2
 80003aa:	b29a      	uxth	r2, r3
 80003ac:	4b57      	ldr	r3, [pc, #348]	; (800050c <begin+0x20c>)
 80003ae:	881b      	ldrh	r3, [r3, #0]
 80003b0:	4313      	orrs	r3, r2
 80003b2:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 80003b4:	4b56      	ldr	r3, [pc, #344]	; (8000510 <begin+0x210>)
 80003b6:	881b      	ldrh	r3, [r3, #0]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 80003b8:	4313      	orrs	r3, r2
 80003ba:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 80003bc:	4b54      	ldr	r3, [pc, #336]	; (8000510 <begin+0x210>)
 80003be:	885b      	ldrh	r3, [r3, #2]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 80003c0:	4313      	orrs	r3, r2
 80003c2:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 80003c4:	4b52      	ldr	r3, [pc, #328]	; (8000510 <begin+0x210>)
 80003c6:	889b      	ldrh	r3, [r3, #4]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 80003c8:	4313      	orrs	r3, r2
 80003ca:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 80003cc:	4b50      	ldr	r3, [pc, #320]	; (8000510 <begin+0x210>)
 80003ce:	88db      	ldrh	r3, [r3, #6]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 80003d0:	4313      	orrs	r3, r2
 80003d2:	b29a      	uxth	r2, r3
 80003d4:	4b4e      	ldr	r3, [pc, #312]	; (8000510 <begin+0x210>)
 80003d6:	891b      	ldrh	r3, [r3, #8]
 80003d8:	4313      	orrs	r3, r2
 80003da:	b29a      	uxth	r2, r3
 80003dc:	4b4c      	ldr	r3, [pc, #304]	; (8000510 <begin+0x210>)
 80003de:	895b      	ldrh	r3, [r3, #10]
 80003e0:	4313      	orrs	r3, r2
 80003e2:	b29a      	uxth	r2, r3
 80003e4:	4b4a      	ldr	r3, [pc, #296]	; (8000510 <begin+0x210>)
 80003e6:	899b      	ldrh	r3, [r3, #12]
 80003e8:	4313      	orrs	r3, r2
 80003ea:	b29a      	uxth	r2, r3
 80003ec:	4b48      	ldr	r3, [pc, #288]	; (8000510 <begin+0x210>)
 80003ee:	89db      	ldrh	r3, [r3, #14]
 80003f0:	4313      	orrs	r3, r2
 80003f2:	b29b      	uxth	r3, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 80003f4:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_Init(_port, &gpio_init);
 80003f6:	4b47      	ldr	r3, [pc, #284]	; (8000514 <begin+0x214>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	f107 020c 	add.w	r2, r7, #12
 80003fe:	4611      	mov	r1, r2
 8000400:	4618      	mov	r0, r3
 8000402:	f001 f871 	bl	80014e8 <HAL_GPIO_Init>

  // SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
  // according to datasheet, we need at least 40ms after power rises above 2.7V
  // so we'll wait 50 just to make sure
  osDelay(50);
 8000406:	2032      	movs	r0, #50	; 0x32
 8000408:	f003 fbbc 	bl	8003b84 <osDelay>

  // Now we pull both RS and R/W low to begin commands
  HAL_GPIO_WritePin(_port, _rs_pin, GPIO_PIN_RESET);
 800040c:	4b41      	ldr	r3, [pc, #260]	; (8000514 <begin+0x214>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	4a3c      	ldr	r2, [pc, #240]	; (8000504 <begin+0x204>)
 8000412:	8811      	ldrh	r1, [r2, #0]
 8000414:	2200      	movs	r2, #0
 8000416:	4618      	mov	r0, r3
 8000418:	f001 f9e0 	bl	80017dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 800041c:	4b3d      	ldr	r3, [pc, #244]	; (8000514 <begin+0x214>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4a3a      	ldr	r2, [pc, #232]	; (800050c <begin+0x20c>)
 8000422:	8811      	ldrh	r1, [r2, #0]
 8000424:	2200      	movs	r2, #0
 8000426:	4618      	mov	r0, r3
 8000428:	f001 f9d8 	bl	80017dc <HAL_GPIO_WritePin>

  if (_rw_pin != 255) { 
 800042c:	4b36      	ldr	r3, [pc, #216]	; (8000508 <begin+0x208>)
 800042e:	881b      	ldrh	r3, [r3, #0]
 8000430:	2bff      	cmp	r3, #255	; 0xff
 8000432:	d007      	beq.n	8000444 <begin+0x144>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 8000434:	4b37      	ldr	r3, [pc, #220]	; (8000514 <begin+0x214>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	4a33      	ldr	r2, [pc, #204]	; (8000508 <begin+0x208>)
 800043a:	8811      	ldrh	r1, [r2, #0]
 800043c:	2200      	movs	r2, #0
 800043e:	4618      	mov	r0, r3
 8000440:	f001 f9cc 	bl	80017dc <HAL_GPIO_WritePin>
  }
  
  //put the LCD into 4 bit or 8 bit mode
  if (! (_displayfunction & LCD_8BITMODE)) {
 8000444:	4b2b      	ldr	r3, [pc, #172]	; (80004f4 <begin+0x1f4>)
 8000446:	781b      	ldrb	r3, [r3, #0]
 8000448:	f003 0310 	and.w	r3, r3, #16
 800044c:	2b00      	cmp	r3, #0
 800044e:	d115      	bne.n	800047c <begin+0x17c>
    // this is according to the hitachi HD44780 datasheet
    // figure 24, pg 46

    // we start in 8bit mode, try to set 4 bit mode
    write4bits(0x03);
 8000450:	2003      	movs	r0, #3
 8000452:	f000 fa19 	bl	8000888 <write4bits>
    osDelay(5); // wait min 4.1ms
 8000456:	2005      	movs	r0, #5
 8000458:	f003 fb94 	bl	8003b84 <osDelay>

    // second try
    write4bits(0x03);
 800045c:	2003      	movs	r0, #3
 800045e:	f000 fa13 	bl	8000888 <write4bits>
    osDelay(5); // wait min 4.1ms
 8000462:	2005      	movs	r0, #5
 8000464:	f003 fb8e 	bl	8003b84 <osDelay>
    
    // third go!
    write4bits(0x03); 
 8000468:	2003      	movs	r0, #3
 800046a:	f000 fa0d 	bl	8000888 <write4bits>
    osDelay(1);
 800046e:	2001      	movs	r0, #1
 8000470:	f003 fb88 	bl	8003b84 <osDelay>

    // finally, set to 4-bit interface
    write4bits(0x02); 
 8000474:	2002      	movs	r0, #2
 8000476:	f000 fa07 	bl	8000888 <write4bits>
 800047a:	e01d      	b.n	80004b8 <begin+0x1b8>
  } else {
    // this is according to the hitachi HD44780 datasheet
    // page 45 figure 23

    // Send function set command sequence
    command(LCD_FUNCTIONSET | _displayfunction);
 800047c:	4b1d      	ldr	r3, [pc, #116]	; (80004f4 <begin+0x1f4>)
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	f043 0320 	orr.w	r3, r3, #32
 8000484:	b2db      	uxtb	r3, r3
 8000486:	4618      	mov	r0, r3
 8000488:	f000 f979 	bl	800077e <command>
    osDelay(5);  // wait more than 4.1ms
 800048c:	2005      	movs	r0, #5
 800048e:	f003 fb79 	bl	8003b84 <osDelay>

    // second try
    command(LCD_FUNCTIONSET | _displayfunction);
 8000492:	4b18      	ldr	r3, [pc, #96]	; (80004f4 <begin+0x1f4>)
 8000494:	781b      	ldrb	r3, [r3, #0]
 8000496:	f043 0320 	orr.w	r3, r3, #32
 800049a:	b2db      	uxtb	r3, r3
 800049c:	4618      	mov	r0, r3
 800049e:	f000 f96e 	bl	800077e <command>
    osDelay(1);
 80004a2:	2001      	movs	r0, #1
 80004a4:	f003 fb6e 	bl	8003b84 <osDelay>

    // third go
    command(LCD_FUNCTIONSET | _displayfunction);
 80004a8:	4b12      	ldr	r3, [pc, #72]	; (80004f4 <begin+0x1f4>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	f043 0320 	orr.w	r3, r3, #32
 80004b0:	b2db      	uxtb	r3, r3
 80004b2:	4618      	mov	r0, r3
 80004b4:	f000 f963 	bl	800077e <command>
  }

  // finally, set # lines, font size, etc.
  command(LCD_FUNCTIONSET | _displayfunction);  
 80004b8:	4b0e      	ldr	r3, [pc, #56]	; (80004f4 <begin+0x1f4>)
 80004ba:	781b      	ldrb	r3, [r3, #0]
 80004bc:	f043 0320 	orr.w	r3, r3, #32
 80004c0:	b2db      	uxtb	r3, r3
 80004c2:	4618      	mov	r0, r3
 80004c4:	f000 f95b 	bl	800077e <command>

  // turn the display on with no cursor or blinking default
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;  
 80004c8:	4b13      	ldr	r3, [pc, #76]	; (8000518 <begin+0x218>)
 80004ca:	2204      	movs	r2, #4
 80004cc:	701a      	strb	r2, [r3, #0]
  display();
 80004ce:	f000 f917 	bl	8000700 <display>

  // clear it off
  clear();
 80004d2:	f000 f8d9 	bl	8000688 <clear>

  // Initialize to default text direction (for romance languages)
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80004d6:	4b11      	ldr	r3, [pc, #68]	; (800051c <begin+0x21c>)
 80004d8:	2202      	movs	r2, #2
 80004da:	701a      	strb	r2, [r3, #0]
  // set the entry mode
  command(LCD_ENTRYMODESET | _displaymode);
 80004dc:	4b0f      	ldr	r3, [pc, #60]	; (800051c <begin+0x21c>)
 80004de:	781b      	ldrb	r3, [r3, #0]
 80004e0:	f043 0304 	orr.w	r3, r3, #4
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	4618      	mov	r0, r3
 80004e8:	f000 f949 	bl	800077e <command>

}
 80004ec:	bf00      	nop
 80004ee:	3720      	adds	r7, #32
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	20001d25 	.word	0x20001d25
 80004f8:	20001d11 	.word	0x20001d11
 80004fc:	200001ec 	.word	0x200001ec
 8000500:	20000000 	.word	0x20000000
 8000504:	20001d28 	.word	0x20001d28
 8000508:	20001d08 	.word	0x20001d08
 800050c:	20001d26 	.word	0x20001d26
 8000510:	20001d14 	.word	0x20001d14
 8000514:	20001d0c 	.word	0x20001d0c
 8000518:	20001d10 	.word	0x20001d10
 800051c:	20001d24 	.word	0x20001d24

08000520 <enableClock>:

// enables GPIO RCC Clock
void enableClock(void)
{  
 8000520:	b480      	push	{r7}
 8000522:	b089      	sub	sp, #36	; 0x24
 8000524:	af00      	add	r7, sp, #0
  if(_port == GPIOA)
 8000526:	4b41      	ldr	r3, [pc, #260]	; (800062c <enableClock+0x10c>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800052e:	d10c      	bne.n	800054a <enableClock+0x2a>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8000530:	4b3f      	ldr	r3, [pc, #252]	; (8000630 <enableClock+0x110>)
 8000532:	695b      	ldr	r3, [r3, #20]
 8000534:	4a3e      	ldr	r2, [pc, #248]	; (8000630 <enableClock+0x110>)
 8000536:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800053a:	6153      	str	r3, [r2, #20]
 800053c:	4b3c      	ldr	r3, [pc, #240]	; (8000630 <enableClock+0x110>)
 800053e:	695b      	ldr	r3, [r3, #20]
 8000540:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000544:	61fb      	str	r3, [r7, #28]
 8000546:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOE_CLK_ENABLE();
	else if(_port == GPIOF)
		__HAL_RCC_GPIOF_CLK_ENABLE();

  // if you have a port that is not listed add it below the other else ifs
}
 8000548:	e06a      	b.n	8000620 <enableClock+0x100>
  else if(_port == GPIOB)
 800054a:	4b38      	ldr	r3, [pc, #224]	; (800062c <enableClock+0x10c>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	4a39      	ldr	r2, [pc, #228]	; (8000634 <enableClock+0x114>)
 8000550:	4293      	cmp	r3, r2
 8000552:	d10c      	bne.n	800056e <enableClock+0x4e>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000554:	4b36      	ldr	r3, [pc, #216]	; (8000630 <enableClock+0x110>)
 8000556:	695b      	ldr	r3, [r3, #20]
 8000558:	4a35      	ldr	r2, [pc, #212]	; (8000630 <enableClock+0x110>)
 800055a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800055e:	6153      	str	r3, [r2, #20]
 8000560:	4b33      	ldr	r3, [pc, #204]	; (8000630 <enableClock+0x110>)
 8000562:	695b      	ldr	r3, [r3, #20]
 8000564:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000568:	61bb      	str	r3, [r7, #24]
 800056a:	69bb      	ldr	r3, [r7, #24]
}
 800056c:	e058      	b.n	8000620 <enableClock+0x100>
  else if(_port == GPIOB)
 800056e:	4b2f      	ldr	r3, [pc, #188]	; (800062c <enableClock+0x10c>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4a30      	ldr	r2, [pc, #192]	; (8000634 <enableClock+0x114>)
 8000574:	4293      	cmp	r3, r2
 8000576:	d10c      	bne.n	8000592 <enableClock+0x72>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000578:	4b2d      	ldr	r3, [pc, #180]	; (8000630 <enableClock+0x110>)
 800057a:	695b      	ldr	r3, [r3, #20]
 800057c:	4a2c      	ldr	r2, [pc, #176]	; (8000630 <enableClock+0x110>)
 800057e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000582:	6153      	str	r3, [r2, #20]
 8000584:	4b2a      	ldr	r3, [pc, #168]	; (8000630 <enableClock+0x110>)
 8000586:	695b      	ldr	r3, [r3, #20]
 8000588:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800058c:	617b      	str	r3, [r7, #20]
 800058e:	697b      	ldr	r3, [r7, #20]
}
 8000590:	e046      	b.n	8000620 <enableClock+0x100>
	else if(_port == GPIOC)
 8000592:	4b26      	ldr	r3, [pc, #152]	; (800062c <enableClock+0x10c>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	4a28      	ldr	r2, [pc, #160]	; (8000638 <enableClock+0x118>)
 8000598:	4293      	cmp	r3, r2
 800059a:	d10c      	bne.n	80005b6 <enableClock+0x96>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800059c:	4b24      	ldr	r3, [pc, #144]	; (8000630 <enableClock+0x110>)
 800059e:	695b      	ldr	r3, [r3, #20]
 80005a0:	4a23      	ldr	r2, [pc, #140]	; (8000630 <enableClock+0x110>)
 80005a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80005a6:	6153      	str	r3, [r2, #20]
 80005a8:	4b21      	ldr	r3, [pc, #132]	; (8000630 <enableClock+0x110>)
 80005aa:	695b      	ldr	r3, [r3, #20]
 80005ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80005b0:	613b      	str	r3, [r7, #16]
 80005b2:	693b      	ldr	r3, [r7, #16]
}
 80005b4:	e034      	b.n	8000620 <enableClock+0x100>
	else if(_port == GPIOD)
 80005b6:	4b1d      	ldr	r3, [pc, #116]	; (800062c <enableClock+0x10c>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a20      	ldr	r2, [pc, #128]	; (800063c <enableClock+0x11c>)
 80005bc:	4293      	cmp	r3, r2
 80005be:	d10c      	bne.n	80005da <enableClock+0xba>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 80005c0:	4b1b      	ldr	r3, [pc, #108]	; (8000630 <enableClock+0x110>)
 80005c2:	695b      	ldr	r3, [r3, #20]
 80005c4:	4a1a      	ldr	r2, [pc, #104]	; (8000630 <enableClock+0x110>)
 80005c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005ca:	6153      	str	r3, [r2, #20]
 80005cc:	4b18      	ldr	r3, [pc, #96]	; (8000630 <enableClock+0x110>)
 80005ce:	695b      	ldr	r3, [r3, #20]
 80005d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80005d4:	60fb      	str	r3, [r7, #12]
 80005d6:	68fb      	ldr	r3, [r7, #12]
}
 80005d8:	e022      	b.n	8000620 <enableClock+0x100>
	else if(_port == GPIOE)
 80005da:	4b14      	ldr	r3, [pc, #80]	; (800062c <enableClock+0x10c>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4a18      	ldr	r2, [pc, #96]	; (8000640 <enableClock+0x120>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d10c      	bne.n	80005fe <enableClock+0xde>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 80005e4:	4b12      	ldr	r3, [pc, #72]	; (8000630 <enableClock+0x110>)
 80005e6:	695b      	ldr	r3, [r3, #20]
 80005e8:	4a11      	ldr	r2, [pc, #68]	; (8000630 <enableClock+0x110>)
 80005ea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80005ee:	6153      	str	r3, [r2, #20]
 80005f0:	4b0f      	ldr	r3, [pc, #60]	; (8000630 <enableClock+0x110>)
 80005f2:	695b      	ldr	r3, [r3, #20]
 80005f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80005f8:	60bb      	str	r3, [r7, #8]
 80005fa:	68bb      	ldr	r3, [r7, #8]
}
 80005fc:	e010      	b.n	8000620 <enableClock+0x100>
	else if(_port == GPIOF)
 80005fe:	4b0b      	ldr	r3, [pc, #44]	; (800062c <enableClock+0x10c>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a10      	ldr	r2, [pc, #64]	; (8000644 <enableClock+0x124>)
 8000604:	4293      	cmp	r3, r2
 8000606:	d10b      	bne.n	8000620 <enableClock+0x100>
		__HAL_RCC_GPIOF_CLK_ENABLE();
 8000608:	4b09      	ldr	r3, [pc, #36]	; (8000630 <enableClock+0x110>)
 800060a:	695b      	ldr	r3, [r3, #20]
 800060c:	4a08      	ldr	r2, [pc, #32]	; (8000630 <enableClock+0x110>)
 800060e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000612:	6153      	str	r3, [r2, #20]
 8000614:	4b06      	ldr	r3, [pc, #24]	; (8000630 <enableClock+0x110>)
 8000616:	695b      	ldr	r3, [r3, #20]
 8000618:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800061c:	607b      	str	r3, [r7, #4]
 800061e:	687b      	ldr	r3, [r7, #4]
}
 8000620:	bf00      	nop
 8000622:	3724      	adds	r7, #36	; 0x24
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	20001d0c 	.word	0x20001d0c
 8000630:	40021000 	.word	0x40021000
 8000634:	48000400 	.word	0x48000400
 8000638:	48000800 	.word	0x48000800
 800063c:	48000c00 	.word	0x48000c00
 8000640:	48001000 	.word	0x48001000
 8000644:	48001400 	.word	0x48001400

08000648 <setRowOffsets>:

void setRowOffsets(int row0, int row1, int row2, int row3)
{
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	60f8      	str	r0, [r7, #12]
 8000650:	60b9      	str	r1, [r7, #8]
 8000652:	607a      	str	r2, [r7, #4]
 8000654:	603b      	str	r3, [r7, #0]
  _row_offsets[0] = row0;
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	b2da      	uxtb	r2, r3
 800065a:	4b0a      	ldr	r3, [pc, #40]	; (8000684 <setRowOffsets+0x3c>)
 800065c:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 800065e:	68bb      	ldr	r3, [r7, #8]
 8000660:	b2da      	uxtb	r2, r3
 8000662:	4b08      	ldr	r3, [pc, #32]	; (8000684 <setRowOffsets+0x3c>)
 8000664:	705a      	strb	r2, [r3, #1]
  _row_offsets[2] = row2;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	b2da      	uxtb	r2, r3
 800066a:	4b06      	ldr	r3, [pc, #24]	; (8000684 <setRowOffsets+0x3c>)
 800066c:	709a      	strb	r2, [r3, #2]
  _row_offsets[3] = row3;
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	b2da      	uxtb	r2, r3
 8000672:	4b04      	ldr	r3, [pc, #16]	; (8000684 <setRowOffsets+0x3c>)
 8000674:	70da      	strb	r2, [r3, #3]
}
 8000676:	bf00      	nop
 8000678:	3714      	adds	r7, #20
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	20001d04 	.word	0x20001d04

08000688 <clear>:

/********** high level commands, for the user! */
void clear(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 800068c:	2001      	movs	r0, #1
 800068e:	f000 f876 	bl	800077e <command>
  osDelay(2);  // this command takes a long time!
 8000692:	2002      	movs	r0, #2
 8000694:	f003 fa76 	bl	8003b84 <osDelay>
}
 8000698:	bf00      	nop
 800069a:	bd80      	pop	{r7, pc}

0800069c <setCursor>:
  command(LCD_RETURNHOME);  // set cursor position to zero
  osDelay(2);  // this command takes a long time!
}

void setCursor(uint8_t col, uint8_t row)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b084      	sub	sp, #16
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4603      	mov	r3, r0
 80006a4:	460a      	mov	r2, r1
 80006a6:	71fb      	strb	r3, [r7, #7]
 80006a8:	4613      	mov	r3, r2
 80006aa:	71bb      	strb	r3, [r7, #6]
  const size_t max_lines = sizeof(_row_offsets) / sizeof(*_row_offsets);
 80006ac:	2304      	movs	r3, #4
 80006ae:	60fb      	str	r3, [r7, #12]
  if ( row >= max_lines ) {
 80006b0:	79bb      	ldrb	r3, [r7, #6]
 80006b2:	68fa      	ldr	r2, [r7, #12]
 80006b4:	429a      	cmp	r2, r3
 80006b6:	d803      	bhi.n	80006c0 <setCursor+0x24>
    row = max_lines - 1;    // we count rows starting w/0
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	3b01      	subs	r3, #1
 80006be:	71bb      	strb	r3, [r7, #6]
  }
  if ( row >= _numlines ) {
 80006c0:	4b0d      	ldr	r3, [pc, #52]	; (80006f8 <setCursor+0x5c>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	79ba      	ldrb	r2, [r7, #6]
 80006c6:	429a      	cmp	r2, r3
 80006c8:	d303      	bcc.n	80006d2 <setCursor+0x36>
    row = _numlines - 1;    // we count rows starting w/0
 80006ca:	4b0b      	ldr	r3, [pc, #44]	; (80006f8 <setCursor+0x5c>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	3b01      	subs	r3, #1
 80006d0:	71bb      	strb	r3, [r7, #6]
  }
  
  command(LCD_SETDDRAMADDR | (col + _row_offsets[row]));
 80006d2:	79bb      	ldrb	r3, [r7, #6]
 80006d4:	4a09      	ldr	r2, [pc, #36]	; (80006fc <setCursor+0x60>)
 80006d6:	5cd2      	ldrb	r2, [r2, r3]
 80006d8:	79fb      	ldrb	r3, [r7, #7]
 80006da:	4413      	add	r3, r2
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	b25b      	sxtb	r3, r3
 80006e0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80006e4:	b25b      	sxtb	r3, r3
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	4618      	mov	r0, r3
 80006ea:	f000 f848 	bl	800077e <command>
}
 80006ee:	bf00      	nop
 80006f0:	3710      	adds	r7, #16
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	20001d11 	.word	0x20001d11
 80006fc:	20001d04 	.word	0x20001d04

08000700 <display>:
// Turn the display on/off (quickly)
void noDisplay(void) {
  _displaycontrol &= ~LCD_DISPLAYON;
  command(LCD_DISPLAYCONTROL | _displaycontrol);
}
void display(void) {
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
  _displaycontrol |= LCD_DISPLAYON;
 8000704:	4b08      	ldr	r3, [pc, #32]	; (8000728 <display+0x28>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	f043 0304 	orr.w	r3, r3, #4
 800070c:	b2da      	uxtb	r2, r3
 800070e:	4b06      	ldr	r3, [pc, #24]	; (8000728 <display+0x28>)
 8000710:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 8000712:	4b05      	ldr	r3, [pc, #20]	; (8000728 <display+0x28>)
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	f043 0308 	orr.w	r3, r3, #8
 800071a:	b2db      	uxtb	r3, r3
 800071c:	4618      	mov	r0, r3
 800071e:	f000 f82e 	bl	800077e <command>
}
 8000722:	bf00      	nop
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	20001d10 	.word	0x20001d10

0800072c <createChar>:
  return n;
}

// Allows us to fill the first 8 CGRAM locations
// with custom characters
void createChar(uint8_t location, uint8_t charmap[]) {
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	4603      	mov	r3, r0
 8000734:	6039      	str	r1, [r7, #0]
 8000736:	71fb      	strb	r3, [r7, #7]
  location &= 0x7; // we only have 8 locations 0-7
 8000738:	79fb      	ldrb	r3, [r7, #7]
 800073a:	f003 0307 	and.w	r3, r3, #7
 800073e:	71fb      	strb	r3, [r7, #7]
  command(LCD_SETCGRAMADDR | (location << 3));
 8000740:	79fb      	ldrb	r3, [r7, #7]
 8000742:	00db      	lsls	r3, r3, #3
 8000744:	b25b      	sxtb	r3, r3
 8000746:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800074a:	b25b      	sxtb	r3, r3
 800074c:	b2db      	uxtb	r3, r3
 800074e:	4618      	mov	r0, r3
 8000750:	f000 f815 	bl	800077e <command>
  for (int i=0; i<8; i++) {
 8000754:	2300      	movs	r3, #0
 8000756:	60fb      	str	r3, [r7, #12]
 8000758:	e009      	b.n	800076e <createChar+0x42>
    write(charmap[i]);
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	683a      	ldr	r2, [r7, #0]
 800075e:	4413      	add	r3, r2
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	4618      	mov	r0, r3
 8000764:	f000 f819 	bl	800079a <write>
  for (int i=0; i<8; i++) {
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	3301      	adds	r3, #1
 800076c:	60fb      	str	r3, [r7, #12]
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	2b07      	cmp	r3, #7
 8000772:	ddf2      	ble.n	800075a <createChar+0x2e>
  }
}
 8000774:	bf00      	nop
 8000776:	bf00      	nop
 8000778:	3710      	adds	r7, #16
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}

0800077e <command>:

/*********** mid level commands, for sending data/cmds */

inline void command(uint8_t value) {
 800077e:	b580      	push	{r7, lr}
 8000780:	b082      	sub	sp, #8
 8000782:	af00      	add	r7, sp, #0
 8000784:	4603      	mov	r3, r0
 8000786:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_RESET);
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	2100      	movs	r1, #0
 800078c:	4618      	mov	r0, r3
 800078e:	f000 f813 	bl	80007b8 <send>
}
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}

0800079a <write>:

inline size_t write(uint8_t value) {
 800079a:	b580      	push	{r7, lr}
 800079c:	b082      	sub	sp, #8
 800079e:	af00      	add	r7, sp, #0
 80007a0:	4603      	mov	r3, r0
 80007a2:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_SET);
 80007a4:	79fb      	ldrb	r3, [r7, #7]
 80007a6:	2101      	movs	r1, #1
 80007a8:	4618      	mov	r0, r3
 80007aa:	f000 f805 	bl	80007b8 <send>
  return 1; // assume sucess
 80007ae:	2301      	movs	r3, #1
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3708      	adds	r7, #8
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <send>:

/************ low level data pushing commands **********/

// write either command or data, with automatic 4/8-bit selection
void send(uint8_t value, GPIO_PinState mode) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	460a      	mov	r2, r1
 80007c2:	71fb      	strb	r3, [r7, #7]
 80007c4:	4613      	mov	r3, r2
 80007c6:	71bb      	strb	r3, [r7, #6]
  HAL_GPIO_WritePin(_port, _rs_pin, mode);
 80007c8:	4b16      	ldr	r3, [pc, #88]	; (8000824 <send+0x6c>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a16      	ldr	r2, [pc, #88]	; (8000828 <send+0x70>)
 80007ce:	8811      	ldrh	r1, [r2, #0]
 80007d0:	79ba      	ldrb	r2, [r7, #6]
 80007d2:	4618      	mov	r0, r3
 80007d4:	f001 f802 	bl	80017dc <HAL_GPIO_WritePin>

  // if there is a RW pin indicated, set it low to Write
  if (_rw_pin != 255) { 
 80007d8:	4b14      	ldr	r3, [pc, #80]	; (800082c <send+0x74>)
 80007da:	881b      	ldrh	r3, [r3, #0]
 80007dc:	2bff      	cmp	r3, #255	; 0xff
 80007de:	d007      	beq.n	80007f0 <send+0x38>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 80007e0:	4b10      	ldr	r3, [pc, #64]	; (8000824 <send+0x6c>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a11      	ldr	r2, [pc, #68]	; (800082c <send+0x74>)
 80007e6:	8811      	ldrh	r1, [r2, #0]
 80007e8:	2200      	movs	r2, #0
 80007ea:	4618      	mov	r0, r3
 80007ec:	f000 fff6 	bl	80017dc <HAL_GPIO_WritePin>
  }
  
  if (_displayfunction & LCD_8BITMODE) {
 80007f0:	4b0f      	ldr	r3, [pc, #60]	; (8000830 <send+0x78>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	f003 0310 	and.w	r3, r3, #16
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d004      	beq.n	8000806 <send+0x4e>
    write8bits(value); 
 80007fc:	79fb      	ldrb	r3, [r7, #7]
 80007fe:	4618      	mov	r0, r3
 8000800:	f000 f86c 	bl	80008dc <write8bits>
  } else {
    write4bits(value>>4);
    write4bits(value);
  }
}
 8000804:	e009      	b.n	800081a <send+0x62>
    write4bits(value>>4);
 8000806:	79fb      	ldrb	r3, [r7, #7]
 8000808:	091b      	lsrs	r3, r3, #4
 800080a:	b2db      	uxtb	r3, r3
 800080c:	4618      	mov	r0, r3
 800080e:	f000 f83b 	bl	8000888 <write4bits>
    write4bits(value);
 8000812:	79fb      	ldrb	r3, [r7, #7]
 8000814:	4618      	mov	r0, r3
 8000816:	f000 f837 	bl	8000888 <write4bits>
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	20001d0c 	.word	0x20001d0c
 8000828:	20001d28 	.word	0x20001d28
 800082c:	20001d08 	.word	0x20001d08
 8000830:	20001d25 	.word	0x20001d25

08000834 <pulseEnable>:

void pulseEnable(void) {
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8000838:	4b11      	ldr	r3, [pc, #68]	; (8000880 <pulseEnable+0x4c>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a11      	ldr	r2, [pc, #68]	; (8000884 <pulseEnable+0x50>)
 800083e:	8811      	ldrh	r1, [r2, #0]
 8000840:	2200      	movs	r2, #0
 8000842:	4618      	mov	r0, r3
 8000844:	f000 ffca 	bl	80017dc <HAL_GPIO_WritePin>
  osDelay(1);
 8000848:	2001      	movs	r0, #1
 800084a:	f003 f99b 	bl	8003b84 <osDelay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_SET);
 800084e:	4b0c      	ldr	r3, [pc, #48]	; (8000880 <pulseEnable+0x4c>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4a0c      	ldr	r2, [pc, #48]	; (8000884 <pulseEnable+0x50>)
 8000854:	8811      	ldrh	r1, [r2, #0]
 8000856:	2201      	movs	r2, #1
 8000858:	4618      	mov	r0, r3
 800085a:	f000 ffbf 	bl	80017dc <HAL_GPIO_WritePin>
  osDelay(1);    // enable pulse must be >450ns
 800085e:	2001      	movs	r0, #1
 8000860:	f003 f990 	bl	8003b84 <osDelay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8000864:	4b06      	ldr	r3, [pc, #24]	; (8000880 <pulseEnable+0x4c>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a06      	ldr	r2, [pc, #24]	; (8000884 <pulseEnable+0x50>)
 800086a:	8811      	ldrh	r1, [r2, #0]
 800086c:	2200      	movs	r2, #0
 800086e:	4618      	mov	r0, r3
 8000870:	f000 ffb4 	bl	80017dc <HAL_GPIO_WritePin>
  osDelay(1);   // commands need > 37us to settle
 8000874:	2001      	movs	r0, #1
 8000876:	f003 f985 	bl	8003b84 <osDelay>
}
 800087a:	bf00      	nop
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	20001d0c 	.word	0x20001d0c
 8000884:	20001d26 	.word	0x20001d26

08000888 <write4bits>:

void write4bits(uint8_t value) {
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 4; i++) {
 8000892:	2300      	movs	r3, #0
 8000894:	60fb      	str	r3, [r7, #12]
 8000896:	e013      	b.n	80008c0 <write4bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000898:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <write4bits+0x4c>)
 800089a:	6818      	ldr	r0, [r3, #0]
 800089c:	4a0e      	ldr	r2, [pc, #56]	; (80008d8 <write4bits+0x50>)
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80008a4:	79fa      	ldrb	r2, [r7, #7]
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	fa42 f303 	asr.w	r3, r2, r3
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	f003 0301 	and.w	r3, r3, #1
 80008b2:	b2db      	uxtb	r3, r3
 80008b4:	461a      	mov	r2, r3
 80008b6:	f000 ff91 	bl	80017dc <HAL_GPIO_WritePin>
  for (int i = 0; i < 4; i++) {
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	3301      	adds	r3, #1
 80008be:	60fb      	str	r3, [r7, #12]
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	2b03      	cmp	r3, #3
 80008c4:	dde8      	ble.n	8000898 <write4bits+0x10>
  }

  pulseEnable();
 80008c6:	f7ff ffb5 	bl	8000834 <pulseEnable>
}
 80008ca:	bf00      	nop
 80008cc:	3710      	adds	r7, #16
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	20001d0c 	.word	0x20001d0c
 80008d8:	20001d14 	.word	0x20001d14

080008dc <write8bits>:

void write8bits(uint8_t value) {
 80008dc:	b580      	push	{r7, lr}
 80008de:	b084      	sub	sp, #16
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 8; i++) {
 80008e6:	2300      	movs	r3, #0
 80008e8:	60fb      	str	r3, [r7, #12]
 80008ea:	e013      	b.n	8000914 <write8bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 80008ec:	4b0e      	ldr	r3, [pc, #56]	; (8000928 <write8bits+0x4c>)
 80008ee:	6818      	ldr	r0, [r3, #0]
 80008f0:	4a0e      	ldr	r2, [pc, #56]	; (800092c <write8bits+0x50>)
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80008f8:	79fa      	ldrb	r2, [r7, #7]
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	fa42 f303 	asr.w	r3, r2, r3
 8000900:	b2db      	uxtb	r3, r3
 8000902:	f003 0301 	and.w	r3, r3, #1
 8000906:	b2db      	uxtb	r3, r3
 8000908:	461a      	mov	r2, r3
 800090a:	f000 ff67 	bl	80017dc <HAL_GPIO_WritePin>
  for (int i = 0; i < 8; i++) {
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	3301      	adds	r3, #1
 8000912:	60fb      	str	r3, [r7, #12]
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	2b07      	cmp	r3, #7
 8000918:	dde8      	ble.n	80008ec <write8bits+0x10>
  }
  
  pulseEnable();
 800091a:	f7ff ff8b 	bl	8000834 <pulseEnable>
}
 800091e:	bf00      	nop
 8000920:	3710      	adds	r7, #16
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	20001d0c 	.word	0x20001d0c
 800092c:	20001d14 	.word	0x20001d14

08000930 <setLoc>:
		{ CT_SPACE, CT_HERO, CT_SPACE, CT_SPACE },
};

int copyLcdMat[VERTICAL_LCD_ROWS][VERTICAL_LCD_COLUMNS] = { 0 };

void setLoc(int row, int col) {
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	6039      	str	r1, [r7, #0]
	setCursor(row, VERTICAL_LCD_COLUMNS - col - 1);
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	b2da      	uxtb	r2, r3
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	b2db      	uxtb	r3, r3
 8000942:	f1c3 0303 	rsb	r3, r3, #3
 8000946:	b2db      	uxtb	r3, r3
 8000948:	4619      	mov	r1, r3
 800094a:	4610      	mov	r0, r2
 800094c:	f7ff fea6 	bl	800069c <setCursor>
}
 8000950:	bf00      	nop
 8000952:	3708      	adds	r7, #8
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}

08000958 <doCopy>:

void doCopy() {
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 800095e:	2300      	movs	r3, #0
 8000960:	607b      	str	r3, [r7, #4]
 8000962:	e019      	b.n	8000998 <doCopy+0x40>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000964:	2300      	movs	r3, #0
 8000966:	603b      	str	r3, [r7, #0]
 8000968:	e010      	b.n	800098c <doCopy+0x34>
			copyLcdMat[r][c] = lcdMat[r][c];
 800096a:	4910      	ldr	r1, [pc, #64]	; (80009ac <doCopy+0x54>)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	009a      	lsls	r2, r3, #2
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	4413      	add	r3, r2
 8000974:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8000978:	480d      	ldr	r0, [pc, #52]	; (80009b0 <doCopy+0x58>)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	0099      	lsls	r1, r3, #2
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	440b      	add	r3, r1
 8000982:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	3301      	adds	r3, #1
 800098a:	603b      	str	r3, [r7, #0]
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	2b03      	cmp	r3, #3
 8000990:	ddeb      	ble.n	800096a <doCopy+0x12>
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	3301      	adds	r3, #1
 8000996:	607b      	str	r3, [r7, #4]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2b13      	cmp	r3, #19
 800099c:	dde2      	ble.n	8000964 <doCopy+0xc>
		}
	}
}
 800099e:	bf00      	nop
 80009a0:	bf00      	nop
 80009a2:	370c      	adds	r7, #12
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr
 80009ac:	2000001c 	.word	0x2000001c
 80009b0:	200001f8 	.word	0x200001f8

080009b4 <initLcd>:

void initLcd() {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b084      	sub	sp, #16
 80009b8:	af04      	add	r7, sp, #16
	osMutexAcquire(lcdMutexHandle, osWaitForever);
 80009ba:	4b1c      	ldr	r3, [pc, #112]	; (8000a2c <initLcd+0x78>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f04f 31ff 	mov.w	r1, #4294967295
 80009c2:	4618      	mov	r0, r3
 80009c4:	f003 f9a6 	bl	8003d14 <osMutexAcquire>
	LiquidCrystal(GPIOD, GPIO_PIN_8, GPIO_PIN_9, GPIO_PIN_10, GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14);
 80009c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80009cc:	9303      	str	r3, [sp, #12]
 80009ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009d2:	9302      	str	r3, [sp, #8]
 80009d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009d8:	9301      	str	r3, [sp, #4]
 80009da:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80009de:	9300      	str	r3, [sp, #0]
 80009e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ec:	4810      	ldr	r0, [pc, #64]	; (8000a30 <initLcd+0x7c>)
 80009ee:	f7ff fbef 	bl	80001d0 <LiquidCrystal>
	begin(VERTICAL_LCD_ROWS, VERTICAL_LCD_COLUMNS);
 80009f2:	2104      	movs	r1, #4
 80009f4:	2014      	movs	r0, #20
 80009f6:	f7ff fc83 	bl	8000300 <begin>
	createChar(CT_SPACE, spaceByte);
 80009fa:	490e      	ldr	r1, [pc, #56]	; (8000a34 <initLcd+0x80>)
 80009fc:	2000      	movs	r0, #0
 80009fe:	f7ff fe95 	bl	800072c <createChar>
	createChar(CT_HERO, heroByte);
 8000a02:	490d      	ldr	r1, [pc, #52]	; (8000a38 <initLcd+0x84>)
 8000a04:	2001      	movs	r0, #1
 8000a06:	f7ff fe91 	bl	800072c <createChar>
	createChar(CT_ENEMY, enemyByte);
 8000a0a:	490c      	ldr	r1, [pc, #48]	; (8000a3c <initLcd+0x88>)
 8000a0c:	2002      	movs	r0, #2
 8000a0e:	f7ff fe8d 	bl	800072c <createChar>
	createChar(CT_BULLET, bulletByte);
 8000a12:	490b      	ldr	r1, [pc, #44]	; (8000a40 <initLcd+0x8c>)
 8000a14:	2003      	movs	r0, #3
 8000a16:	f7ff fe89 	bl	800072c <createChar>
	osMutexRelease(lcdMutexHandle);
 8000a1a:	4b04      	ldr	r3, [pc, #16]	; (8000a2c <initLcd+0x78>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f003 f9d6 	bl	8003dd0 <osMutexRelease>
}
 8000a24:	bf00      	nop
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	20001d30 	.word	0x20001d30
 8000a30:	48000c00 	.word	0x48000c00
 8000a34:	200001f0 	.word	0x200001f0
 8000a38:	2000000c 	.word	0x2000000c
 8000a3c:	20000004 	.word	0x20000004
 8000a40:	20000014 	.word	0x20000014

08000a44 <updateLcd>:

void updateLcd() {
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	60fb      	str	r3, [r7, #12]
 8000a4e:	e03a      	b.n	8000ac6 <updateLcd+0x82>
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000a50:	2300      	movs	r3, #0
 8000a52:	60bb      	str	r3, [r7, #8]
 8000a54:	e031      	b.n	8000aba <updateLcd+0x76>
			if(copyLcdMat[r][c] == lcdMat[r][c])
 8000a56:	4920      	ldr	r1, [pc, #128]	; (8000ad8 <updateLcd+0x94>)
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	009a      	lsls	r2, r3, #2
 8000a5c:	68bb      	ldr	r3, [r7, #8]
 8000a5e:	4413      	add	r3, r2
 8000a60:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8000a64:	481d      	ldr	r0, [pc, #116]	; (8000adc <updateLcd+0x98>)
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	0099      	lsls	r1, r3, #2
 8000a6a:	68bb      	ldr	r3, [r7, #8]
 8000a6c:	440b      	add	r3, r1
 8000a6e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000a72:	429a      	cmp	r2, r3
 8000a74:	d01d      	beq.n	8000ab2 <updateLcd+0x6e>
				continue;

			osMutexAcquire(lcdMutexHandle, osWaitForever);
 8000a76:	4b1a      	ldr	r3, [pc, #104]	; (8000ae0 <updateLcd+0x9c>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f04f 31ff 	mov.w	r1, #4294967295
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f003 f948 	bl	8003d14 <osMutexAcquire>
			setLoc(r, c);
 8000a84:	68b9      	ldr	r1, [r7, #8]
 8000a86:	68f8      	ldr	r0, [r7, #12]
 8000a88:	f7ff ff52 	bl	8000930 <setLoc>
			int type = lcdMat[r][c];
 8000a8c:	4913      	ldr	r1, [pc, #76]	; (8000adc <updateLcd+0x98>)
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	009a      	lsls	r2, r3, #2
 8000a92:	68bb      	ldr	r3, [r7, #8]
 8000a94:	4413      	add	r3, r2
 8000a96:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a9a:	607b      	str	r3, [r7, #4]
			write(type);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f7ff fe7a 	bl	800079a <write>
			osMutexRelease(lcdMutexHandle);
 8000aa6:	4b0e      	ldr	r3, [pc, #56]	; (8000ae0 <updateLcd+0x9c>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f003 f990 	bl	8003dd0 <osMutexRelease>
 8000ab0:	e000      	b.n	8000ab4 <updateLcd+0x70>
				continue;
 8000ab2:	bf00      	nop
		for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	2b03      	cmp	r3, #3
 8000abe:	ddca      	ble.n	8000a56 <updateLcd+0x12>
	for(int r = 0; r < VERTICAL_LCD_ROWS; r++) {
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	60fb      	str	r3, [r7, #12]
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	2b13      	cmp	r3, #19
 8000aca:	ddc1      	ble.n	8000a50 <updateLcd+0xc>
		}
	}

	doCopy();
 8000acc:	f7ff ff44 	bl	8000958 <doCopy>
}
 8000ad0:	bf00      	nop
 8000ad2:	3710      	adds	r7, #16
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	200001f8 	.word	0x200001f8
 8000adc:	2000001c 	.word	0x2000001c
 8000ae0:	20001d30 	.word	0x20001d30

08000ae4 <clearAt>:

void clearAt(int row, int col) {
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
 8000aec:	6039      	str	r1, [r7, #0]
	lcdMat[row][col] = CT_SPACE;
 8000aee:	4907      	ldr	r1, [pc, #28]	; (8000b0c <clearAt+0x28>)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	009a      	lsls	r2, r3, #2
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	4413      	add	r3, r2
 8000af8:	2200      	movs	r2, #0
 8000afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000afe:	bf00      	nop
 8000b00:	370c      	adds	r7, #12
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	2000001c 	.word	0x2000001c

08000b10 <getHeroCol>:

int getHeroCol() {
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
	for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000b16:	2300      	movs	r3, #0
 8000b18:	607b      	str	r3, [r7, #4]
 8000b1a:	e00d      	b.n	8000b38 <getHeroCol+0x28>
		if(lcdMat[HERO_ROW][c] == CT_HERO)
 8000b1c:	2313      	movs	r3, #19
 8000b1e:	490c      	ldr	r1, [pc, #48]	; (8000b50 <getHeroCol+0x40>)
 8000b20:	009a      	lsls	r2, r3, #2
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	4413      	add	r3, r2
 8000b26:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b2a:	2b01      	cmp	r3, #1
 8000b2c:	d101      	bne.n	8000b32 <getHeroCol+0x22>
			return c;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	e007      	b.n	8000b42 <getHeroCol+0x32>
	for(int c = 0; c < VERTICAL_LCD_COLUMNS; c++) {
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	3301      	adds	r3, #1
 8000b36:	607b      	str	r3, [r7, #4]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2b03      	cmp	r3, #3
 8000b3c:	ddee      	ble.n	8000b1c <getHeroCol+0xc>
	}
	return -1;
 8000b3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	2000001c 	.word	0x2000001c

08000b54 <moveHeroRight>:

void moveHeroRight() {
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
	int currentCol = getHeroCol();
 8000b5a:	f7ff ffd9 	bl	8000b10 <getHeroCol>
 8000b5e:	6078      	str	r0, [r7, #4]
	int nextCol = (currentCol + 1) % VERTICAL_LCD_COLUMNS;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	3301      	adds	r3, #1
 8000b64:	425a      	negs	r2, r3
 8000b66:	f003 0303 	and.w	r3, r3, #3
 8000b6a:	f002 0203 	and.w	r2, r2, #3
 8000b6e:	bf58      	it	pl
 8000b70:	4253      	negpl	r3, r2
 8000b72:	603b      	str	r3, [r7, #0]
	clearAt(HERO_ROW, currentCol);
 8000b74:	2313      	movs	r3, #19
 8000b76:	6879      	ldr	r1, [r7, #4]
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f7ff ffb3 	bl	8000ae4 <clearAt>
	lcdMat[HERO_ROW][nextCol] = CT_HERO;
 8000b7e:	2313      	movs	r3, #19
 8000b80:	4905      	ldr	r1, [pc, #20]	; (8000b98 <moveHeroRight+0x44>)
 8000b82:	009a      	lsls	r2, r3, #2
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	4413      	add	r3, r2
 8000b88:	2201      	movs	r2, #1
 8000b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000b8e:	bf00      	nop
 8000b90:	3708      	adds	r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	2000001c 	.word	0x2000001c

08000b9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ba0:	f000 fb8a 	bl	80012b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ba4:	f000 f826 	bl	8000bf4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ba8:	f000 f926 	bl	8000df8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000bac:	f000 f884 	bl	8000cb8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000bb0:	f000 f8c2 	bl	8000d38 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8000bb4:	f000 f8fe 	bl	8000db4 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000bb8:	f002 fed2 	bl	8003960 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  lcdMutexHandle = osMutexNew(&lcdMutex_attributes);
 8000bbc:	4808      	ldr	r0, [pc, #32]	; (8000be0 <main+0x44>)
 8000bbe:	f003 f80f 	bl	8003be0 <osMutexNew>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	4a07      	ldr	r2, [pc, #28]	; (8000be4 <main+0x48>)
 8000bc6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of updateLcdTask */
  updateLcdTaskHandle = osThreadNew(StartUpdateLcdTask, NULL, &updateLcdTask_attributes);
 8000bc8:	4a07      	ldr	r2, [pc, #28]	; (8000be8 <main+0x4c>)
 8000bca:	2100      	movs	r1, #0
 8000bcc:	4807      	ldr	r0, [pc, #28]	; (8000bec <main+0x50>)
 8000bce:	f002 ff2f 	bl	8003a30 <osThreadNew>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	4a06      	ldr	r2, [pc, #24]	; (8000bf0 <main+0x54>)
 8000bd6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000bd8:	f002 fef6 	bl	80039c8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bdc:	e7fe      	b.n	8000bdc <main+0x40>
 8000bde:	bf00      	nop
 8000be0:	08006fb0 	.word	0x08006fb0
 8000be4:	20001d30 	.word	0x20001d30
 8000be8:	08006f8c 	.word	0x08006f8c
 8000bec:	08000f21 	.word	0x08000f21
 8000bf0:	20001d2c 	.word	0x20001d2c

08000bf4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b09e      	sub	sp, #120	; 0x78
 8000bf8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bfa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000bfe:	2228      	movs	r2, #40	; 0x28
 8000c00:	2100      	movs	r1, #0
 8000c02:	4618      	mov	r0, r3
 8000c04:	f006 f8ce 	bl	8006da4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c08:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
 8000c10:	605a      	str	r2, [r3, #4]
 8000c12:	609a      	str	r2, [r3, #8]
 8000c14:	60da      	str	r2, [r3, #12]
 8000c16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c18:	463b      	mov	r3, r7
 8000c1a:	223c      	movs	r2, #60	; 0x3c
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f006 f8c0 	bl	8006da4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000c24:	2303      	movs	r3, #3
 8000c26:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c2c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c32:	2301      	movs	r3, #1
 8000c34:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c36:	2310      	movs	r3, #16
 8000c38:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c3e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c42:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000c44:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000c48:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c4a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f000 ffe0 	bl	8001c14 <HAL_RCC_OscConfig>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000c5a:	f000 f983 	bl	8000f64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c5e:	230f      	movs	r3, #15
 8000c60:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c62:	2302      	movs	r3, #2
 8000c64:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c66:	2300      	movs	r3, #0
 8000c68:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c6e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c70:	2300      	movs	r3, #0
 8000c72:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c74:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000c78:	2101      	movs	r1, #1
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f001 fed2 	bl	8002a24 <HAL_RCC_ClockConfig>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000c86:	f000 f96d 	bl	8000f64 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 8000c8a:	4b0a      	ldr	r3, [pc, #40]	; (8000cb4 <SystemClock_Config+0xc0>)
 8000c8c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8000c92:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c96:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c98:	463b      	mov	r3, r7
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f002 f908 	bl	8002eb0 <HAL_RCCEx_PeriphCLKConfig>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000ca6:	f000 f95d 	bl	8000f64 <Error_Handler>
  }
}
 8000caa:	bf00      	nop
 8000cac:	3778      	adds	r7, #120	; 0x78
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	00020020 	.word	0x00020020

08000cb8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cbc:	4b1b      	ldr	r3, [pc, #108]	; (8000d2c <MX_I2C1_Init+0x74>)
 8000cbe:	4a1c      	ldr	r2, [pc, #112]	; (8000d30 <MX_I2C1_Init+0x78>)
 8000cc0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000cc2:	4b1a      	ldr	r3, [pc, #104]	; (8000d2c <MX_I2C1_Init+0x74>)
 8000cc4:	4a1b      	ldr	r2, [pc, #108]	; (8000d34 <MX_I2C1_Init+0x7c>)
 8000cc6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000cc8:	4b18      	ldr	r3, [pc, #96]	; (8000d2c <MX_I2C1_Init+0x74>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cce:	4b17      	ldr	r3, [pc, #92]	; (8000d2c <MX_I2C1_Init+0x74>)
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cd4:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <MX_I2C1_Init+0x74>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000cda:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <MX_I2C1_Init+0x74>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ce0:	4b12      	ldr	r3, [pc, #72]	; (8000d2c <MX_I2C1_Init+0x74>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ce6:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <MX_I2C1_Init+0x74>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cec:	4b0f      	ldr	r3, [pc, #60]	; (8000d2c <MX_I2C1_Init+0x74>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cf2:	480e      	ldr	r0, [pc, #56]	; (8000d2c <MX_I2C1_Init+0x74>)
 8000cf4:	f000 fd8a 	bl	800180c <HAL_I2C_Init>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000cfe:	f000 f931 	bl	8000f64 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d02:	2100      	movs	r1, #0
 8000d04:	4809      	ldr	r0, [pc, #36]	; (8000d2c <MX_I2C1_Init+0x74>)
 8000d06:	f000 fe10 	bl	800192a <HAL_I2CEx_ConfigAnalogFilter>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d10:	f000 f928 	bl	8000f64 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d14:	2100      	movs	r1, #0
 8000d16:	4805      	ldr	r0, [pc, #20]	; (8000d2c <MX_I2C1_Init+0x74>)
 8000d18:	f000 fe52 	bl	80019c0 <HAL_I2CEx_ConfigDigitalFilter>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d22:	f000 f91f 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	20001d34 	.word	0x20001d34
 8000d30:	40005400 	.word	0x40005400
 8000d34:	2000090e 	.word	0x2000090e

08000d38 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000d3c:	4b1b      	ldr	r3, [pc, #108]	; (8000dac <MX_SPI1_Init+0x74>)
 8000d3e:	4a1c      	ldr	r2, [pc, #112]	; (8000db0 <MX_SPI1_Init+0x78>)
 8000d40:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d42:	4b1a      	ldr	r3, [pc, #104]	; (8000dac <MX_SPI1_Init+0x74>)
 8000d44:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d48:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d4a:	4b18      	ldr	r3, [pc, #96]	; (8000dac <MX_SPI1_Init+0x74>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000d50:	4b16      	ldr	r3, [pc, #88]	; (8000dac <MX_SPI1_Init+0x74>)
 8000d52:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000d56:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d58:	4b14      	ldr	r3, [pc, #80]	; (8000dac <MX_SPI1_Init+0x74>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d5e:	4b13      	ldr	r3, [pc, #76]	; (8000dac <MX_SPI1_Init+0x74>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d64:	4b11      	ldr	r3, [pc, #68]	; (8000dac <MX_SPI1_Init+0x74>)
 8000d66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d6a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	; (8000dac <MX_SPI1_Init+0x74>)
 8000d6e:	2208      	movs	r2, #8
 8000d70:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d72:	4b0e      	ldr	r3, [pc, #56]	; (8000dac <MX_SPI1_Init+0x74>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d78:	4b0c      	ldr	r3, [pc, #48]	; (8000dac <MX_SPI1_Init+0x74>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d7e:	4b0b      	ldr	r3, [pc, #44]	; (8000dac <MX_SPI1_Init+0x74>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000d84:	4b09      	ldr	r3, [pc, #36]	; (8000dac <MX_SPI1_Init+0x74>)
 8000d86:	2207      	movs	r2, #7
 8000d88:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d8a:	4b08      	ldr	r3, [pc, #32]	; (8000dac <MX_SPI1_Init+0x74>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d90:	4b06      	ldr	r3, [pc, #24]	; (8000dac <MX_SPI1_Init+0x74>)
 8000d92:	2208      	movs	r2, #8
 8000d94:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d96:	4805      	ldr	r0, [pc, #20]	; (8000dac <MX_SPI1_Init+0x74>)
 8000d98:	f002 fa3a 	bl	8003210 <HAL_SPI_Init>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000da2:	f000 f8df 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000da6:	bf00      	nop
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	20001d80 	.word	0x20001d80
 8000db0:	40013000 	.word	0x40013000

08000db4 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000db8:	4b0d      	ldr	r3, [pc, #52]	; (8000df0 <MX_USB_PCD_Init+0x3c>)
 8000dba:	4a0e      	ldr	r2, [pc, #56]	; (8000df4 <MX_USB_PCD_Init+0x40>)
 8000dbc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000dbe:	4b0c      	ldr	r3, [pc, #48]	; (8000df0 <MX_USB_PCD_Init+0x3c>)
 8000dc0:	2208      	movs	r2, #8
 8000dc2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000dc4:	4b0a      	ldr	r3, [pc, #40]	; (8000df0 <MX_USB_PCD_Init+0x3c>)
 8000dc6:	2202      	movs	r2, #2
 8000dc8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000dca:	4b09      	ldr	r3, [pc, #36]	; (8000df0 <MX_USB_PCD_Init+0x3c>)
 8000dcc:	2202      	movs	r2, #2
 8000dce:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000dd0:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <MX_USB_PCD_Init+0x3c>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000dd6:	4b06      	ldr	r3, [pc, #24]	; (8000df0 <MX_USB_PCD_Init+0x3c>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000ddc:	4804      	ldr	r0, [pc, #16]	; (8000df0 <MX_USB_PCD_Init+0x3c>)
 8000dde:	f000 fe3b 	bl	8001a58 <HAL_PCD_Init>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8000de8:	f000 f8bc 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000dec:	bf00      	nop
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	20001de4 	.word	0x20001de4
 8000df4:	40005c00 	.word	0x40005c00

08000df8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08a      	sub	sp, #40	; 0x28
 8000dfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfe:	f107 0314 	add.w	r3, r7, #20
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]
 8000e0a:	60da      	str	r2, [r3, #12]
 8000e0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e0e:	4b42      	ldr	r3, [pc, #264]	; (8000f18 <MX_GPIO_Init+0x120>)
 8000e10:	695b      	ldr	r3, [r3, #20]
 8000e12:	4a41      	ldr	r2, [pc, #260]	; (8000f18 <MX_GPIO_Init+0x120>)
 8000e14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e18:	6153      	str	r3, [r2, #20]
 8000e1a:	4b3f      	ldr	r3, [pc, #252]	; (8000f18 <MX_GPIO_Init+0x120>)
 8000e1c:	695b      	ldr	r3, [r3, #20]
 8000e1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e22:	613b      	str	r3, [r7, #16]
 8000e24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e26:	4b3c      	ldr	r3, [pc, #240]	; (8000f18 <MX_GPIO_Init+0x120>)
 8000e28:	695b      	ldr	r3, [r3, #20]
 8000e2a:	4a3b      	ldr	r2, [pc, #236]	; (8000f18 <MX_GPIO_Init+0x120>)
 8000e2c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e30:	6153      	str	r3, [r2, #20]
 8000e32:	4b39      	ldr	r3, [pc, #228]	; (8000f18 <MX_GPIO_Init+0x120>)
 8000e34:	695b      	ldr	r3, [r3, #20]
 8000e36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e3e:	4b36      	ldr	r3, [pc, #216]	; (8000f18 <MX_GPIO_Init+0x120>)
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	4a35      	ldr	r2, [pc, #212]	; (8000f18 <MX_GPIO_Init+0x120>)
 8000e44:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000e48:	6153      	str	r3, [r2, #20]
 8000e4a:	4b33      	ldr	r3, [pc, #204]	; (8000f18 <MX_GPIO_Init+0x120>)
 8000e4c:	695b      	ldr	r3, [r3, #20]
 8000e4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e52:	60bb      	str	r3, [r7, #8]
 8000e54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e56:	4b30      	ldr	r3, [pc, #192]	; (8000f18 <MX_GPIO_Init+0x120>)
 8000e58:	695b      	ldr	r3, [r3, #20]
 8000e5a:	4a2f      	ldr	r2, [pc, #188]	; (8000f18 <MX_GPIO_Init+0x120>)
 8000e5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e60:	6153      	str	r3, [r2, #20]
 8000e62:	4b2d      	ldr	r3, [pc, #180]	; (8000f18 <MX_GPIO_Init+0x120>)
 8000e64:	695b      	ldr	r3, [r3, #20]
 8000e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e6a:	607b      	str	r3, [r7, #4]
 8000e6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6e:	4b2a      	ldr	r3, [pc, #168]	; (8000f18 <MX_GPIO_Init+0x120>)
 8000e70:	695b      	ldr	r3, [r3, #20]
 8000e72:	4a29      	ldr	r2, [pc, #164]	; (8000f18 <MX_GPIO_Init+0x120>)
 8000e74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e78:	6153      	str	r3, [r2, #20]
 8000e7a:	4b27      	ldr	r3, [pc, #156]	; (8000f18 <MX_GPIO_Init+0x120>)
 8000e7c:	695b      	ldr	r3, [r3, #20]
 8000e7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e82:	603b      	str	r3, [r7, #0]
 8000e84:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000e86:	2200      	movs	r2, #0
 8000e88:	f64f 7108 	movw	r1, #65288	; 0xff08
 8000e8c:	4823      	ldr	r0, [pc, #140]	; (8000f1c <MX_GPIO_Init+0x124>)
 8000e8e:	f000 fca5 	bl	80017dc <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8000e92:	2200      	movs	r2, #0
 8000e94:	2106      	movs	r1, #6
 8000e96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e9a:	f000 fc9f 	bl	80017dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000e9e:	f64f 7308 	movw	r3, #65288	; 0xff08
 8000ea2:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eac:	2300      	movs	r3, #0
 8000eae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000eb0:	f107 0314 	add.w	r3, r7, #20
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4819      	ldr	r0, [pc, #100]	; (8000f1c <MX_GPIO_Init+0x124>)
 8000eb8:	f000 fb16 	bl	80014e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin */
  GPIO_InitStruct.Pin = MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin;
 8000ebc:	2331      	movs	r3, #49	; 0x31
 8000ebe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000ec0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000ec4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000eca:	f107 0314 	add.w	r3, r7, #20
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4812      	ldr	r0, [pc, #72]	; (8000f1c <MX_GPIO_Init+0x124>)
 8000ed2:	f000 fb09 	bl	80014e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eec:	f000 fafc 	bl	80014e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000ef0:	2306      	movs	r3, #6
 8000ef2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efc:	2300      	movs	r3, #0
 8000efe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f00:	f107 0314 	add.w	r3, r7, #20
 8000f04:	4619      	mov	r1, r3
 8000f06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f0a:	f000 faed 	bl	80014e8 <HAL_GPIO_Init>

}
 8000f0e:	bf00      	nop
 8000f10:	3728      	adds	r7, #40	; 0x28
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40021000 	.word	0x40021000
 8000f1c:	48001000 	.word	0x48001000

08000f20 <StartUpdateLcdTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartUpdateLcdTask */
void StartUpdateLcdTask(void *argument)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	initLcd();
 8000f28:	f7ff fd44 	bl	80009b4 <initLcd>

  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 8000f2c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f30:	f002 fe28 	bl	8003b84 <osDelay>
	updateLcd();
 8000f34:	f7ff fd86 	bl	8000a44 <updateLcd>
	moveHeroRight();
 8000f38:	f7ff fe0c 	bl	8000b54 <moveHeroRight>
    osDelay(1000);
 8000f3c:	e7f6      	b.n	8000f2c <StartUpdateLcdTask+0xc>
	...

08000f40 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a04      	ldr	r2, [pc, #16]	; (8000f60 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d101      	bne.n	8000f56 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000f52:	f000 f9c7 	bl	80012e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40012c00 	.word	0x40012c00

08000f64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f68:	b672      	cpsid	i
}
 8000f6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f6c:	e7fe      	b.n	8000f6c <Error_Handler+0x8>
	...

08000f70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f76:	4b11      	ldr	r3, [pc, #68]	; (8000fbc <HAL_MspInit+0x4c>)
 8000f78:	699b      	ldr	r3, [r3, #24]
 8000f7a:	4a10      	ldr	r2, [pc, #64]	; (8000fbc <HAL_MspInit+0x4c>)
 8000f7c:	f043 0301 	orr.w	r3, r3, #1
 8000f80:	6193      	str	r3, [r2, #24]
 8000f82:	4b0e      	ldr	r3, [pc, #56]	; (8000fbc <HAL_MspInit+0x4c>)
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	f003 0301 	and.w	r3, r3, #1
 8000f8a:	607b      	str	r3, [r7, #4]
 8000f8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f8e:	4b0b      	ldr	r3, [pc, #44]	; (8000fbc <HAL_MspInit+0x4c>)
 8000f90:	69db      	ldr	r3, [r3, #28]
 8000f92:	4a0a      	ldr	r2, [pc, #40]	; (8000fbc <HAL_MspInit+0x4c>)
 8000f94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f98:	61d3      	str	r3, [r2, #28]
 8000f9a:	4b08      	ldr	r3, [pc, #32]	; (8000fbc <HAL_MspInit+0x4c>)
 8000f9c:	69db      	ldr	r3, [r3, #28]
 8000f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fa2:	603b      	str	r3, [r7, #0]
 8000fa4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	210f      	movs	r1, #15
 8000faa:	f06f 0001 	mvn.w	r0, #1
 8000fae:	f000 fa71 	bl	8001494 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	40021000 	.word	0x40021000

08000fc0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b08a      	sub	sp, #40	; 0x28
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc8:	f107 0314 	add.w	r3, r7, #20
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a17      	ldr	r2, [pc, #92]	; (800103c <HAL_I2C_MspInit+0x7c>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d127      	bne.n	8001032 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe2:	4b17      	ldr	r3, [pc, #92]	; (8001040 <HAL_I2C_MspInit+0x80>)
 8000fe4:	695b      	ldr	r3, [r3, #20]
 8000fe6:	4a16      	ldr	r2, [pc, #88]	; (8001040 <HAL_I2C_MspInit+0x80>)
 8000fe8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fec:	6153      	str	r3, [r2, #20]
 8000fee:	4b14      	ldr	r3, [pc, #80]	; (8001040 <HAL_I2C_MspInit+0x80>)
 8000ff0:	695b      	ldr	r3, [r3, #20]
 8000ff2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ff6:	613b      	str	r3, [r7, #16]
 8000ff8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000ffa:	23c0      	movs	r3, #192	; 0xc0
 8000ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ffe:	2312      	movs	r3, #18
 8001000:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001002:	2301      	movs	r3, #1
 8001004:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001006:	2303      	movs	r3, #3
 8001008:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800100a:	2304      	movs	r3, #4
 800100c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	4619      	mov	r1, r3
 8001014:	480b      	ldr	r0, [pc, #44]	; (8001044 <HAL_I2C_MspInit+0x84>)
 8001016:	f000 fa67 	bl	80014e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800101a:	4b09      	ldr	r3, [pc, #36]	; (8001040 <HAL_I2C_MspInit+0x80>)
 800101c:	69db      	ldr	r3, [r3, #28]
 800101e:	4a08      	ldr	r2, [pc, #32]	; (8001040 <HAL_I2C_MspInit+0x80>)
 8001020:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001024:	61d3      	str	r3, [r2, #28]
 8001026:	4b06      	ldr	r3, [pc, #24]	; (8001040 <HAL_I2C_MspInit+0x80>)
 8001028:	69db      	ldr	r3, [r3, #28]
 800102a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001032:	bf00      	nop
 8001034:	3728      	adds	r7, #40	; 0x28
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40005400 	.word	0x40005400
 8001040:	40021000 	.word	0x40021000
 8001044:	48000400 	.word	0x48000400

08001048 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08a      	sub	sp, #40	; 0x28
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001050:	f107 0314 	add.w	r3, r7, #20
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	60da      	str	r2, [r3, #12]
 800105e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a17      	ldr	r2, [pc, #92]	; (80010c4 <HAL_SPI_MspInit+0x7c>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d128      	bne.n	80010bc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800106a:	4b17      	ldr	r3, [pc, #92]	; (80010c8 <HAL_SPI_MspInit+0x80>)
 800106c:	699b      	ldr	r3, [r3, #24]
 800106e:	4a16      	ldr	r2, [pc, #88]	; (80010c8 <HAL_SPI_MspInit+0x80>)
 8001070:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001074:	6193      	str	r3, [r2, #24]
 8001076:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <HAL_SPI_MspInit+0x80>)
 8001078:	699b      	ldr	r3, [r3, #24]
 800107a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800107e:	613b      	str	r3, [r7, #16]
 8001080:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001082:	4b11      	ldr	r3, [pc, #68]	; (80010c8 <HAL_SPI_MspInit+0x80>)
 8001084:	695b      	ldr	r3, [r3, #20]
 8001086:	4a10      	ldr	r2, [pc, #64]	; (80010c8 <HAL_SPI_MspInit+0x80>)
 8001088:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800108c:	6153      	str	r3, [r2, #20]
 800108e:	4b0e      	ldr	r3, [pc, #56]	; (80010c8 <HAL_SPI_MspInit+0x80>)
 8001090:	695b      	ldr	r3, [r3, #20]
 8001092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 800109a:	23e0      	movs	r3, #224	; 0xe0
 800109c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109e:	2302      	movs	r3, #2
 80010a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010a6:	2303      	movs	r3, #3
 80010a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010aa:	2305      	movs	r3, #5
 80010ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ae:	f107 0314 	add.w	r3, r7, #20
 80010b2:	4619      	mov	r1, r3
 80010b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010b8:	f000 fa16 	bl	80014e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80010bc:	bf00      	nop
 80010be:	3728      	adds	r7, #40	; 0x28
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	40013000 	.word	0x40013000
 80010c8:	40021000 	.word	0x40021000

080010cc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	; 0x28
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	f107 0314 	add.w	r3, r7, #20
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a18      	ldr	r2, [pc, #96]	; (800114c <HAL_PCD_MspInit+0x80>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d129      	bne.n	8001142 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ee:	4b18      	ldr	r3, [pc, #96]	; (8001150 <HAL_PCD_MspInit+0x84>)
 80010f0:	695b      	ldr	r3, [r3, #20]
 80010f2:	4a17      	ldr	r2, [pc, #92]	; (8001150 <HAL_PCD_MspInit+0x84>)
 80010f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010f8:	6153      	str	r3, [r2, #20]
 80010fa:	4b15      	ldr	r3, [pc, #84]	; (8001150 <HAL_PCD_MspInit+0x84>)
 80010fc:	695b      	ldr	r3, [r3, #20]
 80010fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001102:	613b      	str	r3, [r7, #16]
 8001104:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8001106:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800110a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110c:	2302      	movs	r3, #2
 800110e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001114:	2303      	movs	r3, #3
 8001116:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001118:	230e      	movs	r3, #14
 800111a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	4619      	mov	r1, r3
 8001122:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001126:	f000 f9df 	bl	80014e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800112a:	4b09      	ldr	r3, [pc, #36]	; (8001150 <HAL_PCD_MspInit+0x84>)
 800112c:	69db      	ldr	r3, [r3, #28]
 800112e:	4a08      	ldr	r2, [pc, #32]	; (8001150 <HAL_PCD_MspInit+0x84>)
 8001130:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001134:	61d3      	str	r3, [r2, #28]
 8001136:	4b06      	ldr	r3, [pc, #24]	; (8001150 <HAL_PCD_MspInit+0x84>)
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8001142:	bf00      	nop
 8001144:	3728      	adds	r7, #40	; 0x28
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	40005c00 	.word	0x40005c00
 8001150:	40021000 	.word	0x40021000

08001154 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b08c      	sub	sp, #48	; 0x30
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800115c:	2300      	movs	r3, #0
 800115e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001160:	2300      	movs	r3, #0
 8001162:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8001164:	2200      	movs	r2, #0
 8001166:	6879      	ldr	r1, [r7, #4]
 8001168:	2019      	movs	r0, #25
 800116a:	f000 f993 	bl	8001494 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800116e:	2019      	movs	r0, #25
 8001170:	f000 f9ac 	bl	80014cc <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001174:	4b1e      	ldr	r3, [pc, #120]	; (80011f0 <HAL_InitTick+0x9c>)
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	4a1d      	ldr	r2, [pc, #116]	; (80011f0 <HAL_InitTick+0x9c>)
 800117a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800117e:	6193      	str	r3, [r2, #24]
 8001180:	4b1b      	ldr	r3, [pc, #108]	; (80011f0 <HAL_InitTick+0x9c>)
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800118c:	f107 0210 	add.w	r2, r7, #16
 8001190:	f107 0314 	add.w	r3, r7, #20
 8001194:	4611      	mov	r1, r2
 8001196:	4618      	mov	r0, r3
 8001198:	f001 fe58 	bl	8002e4c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800119c:	f001 fe34 	bl	8002e08 <HAL_RCC_GetPCLK2Freq>
 80011a0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011a4:	4a13      	ldr	r2, [pc, #76]	; (80011f4 <HAL_InitTick+0xa0>)
 80011a6:	fba2 2303 	umull	r2, r3, r2, r3
 80011aa:	0c9b      	lsrs	r3, r3, #18
 80011ac:	3b01      	subs	r3, #1
 80011ae:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80011b0:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <HAL_InitTick+0xa4>)
 80011b2:	4a12      	ldr	r2, [pc, #72]	; (80011fc <HAL_InitTick+0xa8>)
 80011b4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <HAL_InitTick+0xa4>)
 80011b8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80011bc:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80011be:	4a0e      	ldr	r2, [pc, #56]	; (80011f8 <HAL_InitTick+0xa4>)
 80011c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011c2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80011c4:	4b0c      	ldr	r3, [pc, #48]	; (80011f8 <HAL_InitTick+0xa4>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ca:	4b0b      	ldr	r3, [pc, #44]	; (80011f8 <HAL_InitTick+0xa4>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80011d0:	4809      	ldr	r0, [pc, #36]	; (80011f8 <HAL_InitTick+0xa4>)
 80011d2:	f002 f8c8 	bl	8003366 <HAL_TIM_Base_Init>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d104      	bne.n	80011e6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80011dc:	4806      	ldr	r0, [pc, #24]	; (80011f8 <HAL_InitTick+0xa4>)
 80011de:	f002 f923 	bl	8003428 <HAL_TIM_Base_Start_IT>
 80011e2:	4603      	mov	r3, r0
 80011e4:	e000      	b.n	80011e8 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3730      	adds	r7, #48	; 0x30
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	40021000 	.word	0x40021000
 80011f4:	431bde83 	.word	0x431bde83
 80011f8:	200020d0 	.word	0x200020d0
 80011fc:	40012c00 	.word	0x40012c00

08001200 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001204:	e7fe      	b.n	8001204 <NMI_Handler+0x4>

08001206 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001206:	b480      	push	{r7}
 8001208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800120a:	e7fe      	b.n	800120a <HardFault_Handler+0x4>

0800120c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001210:	e7fe      	b.n	8001210 <MemManage_Handler+0x4>

08001212 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001212:	b480      	push	{r7}
 8001214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001216:	e7fe      	b.n	8001216 <BusFault_Handler+0x4>

08001218 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800121c:	e7fe      	b.n	800121c <UsageFault_Handler+0x4>

0800121e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800121e:	b480      	push	{r7}
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001230:	4802      	ldr	r0, [pc, #8]	; (800123c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001232:	f002 f963 	bl	80034fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	200020d0 	.word	0x200020d0

08001240 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001244:	4b06      	ldr	r3, [pc, #24]	; (8001260 <SystemInit+0x20>)
 8001246:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800124a:	4a05      	ldr	r2, [pc, #20]	; (8001260 <SystemInit+0x20>)
 800124c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001250:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	e000ed00 	.word	0xe000ed00

08001264 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001264:	f8df d034 	ldr.w	sp, [pc, #52]	; 800129c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001268:	480d      	ldr	r0, [pc, #52]	; (80012a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800126a:	490e      	ldr	r1, [pc, #56]	; (80012a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800126c:	4a0e      	ldr	r2, [pc, #56]	; (80012a8 <LoopForever+0xe>)
  movs r3, #0
 800126e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001270:	e002      	b.n	8001278 <LoopCopyDataInit>

08001272 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001272:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001274:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001276:	3304      	adds	r3, #4

08001278 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001278:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800127a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800127c:	d3f9      	bcc.n	8001272 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800127e:	4a0b      	ldr	r2, [pc, #44]	; (80012ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001280:	4c0b      	ldr	r4, [pc, #44]	; (80012b0 <LoopForever+0x16>)
  movs r3, #0
 8001282:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001284:	e001      	b.n	800128a <LoopFillZerobss>

08001286 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001286:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001288:	3204      	adds	r2, #4

0800128a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800128a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800128c:	d3fb      	bcc.n	8001286 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800128e:	f7ff ffd7 	bl	8001240 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001292:	f005 fd53 	bl	8006d3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001296:	f7ff fc81 	bl	8000b9c <main>

0800129a <LoopForever>:

LoopForever:
    b LoopForever
 800129a:	e7fe      	b.n	800129a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800129c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80012a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012a4:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 80012a8:	08007060 	.word	0x08007060
  ldr r2, =_sbss
 80012ac:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 80012b0:	2000216c 	.word	0x2000216c

080012b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012b4:	e7fe      	b.n	80012b4 <ADC1_2_IRQHandler>
	...

080012b8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012bc:	4b08      	ldr	r3, [pc, #32]	; (80012e0 <HAL_Init+0x28>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a07      	ldr	r2, [pc, #28]	; (80012e0 <HAL_Init+0x28>)
 80012c2:	f043 0310 	orr.w	r3, r3, #16
 80012c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012c8:	2003      	movs	r0, #3
 80012ca:	f000 f8d8 	bl	800147e <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ce:	200f      	movs	r0, #15
 80012d0:	f7ff ff40 	bl	8001154 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012d4:	f7ff fe4c 	bl	8000f70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012d8:	2300      	movs	r3, #0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40022000 	.word	0x40022000

080012e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012e8:	4b06      	ldr	r3, [pc, #24]	; (8001304 <HAL_IncTick+0x20>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	461a      	mov	r2, r3
 80012ee:	4b06      	ldr	r3, [pc, #24]	; (8001308 <HAL_IncTick+0x24>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4413      	add	r3, r2
 80012f4:	4a04      	ldr	r2, [pc, #16]	; (8001308 <HAL_IncTick+0x24>)
 80012f6:	6013      	str	r3, [r2, #0]
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	20000164 	.word	0x20000164
 8001308:	2000211c 	.word	0x2000211c

0800130c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001310:	4b03      	ldr	r3, [pc, #12]	; (8001320 <HAL_GetTick+0x14>)
 8001312:	681b      	ldr	r3, [r3, #0]
}
 8001314:	4618      	mov	r0, r3
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	2000211c 	.word	0x2000211c

08001324 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001324:	b480      	push	{r7}
 8001326:	b085      	sub	sp, #20
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	f003 0307 	and.w	r3, r3, #7
 8001332:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001334:	4b0c      	ldr	r3, [pc, #48]	; (8001368 <__NVIC_SetPriorityGrouping+0x44>)
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800133a:	68ba      	ldr	r2, [r7, #8]
 800133c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001340:	4013      	ands	r3, r2
 8001342:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800134c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001350:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001354:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001356:	4a04      	ldr	r2, [pc, #16]	; (8001368 <__NVIC_SetPriorityGrouping+0x44>)
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	60d3      	str	r3, [r2, #12]
}
 800135c:	bf00      	nop
 800135e:	3714      	adds	r7, #20
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001370:	4b04      	ldr	r3, [pc, #16]	; (8001384 <__NVIC_GetPriorityGrouping+0x18>)
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	0a1b      	lsrs	r3, r3, #8
 8001376:	f003 0307 	and.w	r3, r3, #7
}
 800137a:	4618      	mov	r0, r3
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr
 8001384:	e000ed00 	.word	0xe000ed00

08001388 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001396:	2b00      	cmp	r3, #0
 8001398:	db0b      	blt.n	80013b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	f003 021f 	and.w	r2, r3, #31
 80013a0:	4907      	ldr	r1, [pc, #28]	; (80013c0 <__NVIC_EnableIRQ+0x38>)
 80013a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a6:	095b      	lsrs	r3, r3, #5
 80013a8:	2001      	movs	r0, #1
 80013aa:	fa00 f202 	lsl.w	r2, r0, r2
 80013ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	e000e100 	.word	0xe000e100

080013c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	6039      	str	r1, [r7, #0]
 80013ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	db0a      	blt.n	80013ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	b2da      	uxtb	r2, r3
 80013dc:	490c      	ldr	r1, [pc, #48]	; (8001410 <__NVIC_SetPriority+0x4c>)
 80013de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e2:	0112      	lsls	r2, r2, #4
 80013e4:	b2d2      	uxtb	r2, r2
 80013e6:	440b      	add	r3, r1
 80013e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013ec:	e00a      	b.n	8001404 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	b2da      	uxtb	r2, r3
 80013f2:	4908      	ldr	r1, [pc, #32]	; (8001414 <__NVIC_SetPriority+0x50>)
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	f003 030f 	and.w	r3, r3, #15
 80013fa:	3b04      	subs	r3, #4
 80013fc:	0112      	lsls	r2, r2, #4
 80013fe:	b2d2      	uxtb	r2, r2
 8001400:	440b      	add	r3, r1
 8001402:	761a      	strb	r2, [r3, #24]
}
 8001404:	bf00      	nop
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	e000e100 	.word	0xe000e100
 8001414:	e000ed00 	.word	0xe000ed00

08001418 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001418:	b480      	push	{r7}
 800141a:	b089      	sub	sp, #36	; 0x24
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	60b9      	str	r1, [r7, #8]
 8001422:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f003 0307 	and.w	r3, r3, #7
 800142a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800142c:	69fb      	ldr	r3, [r7, #28]
 800142e:	f1c3 0307 	rsb	r3, r3, #7
 8001432:	2b04      	cmp	r3, #4
 8001434:	bf28      	it	cs
 8001436:	2304      	movcs	r3, #4
 8001438:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	3304      	adds	r3, #4
 800143e:	2b06      	cmp	r3, #6
 8001440:	d902      	bls.n	8001448 <NVIC_EncodePriority+0x30>
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	3b03      	subs	r3, #3
 8001446:	e000      	b.n	800144a <NVIC_EncodePriority+0x32>
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800144c:	f04f 32ff 	mov.w	r2, #4294967295
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	43da      	mvns	r2, r3
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	401a      	ands	r2, r3
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001460:	f04f 31ff 	mov.w	r1, #4294967295
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	fa01 f303 	lsl.w	r3, r1, r3
 800146a:	43d9      	mvns	r1, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001470:	4313      	orrs	r3, r2
         );
}
 8001472:	4618      	mov	r0, r3
 8001474:	3724      	adds	r7, #36	; 0x24
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr

0800147e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	b082      	sub	sp, #8
 8001482:	af00      	add	r7, sp, #0
 8001484:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f7ff ff4c 	bl	8001324 <__NVIC_SetPriorityGrouping>
}
 800148c:	bf00      	nop
 800148e:	3708      	adds	r7, #8
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}

08001494 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b086      	sub	sp, #24
 8001498:	af00      	add	r7, sp, #0
 800149a:	4603      	mov	r3, r0
 800149c:	60b9      	str	r1, [r7, #8]
 800149e:	607a      	str	r2, [r7, #4]
 80014a0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014a2:	2300      	movs	r3, #0
 80014a4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014a6:	f7ff ff61 	bl	800136c <__NVIC_GetPriorityGrouping>
 80014aa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	68b9      	ldr	r1, [r7, #8]
 80014b0:	6978      	ldr	r0, [r7, #20]
 80014b2:	f7ff ffb1 	bl	8001418 <NVIC_EncodePriority>
 80014b6:	4602      	mov	r2, r0
 80014b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014bc:	4611      	mov	r1, r2
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff ff80 	bl	80013c4 <__NVIC_SetPriority>
}
 80014c4:	bf00      	nop
 80014c6:	3718      	adds	r7, #24
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}

080014cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff ff54 	bl	8001388 <__NVIC_EnableIRQ>
}
 80014e0:	bf00      	nop
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b087      	sub	sp, #28
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014f2:	2300      	movs	r3, #0
 80014f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014f6:	e154      	b.n	80017a2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	2101      	movs	r1, #1
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	fa01 f303 	lsl.w	r3, r1, r3
 8001504:	4013      	ands	r3, r2
 8001506:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	2b00      	cmp	r3, #0
 800150c:	f000 8146 	beq.w	800179c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f003 0303 	and.w	r3, r3, #3
 8001518:	2b01      	cmp	r3, #1
 800151a:	d005      	beq.n	8001528 <HAL_GPIO_Init+0x40>
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f003 0303 	and.w	r3, r3, #3
 8001524:	2b02      	cmp	r3, #2
 8001526:	d130      	bne.n	800158a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	2203      	movs	r2, #3
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	43db      	mvns	r3, r3
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	4013      	ands	r3, r2
 800153e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	68da      	ldr	r2, [r3, #12]
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	693a      	ldr	r2, [r7, #16]
 800154e:	4313      	orrs	r3, r2
 8001550:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	693a      	ldr	r2, [r7, #16]
 8001556:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800155e:	2201      	movs	r2, #1
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	fa02 f303 	lsl.w	r3, r2, r3
 8001566:	43db      	mvns	r3, r3
 8001568:	693a      	ldr	r2, [r7, #16]
 800156a:	4013      	ands	r3, r2
 800156c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	091b      	lsrs	r3, r3, #4
 8001574:	f003 0201 	and.w	r2, r3, #1
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	fa02 f303 	lsl.w	r3, r2, r3
 800157e:	693a      	ldr	r2, [r7, #16]
 8001580:	4313      	orrs	r3, r2
 8001582:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f003 0303 	and.w	r3, r3, #3
 8001592:	2b03      	cmp	r3, #3
 8001594:	d017      	beq.n	80015c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	68db      	ldr	r3, [r3, #12]
 800159a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	2203      	movs	r2, #3
 80015a2:	fa02 f303 	lsl.w	r3, r2, r3
 80015a6:	43db      	mvns	r3, r3
 80015a8:	693a      	ldr	r2, [r7, #16]
 80015aa:	4013      	ands	r3, r2
 80015ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	689a      	ldr	r2, [r3, #8]
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	693a      	ldr	r2, [r7, #16]
 80015bc:	4313      	orrs	r3, r2
 80015be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f003 0303 	and.w	r3, r3, #3
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d123      	bne.n	800161a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	08da      	lsrs	r2, r3, #3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	3208      	adds	r2, #8
 80015da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	f003 0307 	and.w	r3, r3, #7
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	220f      	movs	r2, #15
 80015ea:	fa02 f303 	lsl.w	r3, r2, r3
 80015ee:	43db      	mvns	r3, r3
 80015f0:	693a      	ldr	r2, [r7, #16]
 80015f2:	4013      	ands	r3, r2
 80015f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	691a      	ldr	r2, [r3, #16]
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	f003 0307 	and.w	r3, r3, #7
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	4313      	orrs	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	08da      	lsrs	r2, r3, #3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	3208      	adds	r2, #8
 8001614:	6939      	ldr	r1, [r7, #16]
 8001616:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	2203      	movs	r2, #3
 8001626:	fa02 f303 	lsl.w	r3, r2, r3
 800162a:	43db      	mvns	r3, r3
 800162c:	693a      	ldr	r2, [r7, #16]
 800162e:	4013      	ands	r3, r2
 8001630:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f003 0203 	and.w	r2, r3, #3
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	fa02 f303 	lsl.w	r3, r2, r3
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	4313      	orrs	r3, r2
 8001646:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001656:	2b00      	cmp	r3, #0
 8001658:	f000 80a0 	beq.w	800179c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800165c:	4b58      	ldr	r3, [pc, #352]	; (80017c0 <HAL_GPIO_Init+0x2d8>)
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	4a57      	ldr	r2, [pc, #348]	; (80017c0 <HAL_GPIO_Init+0x2d8>)
 8001662:	f043 0301 	orr.w	r3, r3, #1
 8001666:	6193      	str	r3, [r2, #24]
 8001668:	4b55      	ldr	r3, [pc, #340]	; (80017c0 <HAL_GPIO_Init+0x2d8>)
 800166a:	699b      	ldr	r3, [r3, #24]
 800166c:	f003 0301 	and.w	r3, r3, #1
 8001670:	60bb      	str	r3, [r7, #8]
 8001672:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001674:	4a53      	ldr	r2, [pc, #332]	; (80017c4 <HAL_GPIO_Init+0x2dc>)
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	089b      	lsrs	r3, r3, #2
 800167a:	3302      	adds	r3, #2
 800167c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001680:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	f003 0303 	and.w	r3, r3, #3
 8001688:	009b      	lsls	r3, r3, #2
 800168a:	220f      	movs	r2, #15
 800168c:	fa02 f303 	lsl.w	r3, r2, r3
 8001690:	43db      	mvns	r3, r3
 8001692:	693a      	ldr	r2, [r7, #16]
 8001694:	4013      	ands	r3, r2
 8001696:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800169e:	d019      	beq.n	80016d4 <HAL_GPIO_Init+0x1ec>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4a49      	ldr	r2, [pc, #292]	; (80017c8 <HAL_GPIO_Init+0x2e0>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d013      	beq.n	80016d0 <HAL_GPIO_Init+0x1e8>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	4a48      	ldr	r2, [pc, #288]	; (80017cc <HAL_GPIO_Init+0x2e4>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d00d      	beq.n	80016cc <HAL_GPIO_Init+0x1e4>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	4a47      	ldr	r2, [pc, #284]	; (80017d0 <HAL_GPIO_Init+0x2e8>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d007      	beq.n	80016c8 <HAL_GPIO_Init+0x1e0>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	4a46      	ldr	r2, [pc, #280]	; (80017d4 <HAL_GPIO_Init+0x2ec>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d101      	bne.n	80016c4 <HAL_GPIO_Init+0x1dc>
 80016c0:	2304      	movs	r3, #4
 80016c2:	e008      	b.n	80016d6 <HAL_GPIO_Init+0x1ee>
 80016c4:	2305      	movs	r3, #5
 80016c6:	e006      	b.n	80016d6 <HAL_GPIO_Init+0x1ee>
 80016c8:	2303      	movs	r3, #3
 80016ca:	e004      	b.n	80016d6 <HAL_GPIO_Init+0x1ee>
 80016cc:	2302      	movs	r3, #2
 80016ce:	e002      	b.n	80016d6 <HAL_GPIO_Init+0x1ee>
 80016d0:	2301      	movs	r3, #1
 80016d2:	e000      	b.n	80016d6 <HAL_GPIO_Init+0x1ee>
 80016d4:	2300      	movs	r3, #0
 80016d6:	697a      	ldr	r2, [r7, #20]
 80016d8:	f002 0203 	and.w	r2, r2, #3
 80016dc:	0092      	lsls	r2, r2, #2
 80016de:	4093      	lsls	r3, r2
 80016e0:	693a      	ldr	r2, [r7, #16]
 80016e2:	4313      	orrs	r3, r2
 80016e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80016e6:	4937      	ldr	r1, [pc, #220]	; (80017c4 <HAL_GPIO_Init+0x2dc>)
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	089b      	lsrs	r3, r3, #2
 80016ec:	3302      	adds	r3, #2
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016f4:	4b38      	ldr	r3, [pc, #224]	; (80017d8 <HAL_GPIO_Init+0x2f0>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	43db      	mvns	r3, r3
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	4013      	ands	r3, r2
 8001702:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d003      	beq.n	8001718 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001710:	693a      	ldr	r2, [r7, #16]
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	4313      	orrs	r3, r2
 8001716:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001718:	4a2f      	ldr	r2, [pc, #188]	; (80017d8 <HAL_GPIO_Init+0x2f0>)
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800171e:	4b2e      	ldr	r3, [pc, #184]	; (80017d8 <HAL_GPIO_Init+0x2f0>)
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	43db      	mvns	r3, r3
 8001728:	693a      	ldr	r2, [r7, #16]
 800172a:	4013      	ands	r3, r2
 800172c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d003      	beq.n	8001742 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800173a:	693a      	ldr	r2, [r7, #16]
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	4313      	orrs	r3, r2
 8001740:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001742:	4a25      	ldr	r2, [pc, #148]	; (80017d8 <HAL_GPIO_Init+0x2f0>)
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001748:	4b23      	ldr	r3, [pc, #140]	; (80017d8 <HAL_GPIO_Init+0x2f0>)
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	43db      	mvns	r3, r3
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	4013      	ands	r3, r2
 8001756:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001760:	2b00      	cmp	r3, #0
 8001762:	d003      	beq.n	800176c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	4313      	orrs	r3, r2
 800176a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800176c:	4a1a      	ldr	r2, [pc, #104]	; (80017d8 <HAL_GPIO_Init+0x2f0>)
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001772:	4b19      	ldr	r3, [pc, #100]	; (80017d8 <HAL_GPIO_Init+0x2f0>)
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	43db      	mvns	r3, r3
 800177c:	693a      	ldr	r2, [r7, #16]
 800177e:	4013      	ands	r3, r2
 8001780:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d003      	beq.n	8001796 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	4313      	orrs	r3, r2
 8001794:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001796:	4a10      	ldr	r2, [pc, #64]	; (80017d8 <HAL_GPIO_Init+0x2f0>)
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	3301      	adds	r3, #1
 80017a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	fa22 f303 	lsr.w	r3, r2, r3
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	f47f aea3 	bne.w	80014f8 <HAL_GPIO_Init+0x10>
  }
}
 80017b2:	bf00      	nop
 80017b4:	bf00      	nop
 80017b6:	371c      	adds	r7, #28
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	40021000 	.word	0x40021000
 80017c4:	40010000 	.word	0x40010000
 80017c8:	48000400 	.word	0x48000400
 80017cc:	48000800 	.word	0x48000800
 80017d0:	48000c00 	.word	0x48000c00
 80017d4:	48001000 	.word	0x48001000
 80017d8:	40010400 	.word	0x40010400

080017dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	460b      	mov	r3, r1
 80017e6:	807b      	strh	r3, [r7, #2]
 80017e8:	4613      	mov	r3, r2
 80017ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017ec:	787b      	ldrb	r3, [r7, #1]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d003      	beq.n	80017fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017f2:	887a      	ldrh	r2, [r7, #2]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017f8:	e002      	b.n	8001800 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017fa:	887a      	ldrh	r2, [r7, #2]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001800:	bf00      	nop
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d101      	bne.n	800181e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e081      	b.n	8001922 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001824:	b2db      	uxtb	r3, r3
 8001826:	2b00      	cmp	r3, #0
 8001828:	d106      	bne.n	8001838 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7ff fbc4 	bl	8000fc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2224      	movs	r2, #36	; 0x24
 800183c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f022 0201 	bic.w	r2, r2, #1
 800184e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685a      	ldr	r2, [r3, #4]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800185c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	689a      	ldr	r2, [r3, #8]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800186c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	68db      	ldr	r3, [r3, #12]
 8001872:	2b01      	cmp	r3, #1
 8001874:	d107      	bne.n	8001886 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	689a      	ldr	r2, [r3, #8]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	e006      	b.n	8001894 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	689a      	ldr	r2, [r3, #8]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001892:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	2b02      	cmp	r3, #2
 800189a:	d104      	bne.n	80018a6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80018a4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	687a      	ldr	r2, [r7, #4]
 80018ae:	6812      	ldr	r2, [r2, #0]
 80018b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018b8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	68da      	ldr	r2, [r3, #12]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80018c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	691a      	ldr	r2, [r3, #16]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	695b      	ldr	r3, [r3, #20]
 80018d2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	699b      	ldr	r3, [r3, #24]
 80018da:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	430a      	orrs	r2, r1
 80018e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	69d9      	ldr	r1, [r3, #28]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6a1a      	ldr	r2, [r3, #32]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	430a      	orrs	r2, r1
 80018f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f042 0201 	orr.w	r2, r2, #1
 8001902:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2200      	movs	r2, #0
 8001908:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2220      	movs	r2, #32
 800190e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2200      	movs	r2, #0
 8001916:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2200      	movs	r2, #0
 800191c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800192a:	b480      	push	{r7}
 800192c:	b083      	sub	sp, #12
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
 8001932:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800193a:	b2db      	uxtb	r3, r3
 800193c:	2b20      	cmp	r3, #32
 800193e:	d138      	bne.n	80019b2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001946:	2b01      	cmp	r3, #1
 8001948:	d101      	bne.n	800194e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800194a:	2302      	movs	r3, #2
 800194c:	e032      	b.n	80019b4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2201      	movs	r2, #1
 8001952:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2224      	movs	r2, #36	; 0x24
 800195a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f022 0201 	bic.w	r2, r2, #1
 800196c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800197c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	6819      	ldr	r1, [r3, #0]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	683a      	ldr	r2, [r7, #0]
 800198a:	430a      	orrs	r2, r1
 800198c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f042 0201 	orr.w	r2, r2, #1
 800199c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2220      	movs	r2, #32
 80019a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2200      	movs	r2, #0
 80019aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80019ae:	2300      	movs	r3, #0
 80019b0:	e000      	b.n	80019b4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80019b2:	2302      	movs	r3, #2
  }
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	2b20      	cmp	r3, #32
 80019d4:	d139      	bne.n	8001a4a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d101      	bne.n	80019e4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80019e0:	2302      	movs	r3, #2
 80019e2:	e033      	b.n	8001a4c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2201      	movs	r2, #1
 80019e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2224      	movs	r2, #36	; 0x24
 80019f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f022 0201 	bic.w	r2, r2, #1
 8001a02:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001a12:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	021b      	lsls	r3, r3, #8
 8001a18:	68fa      	ldr	r2, [r7, #12]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	68fa      	ldr	r2, [r7, #12]
 8001a24:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f042 0201 	orr.w	r2, r2, #1
 8001a34:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2220      	movs	r2, #32
 8001a3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2200      	movs	r2, #0
 8001a42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001a46:	2300      	movs	r3, #0
 8001a48:	e000      	b.n	8001a4c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001a4a:	2302      	movs	r3, #2
  }
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3714      	adds	r7, #20
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001a58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a5a:	b08b      	sub	sp, #44	; 0x2c
 8001a5c:	af06      	add	r7, sp, #24
 8001a5e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e0d0      	b.n	8001c0c <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d106      	bne.n	8001a84 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7ff fb24 	bl	80010cc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2203      	movs	r2, #3
 8001a88:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f001 ff29 	bl	80038e8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a96:	2300      	movs	r3, #0
 8001a98:	73fb      	strb	r3, [r7, #15]
 8001a9a:	e04c      	b.n	8001b36 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001a9c:	7bfb      	ldrb	r3, [r7, #15]
 8001a9e:	6879      	ldr	r1, [r7, #4]
 8001aa0:	1c5a      	adds	r2, r3, #1
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	4413      	add	r3, r2
 8001aa8:	00db      	lsls	r3, r3, #3
 8001aaa:	440b      	add	r3, r1
 8001aac:	3301      	adds	r3, #1
 8001aae:	2201      	movs	r2, #1
 8001ab0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001ab2:	7bfb      	ldrb	r3, [r7, #15]
 8001ab4:	6879      	ldr	r1, [r7, #4]
 8001ab6:	1c5a      	adds	r2, r3, #1
 8001ab8:	4613      	mov	r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	4413      	add	r3, r2
 8001abe:	00db      	lsls	r3, r3, #3
 8001ac0:	440b      	add	r3, r1
 8001ac2:	7bfa      	ldrb	r2, [r7, #15]
 8001ac4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001ac6:	7bfa      	ldrb	r2, [r7, #15]
 8001ac8:	7bfb      	ldrb	r3, [r7, #15]
 8001aca:	b298      	uxth	r0, r3
 8001acc:	6879      	ldr	r1, [r7, #4]
 8001ace:	4613      	mov	r3, r2
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	4413      	add	r3, r2
 8001ad4:	00db      	lsls	r3, r3, #3
 8001ad6:	440b      	add	r3, r1
 8001ad8:	3336      	adds	r3, #54	; 0x36
 8001ada:	4602      	mov	r2, r0
 8001adc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001ade:	7bfb      	ldrb	r3, [r7, #15]
 8001ae0:	6879      	ldr	r1, [r7, #4]
 8001ae2:	1c5a      	adds	r2, r3, #1
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	4413      	add	r3, r2
 8001aea:	00db      	lsls	r3, r3, #3
 8001aec:	440b      	add	r3, r1
 8001aee:	3303      	adds	r3, #3
 8001af0:	2200      	movs	r2, #0
 8001af2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001af4:	7bfa      	ldrb	r2, [r7, #15]
 8001af6:	6879      	ldr	r1, [r7, #4]
 8001af8:	4613      	mov	r3, r2
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	4413      	add	r3, r2
 8001afe:	00db      	lsls	r3, r3, #3
 8001b00:	440b      	add	r3, r1
 8001b02:	3338      	adds	r3, #56	; 0x38
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001b08:	7bfa      	ldrb	r2, [r7, #15]
 8001b0a:	6879      	ldr	r1, [r7, #4]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	4413      	add	r3, r2
 8001b12:	00db      	lsls	r3, r3, #3
 8001b14:	440b      	add	r3, r1
 8001b16:	333c      	adds	r3, #60	; 0x3c
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001b1c:	7bfa      	ldrb	r2, [r7, #15]
 8001b1e:	6879      	ldr	r1, [r7, #4]
 8001b20:	4613      	mov	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	4413      	add	r3, r2
 8001b26:	00db      	lsls	r3, r3, #3
 8001b28:	440b      	add	r3, r1
 8001b2a:	3340      	adds	r3, #64	; 0x40
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b30:	7bfb      	ldrb	r3, [r7, #15]
 8001b32:	3301      	adds	r3, #1
 8001b34:	73fb      	strb	r3, [r7, #15]
 8001b36:	7bfa      	ldrb	r2, [r7, #15]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d3ad      	bcc.n	8001a9c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b40:	2300      	movs	r3, #0
 8001b42:	73fb      	strb	r3, [r7, #15]
 8001b44:	e044      	b.n	8001bd0 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001b46:	7bfa      	ldrb	r2, [r7, #15]
 8001b48:	6879      	ldr	r1, [r7, #4]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	4413      	add	r3, r2
 8001b50:	00db      	lsls	r3, r3, #3
 8001b52:	440b      	add	r3, r1
 8001b54:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001b58:	2200      	movs	r2, #0
 8001b5a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001b5c:	7bfa      	ldrb	r2, [r7, #15]
 8001b5e:	6879      	ldr	r1, [r7, #4]
 8001b60:	4613      	mov	r3, r2
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	4413      	add	r3, r2
 8001b66:	00db      	lsls	r3, r3, #3
 8001b68:	440b      	add	r3, r1
 8001b6a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001b6e:	7bfa      	ldrb	r2, [r7, #15]
 8001b70:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001b72:	7bfa      	ldrb	r2, [r7, #15]
 8001b74:	6879      	ldr	r1, [r7, #4]
 8001b76:	4613      	mov	r3, r2
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	4413      	add	r3, r2
 8001b7c:	00db      	lsls	r3, r3, #3
 8001b7e:	440b      	add	r3, r1
 8001b80:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001b84:	2200      	movs	r2, #0
 8001b86:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b88:	7bfa      	ldrb	r2, [r7, #15]
 8001b8a:	6879      	ldr	r1, [r7, #4]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	4413      	add	r3, r2
 8001b92:	00db      	lsls	r3, r3, #3
 8001b94:	440b      	add	r3, r1
 8001b96:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001b9e:	7bfa      	ldrb	r2, [r7, #15]
 8001ba0:	6879      	ldr	r1, [r7, #4]
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	4413      	add	r3, r2
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	440b      	add	r3, r1
 8001bac:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001bb4:	7bfa      	ldrb	r2, [r7, #15]
 8001bb6:	6879      	ldr	r1, [r7, #4]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	4413      	add	r3, r2
 8001bbe:	00db      	lsls	r3, r3, #3
 8001bc0:	440b      	add	r3, r1
 8001bc2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bca:	7bfb      	ldrb	r3, [r7, #15]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	73fb      	strb	r3, [r7, #15]
 8001bd0:	7bfa      	ldrb	r2, [r7, #15]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d3b5      	bcc.n	8001b46 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	603b      	str	r3, [r7, #0]
 8001be0:	687e      	ldr	r6, [r7, #4]
 8001be2:	466d      	mov	r5, sp
 8001be4:	f106 0410 	add.w	r4, r6, #16
 8001be8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bec:	6823      	ldr	r3, [r4, #0]
 8001bee:	602b      	str	r3, [r5, #0]
 8001bf0:	1d33      	adds	r3, r6, #4
 8001bf2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bf4:	6838      	ldr	r0, [r7, #0]
 8001bf6:	f001 fe92 	bl	800391e <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2201      	movs	r2, #1
 8001c06:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3714      	adds	r7, #20
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001c14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	1d3b      	adds	r3, r7, #4
 8001c1e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c20:	1d3b      	adds	r3, r7, #4
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d102      	bne.n	8001c2e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	f000 bef4 	b.w	8002a16 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c2e:	1d3b      	adds	r3, r7, #4
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f000 816a 	beq.w	8001f12 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001c3e:	4bb3      	ldr	r3, [pc, #716]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f003 030c 	and.w	r3, r3, #12
 8001c46:	2b04      	cmp	r3, #4
 8001c48:	d00c      	beq.n	8001c64 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c4a:	4bb0      	ldr	r3, [pc, #704]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f003 030c 	and.w	r3, r3, #12
 8001c52:	2b08      	cmp	r3, #8
 8001c54:	d159      	bne.n	8001d0a <HAL_RCC_OscConfig+0xf6>
 8001c56:	4bad      	ldr	r3, [pc, #692]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c62:	d152      	bne.n	8001d0a <HAL_RCC_OscConfig+0xf6>
 8001c64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c68:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c6c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001c70:	fa93 f3a3 	rbit	r3, r3
 8001c74:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c78:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c7c:	fab3 f383 	clz	r3, r3
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	095b      	lsrs	r3, r3, #5
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	f043 0301 	orr.w	r3, r3, #1
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d102      	bne.n	8001c96 <HAL_RCC_OscConfig+0x82>
 8001c90:	4b9e      	ldr	r3, [pc, #632]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	e015      	b.n	8001cc2 <HAL_RCC_OscConfig+0xae>
 8001c96:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c9a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c9e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001ca2:	fa93 f3a3 	rbit	r3, r3
 8001ca6:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001caa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cae:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001cb2:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001cb6:	fa93 f3a3 	rbit	r3, r3
 8001cba:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001cbe:	4b93      	ldr	r3, [pc, #588]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001cc6:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001cca:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001cce:	fa92 f2a2 	rbit	r2, r2
 8001cd2:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001cd6:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001cda:	fab2 f282 	clz	r2, r2
 8001cde:	b2d2      	uxtb	r2, r2
 8001ce0:	f042 0220 	orr.w	r2, r2, #32
 8001ce4:	b2d2      	uxtb	r2, r2
 8001ce6:	f002 021f 	and.w	r2, r2, #31
 8001cea:	2101      	movs	r1, #1
 8001cec:	fa01 f202 	lsl.w	r2, r1, r2
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f000 810c 	beq.w	8001f10 <HAL_RCC_OscConfig+0x2fc>
 8001cf8:	1d3b      	adds	r3, r7, #4
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	f040 8106 	bne.w	8001f10 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	f000 be86 	b.w	8002a16 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d0a:	1d3b      	adds	r3, r7, #4
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d14:	d106      	bne.n	8001d24 <HAL_RCC_OscConfig+0x110>
 8001d16:	4b7d      	ldr	r3, [pc, #500]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a7c      	ldr	r2, [pc, #496]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d20:	6013      	str	r3, [r2, #0]
 8001d22:	e030      	b.n	8001d86 <HAL_RCC_OscConfig+0x172>
 8001d24:	1d3b      	adds	r3, r7, #4
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d10c      	bne.n	8001d48 <HAL_RCC_OscConfig+0x134>
 8001d2e:	4b77      	ldr	r3, [pc, #476]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a76      	ldr	r2, [pc, #472]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d38:	6013      	str	r3, [r2, #0]
 8001d3a:	4b74      	ldr	r3, [pc, #464]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a73      	ldr	r2, [pc, #460]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d44:	6013      	str	r3, [r2, #0]
 8001d46:	e01e      	b.n	8001d86 <HAL_RCC_OscConfig+0x172>
 8001d48:	1d3b      	adds	r3, r7, #4
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d52:	d10c      	bne.n	8001d6e <HAL_RCC_OscConfig+0x15a>
 8001d54:	4b6d      	ldr	r3, [pc, #436]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a6c      	ldr	r2, [pc, #432]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d5a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d5e:	6013      	str	r3, [r2, #0]
 8001d60:	4b6a      	ldr	r3, [pc, #424]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a69      	ldr	r2, [pc, #420]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d6a:	6013      	str	r3, [r2, #0]
 8001d6c:	e00b      	b.n	8001d86 <HAL_RCC_OscConfig+0x172>
 8001d6e:	4b67      	ldr	r3, [pc, #412]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a66      	ldr	r2, [pc, #408]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d78:	6013      	str	r3, [r2, #0]
 8001d7a:	4b64      	ldr	r3, [pc, #400]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a63      	ldr	r2, [pc, #396]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d80:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d84:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d86:	4b61      	ldr	r3, [pc, #388]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d8a:	f023 020f 	bic.w	r2, r3, #15
 8001d8e:	1d3b      	adds	r3, r7, #4
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	495d      	ldr	r1, [pc, #372]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001d96:	4313      	orrs	r3, r2
 8001d98:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d9a:	1d3b      	adds	r3, r7, #4
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d059      	beq.n	8001e58 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001da4:	f7ff fab2 	bl	800130c <HAL_GetTick>
 8001da8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dac:	e00a      	b.n	8001dc4 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dae:	f7ff faad 	bl	800130c <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	2b64      	cmp	r3, #100	; 0x64
 8001dbc:	d902      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	f000 be29 	b.w	8002a16 <HAL_RCC_OscConfig+0xe02>
 8001dc4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001dc8:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dcc:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001dd0:	fa93 f3a3 	rbit	r3, r3
 8001dd4:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001dd8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ddc:	fab3 f383 	clz	r3, r3
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	095b      	lsrs	r3, r3, #5
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	f043 0301 	orr.w	r3, r3, #1
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d102      	bne.n	8001df6 <HAL_RCC_OscConfig+0x1e2>
 8001df0:	4b46      	ldr	r3, [pc, #280]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	e015      	b.n	8001e22 <HAL_RCC_OscConfig+0x20e>
 8001df6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001dfa:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dfe:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001e02:	fa93 f3a3 	rbit	r3, r3
 8001e06:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001e0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e0e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001e12:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001e16:	fa93 f3a3 	rbit	r3, r3
 8001e1a:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001e1e:	4b3b      	ldr	r3, [pc, #236]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e22:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001e26:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001e2a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001e2e:	fa92 f2a2 	rbit	r2, r2
 8001e32:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8001e36:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001e3a:	fab2 f282 	clz	r2, r2
 8001e3e:	b2d2      	uxtb	r2, r2
 8001e40:	f042 0220 	orr.w	r2, r2, #32
 8001e44:	b2d2      	uxtb	r2, r2
 8001e46:	f002 021f 	and.w	r2, r2, #31
 8001e4a:	2101      	movs	r1, #1
 8001e4c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e50:	4013      	ands	r3, r2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d0ab      	beq.n	8001dae <HAL_RCC_OscConfig+0x19a>
 8001e56:	e05c      	b.n	8001f12 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e58:	f7ff fa58 	bl	800130c <HAL_GetTick>
 8001e5c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e60:	e00a      	b.n	8001e78 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e62:	f7ff fa53 	bl	800130c <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	2b64      	cmp	r3, #100	; 0x64
 8001e70:	d902      	bls.n	8001e78 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	f000 bdcf 	b.w	8002a16 <HAL_RCC_OscConfig+0xe02>
 8001e78:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e7c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e80:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001e84:	fa93 f3a3 	rbit	r3, r3
 8001e88:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001e8c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e90:	fab3 f383 	clz	r3, r3
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	095b      	lsrs	r3, r3, #5
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	f043 0301 	orr.w	r3, r3, #1
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d102      	bne.n	8001eaa <HAL_RCC_OscConfig+0x296>
 8001ea4:	4b19      	ldr	r3, [pc, #100]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	e015      	b.n	8001ed6 <HAL_RCC_OscConfig+0x2c2>
 8001eaa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001eae:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001eb6:	fa93 f3a3 	rbit	r3, r3
 8001eba:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001ebe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ec2:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001ec6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001eca:	fa93 f3a3 	rbit	r3, r3
 8001ece:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <HAL_RCC_OscConfig+0x2f8>)
 8001ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001eda:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001ede:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001ee2:	fa92 f2a2 	rbit	r2, r2
 8001ee6:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001eea:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001eee:	fab2 f282 	clz	r2, r2
 8001ef2:	b2d2      	uxtb	r2, r2
 8001ef4:	f042 0220 	orr.w	r2, r2, #32
 8001ef8:	b2d2      	uxtb	r2, r2
 8001efa:	f002 021f 	and.w	r2, r2, #31
 8001efe:	2101      	movs	r1, #1
 8001f00:	fa01 f202 	lsl.w	r2, r1, r2
 8001f04:	4013      	ands	r3, r2
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d1ab      	bne.n	8001e62 <HAL_RCC_OscConfig+0x24e>
 8001f0a:	e002      	b.n	8001f12 <HAL_RCC_OscConfig+0x2fe>
 8001f0c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f12:	1d3b      	adds	r3, r7, #4
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0302 	and.w	r3, r3, #2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	f000 816f 	beq.w	8002200 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001f22:	4bd0      	ldr	r3, [pc, #832]	; (8002264 <HAL_RCC_OscConfig+0x650>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f003 030c 	and.w	r3, r3, #12
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d00b      	beq.n	8001f46 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001f2e:	4bcd      	ldr	r3, [pc, #820]	; (8002264 <HAL_RCC_OscConfig+0x650>)
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f003 030c 	and.w	r3, r3, #12
 8001f36:	2b08      	cmp	r3, #8
 8001f38:	d16c      	bne.n	8002014 <HAL_RCC_OscConfig+0x400>
 8001f3a:	4bca      	ldr	r3, [pc, #808]	; (8002264 <HAL_RCC_OscConfig+0x650>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d166      	bne.n	8002014 <HAL_RCC_OscConfig+0x400>
 8001f46:	2302      	movs	r3, #2
 8001f48:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f4c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001f50:	fa93 f3a3 	rbit	r3, r3
 8001f54:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8001f58:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f5c:	fab3 f383 	clz	r3, r3
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	095b      	lsrs	r3, r3, #5
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	f043 0301 	orr.w	r3, r3, #1
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d102      	bne.n	8001f76 <HAL_RCC_OscConfig+0x362>
 8001f70:	4bbc      	ldr	r3, [pc, #752]	; (8002264 <HAL_RCC_OscConfig+0x650>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	e013      	b.n	8001f9e <HAL_RCC_OscConfig+0x38a>
 8001f76:	2302      	movs	r3, #2
 8001f78:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f7c:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001f80:	fa93 f3a3 	rbit	r3, r3
 8001f84:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001f88:	2302      	movs	r3, #2
 8001f8a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001f8e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001f92:	fa93 f3a3 	rbit	r3, r3
 8001f96:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001f9a:	4bb2      	ldr	r3, [pc, #712]	; (8002264 <HAL_RCC_OscConfig+0x650>)
 8001f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9e:	2202      	movs	r2, #2
 8001fa0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001fa4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001fa8:	fa92 f2a2 	rbit	r2, r2
 8001fac:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001fb0:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001fb4:	fab2 f282 	clz	r2, r2
 8001fb8:	b2d2      	uxtb	r2, r2
 8001fba:	f042 0220 	orr.w	r2, r2, #32
 8001fbe:	b2d2      	uxtb	r2, r2
 8001fc0:	f002 021f 	and.w	r2, r2, #31
 8001fc4:	2101      	movs	r1, #1
 8001fc6:	fa01 f202 	lsl.w	r2, r1, r2
 8001fca:	4013      	ands	r3, r2
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d007      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x3cc>
 8001fd0:	1d3b      	adds	r3, r7, #4
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	691b      	ldr	r3, [r3, #16]
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d002      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	f000 bd1b 	b.w	8002a16 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fe0:	4ba0      	ldr	r3, [pc, #640]	; (8002264 <HAL_RCC_OscConfig+0x650>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fe8:	1d3b      	adds	r3, r7, #4
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	695b      	ldr	r3, [r3, #20]
 8001fee:	21f8      	movs	r1, #248	; 0xf8
 8001ff0:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff4:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001ff8:	fa91 f1a1 	rbit	r1, r1
 8001ffc:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002000:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002004:	fab1 f181 	clz	r1, r1
 8002008:	b2c9      	uxtb	r1, r1
 800200a:	408b      	lsls	r3, r1
 800200c:	4995      	ldr	r1, [pc, #596]	; (8002264 <HAL_RCC_OscConfig+0x650>)
 800200e:	4313      	orrs	r3, r2
 8002010:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002012:	e0f5      	b.n	8002200 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002014:	1d3b      	adds	r3, r7, #4
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	2b00      	cmp	r3, #0
 800201c:	f000 8085 	beq.w	800212a <HAL_RCC_OscConfig+0x516>
 8002020:	2301      	movs	r3, #1
 8002022:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002026:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800202a:	fa93 f3a3 	rbit	r3, r3
 800202e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002032:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002036:	fab3 f383 	clz	r3, r3
 800203a:	b2db      	uxtb	r3, r3
 800203c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002040:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	461a      	mov	r2, r3
 8002048:	2301      	movs	r3, #1
 800204a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204c:	f7ff f95e 	bl	800130c <HAL_GetTick>
 8002050:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002054:	e00a      	b.n	800206c <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002056:	f7ff f959 	bl	800130c <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	2b02      	cmp	r3, #2
 8002064:	d902      	bls.n	800206c <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8002066:	2303      	movs	r3, #3
 8002068:	f000 bcd5 	b.w	8002a16 <HAL_RCC_OscConfig+0xe02>
 800206c:	2302      	movs	r3, #2
 800206e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002072:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002076:	fa93 f3a3 	rbit	r3, r3
 800207a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800207e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002082:	fab3 f383 	clz	r3, r3
 8002086:	b2db      	uxtb	r3, r3
 8002088:	095b      	lsrs	r3, r3, #5
 800208a:	b2db      	uxtb	r3, r3
 800208c:	f043 0301 	orr.w	r3, r3, #1
 8002090:	b2db      	uxtb	r3, r3
 8002092:	2b01      	cmp	r3, #1
 8002094:	d102      	bne.n	800209c <HAL_RCC_OscConfig+0x488>
 8002096:	4b73      	ldr	r3, [pc, #460]	; (8002264 <HAL_RCC_OscConfig+0x650>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	e013      	b.n	80020c4 <HAL_RCC_OscConfig+0x4b0>
 800209c:	2302      	movs	r3, #2
 800209e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80020a6:	fa93 f3a3 	rbit	r3, r3
 80020aa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80020ae:	2302      	movs	r3, #2
 80020b0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80020b4:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80020b8:	fa93 f3a3 	rbit	r3, r3
 80020bc:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80020c0:	4b68      	ldr	r3, [pc, #416]	; (8002264 <HAL_RCC_OscConfig+0x650>)
 80020c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c4:	2202      	movs	r2, #2
 80020c6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80020ca:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80020ce:	fa92 f2a2 	rbit	r2, r2
 80020d2:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80020d6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80020da:	fab2 f282 	clz	r2, r2
 80020de:	b2d2      	uxtb	r2, r2
 80020e0:	f042 0220 	orr.w	r2, r2, #32
 80020e4:	b2d2      	uxtb	r2, r2
 80020e6:	f002 021f 	and.w	r2, r2, #31
 80020ea:	2101      	movs	r1, #1
 80020ec:	fa01 f202 	lsl.w	r2, r1, r2
 80020f0:	4013      	ands	r3, r2
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d0af      	beq.n	8002056 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020f6:	4b5b      	ldr	r3, [pc, #364]	; (8002264 <HAL_RCC_OscConfig+0x650>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020fe:	1d3b      	adds	r3, r7, #4
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	695b      	ldr	r3, [r3, #20]
 8002104:	21f8      	movs	r1, #248	; 0xf8
 8002106:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800210a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800210e:	fa91 f1a1 	rbit	r1, r1
 8002112:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002116:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800211a:	fab1 f181 	clz	r1, r1
 800211e:	b2c9      	uxtb	r1, r1
 8002120:	408b      	lsls	r3, r1
 8002122:	4950      	ldr	r1, [pc, #320]	; (8002264 <HAL_RCC_OscConfig+0x650>)
 8002124:	4313      	orrs	r3, r2
 8002126:	600b      	str	r3, [r1, #0]
 8002128:	e06a      	b.n	8002200 <HAL_RCC_OscConfig+0x5ec>
 800212a:	2301      	movs	r3, #1
 800212c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002130:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002134:	fa93 f3a3 	rbit	r3, r3
 8002138:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800213c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002140:	fab3 f383 	clz	r3, r3
 8002144:	b2db      	uxtb	r3, r3
 8002146:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800214a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	461a      	mov	r2, r3
 8002152:	2300      	movs	r3, #0
 8002154:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002156:	f7ff f8d9 	bl	800130c <HAL_GetTick>
 800215a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800215e:	e00a      	b.n	8002176 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002160:	f7ff f8d4 	bl	800130c <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d902      	bls.n	8002176 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	f000 bc50 	b.w	8002a16 <HAL_RCC_OscConfig+0xe02>
 8002176:	2302      	movs	r3, #2
 8002178:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800217c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002180:	fa93 f3a3 	rbit	r3, r3
 8002184:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002188:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800218c:	fab3 f383 	clz	r3, r3
 8002190:	b2db      	uxtb	r3, r3
 8002192:	095b      	lsrs	r3, r3, #5
 8002194:	b2db      	uxtb	r3, r3
 8002196:	f043 0301 	orr.w	r3, r3, #1
 800219a:	b2db      	uxtb	r3, r3
 800219c:	2b01      	cmp	r3, #1
 800219e:	d102      	bne.n	80021a6 <HAL_RCC_OscConfig+0x592>
 80021a0:	4b30      	ldr	r3, [pc, #192]	; (8002264 <HAL_RCC_OscConfig+0x650>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	e013      	b.n	80021ce <HAL_RCC_OscConfig+0x5ba>
 80021a6:	2302      	movs	r3, #2
 80021a8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ac:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80021b0:	fa93 f3a3 	rbit	r3, r3
 80021b4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80021b8:	2302      	movs	r3, #2
 80021ba:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80021be:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80021c2:	fa93 f3a3 	rbit	r3, r3
 80021c6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80021ca:	4b26      	ldr	r3, [pc, #152]	; (8002264 <HAL_RCC_OscConfig+0x650>)
 80021cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ce:	2202      	movs	r2, #2
 80021d0:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80021d4:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80021d8:	fa92 f2a2 	rbit	r2, r2
 80021dc:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80021e0:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80021e4:	fab2 f282 	clz	r2, r2
 80021e8:	b2d2      	uxtb	r2, r2
 80021ea:	f042 0220 	orr.w	r2, r2, #32
 80021ee:	b2d2      	uxtb	r2, r2
 80021f0:	f002 021f 	and.w	r2, r2, #31
 80021f4:	2101      	movs	r1, #1
 80021f6:	fa01 f202 	lsl.w	r2, r1, r2
 80021fa:	4013      	ands	r3, r2
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d1af      	bne.n	8002160 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002200:	1d3b      	adds	r3, r7, #4
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0308 	and.w	r3, r3, #8
 800220a:	2b00      	cmp	r3, #0
 800220c:	f000 80da 	beq.w	80023c4 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002210:	1d3b      	adds	r3, r7, #4
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d069      	beq.n	80022ee <HAL_RCC_OscConfig+0x6da>
 800221a:	2301      	movs	r3, #1
 800221c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002220:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002224:	fa93 f3a3 	rbit	r3, r3
 8002228:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800222c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002230:	fab3 f383 	clz	r3, r3
 8002234:	b2db      	uxtb	r3, r3
 8002236:	461a      	mov	r2, r3
 8002238:	4b0b      	ldr	r3, [pc, #44]	; (8002268 <HAL_RCC_OscConfig+0x654>)
 800223a:	4413      	add	r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	461a      	mov	r2, r3
 8002240:	2301      	movs	r3, #1
 8002242:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002244:	f7ff f862 	bl	800130c <HAL_GetTick>
 8002248:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800224c:	e00e      	b.n	800226c <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800224e:	f7ff f85d 	bl	800130c <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d906      	bls.n	800226c <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e3d9      	b.n	8002a16 <HAL_RCC_OscConfig+0xe02>
 8002262:	bf00      	nop
 8002264:	40021000 	.word	0x40021000
 8002268:	10908120 	.word	0x10908120
 800226c:	2302      	movs	r3, #2
 800226e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002272:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002276:	fa93 f3a3 	rbit	r3, r3
 800227a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800227e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002282:	2202      	movs	r2, #2
 8002284:	601a      	str	r2, [r3, #0]
 8002286:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	fa93 f2a3 	rbit	r2, r3
 8002290:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002294:	601a      	str	r2, [r3, #0]
 8002296:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800229a:	2202      	movs	r2, #2
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	fa93 f2a3 	rbit	r2, r3
 80022a8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80022ac:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ae:	4ba5      	ldr	r3, [pc, #660]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 80022b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022b2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80022b6:	2102      	movs	r1, #2
 80022b8:	6019      	str	r1, [r3, #0]
 80022ba:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	fa93 f1a3 	rbit	r1, r3
 80022c4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80022c8:	6019      	str	r1, [r3, #0]
  return result;
 80022ca:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	fab3 f383 	clz	r3, r3
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	f003 031f 	and.w	r3, r3, #31
 80022e0:	2101      	movs	r1, #1
 80022e2:	fa01 f303 	lsl.w	r3, r1, r3
 80022e6:	4013      	ands	r3, r2
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d0b0      	beq.n	800224e <HAL_RCC_OscConfig+0x63a>
 80022ec:	e06a      	b.n	80023c4 <HAL_RCC_OscConfig+0x7b0>
 80022ee:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80022f2:	2201      	movs	r2, #1
 80022f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	fa93 f2a3 	rbit	r2, r3
 8002300:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002304:	601a      	str	r2, [r3, #0]
  return result;
 8002306:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800230a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800230c:	fab3 f383 	clz	r3, r3
 8002310:	b2db      	uxtb	r3, r3
 8002312:	461a      	mov	r2, r3
 8002314:	4b8c      	ldr	r3, [pc, #560]	; (8002548 <HAL_RCC_OscConfig+0x934>)
 8002316:	4413      	add	r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	461a      	mov	r2, r3
 800231c:	2300      	movs	r3, #0
 800231e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002320:	f7fe fff4 	bl	800130c <HAL_GetTick>
 8002324:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002328:	e009      	b.n	800233e <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800232a:	f7fe ffef 	bl	800130c <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b02      	cmp	r3, #2
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e36b      	b.n	8002a16 <HAL_RCC_OscConfig+0xe02>
 800233e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002342:	2202      	movs	r2, #2
 8002344:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002346:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	fa93 f2a3 	rbit	r2, r3
 8002350:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002354:	601a      	str	r2, [r3, #0]
 8002356:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800235a:	2202      	movs	r2, #2
 800235c:	601a      	str	r2, [r3, #0]
 800235e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	fa93 f2a3 	rbit	r2, r3
 8002368:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800236c:	601a      	str	r2, [r3, #0]
 800236e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002372:	2202      	movs	r2, #2
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	fa93 f2a3 	rbit	r2, r3
 8002380:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002384:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002386:	4b6f      	ldr	r3, [pc, #444]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 8002388:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800238a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800238e:	2102      	movs	r1, #2
 8002390:	6019      	str	r1, [r3, #0]
 8002392:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	fa93 f1a3 	rbit	r1, r3
 800239c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80023a0:	6019      	str	r1, [r3, #0]
  return result;
 80023a2:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	fab3 f383 	clz	r3, r3
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	f003 031f 	and.w	r3, r3, #31
 80023b8:	2101      	movs	r1, #1
 80023ba:	fa01 f303 	lsl.w	r3, r1, r3
 80023be:	4013      	ands	r3, r2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d1b2      	bne.n	800232a <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023c4:	1d3b      	adds	r3, r7, #4
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0304 	and.w	r3, r3, #4
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	f000 8158 	beq.w	8002684 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023d4:	2300      	movs	r3, #0
 80023d6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023da:	4b5a      	ldr	r3, [pc, #360]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 80023dc:	69db      	ldr	r3, [r3, #28]
 80023de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d112      	bne.n	800240c <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023e6:	4b57      	ldr	r3, [pc, #348]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	4a56      	ldr	r2, [pc, #344]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 80023ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023f0:	61d3      	str	r3, [r2, #28]
 80023f2:	4b54      	ldr	r3, [pc, #336]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 80023f4:	69db      	ldr	r3, [r3, #28]
 80023f6:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80023fa:	f107 0308 	add.w	r3, r7, #8
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	f107 0308 	add.w	r3, r7, #8
 8002404:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002406:	2301      	movs	r3, #1
 8002408:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800240c:	4b4f      	ldr	r3, [pc, #316]	; (800254c <HAL_RCC_OscConfig+0x938>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002414:	2b00      	cmp	r3, #0
 8002416:	d11a      	bne.n	800244e <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002418:	4b4c      	ldr	r3, [pc, #304]	; (800254c <HAL_RCC_OscConfig+0x938>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a4b      	ldr	r2, [pc, #300]	; (800254c <HAL_RCC_OscConfig+0x938>)
 800241e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002422:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002424:	f7fe ff72 	bl	800130c <HAL_GetTick>
 8002428:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800242c:	e009      	b.n	8002442 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800242e:	f7fe ff6d 	bl	800130c <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b64      	cmp	r3, #100	; 0x64
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e2e9      	b.n	8002a16 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002442:	4b42      	ldr	r3, [pc, #264]	; (800254c <HAL_RCC_OscConfig+0x938>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800244a:	2b00      	cmp	r3, #0
 800244c:	d0ef      	beq.n	800242e <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800244e:	1d3b      	adds	r3, r7, #4
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	2b01      	cmp	r3, #1
 8002456:	d106      	bne.n	8002466 <HAL_RCC_OscConfig+0x852>
 8002458:	4b3a      	ldr	r3, [pc, #232]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 800245a:	6a1b      	ldr	r3, [r3, #32]
 800245c:	4a39      	ldr	r2, [pc, #228]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 800245e:	f043 0301 	orr.w	r3, r3, #1
 8002462:	6213      	str	r3, [r2, #32]
 8002464:	e02f      	b.n	80024c6 <HAL_RCC_OscConfig+0x8b2>
 8002466:	1d3b      	adds	r3, r7, #4
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d10c      	bne.n	800248a <HAL_RCC_OscConfig+0x876>
 8002470:	4b34      	ldr	r3, [pc, #208]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	4a33      	ldr	r2, [pc, #204]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 8002476:	f023 0301 	bic.w	r3, r3, #1
 800247a:	6213      	str	r3, [r2, #32]
 800247c:	4b31      	ldr	r3, [pc, #196]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	4a30      	ldr	r2, [pc, #192]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 8002482:	f023 0304 	bic.w	r3, r3, #4
 8002486:	6213      	str	r3, [r2, #32]
 8002488:	e01d      	b.n	80024c6 <HAL_RCC_OscConfig+0x8b2>
 800248a:	1d3b      	adds	r3, r7, #4
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	2b05      	cmp	r3, #5
 8002492:	d10c      	bne.n	80024ae <HAL_RCC_OscConfig+0x89a>
 8002494:	4b2b      	ldr	r3, [pc, #172]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 8002496:	6a1b      	ldr	r3, [r3, #32]
 8002498:	4a2a      	ldr	r2, [pc, #168]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 800249a:	f043 0304 	orr.w	r3, r3, #4
 800249e:	6213      	str	r3, [r2, #32]
 80024a0:	4b28      	ldr	r3, [pc, #160]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 80024a2:	6a1b      	ldr	r3, [r3, #32]
 80024a4:	4a27      	ldr	r2, [pc, #156]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 80024a6:	f043 0301 	orr.w	r3, r3, #1
 80024aa:	6213      	str	r3, [r2, #32]
 80024ac:	e00b      	b.n	80024c6 <HAL_RCC_OscConfig+0x8b2>
 80024ae:	4b25      	ldr	r3, [pc, #148]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 80024b0:	6a1b      	ldr	r3, [r3, #32]
 80024b2:	4a24      	ldr	r2, [pc, #144]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 80024b4:	f023 0301 	bic.w	r3, r3, #1
 80024b8:	6213      	str	r3, [r2, #32]
 80024ba:	4b22      	ldr	r3, [pc, #136]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 80024bc:	6a1b      	ldr	r3, [r3, #32]
 80024be:	4a21      	ldr	r2, [pc, #132]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 80024c0:	f023 0304 	bic.w	r3, r3, #4
 80024c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024c6:	1d3b      	adds	r3, r7, #4
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d06b      	beq.n	80025a8 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024d0:	f7fe ff1c 	bl	800130c <HAL_GetTick>
 80024d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d8:	e00b      	b.n	80024f2 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024da:	f7fe ff17 	bl	800130c <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d901      	bls.n	80024f2 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 80024ee:	2303      	movs	r3, #3
 80024f0:	e291      	b.n	8002a16 <HAL_RCC_OscConfig+0xe02>
 80024f2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80024f6:	2202      	movs	r2, #2
 80024f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024fa:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	fa93 f2a3 	rbit	r2, r3
 8002504:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002508:	601a      	str	r2, [r3, #0]
 800250a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800250e:	2202      	movs	r2, #2
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	fa93 f2a3 	rbit	r2, r3
 800251c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002520:	601a      	str	r2, [r3, #0]
  return result;
 8002522:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002526:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002528:	fab3 f383 	clz	r3, r3
 800252c:	b2db      	uxtb	r3, r3
 800252e:	095b      	lsrs	r3, r3, #5
 8002530:	b2db      	uxtb	r3, r3
 8002532:	f043 0302 	orr.w	r3, r3, #2
 8002536:	b2db      	uxtb	r3, r3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d109      	bne.n	8002550 <HAL_RCC_OscConfig+0x93c>
 800253c:	4b01      	ldr	r3, [pc, #4]	; (8002544 <HAL_RCC_OscConfig+0x930>)
 800253e:	6a1b      	ldr	r3, [r3, #32]
 8002540:	e014      	b.n	800256c <HAL_RCC_OscConfig+0x958>
 8002542:	bf00      	nop
 8002544:	40021000 	.word	0x40021000
 8002548:	10908120 	.word	0x10908120
 800254c:	40007000 	.word	0x40007000
 8002550:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002554:	2202      	movs	r2, #2
 8002556:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002558:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	fa93 f2a3 	rbit	r2, r3
 8002562:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002566:	601a      	str	r2, [r3, #0]
 8002568:	4bbb      	ldr	r3, [pc, #748]	; (8002858 <HAL_RCC_OscConfig+0xc44>)
 800256a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002570:	2102      	movs	r1, #2
 8002572:	6011      	str	r1, [r2, #0]
 8002574:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002578:	6812      	ldr	r2, [r2, #0]
 800257a:	fa92 f1a2 	rbit	r1, r2
 800257e:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002582:	6011      	str	r1, [r2, #0]
  return result;
 8002584:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002588:	6812      	ldr	r2, [r2, #0]
 800258a:	fab2 f282 	clz	r2, r2
 800258e:	b2d2      	uxtb	r2, r2
 8002590:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002594:	b2d2      	uxtb	r2, r2
 8002596:	f002 021f 	and.w	r2, r2, #31
 800259a:	2101      	movs	r1, #1
 800259c:	fa01 f202 	lsl.w	r2, r1, r2
 80025a0:	4013      	ands	r3, r2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d099      	beq.n	80024da <HAL_RCC_OscConfig+0x8c6>
 80025a6:	e063      	b.n	8002670 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a8:	f7fe feb0 	bl	800130c <HAL_GetTick>
 80025ac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025b0:	e00b      	b.n	80025ca <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025b2:	f7fe feab 	bl	800130c <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	f241 3288 	movw	r2, #5000	; 0x1388
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e225      	b.n	8002a16 <HAL_RCC_OscConfig+0xe02>
 80025ca:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80025ce:	2202      	movs	r2, #2
 80025d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	fa93 f2a3 	rbit	r2, r3
 80025dc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80025e6:	2202      	movs	r2, #2
 80025e8:	601a      	str	r2, [r3, #0]
 80025ea:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	fa93 f2a3 	rbit	r2, r3
 80025f4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80025f8:	601a      	str	r2, [r3, #0]
  return result;
 80025fa:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80025fe:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002600:	fab3 f383 	clz	r3, r3
 8002604:	b2db      	uxtb	r3, r3
 8002606:	095b      	lsrs	r3, r3, #5
 8002608:	b2db      	uxtb	r3, r3
 800260a:	f043 0302 	orr.w	r3, r3, #2
 800260e:	b2db      	uxtb	r3, r3
 8002610:	2b02      	cmp	r3, #2
 8002612:	d102      	bne.n	800261a <HAL_RCC_OscConfig+0xa06>
 8002614:	4b90      	ldr	r3, [pc, #576]	; (8002858 <HAL_RCC_OscConfig+0xc44>)
 8002616:	6a1b      	ldr	r3, [r3, #32]
 8002618:	e00d      	b.n	8002636 <HAL_RCC_OscConfig+0xa22>
 800261a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800261e:	2202      	movs	r2, #2
 8002620:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002622:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	fa93 f2a3 	rbit	r2, r3
 800262c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002630:	601a      	str	r2, [r3, #0]
 8002632:	4b89      	ldr	r3, [pc, #548]	; (8002858 <HAL_RCC_OscConfig+0xc44>)
 8002634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002636:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800263a:	2102      	movs	r1, #2
 800263c:	6011      	str	r1, [r2, #0]
 800263e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002642:	6812      	ldr	r2, [r2, #0]
 8002644:	fa92 f1a2 	rbit	r1, r2
 8002648:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800264c:	6011      	str	r1, [r2, #0]
  return result;
 800264e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8002652:	6812      	ldr	r2, [r2, #0]
 8002654:	fab2 f282 	clz	r2, r2
 8002658:	b2d2      	uxtb	r2, r2
 800265a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800265e:	b2d2      	uxtb	r2, r2
 8002660:	f002 021f 	and.w	r2, r2, #31
 8002664:	2101      	movs	r1, #1
 8002666:	fa01 f202 	lsl.w	r2, r1, r2
 800266a:	4013      	ands	r3, r2
 800266c:	2b00      	cmp	r3, #0
 800266e:	d1a0      	bne.n	80025b2 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002670:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002674:	2b01      	cmp	r3, #1
 8002676:	d105      	bne.n	8002684 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002678:	4b77      	ldr	r3, [pc, #476]	; (8002858 <HAL_RCC_OscConfig+0xc44>)
 800267a:	69db      	ldr	r3, [r3, #28]
 800267c:	4a76      	ldr	r2, [pc, #472]	; (8002858 <HAL_RCC_OscConfig+0xc44>)
 800267e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002682:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002684:	1d3b      	adds	r3, r7, #4
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	69db      	ldr	r3, [r3, #28]
 800268a:	2b00      	cmp	r3, #0
 800268c:	f000 81c2 	beq.w	8002a14 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002690:	4b71      	ldr	r3, [pc, #452]	; (8002858 <HAL_RCC_OscConfig+0xc44>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f003 030c 	and.w	r3, r3, #12
 8002698:	2b08      	cmp	r3, #8
 800269a:	f000 819c 	beq.w	80029d6 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800269e:	1d3b      	adds	r3, r7, #4
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	69db      	ldr	r3, [r3, #28]
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	f040 8114 	bne.w	80028d2 <HAL_RCC_OscConfig+0xcbe>
 80026aa:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80026ae:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80026b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b4:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	fa93 f2a3 	rbit	r2, r3
 80026be:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80026c2:	601a      	str	r2, [r3, #0]
  return result;
 80026c4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80026c8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ca:	fab3 f383 	clz	r3, r3
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80026d4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	461a      	mov	r2, r3
 80026dc:	2300      	movs	r3, #0
 80026de:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e0:	f7fe fe14 	bl	800130c <HAL_GetTick>
 80026e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026e8:	e009      	b.n	80026fe <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026ea:	f7fe fe0f 	bl	800130c <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d901      	bls.n	80026fe <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e18b      	b.n	8002a16 <HAL_RCC_OscConfig+0xe02>
 80026fe:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002702:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002706:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002708:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	fa93 f2a3 	rbit	r2, r3
 8002712:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002716:	601a      	str	r2, [r3, #0]
  return result;
 8002718:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800271c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800271e:	fab3 f383 	clz	r3, r3
 8002722:	b2db      	uxtb	r3, r3
 8002724:	095b      	lsrs	r3, r3, #5
 8002726:	b2db      	uxtb	r3, r3
 8002728:	f043 0301 	orr.w	r3, r3, #1
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b01      	cmp	r3, #1
 8002730:	d102      	bne.n	8002738 <HAL_RCC_OscConfig+0xb24>
 8002732:	4b49      	ldr	r3, [pc, #292]	; (8002858 <HAL_RCC_OscConfig+0xc44>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	e01b      	b.n	8002770 <HAL_RCC_OscConfig+0xb5c>
 8002738:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800273c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002740:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002742:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	fa93 f2a3 	rbit	r2, r3
 800274c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002750:	601a      	str	r2, [r3, #0]
 8002752:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002756:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	fa93 f2a3 	rbit	r2, r3
 8002766:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800276a:	601a      	str	r2, [r3, #0]
 800276c:	4b3a      	ldr	r3, [pc, #232]	; (8002858 <HAL_RCC_OscConfig+0xc44>)
 800276e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002770:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002774:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002778:	6011      	str	r1, [r2, #0]
 800277a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800277e:	6812      	ldr	r2, [r2, #0]
 8002780:	fa92 f1a2 	rbit	r1, r2
 8002784:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002788:	6011      	str	r1, [r2, #0]
  return result;
 800278a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800278e:	6812      	ldr	r2, [r2, #0]
 8002790:	fab2 f282 	clz	r2, r2
 8002794:	b2d2      	uxtb	r2, r2
 8002796:	f042 0220 	orr.w	r2, r2, #32
 800279a:	b2d2      	uxtb	r2, r2
 800279c:	f002 021f 	and.w	r2, r2, #31
 80027a0:	2101      	movs	r1, #1
 80027a2:	fa01 f202 	lsl.w	r2, r1, r2
 80027a6:	4013      	ands	r3, r2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d19e      	bne.n	80026ea <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027ac:	4b2a      	ldr	r3, [pc, #168]	; (8002858 <HAL_RCC_OscConfig+0xc44>)
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80027b4:	1d3b      	adds	r3, r7, #4
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80027ba:	1d3b      	adds	r3, r7, #4
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6a1b      	ldr	r3, [r3, #32]
 80027c0:	430b      	orrs	r3, r1
 80027c2:	4925      	ldr	r1, [pc, #148]	; (8002858 <HAL_RCC_OscConfig+0xc44>)
 80027c4:	4313      	orrs	r3, r2
 80027c6:	604b      	str	r3, [r1, #4]
 80027c8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80027cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80027d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	fa93 f2a3 	rbit	r2, r3
 80027dc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80027e0:	601a      	str	r2, [r3, #0]
  return result;
 80027e2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80027e6:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027e8:	fab3 f383 	clz	r3, r3
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80027f2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	461a      	mov	r2, r3
 80027fa:	2301      	movs	r3, #1
 80027fc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027fe:	f7fe fd85 	bl	800130c <HAL_GetTick>
 8002802:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002806:	e009      	b.n	800281c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002808:	f7fe fd80 	bl	800130c <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	2b02      	cmp	r3, #2
 8002816:	d901      	bls.n	800281c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002818:	2303      	movs	r3, #3
 800281a:	e0fc      	b.n	8002a16 <HAL_RCC_OscConfig+0xe02>
 800281c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002820:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002824:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002826:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	fa93 f2a3 	rbit	r2, r3
 8002830:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002834:	601a      	str	r2, [r3, #0]
  return result;
 8002836:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800283a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800283c:	fab3 f383 	clz	r3, r3
 8002840:	b2db      	uxtb	r3, r3
 8002842:	095b      	lsrs	r3, r3, #5
 8002844:	b2db      	uxtb	r3, r3
 8002846:	f043 0301 	orr.w	r3, r3, #1
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b01      	cmp	r3, #1
 800284e:	d105      	bne.n	800285c <HAL_RCC_OscConfig+0xc48>
 8002850:	4b01      	ldr	r3, [pc, #4]	; (8002858 <HAL_RCC_OscConfig+0xc44>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	e01e      	b.n	8002894 <HAL_RCC_OscConfig+0xc80>
 8002856:	bf00      	nop
 8002858:	40021000 	.word	0x40021000
 800285c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002860:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002864:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002866:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	fa93 f2a3 	rbit	r2, r3
 8002870:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800287a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	fa93 f2a3 	rbit	r2, r3
 800288a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	4b63      	ldr	r3, [pc, #396]	; (8002a20 <HAL_RCC_OscConfig+0xe0c>)
 8002892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002894:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002898:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800289c:	6011      	str	r1, [r2, #0]
 800289e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80028a2:	6812      	ldr	r2, [r2, #0]
 80028a4:	fa92 f1a2 	rbit	r1, r2
 80028a8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80028ac:	6011      	str	r1, [r2, #0]
  return result;
 80028ae:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80028b2:	6812      	ldr	r2, [r2, #0]
 80028b4:	fab2 f282 	clz	r2, r2
 80028b8:	b2d2      	uxtb	r2, r2
 80028ba:	f042 0220 	orr.w	r2, r2, #32
 80028be:	b2d2      	uxtb	r2, r2
 80028c0:	f002 021f 	and.w	r2, r2, #31
 80028c4:	2101      	movs	r1, #1
 80028c6:	fa01 f202 	lsl.w	r2, r1, r2
 80028ca:	4013      	ands	r3, r2
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d09b      	beq.n	8002808 <HAL_RCC_OscConfig+0xbf4>
 80028d0:	e0a0      	b.n	8002a14 <HAL_RCC_OscConfig+0xe00>
 80028d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80028d6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80028da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028dc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	fa93 f2a3 	rbit	r2, r3
 80028e6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028ea:	601a      	str	r2, [r3, #0]
  return result;
 80028ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028f0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028f2:	fab3 f383 	clz	r3, r3
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80028fc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	461a      	mov	r2, r3
 8002904:	2300      	movs	r3, #0
 8002906:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002908:	f7fe fd00 	bl	800130c <HAL_GetTick>
 800290c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002910:	e009      	b.n	8002926 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002912:	f7fe fcfb 	bl	800130c <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b02      	cmp	r3, #2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e077      	b.n	8002a16 <HAL_RCC_OscConfig+0xe02>
 8002926:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800292a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800292e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002930:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	fa93 f2a3 	rbit	r2, r3
 800293a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800293e:	601a      	str	r2, [r3, #0]
  return result;
 8002940:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002944:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002946:	fab3 f383 	clz	r3, r3
 800294a:	b2db      	uxtb	r3, r3
 800294c:	095b      	lsrs	r3, r3, #5
 800294e:	b2db      	uxtb	r3, r3
 8002950:	f043 0301 	orr.w	r3, r3, #1
 8002954:	b2db      	uxtb	r3, r3
 8002956:	2b01      	cmp	r3, #1
 8002958:	d102      	bne.n	8002960 <HAL_RCC_OscConfig+0xd4c>
 800295a:	4b31      	ldr	r3, [pc, #196]	; (8002a20 <HAL_RCC_OscConfig+0xe0c>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	e01b      	b.n	8002998 <HAL_RCC_OscConfig+0xd84>
 8002960:	f107 0320 	add.w	r3, r7, #32
 8002964:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002968:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296a:	f107 0320 	add.w	r3, r7, #32
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	fa93 f2a3 	rbit	r2, r3
 8002974:	f107 031c 	add.w	r3, r7, #28
 8002978:	601a      	str	r2, [r3, #0]
 800297a:	f107 0318 	add.w	r3, r7, #24
 800297e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	f107 0318 	add.w	r3, r7, #24
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	fa93 f2a3 	rbit	r2, r3
 800298e:	f107 0314 	add.w	r3, r7, #20
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	4b22      	ldr	r3, [pc, #136]	; (8002a20 <HAL_RCC_OscConfig+0xe0c>)
 8002996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002998:	f107 0210 	add.w	r2, r7, #16
 800299c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80029a0:	6011      	str	r1, [r2, #0]
 80029a2:	f107 0210 	add.w	r2, r7, #16
 80029a6:	6812      	ldr	r2, [r2, #0]
 80029a8:	fa92 f1a2 	rbit	r1, r2
 80029ac:	f107 020c 	add.w	r2, r7, #12
 80029b0:	6011      	str	r1, [r2, #0]
  return result;
 80029b2:	f107 020c 	add.w	r2, r7, #12
 80029b6:	6812      	ldr	r2, [r2, #0]
 80029b8:	fab2 f282 	clz	r2, r2
 80029bc:	b2d2      	uxtb	r2, r2
 80029be:	f042 0220 	orr.w	r2, r2, #32
 80029c2:	b2d2      	uxtb	r2, r2
 80029c4:	f002 021f 	and.w	r2, r2, #31
 80029c8:	2101      	movs	r1, #1
 80029ca:	fa01 f202 	lsl.w	r2, r1, r2
 80029ce:	4013      	ands	r3, r2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d19e      	bne.n	8002912 <HAL_RCC_OscConfig+0xcfe>
 80029d4:	e01e      	b.n	8002a14 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029d6:	1d3b      	adds	r3, r7, #4
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	69db      	ldr	r3, [r3, #28]
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d101      	bne.n	80029e4 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e018      	b.n	8002a16 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80029e4:	4b0e      	ldr	r3, [pc, #56]	; (8002a20 <HAL_RCC_OscConfig+0xe0c>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80029ec:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80029f0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80029f4:	1d3b      	adds	r3, r7, #4
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d108      	bne.n	8002a10 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80029fe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002a02:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002a06:	1d3b      	adds	r3, r7, #4
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d001      	beq.n	8002a14 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e000      	b.n	8002a16 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	40021000 	.word	0x40021000

08002a24 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b09e      	sub	sp, #120	; 0x78
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e162      	b.n	8002d02 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a3c:	4b90      	ldr	r3, [pc, #576]	; (8002c80 <HAL_RCC_ClockConfig+0x25c>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0307 	and.w	r3, r3, #7
 8002a44:	683a      	ldr	r2, [r7, #0]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d910      	bls.n	8002a6c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a4a:	4b8d      	ldr	r3, [pc, #564]	; (8002c80 <HAL_RCC_ClockConfig+0x25c>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f023 0207 	bic.w	r2, r3, #7
 8002a52:	498b      	ldr	r1, [pc, #556]	; (8002c80 <HAL_RCC_ClockConfig+0x25c>)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a5a:	4b89      	ldr	r3, [pc, #548]	; (8002c80 <HAL_RCC_ClockConfig+0x25c>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0307 	and.w	r3, r3, #7
 8002a62:	683a      	ldr	r2, [r7, #0]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d001      	beq.n	8002a6c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e14a      	b.n	8002d02 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d008      	beq.n	8002a8a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a78:	4b82      	ldr	r3, [pc, #520]	; (8002c84 <HAL_RCC_ClockConfig+0x260>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	497f      	ldr	r1, [pc, #508]	; (8002c84 <HAL_RCC_ClockConfig+0x260>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	f000 80dc 	beq.w	8002c50 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d13c      	bne.n	8002b1a <HAL_RCC_ClockConfig+0xf6>
 8002aa0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002aa4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002aa8:	fa93 f3a3 	rbit	r3, r3
 8002aac:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002aae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ab0:	fab3 f383 	clz	r3, r3
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	095b      	lsrs	r3, r3, #5
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	f043 0301 	orr.w	r3, r3, #1
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d102      	bne.n	8002aca <HAL_RCC_ClockConfig+0xa6>
 8002ac4:	4b6f      	ldr	r3, [pc, #444]	; (8002c84 <HAL_RCC_ClockConfig+0x260>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	e00f      	b.n	8002aea <HAL_RCC_ClockConfig+0xc6>
 8002aca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ace:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ad2:	fa93 f3a3 	rbit	r3, r3
 8002ad6:	667b      	str	r3, [r7, #100]	; 0x64
 8002ad8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002adc:	663b      	str	r3, [r7, #96]	; 0x60
 8002ade:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ae0:	fa93 f3a3 	rbit	r3, r3
 8002ae4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002ae6:	4b67      	ldr	r3, [pc, #412]	; (8002c84 <HAL_RCC_ClockConfig+0x260>)
 8002ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002aee:	65ba      	str	r2, [r7, #88]	; 0x58
 8002af0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002af2:	fa92 f2a2 	rbit	r2, r2
 8002af6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002af8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002afa:	fab2 f282 	clz	r2, r2
 8002afe:	b2d2      	uxtb	r2, r2
 8002b00:	f042 0220 	orr.w	r2, r2, #32
 8002b04:	b2d2      	uxtb	r2, r2
 8002b06:	f002 021f 	and.w	r2, r2, #31
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b10:	4013      	ands	r3, r2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d17b      	bne.n	8002c0e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e0f3      	b.n	8002d02 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d13c      	bne.n	8002b9c <HAL_RCC_ClockConfig+0x178>
 8002b22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b26:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b2a:	fa93 f3a3 	rbit	r3, r3
 8002b2e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002b30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b32:	fab3 f383 	clz	r3, r3
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	095b      	lsrs	r3, r3, #5
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	f043 0301 	orr.w	r3, r3, #1
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d102      	bne.n	8002b4c <HAL_RCC_ClockConfig+0x128>
 8002b46:	4b4f      	ldr	r3, [pc, #316]	; (8002c84 <HAL_RCC_ClockConfig+0x260>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	e00f      	b.n	8002b6c <HAL_RCC_ClockConfig+0x148>
 8002b4c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b50:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b54:	fa93 f3a3 	rbit	r3, r3
 8002b58:	647b      	str	r3, [r7, #68]	; 0x44
 8002b5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b5e:	643b      	str	r3, [r7, #64]	; 0x40
 8002b60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b62:	fa93 f3a3 	rbit	r3, r3
 8002b66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b68:	4b46      	ldr	r3, [pc, #280]	; (8002c84 <HAL_RCC_ClockConfig+0x260>)
 8002b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b6c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b70:	63ba      	str	r2, [r7, #56]	; 0x38
 8002b72:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b74:	fa92 f2a2 	rbit	r2, r2
 8002b78:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002b7a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b7c:	fab2 f282 	clz	r2, r2
 8002b80:	b2d2      	uxtb	r2, r2
 8002b82:	f042 0220 	orr.w	r2, r2, #32
 8002b86:	b2d2      	uxtb	r2, r2
 8002b88:	f002 021f 	and.w	r2, r2, #31
 8002b8c:	2101      	movs	r1, #1
 8002b8e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b92:	4013      	ands	r3, r2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d13a      	bne.n	8002c0e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e0b2      	b.n	8002d02 <HAL_RCC_ClockConfig+0x2de>
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ba2:	fa93 f3a3 	rbit	r3, r3
 8002ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002baa:	fab3 f383 	clz	r3, r3
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	095b      	lsrs	r3, r3, #5
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	f043 0301 	orr.w	r3, r3, #1
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d102      	bne.n	8002bc4 <HAL_RCC_ClockConfig+0x1a0>
 8002bbe:	4b31      	ldr	r3, [pc, #196]	; (8002c84 <HAL_RCC_ClockConfig+0x260>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	e00d      	b.n	8002be0 <HAL_RCC_ClockConfig+0x1bc>
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bca:	fa93 f3a3 	rbit	r3, r3
 8002bce:	627b      	str	r3, [r7, #36]	; 0x24
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	623b      	str	r3, [r7, #32]
 8002bd4:	6a3b      	ldr	r3, [r7, #32]
 8002bd6:	fa93 f3a3 	rbit	r3, r3
 8002bda:	61fb      	str	r3, [r7, #28]
 8002bdc:	4b29      	ldr	r3, [pc, #164]	; (8002c84 <HAL_RCC_ClockConfig+0x260>)
 8002bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be0:	2202      	movs	r2, #2
 8002be2:	61ba      	str	r2, [r7, #24]
 8002be4:	69ba      	ldr	r2, [r7, #24]
 8002be6:	fa92 f2a2 	rbit	r2, r2
 8002bea:	617a      	str	r2, [r7, #20]
  return result;
 8002bec:	697a      	ldr	r2, [r7, #20]
 8002bee:	fab2 f282 	clz	r2, r2
 8002bf2:	b2d2      	uxtb	r2, r2
 8002bf4:	f042 0220 	orr.w	r2, r2, #32
 8002bf8:	b2d2      	uxtb	r2, r2
 8002bfa:	f002 021f 	and.w	r2, r2, #31
 8002bfe:	2101      	movs	r1, #1
 8002c00:	fa01 f202 	lsl.w	r2, r1, r2
 8002c04:	4013      	ands	r3, r2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e079      	b.n	8002d02 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c0e:	4b1d      	ldr	r3, [pc, #116]	; (8002c84 <HAL_RCC_ClockConfig+0x260>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f023 0203 	bic.w	r2, r3, #3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	491a      	ldr	r1, [pc, #104]	; (8002c84 <HAL_RCC_ClockConfig+0x260>)
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c20:	f7fe fb74 	bl	800130c <HAL_GetTick>
 8002c24:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c26:	e00a      	b.n	8002c3e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c28:	f7fe fb70 	bl	800130c <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d901      	bls.n	8002c3e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e061      	b.n	8002d02 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c3e:	4b11      	ldr	r3, [pc, #68]	; (8002c84 <HAL_RCC_ClockConfig+0x260>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f003 020c 	and.w	r2, r3, #12
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d1eb      	bne.n	8002c28 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c50:	4b0b      	ldr	r3, [pc, #44]	; (8002c80 <HAL_RCC_ClockConfig+0x25c>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0307 	and.w	r3, r3, #7
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d214      	bcs.n	8002c88 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c5e:	4b08      	ldr	r3, [pc, #32]	; (8002c80 <HAL_RCC_ClockConfig+0x25c>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f023 0207 	bic.w	r2, r3, #7
 8002c66:	4906      	ldr	r1, [pc, #24]	; (8002c80 <HAL_RCC_ClockConfig+0x25c>)
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c6e:	4b04      	ldr	r3, [pc, #16]	; (8002c80 <HAL_RCC_ClockConfig+0x25c>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0307 	and.w	r3, r3, #7
 8002c76:	683a      	ldr	r2, [r7, #0]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d005      	beq.n	8002c88 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e040      	b.n	8002d02 <HAL_RCC_ClockConfig+0x2de>
 8002c80:	40022000 	.word	0x40022000
 8002c84:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0304 	and.w	r3, r3, #4
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d008      	beq.n	8002ca6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c94:	4b1d      	ldr	r3, [pc, #116]	; (8002d0c <HAL_RCC_ClockConfig+0x2e8>)
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	491a      	ldr	r1, [pc, #104]	; (8002d0c <HAL_RCC_ClockConfig+0x2e8>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0308 	and.w	r3, r3, #8
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d009      	beq.n	8002cc6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cb2:	4b16      	ldr	r3, [pc, #88]	; (8002d0c <HAL_RCC_ClockConfig+0x2e8>)
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	691b      	ldr	r3, [r3, #16]
 8002cbe:	00db      	lsls	r3, r3, #3
 8002cc0:	4912      	ldr	r1, [pc, #72]	; (8002d0c <HAL_RCC_ClockConfig+0x2e8>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002cc6:	f000 f829 	bl	8002d1c <HAL_RCC_GetSysClockFreq>
 8002cca:	4601      	mov	r1, r0
 8002ccc:	4b0f      	ldr	r3, [pc, #60]	; (8002d0c <HAL_RCC_ClockConfig+0x2e8>)
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cd4:	22f0      	movs	r2, #240	; 0xf0
 8002cd6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	fa92 f2a2 	rbit	r2, r2
 8002cde:	60fa      	str	r2, [r7, #12]
  return result;
 8002ce0:	68fa      	ldr	r2, [r7, #12]
 8002ce2:	fab2 f282 	clz	r2, r2
 8002ce6:	b2d2      	uxtb	r2, r2
 8002ce8:	40d3      	lsrs	r3, r2
 8002cea:	4a09      	ldr	r2, [pc, #36]	; (8002d10 <HAL_RCC_ClockConfig+0x2ec>)
 8002cec:	5cd3      	ldrb	r3, [r2, r3]
 8002cee:	fa21 f303 	lsr.w	r3, r1, r3
 8002cf2:	4a08      	ldr	r2, [pc, #32]	; (8002d14 <HAL_RCC_ClockConfig+0x2f0>)
 8002cf4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002cf6:	4b08      	ldr	r3, [pc, #32]	; (8002d18 <HAL_RCC_ClockConfig+0x2f4>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7fe fa2a 	bl	8001154 <HAL_InitTick>
  
  return HAL_OK;
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3778      	adds	r7, #120	; 0x78
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	40021000 	.word	0x40021000
 8002d10:	08006fc0 	.word	0x08006fc0
 8002d14:	2000015c 	.word	0x2000015c
 8002d18:	20000160 	.word	0x20000160

08002d1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b08b      	sub	sp, #44	; 0x2c
 8002d20:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d22:	2300      	movs	r3, #0
 8002d24:	61fb      	str	r3, [r7, #28]
 8002d26:	2300      	movs	r3, #0
 8002d28:	61bb      	str	r3, [r7, #24]
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d2e:	2300      	movs	r3, #0
 8002d30:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002d32:	2300      	movs	r3, #0
 8002d34:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002d36:	4b29      	ldr	r3, [pc, #164]	; (8002ddc <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	f003 030c 	and.w	r3, r3, #12
 8002d42:	2b04      	cmp	r3, #4
 8002d44:	d002      	beq.n	8002d4c <HAL_RCC_GetSysClockFreq+0x30>
 8002d46:	2b08      	cmp	r3, #8
 8002d48:	d003      	beq.n	8002d52 <HAL_RCC_GetSysClockFreq+0x36>
 8002d4a:	e03c      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d4c:	4b24      	ldr	r3, [pc, #144]	; (8002de0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d4e:	623b      	str	r3, [r7, #32]
      break;
 8002d50:	e03c      	b.n	8002dcc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002d58:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002d5c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5e:	68ba      	ldr	r2, [r7, #8]
 8002d60:	fa92 f2a2 	rbit	r2, r2
 8002d64:	607a      	str	r2, [r7, #4]
  return result;
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	fab2 f282 	clz	r2, r2
 8002d6c:	b2d2      	uxtb	r2, r2
 8002d6e:	40d3      	lsrs	r3, r2
 8002d70:	4a1c      	ldr	r2, [pc, #112]	; (8002de4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002d72:	5cd3      	ldrb	r3, [r2, r3]
 8002d74:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002d76:	4b19      	ldr	r3, [pc, #100]	; (8002ddc <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d7a:	f003 030f 	and.w	r3, r3, #15
 8002d7e:	220f      	movs	r2, #15
 8002d80:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d82:	693a      	ldr	r2, [r7, #16]
 8002d84:	fa92 f2a2 	rbit	r2, r2
 8002d88:	60fa      	str	r2, [r7, #12]
  return result;
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	fab2 f282 	clz	r2, r2
 8002d90:	b2d2      	uxtb	r2, r2
 8002d92:	40d3      	lsrs	r3, r2
 8002d94:	4a14      	ldr	r2, [pc, #80]	; (8002de8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002d96:	5cd3      	ldrb	r3, [r2, r3]
 8002d98:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d008      	beq.n	8002db6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002da4:	4a0e      	ldr	r2, [pc, #56]	; (8002de0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	fb02 f303 	mul.w	r3, r2, r3
 8002db2:	627b      	str	r3, [r7, #36]	; 0x24
 8002db4:	e004      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	4a0c      	ldr	r2, [pc, #48]	; (8002dec <HAL_RCC_GetSysClockFreq+0xd0>)
 8002dba:	fb02 f303 	mul.w	r3, r2, r3
 8002dbe:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc2:	623b      	str	r3, [r7, #32]
      break;
 8002dc4:	e002      	b.n	8002dcc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dc6:	4b06      	ldr	r3, [pc, #24]	; (8002de0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002dc8:	623b      	str	r3, [r7, #32]
      break;
 8002dca:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dcc:	6a3b      	ldr	r3, [r7, #32]
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	372c      	adds	r7, #44	; 0x2c
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	007a1200 	.word	0x007a1200
 8002de4:	08006fd8 	.word	0x08006fd8
 8002de8:	08006fe8 	.word	0x08006fe8
 8002dec:	003d0900 	.word	0x003d0900

08002df0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002df4:	4b03      	ldr	r3, [pc, #12]	; (8002e04 <HAL_RCC_GetHCLKFreq+0x14>)
 8002df6:	681b      	ldr	r3, [r3, #0]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	2000015c 	.word	0x2000015c

08002e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002e0e:	f7ff ffef 	bl	8002df0 <HAL_RCC_GetHCLKFreq>
 8002e12:	4601      	mov	r1, r0
 8002e14:	4b0b      	ldr	r3, [pc, #44]	; (8002e44 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002e1c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002e20:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	fa92 f2a2 	rbit	r2, r2
 8002e28:	603a      	str	r2, [r7, #0]
  return result;
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	fab2 f282 	clz	r2, r2
 8002e30:	b2d2      	uxtb	r2, r2
 8002e32:	40d3      	lsrs	r3, r2
 8002e34:	4a04      	ldr	r2, [pc, #16]	; (8002e48 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002e36:	5cd3      	ldrb	r3, [r2, r3]
 8002e38:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3708      	adds	r7, #8
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	40021000 	.word	0x40021000
 8002e48:	08006fd0 	.word	0x08006fd0

08002e4c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	220f      	movs	r2, #15
 8002e5a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002e5c:	4b12      	ldr	r3, [pc, #72]	; (8002ea8 <HAL_RCC_GetClockConfig+0x5c>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f003 0203 	and.w	r2, r3, #3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002e68:	4b0f      	ldr	r3, [pc, #60]	; (8002ea8 <HAL_RCC_GetClockConfig+0x5c>)
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8002e74:	4b0c      	ldr	r3, [pc, #48]	; (8002ea8 <HAL_RCC_GetClockConfig+0x5c>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002e80:	4b09      	ldr	r3, [pc, #36]	; (8002ea8 <HAL_RCC_GetClockConfig+0x5c>)
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	08db      	lsrs	r3, r3, #3
 8002e86:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8002e8e:	4b07      	ldr	r3, [pc, #28]	; (8002eac <HAL_RCC_GetClockConfig+0x60>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0207 	and.w	r2, r3, #7
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	601a      	str	r2, [r3, #0]
}
 8002e9a:	bf00      	nop
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	40021000 	.word	0x40021000
 8002eac:	40022000 	.word	0x40022000

08002eb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b092      	sub	sp, #72	; 0x48
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f000 80d4 	beq.w	800307c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ed4:	4b4e      	ldr	r3, [pc, #312]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ed6:	69db      	ldr	r3, [r3, #28]
 8002ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d10e      	bne.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ee0:	4b4b      	ldr	r3, [pc, #300]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ee2:	69db      	ldr	r3, [r3, #28]
 8002ee4:	4a4a      	ldr	r2, [pc, #296]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ee6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002eea:	61d3      	str	r3, [r2, #28]
 8002eec:	4b48      	ldr	r3, [pc, #288]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eee:	69db      	ldr	r3, [r3, #28]
 8002ef0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ef4:	60bb      	str	r3, [r7, #8]
 8002ef6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002efe:	4b45      	ldr	r3, [pc, #276]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d118      	bne.n	8002f3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f0a:	4b42      	ldr	r3, [pc, #264]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a41      	ldr	r2, [pc, #260]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f14:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f16:	f7fe f9f9 	bl	800130c <HAL_GetTick>
 8002f1a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1c:	e008      	b.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f1e:	f7fe f9f5 	bl	800130c <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b64      	cmp	r3, #100	; 0x64
 8002f2a:	d901      	bls.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e169      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f30:	4b38      	ldr	r3, [pc, #224]	; (8003014 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0f0      	beq.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f3c:	4b34      	ldr	r3, [pc, #208]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f3e:	6a1b      	ldr	r3, [r3, #32]
 8002f40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f44:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	f000 8084 	beq.w	8003056 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f56:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d07c      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f5c:	4b2c      	ldr	r3, [pc, #176]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f5e:	6a1b      	ldr	r3, [r3, #32]
 8002f60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f66:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f6a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f6e:	fa93 f3a3 	rbit	r3, r3
 8002f72:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f76:	fab3 f383 	clz	r3, r3
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	461a      	mov	r2, r3
 8002f7e:	4b26      	ldr	r3, [pc, #152]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f80:	4413      	add	r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	461a      	mov	r2, r3
 8002f86:	2301      	movs	r3, #1
 8002f88:	6013      	str	r3, [r2, #0]
 8002f8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f8e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f92:	fa93 f3a3 	rbit	r3, r3
 8002f96:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002f98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f9a:	fab3 f383 	clz	r3, r3
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	4b1d      	ldr	r3, [pc, #116]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002fa4:	4413      	add	r3, r2
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	461a      	mov	r2, r3
 8002faa:	2300      	movs	r3, #0
 8002fac:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002fae:	4a18      	ldr	r2, [pc, #96]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fb2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002fb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fb6:	f003 0301 	and.w	r3, r3, #1
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d04b      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fbe:	f7fe f9a5 	bl	800130c <HAL_GetTick>
 8002fc2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fc4:	e00a      	b.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fc6:	f7fe f9a1 	bl	800130c <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d901      	bls.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	e113      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8002fdc:	2302      	movs	r3, #2
 8002fde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fe2:	fa93 f3a3 	rbit	r3, r3
 8002fe6:	627b      	str	r3, [r7, #36]	; 0x24
 8002fe8:	2302      	movs	r3, #2
 8002fea:	623b      	str	r3, [r7, #32]
 8002fec:	6a3b      	ldr	r3, [r7, #32]
 8002fee:	fa93 f3a3 	rbit	r3, r3
 8002ff2:	61fb      	str	r3, [r7, #28]
  return result;
 8002ff4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ff6:	fab3 f383 	clz	r3, r3
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	095b      	lsrs	r3, r3, #5
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	f043 0302 	orr.w	r3, r3, #2
 8003004:	b2db      	uxtb	r3, r3
 8003006:	2b02      	cmp	r3, #2
 8003008:	d108      	bne.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800300a:	4b01      	ldr	r3, [pc, #4]	; (8003010 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800300c:	6a1b      	ldr	r3, [r3, #32]
 800300e:	e00d      	b.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003010:	40021000 	.word	0x40021000
 8003014:	40007000 	.word	0x40007000
 8003018:	10908100 	.word	0x10908100
 800301c:	2302      	movs	r3, #2
 800301e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	fa93 f3a3 	rbit	r3, r3
 8003026:	617b      	str	r3, [r7, #20]
 8003028:	4b78      	ldr	r3, [pc, #480]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800302a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800302c:	2202      	movs	r2, #2
 800302e:	613a      	str	r2, [r7, #16]
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	fa92 f2a2 	rbit	r2, r2
 8003036:	60fa      	str	r2, [r7, #12]
  return result;
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	fab2 f282 	clz	r2, r2
 800303e:	b2d2      	uxtb	r2, r2
 8003040:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003044:	b2d2      	uxtb	r2, r2
 8003046:	f002 021f 	and.w	r2, r2, #31
 800304a:	2101      	movs	r1, #1
 800304c:	fa01 f202 	lsl.w	r2, r1, r2
 8003050:	4013      	ands	r3, r2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d0b7      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003056:	4b6d      	ldr	r3, [pc, #436]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003058:	6a1b      	ldr	r3, [r3, #32]
 800305a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	496a      	ldr	r1, [pc, #424]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003064:	4313      	orrs	r3, r2
 8003066:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003068:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800306c:	2b01      	cmp	r3, #1
 800306e:	d105      	bne.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003070:	4b66      	ldr	r3, [pc, #408]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003072:	69db      	ldr	r3, [r3, #28]
 8003074:	4a65      	ldr	r2, [pc, #404]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003076:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800307a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0301 	and.w	r3, r3, #1
 8003084:	2b00      	cmp	r3, #0
 8003086:	d008      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003088:	4b60      	ldr	r3, [pc, #384]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800308a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308c:	f023 0203 	bic.w	r2, r3, #3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	495d      	ldr	r1, [pc, #372]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003096:	4313      	orrs	r3, r2
 8003098:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d008      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030a6:	4b59      	ldr	r3, [pc, #356]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	4956      	ldr	r1, [pc, #344]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80030b4:	4313      	orrs	r3, r2
 80030b6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0304 	and.w	r3, r3, #4
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d008      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030c4:	4b51      	ldr	r3, [pc, #324]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80030c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	691b      	ldr	r3, [r3, #16]
 80030d0:	494e      	ldr	r1, [pc, #312]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0320 	and.w	r3, r3, #32
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d008      	beq.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030e2:	4b4a      	ldr	r3, [pc, #296]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80030e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e6:	f023 0210 	bic.w	r2, r3, #16
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	69db      	ldr	r3, [r3, #28]
 80030ee:	4947      	ldr	r1, [pc, #284]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80030f0:	4313      	orrs	r3, r2
 80030f2:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d008      	beq.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003100:	4b42      	ldr	r3, [pc, #264]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800310c:	493f      	ldr	r1, [pc, #252]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800310e:	4313      	orrs	r3, r2
 8003110:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800311a:	2b00      	cmp	r3, #0
 800311c:	d008      	beq.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800311e:	4b3b      	ldr	r3, [pc, #236]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003122:	f023 0220 	bic.w	r2, r3, #32
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a1b      	ldr	r3, [r3, #32]
 800312a:	4938      	ldr	r1, [pc, #224]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800312c:	4313      	orrs	r3, r2
 800312e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0308 	and.w	r3, r3, #8
 8003138:	2b00      	cmp	r3, #0
 800313a:	d008      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800313c:	4b33      	ldr	r3, [pc, #204]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800313e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003140:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	4930      	ldr	r1, [pc, #192]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800314a:	4313      	orrs	r3, r2
 800314c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0310 	and.w	r3, r3, #16
 8003156:	2b00      	cmp	r3, #0
 8003158:	d008      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800315a:	4b2c      	ldr	r3, [pc, #176]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800315c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	699b      	ldr	r3, [r3, #24]
 8003166:	4929      	ldr	r1, [pc, #164]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003168:	4313      	orrs	r3, r2
 800316a:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003174:	2b00      	cmp	r3, #0
 8003176:	d008      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003178:	4b24      	ldr	r3, [pc, #144]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003184:	4921      	ldr	r1, [pc, #132]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003186:	4313      	orrs	r3, r2
 8003188:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003192:	2b00      	cmp	r3, #0
 8003194:	d008      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003196:	4b1d      	ldr	r3, [pc, #116]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800319a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a2:	491a      	ldr	r1, [pc, #104]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80031a4:	4313      	orrs	r3, r2
 80031a6:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d008      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80031b4:	4b15      	ldr	r3, [pc, #84]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80031b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b8:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c0:	4912      	ldr	r1, [pc, #72]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d008      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80031d2:	4b0e      	ldr	r3, [pc, #56]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80031d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031de:	490b      	ldr	r1, [pc, #44]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80031e0:	4313      	orrs	r3, r2
 80031e2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d008      	beq.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80031f0:	4b06      	ldr	r3, [pc, #24]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80031f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031fc:	4903      	ldr	r1, [pc, #12]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003202:	2300      	movs	r3, #0
}
 8003204:	4618      	mov	r0, r3
 8003206:	3748      	adds	r7, #72	; 0x48
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	40021000 	.word	0x40021000

08003210 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d101      	bne.n	8003222 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e09d      	b.n	800335e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003226:	2b00      	cmp	r3, #0
 8003228:	d108      	bne.n	800323c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003232:	d009      	beq.n	8003248 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	61da      	str	r2, [r3, #28]
 800323a:	e005      	b.n	8003248 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d106      	bne.n	8003268 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f7fd fef0 	bl	8001048 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2202      	movs	r2, #2
 800326c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800327e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003288:	d902      	bls.n	8003290 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800328a:	2300      	movs	r3, #0
 800328c:	60fb      	str	r3, [r7, #12]
 800328e:	e002      	b.n	8003296 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003290:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003294:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800329e:	d007      	beq.n	80032b0 <HAL_SPI_Init+0xa0>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80032a8:	d002      	beq.n	80032b0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80032c0:	431a      	orrs	r2, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	f003 0302 	and.w	r3, r3, #2
 80032ca:	431a      	orrs	r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	f003 0301 	and.w	r3, r3, #1
 80032d4:	431a      	orrs	r2, r3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	699b      	ldr	r3, [r3, #24]
 80032da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032de:	431a      	orrs	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	69db      	ldr	r3, [r3, #28]
 80032e4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80032e8:	431a      	orrs	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a1b      	ldr	r3, [r3, #32]
 80032ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032f2:	ea42 0103 	orr.w	r1, r2, r3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032fa:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	430a      	orrs	r2, r1
 8003304:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	699b      	ldr	r3, [r3, #24]
 800330a:	0c1b      	lsrs	r3, r3, #16
 800330c:	f003 0204 	and.w	r2, r3, #4
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003314:	f003 0310 	and.w	r3, r3, #16
 8003318:	431a      	orrs	r2, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800331e:	f003 0308 	and.w	r3, r3, #8
 8003322:	431a      	orrs	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800332c:	ea42 0103 	orr.w	r1, r2, r3
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	430a      	orrs	r2, r1
 800333c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	69da      	ldr	r2, [r3, #28]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800334c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3710      	adds	r7, #16
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}

08003366 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003366:	b580      	push	{r7, lr}
 8003368:	b082      	sub	sp, #8
 800336a:	af00      	add	r7, sp, #0
 800336c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d101      	bne.n	8003378 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e049      	b.n	800340c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2b00      	cmp	r3, #0
 8003382:	d106      	bne.n	8003392 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	f000 f841 	bl	8003414 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2202      	movs	r2, #2
 8003396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	3304      	adds	r3, #4
 80033a2:	4619      	mov	r1, r3
 80033a4:	4610      	mov	r0, r2
 80033a6:	f000 f9f1 	bl	800378c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2201      	movs	r2, #1
 80033ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2201      	movs	r2, #1
 80033b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2201      	movs	r2, #1
 80033be:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2201      	movs	r2, #1
 80033c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2201      	movs	r2, #1
 80033ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2201      	movs	r2, #1
 80033d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2201      	movs	r2, #1
 80033de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2201      	movs	r2, #1
 80033e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2201      	movs	r2, #1
 80033ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2201      	movs	r2, #1
 80033f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2201      	movs	r2, #1
 8003406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3708      	adds	r7, #8
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800341c:	bf00      	nop
 800341e:	370c      	adds	r7, #12
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr

08003428 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003436:	b2db      	uxtb	r3, r3
 8003438:	2b01      	cmp	r3, #1
 800343a:	d001      	beq.n	8003440 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e04a      	b.n	80034d6 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2202      	movs	r2, #2
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68da      	ldr	r2, [r3, #12]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f042 0201 	orr.w	r2, r2, #1
 8003456:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a21      	ldr	r2, [pc, #132]	; (80034e4 <HAL_TIM_Base_Start_IT+0xbc>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d018      	beq.n	8003494 <HAL_TIM_Base_Start_IT+0x6c>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800346a:	d013      	beq.n	8003494 <HAL_TIM_Base_Start_IT+0x6c>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a1d      	ldr	r2, [pc, #116]	; (80034e8 <HAL_TIM_Base_Start_IT+0xc0>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d00e      	beq.n	8003494 <HAL_TIM_Base_Start_IT+0x6c>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a1c      	ldr	r2, [pc, #112]	; (80034ec <HAL_TIM_Base_Start_IT+0xc4>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d009      	beq.n	8003494 <HAL_TIM_Base_Start_IT+0x6c>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a1a      	ldr	r2, [pc, #104]	; (80034f0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d004      	beq.n	8003494 <HAL_TIM_Base_Start_IT+0x6c>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a19      	ldr	r2, [pc, #100]	; (80034f4 <HAL_TIM_Base_Start_IT+0xcc>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d115      	bne.n	80034c0 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	689a      	ldr	r2, [r3, #8]
 800349a:	4b17      	ldr	r3, [pc, #92]	; (80034f8 <HAL_TIM_Base_Start_IT+0xd0>)
 800349c:	4013      	ands	r3, r2
 800349e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2b06      	cmp	r3, #6
 80034a4:	d015      	beq.n	80034d2 <HAL_TIM_Base_Start_IT+0xaa>
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034ac:	d011      	beq.n	80034d2 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f042 0201 	orr.w	r2, r2, #1
 80034bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034be:	e008      	b.n	80034d2 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f042 0201 	orr.w	r2, r2, #1
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	e000      	b.n	80034d4 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3714      	adds	r7, #20
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	40012c00 	.word	0x40012c00
 80034e8:	40000400 	.word	0x40000400
 80034ec:	40000800 	.word	0x40000800
 80034f0:	40013400 	.word	0x40013400
 80034f4:	40014000 	.word	0x40014000
 80034f8:	00010007 	.word	0x00010007

080034fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	691b      	ldr	r3, [r3, #16]
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b02      	cmp	r3, #2
 8003510:	d122      	bne.n	8003558 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	f003 0302 	and.w	r3, r3, #2
 800351c:	2b02      	cmp	r3, #2
 800351e:	d11b      	bne.n	8003558 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f06f 0202 	mvn.w	r2, #2
 8003528:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2201      	movs	r2, #1
 800352e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	699b      	ldr	r3, [r3, #24]
 8003536:	f003 0303 	and.w	r3, r3, #3
 800353a:	2b00      	cmp	r3, #0
 800353c:	d003      	beq.n	8003546 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 f905 	bl	800374e <HAL_TIM_IC_CaptureCallback>
 8003544:	e005      	b.n	8003552 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f000 f8f7 	bl	800373a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f000 f908 	bl	8003762 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	f003 0304 	and.w	r3, r3, #4
 8003562:	2b04      	cmp	r3, #4
 8003564:	d122      	bne.n	80035ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	f003 0304 	and.w	r3, r3, #4
 8003570:	2b04      	cmp	r3, #4
 8003572:	d11b      	bne.n	80035ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f06f 0204 	mvn.w	r2, #4
 800357c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2202      	movs	r2, #2
 8003582:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800358e:	2b00      	cmp	r3, #0
 8003590:	d003      	beq.n	800359a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 f8db 	bl	800374e <HAL_TIM_IC_CaptureCallback>
 8003598:	e005      	b.n	80035a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f000 f8cd 	bl	800373a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 f8de 	bl	8003762 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	691b      	ldr	r3, [r3, #16]
 80035b2:	f003 0308 	and.w	r3, r3, #8
 80035b6:	2b08      	cmp	r3, #8
 80035b8:	d122      	bne.n	8003600 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	f003 0308 	and.w	r3, r3, #8
 80035c4:	2b08      	cmp	r3, #8
 80035c6:	d11b      	bne.n	8003600 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f06f 0208 	mvn.w	r2, #8
 80035d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2204      	movs	r2, #4
 80035d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	69db      	ldr	r3, [r3, #28]
 80035de:	f003 0303 	and.w	r3, r3, #3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d003      	beq.n	80035ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f000 f8b1 	bl	800374e <HAL_TIM_IC_CaptureCallback>
 80035ec:	e005      	b.n	80035fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 f8a3 	bl	800373a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f000 f8b4 	bl	8003762 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	691b      	ldr	r3, [r3, #16]
 8003606:	f003 0310 	and.w	r3, r3, #16
 800360a:	2b10      	cmp	r3, #16
 800360c:	d122      	bne.n	8003654 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	f003 0310 	and.w	r3, r3, #16
 8003618:	2b10      	cmp	r3, #16
 800361a:	d11b      	bne.n	8003654 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f06f 0210 	mvn.w	r2, #16
 8003624:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2208      	movs	r2, #8
 800362a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	69db      	ldr	r3, [r3, #28]
 8003632:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003636:	2b00      	cmp	r3, #0
 8003638:	d003      	beq.n	8003642 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f000 f887 	bl	800374e <HAL_TIM_IC_CaptureCallback>
 8003640:	e005      	b.n	800364e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f000 f879 	bl	800373a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f000 f88a 	bl	8003762 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	f003 0301 	and.w	r3, r3, #1
 800365e:	2b01      	cmp	r3, #1
 8003660:	d10e      	bne.n	8003680 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	2b01      	cmp	r3, #1
 800366e:	d107      	bne.n	8003680 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f06f 0201 	mvn.w	r2, #1
 8003678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7fd fc60 	bl	8000f40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800368a:	2b80      	cmp	r3, #128	; 0x80
 800368c:	d10e      	bne.n	80036ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003698:	2b80      	cmp	r3, #128	; 0x80
 800369a:	d107      	bne.n	80036ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80036a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 f90a 	bl	80038c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036ba:	d10e      	bne.n	80036da <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036c6:	2b80      	cmp	r3, #128	; 0x80
 80036c8:	d107      	bne.n	80036da <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80036d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f000 f8fd 	bl	80038d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036e4:	2b40      	cmp	r3, #64	; 0x40
 80036e6:	d10e      	bne.n	8003706 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036f2:	2b40      	cmp	r3, #64	; 0x40
 80036f4:	d107      	bne.n	8003706 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80036fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f000 f838 	bl	8003776 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	691b      	ldr	r3, [r3, #16]
 800370c:	f003 0320 	and.w	r3, r3, #32
 8003710:	2b20      	cmp	r3, #32
 8003712:	d10e      	bne.n	8003732 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	f003 0320 	and.w	r3, r3, #32
 800371e:	2b20      	cmp	r3, #32
 8003720:	d107      	bne.n	8003732 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f06f 0220 	mvn.w	r2, #32
 800372a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	f000 f8bd 	bl	80038ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003732:	bf00      	nop
 8003734:	3708      	adds	r7, #8
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}

0800373a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800373a:	b480      	push	{r7}
 800373c:	b083      	sub	sp, #12
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003742:	bf00      	nop
 8003744:	370c      	adds	r7, #12
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr

0800374e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800374e:	b480      	push	{r7}
 8003750:	b083      	sub	sp, #12
 8003752:	af00      	add	r7, sp, #0
 8003754:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003756:	bf00      	nop
 8003758:	370c      	adds	r7, #12
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr

08003762 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003762:	b480      	push	{r7}
 8003764:	b083      	sub	sp, #12
 8003766:	af00      	add	r7, sp, #0
 8003768:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800376a:	bf00      	nop
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr

08003776 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003776:	b480      	push	{r7}
 8003778:	b083      	sub	sp, #12
 800377a:	af00      	add	r7, sp, #0
 800377c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800377e:	bf00      	nop
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
	...

0800378c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800378c:	b480      	push	{r7}
 800378e:	b085      	sub	sp, #20
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	4a3c      	ldr	r2, [pc, #240]	; (8003890 <TIM_Base_SetConfig+0x104>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d00f      	beq.n	80037c4 <TIM_Base_SetConfig+0x38>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037aa:	d00b      	beq.n	80037c4 <TIM_Base_SetConfig+0x38>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	4a39      	ldr	r2, [pc, #228]	; (8003894 <TIM_Base_SetConfig+0x108>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d007      	beq.n	80037c4 <TIM_Base_SetConfig+0x38>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	4a38      	ldr	r2, [pc, #224]	; (8003898 <TIM_Base_SetConfig+0x10c>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d003      	beq.n	80037c4 <TIM_Base_SetConfig+0x38>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	4a37      	ldr	r2, [pc, #220]	; (800389c <TIM_Base_SetConfig+0x110>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d108      	bne.n	80037d6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	68fa      	ldr	r2, [r7, #12]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a2d      	ldr	r2, [pc, #180]	; (8003890 <TIM_Base_SetConfig+0x104>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d01b      	beq.n	8003816 <TIM_Base_SetConfig+0x8a>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037e4:	d017      	beq.n	8003816 <TIM_Base_SetConfig+0x8a>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a2a      	ldr	r2, [pc, #168]	; (8003894 <TIM_Base_SetConfig+0x108>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d013      	beq.n	8003816 <TIM_Base_SetConfig+0x8a>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a29      	ldr	r2, [pc, #164]	; (8003898 <TIM_Base_SetConfig+0x10c>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d00f      	beq.n	8003816 <TIM_Base_SetConfig+0x8a>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a28      	ldr	r2, [pc, #160]	; (800389c <TIM_Base_SetConfig+0x110>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d00b      	beq.n	8003816 <TIM_Base_SetConfig+0x8a>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a27      	ldr	r2, [pc, #156]	; (80038a0 <TIM_Base_SetConfig+0x114>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d007      	beq.n	8003816 <TIM_Base_SetConfig+0x8a>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a26      	ldr	r2, [pc, #152]	; (80038a4 <TIM_Base_SetConfig+0x118>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d003      	beq.n	8003816 <TIM_Base_SetConfig+0x8a>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a25      	ldr	r2, [pc, #148]	; (80038a8 <TIM_Base_SetConfig+0x11c>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d108      	bne.n	8003828 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800381c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	4313      	orrs	r3, r2
 8003826:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	4313      	orrs	r3, r2
 8003834:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	68fa      	ldr	r2, [r7, #12]
 800383a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	689a      	ldr	r2, [r3, #8]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4a10      	ldr	r2, [pc, #64]	; (8003890 <TIM_Base_SetConfig+0x104>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d00f      	beq.n	8003874 <TIM_Base_SetConfig+0xe8>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	4a11      	ldr	r2, [pc, #68]	; (800389c <TIM_Base_SetConfig+0x110>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d00b      	beq.n	8003874 <TIM_Base_SetConfig+0xe8>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4a10      	ldr	r2, [pc, #64]	; (80038a0 <TIM_Base_SetConfig+0x114>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d007      	beq.n	8003874 <TIM_Base_SetConfig+0xe8>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a0f      	ldr	r2, [pc, #60]	; (80038a4 <TIM_Base_SetConfig+0x118>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d003      	beq.n	8003874 <TIM_Base_SetConfig+0xe8>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a0e      	ldr	r2, [pc, #56]	; (80038a8 <TIM_Base_SetConfig+0x11c>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d103      	bne.n	800387c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	691a      	ldr	r2, [r3, #16]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	615a      	str	r2, [r3, #20]
}
 8003882:	bf00      	nop
 8003884:	3714      	adds	r7, #20
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	40012c00 	.word	0x40012c00
 8003894:	40000400 	.word	0x40000400
 8003898:	40000800 	.word	0x40000800
 800389c:	40013400 	.word	0x40013400
 80038a0:	40014000 	.word	0x40014000
 80038a4:	40014400 	.word	0x40014400
 80038a8:	40014800 	.word	0x40014800

080038ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038b4:	bf00      	nop
 80038b6:	370c      	adds	r7, #12
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr

080038c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80038c8:	bf00      	nop
 80038ca:	370c      	adds	r7, #12
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr

080038d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b083      	sub	sp, #12
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80038dc:	bf00      	nop
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr

080038e8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80038f0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80038f4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80038fc:	b29a      	uxth	r2, r3
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	b29b      	uxth	r3, r3
 8003902:	43db      	mvns	r3, r3
 8003904:	b29b      	uxth	r3, r3
 8003906:	4013      	ands	r3, r2
 8003908:	b29a      	uxth	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3714      	adds	r7, #20
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr

0800391e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800391e:	b084      	sub	sp, #16
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	f107 0014 	add.w	r0, r7, #20
 800392c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8003950:	2300      	movs	r3, #0
}
 8003952:	4618      	mov	r0, r3
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	b004      	add	sp, #16
 800395e:	4770      	bx	lr

08003960 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003960:	b480      	push	{r7}
 8003962:	b085      	sub	sp, #20
 8003964:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003966:	f3ef 8305 	mrs	r3, IPSR
 800396a:	60bb      	str	r3, [r7, #8]
  return(result);
 800396c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800396e:	2b00      	cmp	r3, #0
 8003970:	d10f      	bne.n	8003992 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003972:	f3ef 8310 	mrs	r3, PRIMASK
 8003976:	607b      	str	r3, [r7, #4]
  return(result);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d109      	bne.n	8003992 <osKernelInitialize+0x32>
 800397e:	4b11      	ldr	r3, [pc, #68]	; (80039c4 <osKernelInitialize+0x64>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2b02      	cmp	r3, #2
 8003984:	d109      	bne.n	800399a <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003986:	f3ef 8311 	mrs	r3, BASEPRI
 800398a:	603b      	str	r3, [r7, #0]
  return(result);
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d003      	beq.n	800399a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8003992:	f06f 0305 	mvn.w	r3, #5
 8003996:	60fb      	str	r3, [r7, #12]
 8003998:	e00c      	b.n	80039b4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800399a:	4b0a      	ldr	r3, [pc, #40]	; (80039c4 <osKernelInitialize+0x64>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d105      	bne.n	80039ae <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80039a2:	4b08      	ldr	r3, [pc, #32]	; (80039c4 <osKernelInitialize+0x64>)
 80039a4:	2201      	movs	r2, #1
 80039a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80039a8:	2300      	movs	r3, #0
 80039aa:	60fb      	str	r3, [r7, #12]
 80039ac:	e002      	b.n	80039b4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80039ae:	f04f 33ff 	mov.w	r3, #4294967295
 80039b2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80039b4:	68fb      	ldr	r3, [r7, #12]
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3714      	adds	r7, #20
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	20000338 	.word	0x20000338

080039c8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039ce:	f3ef 8305 	mrs	r3, IPSR
 80039d2:	60bb      	str	r3, [r7, #8]
  return(result);
 80039d4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d10f      	bne.n	80039fa <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039da:	f3ef 8310 	mrs	r3, PRIMASK
 80039de:	607b      	str	r3, [r7, #4]
  return(result);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d109      	bne.n	80039fa <osKernelStart+0x32>
 80039e6:	4b11      	ldr	r3, [pc, #68]	; (8003a2c <osKernelStart+0x64>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d109      	bne.n	8003a02 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80039ee:	f3ef 8311 	mrs	r3, BASEPRI
 80039f2:	603b      	str	r3, [r7, #0]
  return(result);
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d003      	beq.n	8003a02 <osKernelStart+0x3a>
    stat = osErrorISR;
 80039fa:	f06f 0305 	mvn.w	r3, #5
 80039fe:	60fb      	str	r3, [r7, #12]
 8003a00:	e00e      	b.n	8003a20 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8003a02:	4b0a      	ldr	r3, [pc, #40]	; (8003a2c <osKernelStart+0x64>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d107      	bne.n	8003a1a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8003a0a:	4b08      	ldr	r3, [pc, #32]	; (8003a2c <osKernelStart+0x64>)
 8003a0c:	2202      	movs	r2, #2
 8003a0e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8003a10:	f001 fbfa 	bl	8005208 <vTaskStartScheduler>
      stat = osOK;
 8003a14:	2300      	movs	r3, #0
 8003a16:	60fb      	str	r3, [r7, #12]
 8003a18:	e002      	b.n	8003a20 <osKernelStart+0x58>
    } else {
      stat = osError;
 8003a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a1e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003a20:	68fb      	ldr	r3, [r7, #12]
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	20000338 	.word	0x20000338

08003a30 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b092      	sub	sp, #72	; 0x48
 8003a34:	af04      	add	r7, sp, #16
 8003a36:	60f8      	str	r0, [r7, #12]
 8003a38:	60b9      	str	r1, [r7, #8]
 8003a3a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a40:	f3ef 8305 	mrs	r3, IPSR
 8003a44:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	f040 8094 	bne.w	8003b76 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a4e:	f3ef 8310 	mrs	r3, PRIMASK
 8003a52:	623b      	str	r3, [r7, #32]
  return(result);
 8003a54:	6a3b      	ldr	r3, [r7, #32]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	f040 808d 	bne.w	8003b76 <osThreadNew+0x146>
 8003a5c:	4b48      	ldr	r3, [pc, #288]	; (8003b80 <osThreadNew+0x150>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d106      	bne.n	8003a72 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003a64:	f3ef 8311 	mrs	r3, BASEPRI
 8003a68:	61fb      	str	r3, [r7, #28]
  return(result);
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	f040 8082 	bne.w	8003b76 <osThreadNew+0x146>
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d07e      	beq.n	8003b76 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8003a78:	2380      	movs	r3, #128	; 0x80
 8003a7a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8003a7c:	2318      	movs	r3, #24
 8003a7e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8003a80:	2300      	movs	r3, #0
 8003a82:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8003a84:	f107 031b 	add.w	r3, r7, #27
 8003a88:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8003a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a8e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d045      	beq.n	8003b22 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d002      	beq.n	8003aa4 <osThreadNew+0x74>
        name = attr->name;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	699b      	ldr	r3, [r3, #24]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d002      	beq.n	8003ab2 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	699b      	ldr	r3, [r3, #24]
 8003ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d008      	beq.n	8003aca <osThreadNew+0x9a>
 8003ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aba:	2b38      	cmp	r3, #56	; 0x38
 8003abc:	d805      	bhi.n	8003aca <osThreadNew+0x9a>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <osThreadNew+0x9e>
        return (NULL);
 8003aca:	2300      	movs	r3, #0
 8003acc:	e054      	b.n	8003b78 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d003      	beq.n	8003ade <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	695b      	ldr	r3, [r3, #20]
 8003ada:	089b      	lsrs	r3, r3, #2
 8003adc:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00e      	beq.n	8003b04 <osThreadNew+0xd4>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	2bbb      	cmp	r3, #187	; 0xbb
 8003aec:	d90a      	bls.n	8003b04 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d006      	beq.n	8003b04 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d002      	beq.n	8003b04 <osThreadNew+0xd4>
        mem = 1;
 8003afe:	2301      	movs	r3, #1
 8003b00:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b02:	e010      	b.n	8003b26 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d10c      	bne.n	8003b26 <osThreadNew+0xf6>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d108      	bne.n	8003b26 <osThreadNew+0xf6>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	691b      	ldr	r3, [r3, #16]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d104      	bne.n	8003b26 <osThreadNew+0xf6>
          mem = 0;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b20:	e001      	b.n	8003b26 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8003b22:	2300      	movs	r3, #0
 8003b24:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8003b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d110      	bne.n	8003b4e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003b34:	9202      	str	r2, [sp, #8]
 8003b36:	9301      	str	r3, [sp, #4]
 8003b38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b3a:	9300      	str	r3, [sp, #0]
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b40:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f001 f97c 	bl	8004e40 <xTaskCreateStatic>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	617b      	str	r3, [r7, #20]
 8003b4c:	e013      	b.n	8003b76 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8003b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d110      	bne.n	8003b76 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	f107 0314 	add.w	r3, r7, #20
 8003b5c:	9301      	str	r3, [sp, #4]
 8003b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b60:	9300      	str	r3, [sp, #0]
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	f001 f9c6 	bl	8004ef8 <xTaskCreate>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d001      	beq.n	8003b76 <osThreadNew+0x146>
          hTask = NULL;
 8003b72:	2300      	movs	r3, #0
 8003b74:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003b76:	697b      	ldr	r3, [r7, #20]
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3738      	adds	r7, #56	; 0x38
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	20000338 	.word	0x20000338

08003b84 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b086      	sub	sp, #24
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b8c:	f3ef 8305 	mrs	r3, IPSR
 8003b90:	613b      	str	r3, [r7, #16]
  return(result);
 8003b92:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d10f      	bne.n	8003bb8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b98:	f3ef 8310 	mrs	r3, PRIMASK
 8003b9c:	60fb      	str	r3, [r7, #12]
  return(result);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d109      	bne.n	8003bb8 <osDelay+0x34>
 8003ba4:	4b0d      	ldr	r3, [pc, #52]	; (8003bdc <osDelay+0x58>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d109      	bne.n	8003bc0 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003bac:	f3ef 8311 	mrs	r3, BASEPRI
 8003bb0:	60bb      	str	r3, [r7, #8]
  return(result);
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d003      	beq.n	8003bc0 <osDelay+0x3c>
    stat = osErrorISR;
 8003bb8:	f06f 0305 	mvn.w	r3, #5
 8003bbc:	617b      	str	r3, [r7, #20]
 8003bbe:	e007      	b.n	8003bd0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d002      	beq.n	8003bd0 <osDelay+0x4c>
      vTaskDelay(ticks);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f001 fae8 	bl	80051a0 <vTaskDelay>
    }
  }

  return (stat);
 8003bd0:	697b      	ldr	r3, [r7, #20]
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3718      	adds	r7, #24
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	20000338 	.word	0x20000338

08003be0 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b08a      	sub	sp, #40	; 0x28
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8003be8:	2300      	movs	r3, #0
 8003bea:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bec:	f3ef 8305 	mrs	r3, IPSR
 8003bf0:	613b      	str	r3, [r7, #16]
  return(result);
 8003bf2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	f040 8085 	bne.w	8003d04 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bfa:	f3ef 8310 	mrs	r3, PRIMASK
 8003bfe:	60fb      	str	r3, [r7, #12]
  return(result);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d17e      	bne.n	8003d04 <osMutexNew+0x124>
 8003c06:	4b42      	ldr	r3, [pc, #264]	; (8003d10 <osMutexNew+0x130>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d105      	bne.n	8003c1a <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003c0e:	f3ef 8311 	mrs	r3, BASEPRI
 8003c12:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d174      	bne.n	8003d04 <osMutexNew+0x124>
    if (attr != NULL) {
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d003      	beq.n	8003c28 <osMutexNew+0x48>
      type = attr->attr_bits;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	623b      	str	r3, [r7, #32]
 8003c26:	e001      	b.n	8003c2c <osMutexNew+0x4c>
    } else {
      type = 0U;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8003c2c:	6a3b      	ldr	r3, [r7, #32]
 8003c2e:	f003 0301 	and.w	r3, r3, #1
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d002      	beq.n	8003c3c <osMutexNew+0x5c>
      rmtx = 1U;
 8003c36:	2301      	movs	r3, #1
 8003c38:	61fb      	str	r3, [r7, #28]
 8003c3a:	e001      	b.n	8003c40 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8003c40:	6a3b      	ldr	r3, [r7, #32]
 8003c42:	f003 0308 	and.w	r3, r3, #8
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d15c      	bne.n	8003d04 <osMutexNew+0x124>
      mem = -1;
 8003c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c4e:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d015      	beq.n	8003c82 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d006      	beq.n	8003c6c <osMutexNew+0x8c>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	2b4f      	cmp	r3, #79	; 0x4f
 8003c64:	d902      	bls.n	8003c6c <osMutexNew+0x8c>
          mem = 1;
 8003c66:	2301      	movs	r3, #1
 8003c68:	61bb      	str	r3, [r7, #24]
 8003c6a:	e00c      	b.n	8003c86 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d108      	bne.n	8003c86 <osMutexNew+0xa6>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d104      	bne.n	8003c86 <osMutexNew+0xa6>
            mem = 0;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	61bb      	str	r3, [r7, #24]
 8003c80:	e001      	b.n	8003c86 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8003c82:	2300      	movs	r3, #0
 8003c84:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d112      	bne.n	8003cb2 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d007      	beq.n	8003ca2 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	4619      	mov	r1, r3
 8003c98:	2004      	movs	r0, #4
 8003c9a:	f000 fb43 	bl	8004324 <xQueueCreateMutexStatic>
 8003c9e:	6278      	str	r0, [r7, #36]	; 0x24
 8003ca0:	e016      	b.n	8003cd0 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	4619      	mov	r1, r3
 8003ca8:	2001      	movs	r0, #1
 8003caa:	f000 fb3b 	bl	8004324 <xQueueCreateMutexStatic>
 8003cae:	6278      	str	r0, [r7, #36]	; 0x24
 8003cb0:	e00e      	b.n	8003cd0 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d10b      	bne.n	8003cd0 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d004      	beq.n	8003cc8 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8003cbe:	2004      	movs	r0, #4
 8003cc0:	f000 fb18 	bl	80042f4 <xQueueCreateMutex>
 8003cc4:	6278      	str	r0, [r7, #36]	; 0x24
 8003cc6:	e003      	b.n	8003cd0 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 8003cc8:	2001      	movs	r0, #1
 8003cca:	f000 fb13 	bl	80042f4 <xQueueCreateMutex>
 8003cce:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8003cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00c      	beq.n	8003cf0 <osMutexNew+0x110>
        if (attr != NULL) {
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d003      	beq.n	8003ce4 <osMutexNew+0x104>
          name = attr->name;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	617b      	str	r3, [r7, #20]
 8003ce2:	e001      	b.n	8003ce8 <osMutexNew+0x108>
        } else {
          name = NULL;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8003ce8:	6979      	ldr	r1, [r7, #20]
 8003cea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003cec:	f001 f84a 	bl	8004d84 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8003cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d006      	beq.n	8003d04 <osMutexNew+0x124>
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d003      	beq.n	8003d04 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8003cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfe:	f043 0301 	orr.w	r3, r3, #1
 8003d02:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8003d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3728      	adds	r7, #40	; 0x28
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	20000338 	.word	0x20000338

08003d14 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b088      	sub	sp, #32
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f023 0301 	bic.w	r3, r3, #1
 8003d24:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	f003 0301 	and.w	r3, r3, #1
 8003d2c:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d32:	f3ef 8305 	mrs	r3, IPSR
 8003d36:	613b      	str	r3, [r7, #16]
  return(result);
 8003d38:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10f      	bne.n	8003d5e <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d3e:	f3ef 8310 	mrs	r3, PRIMASK
 8003d42:	60fb      	str	r3, [r7, #12]
  return(result);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d109      	bne.n	8003d5e <osMutexAcquire+0x4a>
 8003d4a:	4b20      	ldr	r3, [pc, #128]	; (8003dcc <osMutexAcquire+0xb8>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d109      	bne.n	8003d66 <osMutexAcquire+0x52>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003d52:	f3ef 8311 	mrs	r3, BASEPRI
 8003d56:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d003      	beq.n	8003d66 <osMutexAcquire+0x52>
    stat = osErrorISR;
 8003d5e:	f06f 0305 	mvn.w	r3, #5
 8003d62:	61fb      	str	r3, [r7, #28]
 8003d64:	e02c      	b.n	8003dc0 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d103      	bne.n	8003d74 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8003d6c:	f06f 0303 	mvn.w	r3, #3
 8003d70:	61fb      	str	r3, [r7, #28]
 8003d72:	e025      	b.n	8003dc0 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d011      	beq.n	8003d9e <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8003d7a:	6839      	ldr	r1, [r7, #0]
 8003d7c:	69b8      	ldr	r0, [r7, #24]
 8003d7e:	f000 fb20 	bl	80043c2 <xQueueTakeMutexRecursive>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d01b      	beq.n	8003dc0 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d003      	beq.n	8003d96 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8003d8e:	f06f 0301 	mvn.w	r3, #1
 8003d92:	61fb      	str	r3, [r7, #28]
 8003d94:	e014      	b.n	8003dc0 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8003d96:	f06f 0302 	mvn.w	r3, #2
 8003d9a:	61fb      	str	r3, [r7, #28]
 8003d9c:	e010      	b.n	8003dc0 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8003d9e:	6839      	ldr	r1, [r7, #0]
 8003da0:	69b8      	ldr	r0, [r7, #24]
 8003da2:	f000 fdbb 	bl	800491c <xQueueSemaphoreTake>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d009      	beq.n	8003dc0 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d003      	beq.n	8003dba <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8003db2:	f06f 0301 	mvn.w	r3, #1
 8003db6:	61fb      	str	r3, [r7, #28]
 8003db8:	e002      	b.n	8003dc0 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8003dba:	f06f 0302 	mvn.w	r3, #2
 8003dbe:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003dc0:	69fb      	ldr	r3, [r7, #28]
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3720      	adds	r7, #32
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop
 8003dcc:	20000338 	.word	0x20000338

08003dd0 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b088      	sub	sp, #32
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f023 0301 	bic.w	r3, r3, #1
 8003dde:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f003 0301 	and.w	r3, r3, #1
 8003de6:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8003de8:	2300      	movs	r3, #0
 8003dea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003dec:	f3ef 8305 	mrs	r3, IPSR
 8003df0:	613b      	str	r3, [r7, #16]
  return(result);
 8003df2:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d10f      	bne.n	8003e18 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003df8:	f3ef 8310 	mrs	r3, PRIMASK
 8003dfc:	60fb      	str	r3, [r7, #12]
  return(result);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d109      	bne.n	8003e18 <osMutexRelease+0x48>
 8003e04:	4b19      	ldr	r3, [pc, #100]	; (8003e6c <osMutexRelease+0x9c>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d109      	bne.n	8003e20 <osMutexRelease+0x50>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003e0c:	f3ef 8311 	mrs	r3, BASEPRI
 8003e10:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d003      	beq.n	8003e20 <osMutexRelease+0x50>
    stat = osErrorISR;
 8003e18:	f06f 0305 	mvn.w	r3, #5
 8003e1c:	61fb      	str	r3, [r7, #28]
 8003e1e:	e01f      	b.n	8003e60 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d103      	bne.n	8003e2e <osMutexRelease+0x5e>
    stat = osErrorParameter;
 8003e26:	f06f 0303 	mvn.w	r3, #3
 8003e2a:	61fb      	str	r3, [r7, #28]
 8003e2c:	e018      	b.n	8003e60 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d009      	beq.n	8003e48 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8003e34:	69b8      	ldr	r0, [r7, #24]
 8003e36:	f000 fa90 	bl	800435a <xQueueGiveMutexRecursive>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d00f      	beq.n	8003e60 <osMutexRelease+0x90>
        stat = osErrorResource;
 8003e40:	f06f 0302 	mvn.w	r3, #2
 8003e44:	61fb      	str	r3, [r7, #28]
 8003e46:	e00b      	b.n	8003e60 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8003e48:	2300      	movs	r3, #0
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	2100      	movs	r1, #0
 8003e4e:	69b8      	ldr	r0, [r7, #24]
 8003e50:	f000 faee 	bl	8004430 <xQueueGenericSend>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d002      	beq.n	8003e60 <osMutexRelease+0x90>
        stat = osErrorResource;
 8003e5a:	f06f 0302 	mvn.w	r3, #2
 8003e5e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8003e60:	69fb      	ldr	r3, [r7, #28]
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3720      	adds	r7, #32
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	20000338 	.word	0x20000338

08003e70 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003e70:	b480      	push	{r7}
 8003e72:	b085      	sub	sp, #20
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	4a07      	ldr	r2, [pc, #28]	; (8003e9c <vApplicationGetIdleTaskMemory+0x2c>)
 8003e80:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	4a06      	ldr	r2, [pc, #24]	; (8003ea0 <vApplicationGetIdleTaskMemory+0x30>)
 8003e86:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2280      	movs	r2, #128	; 0x80
 8003e8c:	601a      	str	r2, [r3, #0]
}
 8003e8e:	bf00      	nop
 8003e90:	3714      	adds	r7, #20
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	2000033c 	.word	0x2000033c
 8003ea0:	200003f8 	.word	0x200003f8

08003ea4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003ea4:	b480      	push	{r7}
 8003ea6:	b085      	sub	sp, #20
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4a07      	ldr	r2, [pc, #28]	; (8003ed0 <vApplicationGetTimerTaskMemory+0x2c>)
 8003eb4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	4a06      	ldr	r2, [pc, #24]	; (8003ed4 <vApplicationGetTimerTaskMemory+0x30>)
 8003eba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ec2:	601a      	str	r2, [r3, #0]
}
 8003ec4:	bf00      	nop
 8003ec6:	3714      	adds	r7, #20
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr
 8003ed0:	200005f8 	.word	0x200005f8
 8003ed4:	200006b4 	.word	0x200006b4

08003ed8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f103 0208 	add.w	r2, r3, #8
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f103 0208 	add.w	r2, r3, #8
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f103 0208 	add.w	r2, r3, #8
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003f0c:	bf00      	nop
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003f26:	bf00      	nop
 8003f28:	370c      	adds	r7, #12
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr

08003f32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003f32:	b480      	push	{r7}
 8003f34:	b085      	sub	sp, #20
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
 8003f3a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	68fa      	ldr	r2, [r7, #12]
 8003f46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	689a      	ldr	r2, [r3, #8]
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	683a      	ldr	r2, [r7, #0]
 8003f56:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	683a      	ldr	r2, [r7, #0]
 8003f5c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	1c5a      	adds	r2, r3, #1
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	601a      	str	r2, [r3, #0]
}
 8003f6e:	bf00      	nop
 8003f70:	3714      	adds	r7, #20
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr

08003f7a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b085      	sub	sp, #20
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
 8003f82:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f90:	d103      	bne.n	8003f9a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	60fb      	str	r3, [r7, #12]
 8003f98:	e00c      	b.n	8003fb4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	3308      	adds	r3, #8
 8003f9e:	60fb      	str	r3, [r7, #12]
 8003fa0:	e002      	b.n	8003fa8 <vListInsert+0x2e>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	60fb      	str	r3, [r7, #12]
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68ba      	ldr	r2, [r7, #8]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d2f6      	bcs.n	8003fa2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	685a      	ldr	r2, [r3, #4]
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	683a      	ldr	r2, [r7, #0]
 8003fc2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	683a      	ldr	r2, [r7, #0]
 8003fce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	1c5a      	adds	r2, r3, #1
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	601a      	str	r2, [r3, #0]
}
 8003fe0:	bf00      	nop
 8003fe2:	3714      	adds	r7, #20
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003fec:	b480      	push	{r7}
 8003fee:	b085      	sub	sp, #20
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	6892      	ldr	r2, [r2, #8]
 8004002:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	6852      	ldr	r2, [r2, #4]
 800400c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	429a      	cmp	r2, r3
 8004016:	d103      	bne.n	8004020 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689a      	ldr	r2, [r3, #8]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	1e5a      	subs	r2, r3, #1
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
}
 8004034:	4618      	mov	r0, r3
 8004036:	3714      	adds	r7, #20
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d10a      	bne.n	800406a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004058:	f383 8811 	msr	BASEPRI, r3
 800405c:	f3bf 8f6f 	isb	sy
 8004060:	f3bf 8f4f 	dsb	sy
 8004064:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004066:	bf00      	nop
 8004068:	e7fe      	b.n	8004068 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800406a:	f002 fb6b 	bl	8006744 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004076:	68f9      	ldr	r1, [r7, #12]
 8004078:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800407a:	fb01 f303 	mul.w	r3, r1, r3
 800407e:	441a      	add	r2, r3
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800409a:	3b01      	subs	r3, #1
 800409c:	68f9      	ldr	r1, [r7, #12]
 800409e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80040a0:	fb01 f303 	mul.w	r3, r1, r3
 80040a4:	441a      	add	r2, r3
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	22ff      	movs	r2, #255	; 0xff
 80040ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	22ff      	movs	r2, #255	; 0xff
 80040b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d114      	bne.n	80040ea <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d01a      	beq.n	80040fe <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	3310      	adds	r3, #16
 80040cc:	4618      	mov	r0, r3
 80040ce:	f001 fb39 	bl	8005744 <xTaskRemoveFromEventList>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d012      	beq.n	80040fe <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80040d8:	4b0c      	ldr	r3, [pc, #48]	; (800410c <xQueueGenericReset+0xcc>)
 80040da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040de:	601a      	str	r2, [r3, #0]
 80040e0:	f3bf 8f4f 	dsb	sy
 80040e4:	f3bf 8f6f 	isb	sy
 80040e8:	e009      	b.n	80040fe <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	3310      	adds	r3, #16
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7ff fef2 	bl	8003ed8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	3324      	adds	r3, #36	; 0x24
 80040f8:	4618      	mov	r0, r3
 80040fa:	f7ff feed 	bl	8003ed8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80040fe:	f002 fb51 	bl	80067a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004102:	2301      	movs	r3, #1
}
 8004104:	4618      	mov	r0, r3
 8004106:	3710      	adds	r7, #16
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}
 800410c:	e000ed04 	.word	0xe000ed04

08004110 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004110:	b580      	push	{r7, lr}
 8004112:	b08e      	sub	sp, #56	; 0x38
 8004114:	af02      	add	r7, sp, #8
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]
 800411c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d10a      	bne.n	800413a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004128:	f383 8811 	msr	BASEPRI, r3
 800412c:	f3bf 8f6f 	isb	sy
 8004130:	f3bf 8f4f 	dsb	sy
 8004134:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004136:	bf00      	nop
 8004138:	e7fe      	b.n	8004138 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d10a      	bne.n	8004156 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004144:	f383 8811 	msr	BASEPRI, r3
 8004148:	f3bf 8f6f 	isb	sy
 800414c:	f3bf 8f4f 	dsb	sy
 8004150:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004152:	bf00      	nop
 8004154:	e7fe      	b.n	8004154 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d002      	beq.n	8004162 <xQueueGenericCreateStatic+0x52>
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d001      	beq.n	8004166 <xQueueGenericCreateStatic+0x56>
 8004162:	2301      	movs	r3, #1
 8004164:	e000      	b.n	8004168 <xQueueGenericCreateStatic+0x58>
 8004166:	2300      	movs	r3, #0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10a      	bne.n	8004182 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800416c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004170:	f383 8811 	msr	BASEPRI, r3
 8004174:	f3bf 8f6f 	isb	sy
 8004178:	f3bf 8f4f 	dsb	sy
 800417c:	623b      	str	r3, [r7, #32]
}
 800417e:	bf00      	nop
 8004180:	e7fe      	b.n	8004180 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d102      	bne.n	800418e <xQueueGenericCreateStatic+0x7e>
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d101      	bne.n	8004192 <xQueueGenericCreateStatic+0x82>
 800418e:	2301      	movs	r3, #1
 8004190:	e000      	b.n	8004194 <xQueueGenericCreateStatic+0x84>
 8004192:	2300      	movs	r3, #0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d10a      	bne.n	80041ae <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800419c:	f383 8811 	msr	BASEPRI, r3
 80041a0:	f3bf 8f6f 	isb	sy
 80041a4:	f3bf 8f4f 	dsb	sy
 80041a8:	61fb      	str	r3, [r7, #28]
}
 80041aa:	bf00      	nop
 80041ac:	e7fe      	b.n	80041ac <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80041ae:	2350      	movs	r3, #80	; 0x50
 80041b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	2b50      	cmp	r3, #80	; 0x50
 80041b6:	d00a      	beq.n	80041ce <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80041b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041bc:	f383 8811 	msr	BASEPRI, r3
 80041c0:	f3bf 8f6f 	isb	sy
 80041c4:	f3bf 8f4f 	dsb	sy
 80041c8:	61bb      	str	r3, [r7, #24]
}
 80041ca:	bf00      	nop
 80041cc:	e7fe      	b.n	80041cc <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80041d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d00d      	beq.n	80041f4 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80041d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80041e0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80041e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041e6:	9300      	str	r3, [sp, #0]
 80041e8:	4613      	mov	r3, r2
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	68b9      	ldr	r1, [r7, #8]
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f000 f843 	bl	800427a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80041f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3730      	adds	r7, #48	; 0x30
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}

080041fe <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80041fe:	b580      	push	{r7, lr}
 8004200:	b08a      	sub	sp, #40	; 0x28
 8004202:	af02      	add	r7, sp, #8
 8004204:	60f8      	str	r0, [r7, #12]
 8004206:	60b9      	str	r1, [r7, #8]
 8004208:	4613      	mov	r3, r2
 800420a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d10a      	bne.n	8004228 <xQueueGenericCreate+0x2a>
	__asm volatile
 8004212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004216:	f383 8811 	msr	BASEPRI, r3
 800421a:	f3bf 8f6f 	isb	sy
 800421e:	f3bf 8f4f 	dsb	sy
 8004222:	613b      	str	r3, [r7, #16]
}
 8004224:	bf00      	nop
 8004226:	e7fe      	b.n	8004226 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d102      	bne.n	8004234 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800422e:	2300      	movs	r3, #0
 8004230:	61fb      	str	r3, [r7, #28]
 8004232:	e004      	b.n	800423e <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	68ba      	ldr	r2, [r7, #8]
 8004238:	fb02 f303 	mul.w	r3, r2, r3
 800423c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	3350      	adds	r3, #80	; 0x50
 8004242:	4618      	mov	r0, r3
 8004244:	f002 fba0 	bl	8006988 <pvPortMalloc>
 8004248:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00f      	beq.n	8004270 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004250:	69bb      	ldr	r3, [r7, #24]
 8004252:	3350      	adds	r3, #80	; 0x50
 8004254:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800425e:	79fa      	ldrb	r2, [r7, #7]
 8004260:	69bb      	ldr	r3, [r7, #24]
 8004262:	9300      	str	r3, [sp, #0]
 8004264:	4613      	mov	r3, r2
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	68b9      	ldr	r1, [r7, #8]
 800426a:	68f8      	ldr	r0, [r7, #12]
 800426c:	f000 f805 	bl	800427a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004270:	69bb      	ldr	r3, [r7, #24]
	}
 8004272:	4618      	mov	r0, r3
 8004274:	3720      	adds	r7, #32
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}

0800427a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800427a:	b580      	push	{r7, lr}
 800427c:	b084      	sub	sp, #16
 800427e:	af00      	add	r7, sp, #0
 8004280:	60f8      	str	r0, [r7, #12]
 8004282:	60b9      	str	r1, [r7, #8]
 8004284:	607a      	str	r2, [r7, #4]
 8004286:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d103      	bne.n	8004296 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800428e:	69bb      	ldr	r3, [r7, #24]
 8004290:	69ba      	ldr	r2, [r7, #24]
 8004292:	601a      	str	r2, [r3, #0]
 8004294:	e002      	b.n	800429c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004296:	69bb      	ldr	r3, [r7, #24]
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	68ba      	ldr	r2, [r7, #8]
 80042a6:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80042a8:	2101      	movs	r1, #1
 80042aa:	69b8      	ldr	r0, [r7, #24]
 80042ac:	f7ff fec8 	bl	8004040 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80042b0:	69bb      	ldr	r3, [r7, #24]
 80042b2:	78fa      	ldrb	r2, [r7, #3]
 80042b4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80042b8:	bf00      	nop
 80042ba:	3710      	adds	r7, #16
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}

080042c0 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b082      	sub	sp, #8
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d00e      	beq.n	80042ec <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80042e0:	2300      	movs	r3, #0
 80042e2:	2200      	movs	r2, #0
 80042e4:	2100      	movs	r1, #0
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 f8a2 	bl	8004430 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80042ec:	bf00      	nop
 80042ee:	3708      	adds	r7, #8
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b086      	sub	sp, #24
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	4603      	mov	r3, r0
 80042fc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80042fe:	2301      	movs	r3, #1
 8004300:	617b      	str	r3, [r7, #20]
 8004302:	2300      	movs	r3, #0
 8004304:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004306:	79fb      	ldrb	r3, [r7, #7]
 8004308:	461a      	mov	r2, r3
 800430a:	6939      	ldr	r1, [r7, #16]
 800430c:	6978      	ldr	r0, [r7, #20]
 800430e:	f7ff ff76 	bl	80041fe <xQueueGenericCreate>
 8004312:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8004314:	68f8      	ldr	r0, [r7, #12]
 8004316:	f7ff ffd3 	bl	80042c0 <prvInitialiseMutex>

		return pxNewQueue;
 800431a:	68fb      	ldr	r3, [r7, #12]
	}
 800431c:	4618      	mov	r0, r3
 800431e:	3718      	adds	r7, #24
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004324:	b580      	push	{r7, lr}
 8004326:	b088      	sub	sp, #32
 8004328:	af02      	add	r7, sp, #8
 800432a:	4603      	mov	r3, r0
 800432c:	6039      	str	r1, [r7, #0]
 800432e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004330:	2301      	movs	r3, #1
 8004332:	617b      	str	r3, [r7, #20]
 8004334:	2300      	movs	r3, #0
 8004336:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004338:	79fb      	ldrb	r3, [r7, #7]
 800433a:	9300      	str	r3, [sp, #0]
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	2200      	movs	r2, #0
 8004340:	6939      	ldr	r1, [r7, #16]
 8004342:	6978      	ldr	r0, [r7, #20]
 8004344:	f7ff fee4 	bl	8004110 <xQueueGenericCreateStatic>
 8004348:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800434a:	68f8      	ldr	r0, [r7, #12]
 800434c:	f7ff ffb8 	bl	80042c0 <prvInitialiseMutex>

		return pxNewQueue;
 8004350:	68fb      	ldr	r3, [r7, #12]
	}
 8004352:	4618      	mov	r0, r3
 8004354:	3718      	adds	r7, #24
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800435a:	b590      	push	{r4, r7, lr}
 800435c:	b087      	sub	sp, #28
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d10a      	bne.n	8004382 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800436c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004370:	f383 8811 	msr	BASEPRI, r3
 8004374:	f3bf 8f6f 	isb	sy
 8004378:	f3bf 8f4f 	dsb	sy
 800437c:	60fb      	str	r3, [r7, #12]
}
 800437e:	bf00      	nop
 8004380:	e7fe      	b.n	8004380 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	685c      	ldr	r4, [r3, #4]
 8004386:	f001 fba5 	bl	8005ad4 <xTaskGetCurrentTaskHandle>
 800438a:	4603      	mov	r3, r0
 800438c:	429c      	cmp	r4, r3
 800438e:	d111      	bne.n	80043b4 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	1e5a      	subs	r2, r3, #1
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d105      	bne.n	80043ae <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80043a2:	2300      	movs	r3, #0
 80043a4:	2200      	movs	r2, #0
 80043a6:	2100      	movs	r1, #0
 80043a8:	6938      	ldr	r0, [r7, #16]
 80043aa:	f000 f841 	bl	8004430 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80043ae:	2301      	movs	r3, #1
 80043b0:	617b      	str	r3, [r7, #20]
 80043b2:	e001      	b.n	80043b8 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80043b4:	2300      	movs	r3, #0
 80043b6:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80043b8:	697b      	ldr	r3, [r7, #20]
	}
 80043ba:	4618      	mov	r0, r3
 80043bc:	371c      	adds	r7, #28
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd90      	pop	{r4, r7, pc}

080043c2 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80043c2:	b590      	push	{r4, r7, lr}
 80043c4:	b087      	sub	sp, #28
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
 80043ca:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d10a      	bne.n	80043ec <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 80043d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043da:	f383 8811 	msr	BASEPRI, r3
 80043de:	f3bf 8f6f 	isb	sy
 80043e2:	f3bf 8f4f 	dsb	sy
 80043e6:	60fb      	str	r3, [r7, #12]
}
 80043e8:	bf00      	nop
 80043ea:	e7fe      	b.n	80043ea <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	685c      	ldr	r4, [r3, #4]
 80043f0:	f001 fb70 	bl	8005ad4 <xTaskGetCurrentTaskHandle>
 80043f4:	4603      	mov	r3, r0
 80043f6:	429c      	cmp	r4, r3
 80043f8:	d107      	bne.n	800440a <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	1c5a      	adds	r2, r3, #1
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8004404:	2301      	movs	r3, #1
 8004406:	617b      	str	r3, [r7, #20]
 8004408:	e00c      	b.n	8004424 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800440a:	6839      	ldr	r1, [r7, #0]
 800440c:	6938      	ldr	r0, [r7, #16]
 800440e:	f000 fa85 	bl	800491c <xQueueSemaphoreTake>
 8004412:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d004      	beq.n	8004424 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	1c5a      	adds	r2, r3, #1
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8004424:	697b      	ldr	r3, [r7, #20]
	}
 8004426:	4618      	mov	r0, r3
 8004428:	371c      	adds	r7, #28
 800442a:	46bd      	mov	sp, r7
 800442c:	bd90      	pop	{r4, r7, pc}
	...

08004430 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b08e      	sub	sp, #56	; 0x38
 8004434:	af00      	add	r7, sp, #0
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	607a      	str	r2, [r7, #4]
 800443c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800443e:	2300      	movs	r3, #0
 8004440:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004448:	2b00      	cmp	r3, #0
 800444a:	d10a      	bne.n	8004462 <xQueueGenericSend+0x32>
	__asm volatile
 800444c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004450:	f383 8811 	msr	BASEPRI, r3
 8004454:	f3bf 8f6f 	isb	sy
 8004458:	f3bf 8f4f 	dsb	sy
 800445c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800445e:	bf00      	nop
 8004460:	e7fe      	b.n	8004460 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d103      	bne.n	8004470 <xQueueGenericSend+0x40>
 8004468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800446a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446c:	2b00      	cmp	r3, #0
 800446e:	d101      	bne.n	8004474 <xQueueGenericSend+0x44>
 8004470:	2301      	movs	r3, #1
 8004472:	e000      	b.n	8004476 <xQueueGenericSend+0x46>
 8004474:	2300      	movs	r3, #0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d10a      	bne.n	8004490 <xQueueGenericSend+0x60>
	__asm volatile
 800447a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800447e:	f383 8811 	msr	BASEPRI, r3
 8004482:	f3bf 8f6f 	isb	sy
 8004486:	f3bf 8f4f 	dsb	sy
 800448a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800448c:	bf00      	nop
 800448e:	e7fe      	b.n	800448e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	2b02      	cmp	r3, #2
 8004494:	d103      	bne.n	800449e <xQueueGenericSend+0x6e>
 8004496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800449a:	2b01      	cmp	r3, #1
 800449c:	d101      	bne.n	80044a2 <xQueueGenericSend+0x72>
 800449e:	2301      	movs	r3, #1
 80044a0:	e000      	b.n	80044a4 <xQueueGenericSend+0x74>
 80044a2:	2300      	movs	r3, #0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10a      	bne.n	80044be <xQueueGenericSend+0x8e>
	__asm volatile
 80044a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ac:	f383 8811 	msr	BASEPRI, r3
 80044b0:	f3bf 8f6f 	isb	sy
 80044b4:	f3bf 8f4f 	dsb	sy
 80044b8:	623b      	str	r3, [r7, #32]
}
 80044ba:	bf00      	nop
 80044bc:	e7fe      	b.n	80044bc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80044be:	f001 fb19 	bl	8005af4 <xTaskGetSchedulerState>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d102      	bne.n	80044ce <xQueueGenericSend+0x9e>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <xQueueGenericSend+0xa2>
 80044ce:	2301      	movs	r3, #1
 80044d0:	e000      	b.n	80044d4 <xQueueGenericSend+0xa4>
 80044d2:	2300      	movs	r3, #0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d10a      	bne.n	80044ee <xQueueGenericSend+0xbe>
	__asm volatile
 80044d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044dc:	f383 8811 	msr	BASEPRI, r3
 80044e0:	f3bf 8f6f 	isb	sy
 80044e4:	f3bf 8f4f 	dsb	sy
 80044e8:	61fb      	str	r3, [r7, #28]
}
 80044ea:	bf00      	nop
 80044ec:	e7fe      	b.n	80044ec <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80044ee:	f002 f929 	bl	8006744 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80044f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d302      	bcc.n	8004504 <xQueueGenericSend+0xd4>
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	2b02      	cmp	r3, #2
 8004502:	d129      	bne.n	8004558 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004504:	683a      	ldr	r2, [r7, #0]
 8004506:	68b9      	ldr	r1, [r7, #8]
 8004508:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800450a:	f000 fb2b 	bl	8004b64 <prvCopyDataToQueue>
 800450e:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004514:	2b00      	cmp	r3, #0
 8004516:	d010      	beq.n	800453a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800451a:	3324      	adds	r3, #36	; 0x24
 800451c:	4618      	mov	r0, r3
 800451e:	f001 f911 	bl	8005744 <xTaskRemoveFromEventList>
 8004522:	4603      	mov	r3, r0
 8004524:	2b00      	cmp	r3, #0
 8004526:	d013      	beq.n	8004550 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004528:	4b3f      	ldr	r3, [pc, #252]	; (8004628 <xQueueGenericSend+0x1f8>)
 800452a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800452e:	601a      	str	r2, [r3, #0]
 8004530:	f3bf 8f4f 	dsb	sy
 8004534:	f3bf 8f6f 	isb	sy
 8004538:	e00a      	b.n	8004550 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800453a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800453c:	2b00      	cmp	r3, #0
 800453e:	d007      	beq.n	8004550 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004540:	4b39      	ldr	r3, [pc, #228]	; (8004628 <xQueueGenericSend+0x1f8>)
 8004542:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004546:	601a      	str	r2, [r3, #0]
 8004548:	f3bf 8f4f 	dsb	sy
 800454c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004550:	f002 f928 	bl	80067a4 <vPortExitCritical>
				return pdPASS;
 8004554:	2301      	movs	r3, #1
 8004556:	e063      	b.n	8004620 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d103      	bne.n	8004566 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800455e:	f002 f921 	bl	80067a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004562:	2300      	movs	r3, #0
 8004564:	e05c      	b.n	8004620 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004568:	2b00      	cmp	r3, #0
 800456a:	d106      	bne.n	800457a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800456c:	f107 0314 	add.w	r3, r7, #20
 8004570:	4618      	mov	r0, r3
 8004572:	f001 f94b 	bl	800580c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004576:	2301      	movs	r3, #1
 8004578:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800457a:	f002 f913 	bl	80067a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800457e:	f000 feb3 	bl	80052e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004582:	f002 f8df 	bl	8006744 <vPortEnterCritical>
 8004586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004588:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800458c:	b25b      	sxtb	r3, r3
 800458e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004592:	d103      	bne.n	800459c <xQueueGenericSend+0x16c>
 8004594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004596:	2200      	movs	r2, #0
 8004598:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800459c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800459e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80045a2:	b25b      	sxtb	r3, r3
 80045a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a8:	d103      	bne.n	80045b2 <xQueueGenericSend+0x182>
 80045aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80045b2:	f002 f8f7 	bl	80067a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80045b6:	1d3a      	adds	r2, r7, #4
 80045b8:	f107 0314 	add.w	r3, r7, #20
 80045bc:	4611      	mov	r1, r2
 80045be:	4618      	mov	r0, r3
 80045c0:	f001 f93a 	bl	8005838 <xTaskCheckForTimeOut>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d124      	bne.n	8004614 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80045ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045cc:	f000 fbc2 	bl	8004d54 <prvIsQueueFull>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d018      	beq.n	8004608 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80045d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d8:	3310      	adds	r3, #16
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	4611      	mov	r1, r2
 80045de:	4618      	mov	r0, r3
 80045e0:	f001 f860 	bl	80056a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80045e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045e6:	f000 fb4d 	bl	8004c84 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80045ea:	f000 fe8b 	bl	8005304 <xTaskResumeAll>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	f47f af7c 	bne.w	80044ee <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80045f6:	4b0c      	ldr	r3, [pc, #48]	; (8004628 <xQueueGenericSend+0x1f8>)
 80045f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045fc:	601a      	str	r2, [r3, #0]
 80045fe:	f3bf 8f4f 	dsb	sy
 8004602:	f3bf 8f6f 	isb	sy
 8004606:	e772      	b.n	80044ee <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004608:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800460a:	f000 fb3b 	bl	8004c84 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800460e:	f000 fe79 	bl	8005304 <xTaskResumeAll>
 8004612:	e76c      	b.n	80044ee <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004614:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004616:	f000 fb35 	bl	8004c84 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800461a:	f000 fe73 	bl	8005304 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800461e:	2300      	movs	r3, #0
		}
	}
}
 8004620:	4618      	mov	r0, r3
 8004622:	3738      	adds	r7, #56	; 0x38
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}
 8004628:	e000ed04 	.word	0xe000ed04

0800462c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b08e      	sub	sp, #56	; 0x38
 8004630:	af00      	add	r7, sp, #0
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	607a      	str	r2, [r7, #4]
 8004638:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800463e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004640:	2b00      	cmp	r3, #0
 8004642:	d10a      	bne.n	800465a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004648:	f383 8811 	msr	BASEPRI, r3
 800464c:	f3bf 8f6f 	isb	sy
 8004650:	f3bf 8f4f 	dsb	sy
 8004654:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004656:	bf00      	nop
 8004658:	e7fe      	b.n	8004658 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d103      	bne.n	8004668 <xQueueGenericSendFromISR+0x3c>
 8004660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004664:	2b00      	cmp	r3, #0
 8004666:	d101      	bne.n	800466c <xQueueGenericSendFromISR+0x40>
 8004668:	2301      	movs	r3, #1
 800466a:	e000      	b.n	800466e <xQueueGenericSendFromISR+0x42>
 800466c:	2300      	movs	r3, #0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d10a      	bne.n	8004688 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004676:	f383 8811 	msr	BASEPRI, r3
 800467a:	f3bf 8f6f 	isb	sy
 800467e:	f3bf 8f4f 	dsb	sy
 8004682:	623b      	str	r3, [r7, #32]
}
 8004684:	bf00      	nop
 8004686:	e7fe      	b.n	8004686 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	2b02      	cmp	r3, #2
 800468c:	d103      	bne.n	8004696 <xQueueGenericSendFromISR+0x6a>
 800468e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004692:	2b01      	cmp	r3, #1
 8004694:	d101      	bne.n	800469a <xQueueGenericSendFromISR+0x6e>
 8004696:	2301      	movs	r3, #1
 8004698:	e000      	b.n	800469c <xQueueGenericSendFromISR+0x70>
 800469a:	2300      	movs	r3, #0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d10a      	bne.n	80046b6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80046a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046a4:	f383 8811 	msr	BASEPRI, r3
 80046a8:	f3bf 8f6f 	isb	sy
 80046ac:	f3bf 8f4f 	dsb	sy
 80046b0:	61fb      	str	r3, [r7, #28]
}
 80046b2:	bf00      	nop
 80046b4:	e7fe      	b.n	80046b4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80046b6:	f002 f927 	bl	8006908 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80046ba:	f3ef 8211 	mrs	r2, BASEPRI
 80046be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046c2:	f383 8811 	msr	BASEPRI, r3
 80046c6:	f3bf 8f6f 	isb	sy
 80046ca:	f3bf 8f4f 	dsb	sy
 80046ce:	61ba      	str	r2, [r7, #24]
 80046d0:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80046d2:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80046d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80046d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046de:	429a      	cmp	r2, r3
 80046e0:	d302      	bcc.n	80046e8 <xQueueGenericSendFromISR+0xbc>
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d12c      	bne.n	8004742 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80046e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80046ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80046f2:	683a      	ldr	r2, [r7, #0]
 80046f4:	68b9      	ldr	r1, [r7, #8]
 80046f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80046f8:	f000 fa34 	bl	8004b64 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80046fc:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8004700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004704:	d112      	bne.n	800472c <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800470a:	2b00      	cmp	r3, #0
 800470c:	d016      	beq.n	800473c <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800470e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004710:	3324      	adds	r3, #36	; 0x24
 8004712:	4618      	mov	r0, r3
 8004714:	f001 f816 	bl	8005744 <xTaskRemoveFromEventList>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00e      	beq.n	800473c <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d00b      	beq.n	800473c <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	601a      	str	r2, [r3, #0]
 800472a:	e007      	b.n	800473c <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800472c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004730:	3301      	adds	r3, #1
 8004732:	b2db      	uxtb	r3, r3
 8004734:	b25a      	sxtb	r2, r3
 8004736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004738:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800473c:	2301      	movs	r3, #1
 800473e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004740:	e001      	b.n	8004746 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004742:	2300      	movs	r3, #0
 8004744:	637b      	str	r3, [r7, #52]	; 0x34
 8004746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004748:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004750:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004754:	4618      	mov	r0, r3
 8004756:	3738      	adds	r7, #56	; 0x38
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b08c      	sub	sp, #48	; 0x30
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004768:	2300      	movs	r3, #0
 800476a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004772:	2b00      	cmp	r3, #0
 8004774:	d10a      	bne.n	800478c <xQueueReceive+0x30>
	__asm volatile
 8004776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800477a:	f383 8811 	msr	BASEPRI, r3
 800477e:	f3bf 8f6f 	isb	sy
 8004782:	f3bf 8f4f 	dsb	sy
 8004786:	623b      	str	r3, [r7, #32]
}
 8004788:	bf00      	nop
 800478a:	e7fe      	b.n	800478a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d103      	bne.n	800479a <xQueueReceive+0x3e>
 8004792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004796:	2b00      	cmp	r3, #0
 8004798:	d101      	bne.n	800479e <xQueueReceive+0x42>
 800479a:	2301      	movs	r3, #1
 800479c:	e000      	b.n	80047a0 <xQueueReceive+0x44>
 800479e:	2300      	movs	r3, #0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d10a      	bne.n	80047ba <xQueueReceive+0x5e>
	__asm volatile
 80047a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a8:	f383 8811 	msr	BASEPRI, r3
 80047ac:	f3bf 8f6f 	isb	sy
 80047b0:	f3bf 8f4f 	dsb	sy
 80047b4:	61fb      	str	r3, [r7, #28]
}
 80047b6:	bf00      	nop
 80047b8:	e7fe      	b.n	80047b8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80047ba:	f001 f99b 	bl	8005af4 <xTaskGetSchedulerState>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d102      	bne.n	80047ca <xQueueReceive+0x6e>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d101      	bne.n	80047ce <xQueueReceive+0x72>
 80047ca:	2301      	movs	r3, #1
 80047cc:	e000      	b.n	80047d0 <xQueueReceive+0x74>
 80047ce:	2300      	movs	r3, #0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d10a      	bne.n	80047ea <xQueueReceive+0x8e>
	__asm volatile
 80047d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d8:	f383 8811 	msr	BASEPRI, r3
 80047dc:	f3bf 8f6f 	isb	sy
 80047e0:	f3bf 8f4f 	dsb	sy
 80047e4:	61bb      	str	r3, [r7, #24]
}
 80047e6:	bf00      	nop
 80047e8:	e7fe      	b.n	80047e8 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80047ea:	f001 ffab 	bl	8006744 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80047ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80047f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d01f      	beq.n	800483a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80047fa:	68b9      	ldr	r1, [r7, #8]
 80047fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047fe:	f000 fa1b 	bl	8004c38 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004804:	1e5a      	subs	r2, r3, #1
 8004806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004808:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800480a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800480c:	691b      	ldr	r3, [r3, #16]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d00f      	beq.n	8004832 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004814:	3310      	adds	r3, #16
 8004816:	4618      	mov	r0, r3
 8004818:	f000 ff94 	bl	8005744 <xTaskRemoveFromEventList>
 800481c:	4603      	mov	r3, r0
 800481e:	2b00      	cmp	r3, #0
 8004820:	d007      	beq.n	8004832 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004822:	4b3d      	ldr	r3, [pc, #244]	; (8004918 <xQueueReceive+0x1bc>)
 8004824:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004828:	601a      	str	r2, [r3, #0]
 800482a:	f3bf 8f4f 	dsb	sy
 800482e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004832:	f001 ffb7 	bl	80067a4 <vPortExitCritical>
				return pdPASS;
 8004836:	2301      	movs	r3, #1
 8004838:	e069      	b.n	800490e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d103      	bne.n	8004848 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004840:	f001 ffb0 	bl	80067a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004844:	2300      	movs	r3, #0
 8004846:	e062      	b.n	800490e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800484a:	2b00      	cmp	r3, #0
 800484c:	d106      	bne.n	800485c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800484e:	f107 0310 	add.w	r3, r7, #16
 8004852:	4618      	mov	r0, r3
 8004854:	f000 ffda 	bl	800580c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004858:	2301      	movs	r3, #1
 800485a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800485c:	f001 ffa2 	bl	80067a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004860:	f000 fd42 	bl	80052e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004864:	f001 ff6e 	bl	8006744 <vPortEnterCritical>
 8004868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800486a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800486e:	b25b      	sxtb	r3, r3
 8004870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004874:	d103      	bne.n	800487e <xQueueReceive+0x122>
 8004876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004878:	2200      	movs	r2, #0
 800487a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800487e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004880:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004884:	b25b      	sxtb	r3, r3
 8004886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800488a:	d103      	bne.n	8004894 <xQueueReceive+0x138>
 800488c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800488e:	2200      	movs	r2, #0
 8004890:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004894:	f001 ff86 	bl	80067a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004898:	1d3a      	adds	r2, r7, #4
 800489a:	f107 0310 	add.w	r3, r7, #16
 800489e:	4611      	mov	r1, r2
 80048a0:	4618      	mov	r0, r3
 80048a2:	f000 ffc9 	bl	8005838 <xTaskCheckForTimeOut>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d123      	bne.n	80048f4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048ae:	f000 fa3b 	bl	8004d28 <prvIsQueueEmpty>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d017      	beq.n	80048e8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80048b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ba:	3324      	adds	r3, #36	; 0x24
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	4611      	mov	r1, r2
 80048c0:	4618      	mov	r0, r3
 80048c2:	f000 feef 	bl	80056a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80048c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048c8:	f000 f9dc 	bl	8004c84 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80048cc:	f000 fd1a 	bl	8005304 <xTaskResumeAll>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d189      	bne.n	80047ea <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80048d6:	4b10      	ldr	r3, [pc, #64]	; (8004918 <xQueueReceive+0x1bc>)
 80048d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048dc:	601a      	str	r2, [r3, #0]
 80048de:	f3bf 8f4f 	dsb	sy
 80048e2:	f3bf 8f6f 	isb	sy
 80048e6:	e780      	b.n	80047ea <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80048e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048ea:	f000 f9cb 	bl	8004c84 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80048ee:	f000 fd09 	bl	8005304 <xTaskResumeAll>
 80048f2:	e77a      	b.n	80047ea <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80048f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048f6:	f000 f9c5 	bl	8004c84 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80048fa:	f000 fd03 	bl	8005304 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004900:	f000 fa12 	bl	8004d28 <prvIsQueueEmpty>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	f43f af6f 	beq.w	80047ea <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800490c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800490e:	4618      	mov	r0, r3
 8004910:	3730      	adds	r7, #48	; 0x30
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	e000ed04 	.word	0xe000ed04

0800491c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b08e      	sub	sp, #56	; 0x38
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004926:	2300      	movs	r3, #0
 8004928:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800492e:	2300      	movs	r3, #0
 8004930:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004934:	2b00      	cmp	r3, #0
 8004936:	d10a      	bne.n	800494e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8004938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800493c:	f383 8811 	msr	BASEPRI, r3
 8004940:	f3bf 8f6f 	isb	sy
 8004944:	f3bf 8f4f 	dsb	sy
 8004948:	623b      	str	r3, [r7, #32]
}
 800494a:	bf00      	nop
 800494c:	e7fe      	b.n	800494c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800494e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00a      	beq.n	800496c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8004956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800495a:	f383 8811 	msr	BASEPRI, r3
 800495e:	f3bf 8f6f 	isb	sy
 8004962:	f3bf 8f4f 	dsb	sy
 8004966:	61fb      	str	r3, [r7, #28]
}
 8004968:	bf00      	nop
 800496a:	e7fe      	b.n	800496a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800496c:	f001 f8c2 	bl	8005af4 <xTaskGetSchedulerState>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d102      	bne.n	800497c <xQueueSemaphoreTake+0x60>
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d101      	bne.n	8004980 <xQueueSemaphoreTake+0x64>
 800497c:	2301      	movs	r3, #1
 800497e:	e000      	b.n	8004982 <xQueueSemaphoreTake+0x66>
 8004980:	2300      	movs	r3, #0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d10a      	bne.n	800499c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8004986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800498a:	f383 8811 	msr	BASEPRI, r3
 800498e:	f3bf 8f6f 	isb	sy
 8004992:	f3bf 8f4f 	dsb	sy
 8004996:	61bb      	str	r3, [r7, #24]
}
 8004998:	bf00      	nop
 800499a:	e7fe      	b.n	800499a <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800499c:	f001 fed2 	bl	8006744 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80049a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80049a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d024      	beq.n	80049f6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80049ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049ae:	1e5a      	subs	r2, r3, #1
 80049b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049b2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80049b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d104      	bne.n	80049c6 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80049bc:	f001 fa1a 	bl	8005df4 <pvTaskIncrementMutexHeldCount>
 80049c0:	4602      	mov	r2, r0
 80049c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049c4:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00f      	beq.n	80049ee <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049d0:	3310      	adds	r3, #16
 80049d2:	4618      	mov	r0, r3
 80049d4:	f000 feb6 	bl	8005744 <xTaskRemoveFromEventList>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d007      	beq.n	80049ee <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80049de:	4b54      	ldr	r3, [pc, #336]	; (8004b30 <xQueueSemaphoreTake+0x214>)
 80049e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049e4:	601a      	str	r2, [r3, #0]
 80049e6:	f3bf 8f4f 	dsb	sy
 80049ea:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80049ee:	f001 fed9 	bl	80067a4 <vPortExitCritical>
				return pdPASS;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e097      	b.n	8004b26 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d111      	bne.n	8004a20 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80049fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00a      	beq.n	8004a18 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8004a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a06:	f383 8811 	msr	BASEPRI, r3
 8004a0a:	f3bf 8f6f 	isb	sy
 8004a0e:	f3bf 8f4f 	dsb	sy
 8004a12:	617b      	str	r3, [r7, #20]
}
 8004a14:	bf00      	nop
 8004a16:	e7fe      	b.n	8004a16 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004a18:	f001 fec4 	bl	80067a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	e082      	b.n	8004b26 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d106      	bne.n	8004a34 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a26:	f107 030c 	add.w	r3, r7, #12
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f000 feee 	bl	800580c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a30:	2301      	movs	r3, #1
 8004a32:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a34:	f001 feb6 	bl	80067a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a38:	f000 fc56 	bl	80052e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a3c:	f001 fe82 	bl	8006744 <vPortEnterCritical>
 8004a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a46:	b25b      	sxtb	r3, r3
 8004a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a4c:	d103      	bne.n	8004a56 <xQueueSemaphoreTake+0x13a>
 8004a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a50:	2200      	movs	r2, #0
 8004a52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a5c:	b25b      	sxtb	r3, r3
 8004a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a62:	d103      	bne.n	8004a6c <xQueueSemaphoreTake+0x150>
 8004a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a6c:	f001 fe9a 	bl	80067a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a70:	463a      	mov	r2, r7
 8004a72:	f107 030c 	add.w	r3, r7, #12
 8004a76:	4611      	mov	r1, r2
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f000 fedd 	bl	8005838 <xTaskCheckForTimeOut>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d132      	bne.n	8004aea <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a84:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004a86:	f000 f94f 	bl	8004d28 <prvIsQueueEmpty>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d026      	beq.n	8004ade <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d109      	bne.n	8004aac <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8004a98:	f001 fe54 	bl	8006744 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8004a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f001 f845 	bl	8005b30 <xTaskPriorityInherit>
 8004aa6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004aa8:	f001 fe7c 	bl	80067a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aae:	3324      	adds	r3, #36	; 0x24
 8004ab0:	683a      	ldr	r2, [r7, #0]
 8004ab2:	4611      	mov	r1, r2
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f000 fdf5 	bl	80056a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004aba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004abc:	f000 f8e2 	bl	8004c84 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ac0:	f000 fc20 	bl	8005304 <xTaskResumeAll>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	f47f af68 	bne.w	800499c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8004acc:	4b18      	ldr	r3, [pc, #96]	; (8004b30 <xQueueSemaphoreTake+0x214>)
 8004ace:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ad2:	601a      	str	r2, [r3, #0]
 8004ad4:	f3bf 8f4f 	dsb	sy
 8004ad8:	f3bf 8f6f 	isb	sy
 8004adc:	e75e      	b.n	800499c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004ade:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004ae0:	f000 f8d0 	bl	8004c84 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ae4:	f000 fc0e 	bl	8005304 <xTaskResumeAll>
 8004ae8:	e758      	b.n	800499c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004aea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004aec:	f000 f8ca 	bl	8004c84 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004af0:	f000 fc08 	bl	8005304 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004af4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004af6:	f000 f917 	bl	8004d28 <prvIsQueueEmpty>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	f43f af4d 	beq.w	800499c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d00d      	beq.n	8004b24 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8004b08:	f001 fe1c 	bl	8006744 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004b0c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004b0e:	f000 f811 	bl	8004b34 <prvGetDisinheritPriorityAfterTimeout>
 8004b12:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8004b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f001 f8e4 	bl	8005ce8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004b20:	f001 fe40 	bl	80067a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004b24:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3738      	adds	r7, #56	; 0x38
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	e000ed04 	.word	0xe000ed04

08004b34 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004b34:	b480      	push	{r7}
 8004b36:	b085      	sub	sp, #20
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d006      	beq.n	8004b52 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8004b4e:	60fb      	str	r3, [r7, #12]
 8004b50:	e001      	b.n	8004b56 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004b52:	2300      	movs	r3, #0
 8004b54:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004b56:	68fb      	ldr	r3, [r7, #12]
	}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3714      	adds	r7, #20
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b086      	sub	sp, #24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004b70:	2300      	movs	r3, #0
 8004b72:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b78:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d10d      	bne.n	8004b9e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d14d      	bne.n	8004c26 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f001 f83c 	bl	8005c0c <xTaskPriorityDisinherit>
 8004b94:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	605a      	str	r2, [r3, #4]
 8004b9c:	e043      	b.n	8004c26 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d119      	bne.n	8004bd8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6898      	ldr	r0, [r3, #8]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bac:	461a      	mov	r2, r3
 8004bae:	68b9      	ldr	r1, [r7, #8]
 8004bb0:	f002 f8ea 	bl	8006d88 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	689a      	ldr	r2, [r3, #8]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbc:	441a      	add	r2, r3
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	689a      	ldr	r2, [r3, #8]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d32b      	bcc.n	8004c26 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	609a      	str	r2, [r3, #8]
 8004bd6:	e026      	b.n	8004c26 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	68d8      	ldr	r0, [r3, #12]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be0:	461a      	mov	r2, r3
 8004be2:	68b9      	ldr	r1, [r7, #8]
 8004be4:	f002 f8d0 	bl	8006d88 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	68da      	ldr	r2, [r3, #12]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf0:	425b      	negs	r3, r3
 8004bf2:	441a      	add	r2, r3
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	68da      	ldr	r2, [r3, #12]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d207      	bcs.n	8004c14 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	685a      	ldr	r2, [r3, #4]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0c:	425b      	negs	r3, r3
 8004c0e:	441a      	add	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d105      	bne.n	8004c26 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d002      	beq.n	8004c26 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	3b01      	subs	r3, #1
 8004c24:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	1c5a      	adds	r2, r3, #1
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004c2e:	697b      	ldr	r3, [r7, #20]
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3718      	adds	r7, #24
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d018      	beq.n	8004c7c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	68da      	ldr	r2, [r3, #12]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c52:	441a      	add	r2, r3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	68da      	ldr	r2, [r3, #12]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d303      	bcc.n	8004c6c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	68d9      	ldr	r1, [r3, #12]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c74:	461a      	mov	r2, r3
 8004c76:	6838      	ldr	r0, [r7, #0]
 8004c78:	f002 f886 	bl	8006d88 <memcpy>
	}
}
 8004c7c:	bf00      	nop
 8004c7e:	3708      	adds	r7, #8
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004c8c:	f001 fd5a 	bl	8006744 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c96:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c98:	e011      	b.n	8004cbe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d012      	beq.n	8004cc8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	3324      	adds	r3, #36	; 0x24
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f000 fd4c 	bl	8005744 <xTaskRemoveFromEventList>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d001      	beq.n	8004cb6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004cb2:	f000 fe23 	bl	80058fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004cb6:	7bfb      	ldrb	r3, [r7, #15]
 8004cb8:	3b01      	subs	r3, #1
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004cbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	dce9      	bgt.n	8004c9a <prvUnlockQueue+0x16>
 8004cc6:	e000      	b.n	8004cca <prvUnlockQueue+0x46>
					break;
 8004cc8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	22ff      	movs	r2, #255	; 0xff
 8004cce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004cd2:	f001 fd67 	bl	80067a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004cd6:	f001 fd35 	bl	8006744 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ce0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ce2:	e011      	b.n	8004d08 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d012      	beq.n	8004d12 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	3310      	adds	r3, #16
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f000 fd27 	bl	8005744 <xTaskRemoveFromEventList>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d001      	beq.n	8004d00 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004cfc:	f000 fdfe 	bl	80058fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004d00:	7bbb      	ldrb	r3, [r7, #14]
 8004d02:	3b01      	subs	r3, #1
 8004d04:	b2db      	uxtb	r3, r3
 8004d06:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	dce9      	bgt.n	8004ce4 <prvUnlockQueue+0x60>
 8004d10:	e000      	b.n	8004d14 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004d12:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	22ff      	movs	r2, #255	; 0xff
 8004d18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004d1c:	f001 fd42 	bl	80067a4 <vPortExitCritical>
}
 8004d20:	bf00      	nop
 8004d22:	3710      	adds	r7, #16
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d30:	f001 fd08 	bl	8006744 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d102      	bne.n	8004d42 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	60fb      	str	r3, [r7, #12]
 8004d40:	e001      	b.n	8004d46 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004d42:	2300      	movs	r3, #0
 8004d44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004d46:	f001 fd2d 	bl	80067a4 <vPortExitCritical>

	return xReturn;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3710      	adds	r7, #16
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}

08004d54 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d5c:	f001 fcf2 	bl	8006744 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d102      	bne.n	8004d72 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	60fb      	str	r3, [r7, #12]
 8004d70:	e001      	b.n	8004d76 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004d72:	2300      	movs	r3, #0
 8004d74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004d76:	f001 fd15 	bl	80067a4 <vPortExitCritical>

	return xReturn;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3710      	adds	r7, #16
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004d84:	b480      	push	{r7}
 8004d86:	b085      	sub	sp, #20
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d8e:	2300      	movs	r3, #0
 8004d90:	60fb      	str	r3, [r7, #12]
 8004d92:	e014      	b.n	8004dbe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004d94:	4a0f      	ldr	r2, [pc, #60]	; (8004dd4 <vQueueAddToRegistry+0x50>)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d10b      	bne.n	8004db8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004da0:	490c      	ldr	r1, [pc, #48]	; (8004dd4 <vQueueAddToRegistry+0x50>)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	683a      	ldr	r2, [r7, #0]
 8004da6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004daa:	4a0a      	ldr	r2, [pc, #40]	; (8004dd4 <vQueueAddToRegistry+0x50>)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	00db      	lsls	r3, r3, #3
 8004db0:	4413      	add	r3, r2
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004db6:	e006      	b.n	8004dc6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	3301      	adds	r3, #1
 8004dbc:	60fb      	str	r3, [r7, #12]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2b07      	cmp	r3, #7
 8004dc2:	d9e7      	bls.n	8004d94 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004dc4:	bf00      	nop
 8004dc6:	bf00      	nop
 8004dc8:	3714      	adds	r7, #20
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	20002120 	.word	0x20002120

08004dd8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b086      	sub	sp, #24
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004de8:	f001 fcac 	bl	8006744 <vPortEnterCritical>
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004df2:	b25b      	sxtb	r3, r3
 8004df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004df8:	d103      	bne.n	8004e02 <vQueueWaitForMessageRestricted+0x2a>
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e08:	b25b      	sxtb	r3, r3
 8004e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e0e:	d103      	bne.n	8004e18 <vQueueWaitForMessageRestricted+0x40>
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e18:	f001 fcc4 	bl	80067a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d106      	bne.n	8004e32 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	3324      	adds	r3, #36	; 0x24
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	68b9      	ldr	r1, [r7, #8]
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f000 fc5d 	bl	80056ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004e32:	6978      	ldr	r0, [r7, #20]
 8004e34:	f7ff ff26 	bl	8004c84 <prvUnlockQueue>
	}
 8004e38:	bf00      	nop
 8004e3a:	3718      	adds	r7, #24
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b08e      	sub	sp, #56	; 0x38
 8004e44:	af04      	add	r7, sp, #16
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
 8004e4c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d10a      	bne.n	8004e6a <xTaskCreateStatic+0x2a>
	__asm volatile
 8004e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e58:	f383 8811 	msr	BASEPRI, r3
 8004e5c:	f3bf 8f6f 	isb	sy
 8004e60:	f3bf 8f4f 	dsb	sy
 8004e64:	623b      	str	r3, [r7, #32]
}
 8004e66:	bf00      	nop
 8004e68:	e7fe      	b.n	8004e68 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d10a      	bne.n	8004e86 <xTaskCreateStatic+0x46>
	__asm volatile
 8004e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e74:	f383 8811 	msr	BASEPRI, r3
 8004e78:	f3bf 8f6f 	isb	sy
 8004e7c:	f3bf 8f4f 	dsb	sy
 8004e80:	61fb      	str	r3, [r7, #28]
}
 8004e82:	bf00      	nop
 8004e84:	e7fe      	b.n	8004e84 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004e86:	23bc      	movs	r3, #188	; 0xbc
 8004e88:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	2bbc      	cmp	r3, #188	; 0xbc
 8004e8e:	d00a      	beq.n	8004ea6 <xTaskCreateStatic+0x66>
	__asm volatile
 8004e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e94:	f383 8811 	msr	BASEPRI, r3
 8004e98:	f3bf 8f6f 	isb	sy
 8004e9c:	f3bf 8f4f 	dsb	sy
 8004ea0:	61bb      	str	r3, [r7, #24]
}
 8004ea2:	bf00      	nop
 8004ea4:	e7fe      	b.n	8004ea4 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d01e      	beq.n	8004eea <xTaskCreateStatic+0xaa>
 8004eac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d01b      	beq.n	8004eea <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004eb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eb4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004eba:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ebe:	2202      	movs	r2, #2
 8004ec0:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	9303      	str	r3, [sp, #12]
 8004ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eca:	9302      	str	r3, [sp, #8]
 8004ecc:	f107 0314 	add.w	r3, r7, #20
 8004ed0:	9301      	str	r3, [sp, #4]
 8004ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ed4:	9300      	str	r3, [sp, #0]
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	68b9      	ldr	r1, [r7, #8]
 8004edc:	68f8      	ldr	r0, [r7, #12]
 8004ede:	f000 f851 	bl	8004f84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004ee2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004ee4:	f000 f8ec 	bl	80050c0 <prvAddNewTaskToReadyList>
 8004ee8:	e001      	b.n	8004eee <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8004eea:	2300      	movs	r3, #0
 8004eec:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004eee:	697b      	ldr	r3, [r7, #20]
	}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3728      	adds	r7, #40	; 0x28
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b08c      	sub	sp, #48	; 0x30
 8004efc:	af04      	add	r7, sp, #16
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	603b      	str	r3, [r7, #0]
 8004f04:	4613      	mov	r3, r2
 8004f06:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f08:	88fb      	ldrh	r3, [r7, #6]
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f001 fd3b 	bl	8006988 <pvPortMalloc>
 8004f12:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d00e      	beq.n	8004f38 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004f1a:	20bc      	movs	r0, #188	; 0xbc
 8004f1c:	f001 fd34 	bl	8006988 <pvPortMalloc>
 8004f20:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d003      	beq.n	8004f30 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	631a      	str	r2, [r3, #48]	; 0x30
 8004f2e:	e005      	b.n	8004f3c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004f30:	6978      	ldr	r0, [r7, #20]
 8004f32:	f001 fded 	bl	8006b10 <vPortFree>
 8004f36:	e001      	b.n	8004f3c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d017      	beq.n	8004f72 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004f4a:	88fa      	ldrh	r2, [r7, #6]
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	9303      	str	r3, [sp, #12]
 8004f50:	69fb      	ldr	r3, [r7, #28]
 8004f52:	9302      	str	r3, [sp, #8]
 8004f54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f56:	9301      	str	r3, [sp, #4]
 8004f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f5a:	9300      	str	r3, [sp, #0]
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	68b9      	ldr	r1, [r7, #8]
 8004f60:	68f8      	ldr	r0, [r7, #12]
 8004f62:	f000 f80f 	bl	8004f84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f66:	69f8      	ldr	r0, [r7, #28]
 8004f68:	f000 f8aa 	bl	80050c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	61bb      	str	r3, [r7, #24]
 8004f70:	e002      	b.n	8004f78 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004f72:	f04f 33ff 	mov.w	r3, #4294967295
 8004f76:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004f78:	69bb      	ldr	r3, [r7, #24]
	}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3720      	adds	r7, #32
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
	...

08004f84 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b088      	sub	sp, #32
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	60f8      	str	r0, [r7, #12]
 8004f8c:	60b9      	str	r1, [r7, #8]
 8004f8e:	607a      	str	r2, [r7, #4]
 8004f90:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f94:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	21a5      	movs	r1, #165	; 0xa5
 8004f9e:	f001 ff01 	bl	8006da4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004fac:	3b01      	subs	r3, #1
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	4413      	add	r3, r2
 8004fb2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004fb4:	69bb      	ldr	r3, [r7, #24]
 8004fb6:	f023 0307 	bic.w	r3, r3, #7
 8004fba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004fbc:	69bb      	ldr	r3, [r7, #24]
 8004fbe:	f003 0307 	and.w	r3, r3, #7
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00a      	beq.n	8004fdc <prvInitialiseNewTask+0x58>
	__asm volatile
 8004fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fca:	f383 8811 	msr	BASEPRI, r3
 8004fce:	f3bf 8f6f 	isb	sy
 8004fd2:	f3bf 8f4f 	dsb	sy
 8004fd6:	617b      	str	r3, [r7, #20]
}
 8004fd8:	bf00      	nop
 8004fda:	e7fe      	b.n	8004fda <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004fdc:	2300      	movs	r3, #0
 8004fde:	61fb      	str	r3, [r7, #28]
 8004fe0:	e012      	b.n	8005008 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004fe2:	68ba      	ldr	r2, [r7, #8]
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	4413      	add	r3, r2
 8004fe8:	7819      	ldrb	r1, [r3, #0]
 8004fea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	4413      	add	r3, r2
 8004ff0:	3334      	adds	r3, #52	; 0x34
 8004ff2:	460a      	mov	r2, r1
 8004ff4:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004ff6:	68ba      	ldr	r2, [r7, #8]
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	4413      	add	r3, r2
 8004ffc:	781b      	ldrb	r3, [r3, #0]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d006      	beq.n	8005010 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	3301      	adds	r3, #1
 8005006:	61fb      	str	r3, [r7, #28]
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	2b0f      	cmp	r3, #15
 800500c:	d9e9      	bls.n	8004fe2 <prvInitialiseNewTask+0x5e>
 800500e:	e000      	b.n	8005012 <prvInitialiseNewTask+0x8e>
		{
			break;
 8005010:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005014:	2200      	movs	r2, #0
 8005016:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800501a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800501c:	2b37      	cmp	r3, #55	; 0x37
 800501e:	d901      	bls.n	8005024 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005020:	2337      	movs	r3, #55	; 0x37
 8005022:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005026:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005028:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800502a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800502c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800502e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005032:	2200      	movs	r2, #0
 8005034:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005038:	3304      	adds	r3, #4
 800503a:	4618      	mov	r0, r3
 800503c:	f7fe ff6c 	bl	8003f18 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005042:	3318      	adds	r3, #24
 8005044:	4618      	mov	r0, r3
 8005046:	f7fe ff67 	bl	8003f18 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800504a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800504c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800504e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005052:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005058:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800505a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800505c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800505e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005062:	2200      	movs	r2, #0
 8005064:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800506a:	2200      	movs	r2, #0
 800506c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005072:	3354      	adds	r3, #84	; 0x54
 8005074:	2260      	movs	r2, #96	; 0x60
 8005076:	2100      	movs	r1, #0
 8005078:	4618      	mov	r0, r3
 800507a:	f001 fe93 	bl	8006da4 <memset>
 800507e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005080:	4a0c      	ldr	r2, [pc, #48]	; (80050b4 <prvInitialiseNewTask+0x130>)
 8005082:	659a      	str	r2, [r3, #88]	; 0x58
 8005084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005086:	4a0c      	ldr	r2, [pc, #48]	; (80050b8 <prvInitialiseNewTask+0x134>)
 8005088:	65da      	str	r2, [r3, #92]	; 0x5c
 800508a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800508c:	4a0b      	ldr	r2, [pc, #44]	; (80050bc <prvInitialiseNewTask+0x138>)
 800508e:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005090:	683a      	ldr	r2, [r7, #0]
 8005092:	68f9      	ldr	r1, [r7, #12]
 8005094:	69b8      	ldr	r0, [r7, #24]
 8005096:	f001 fa27 	bl	80064e8 <pxPortInitialiseStack>
 800509a:	4602      	mov	r2, r0
 800509c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800509e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80050a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d002      	beq.n	80050ac <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80050a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050aa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050ac:	bf00      	nop
 80050ae:	3720      	adds	r7, #32
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	08007018 	.word	0x08007018
 80050b8:	08007038 	.word	0x08007038
 80050bc:	08006ff8 	.word	0x08006ff8

080050c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b082      	sub	sp, #8
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80050c8:	f001 fb3c 	bl	8006744 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80050cc:	4b2d      	ldr	r3, [pc, #180]	; (8005184 <prvAddNewTaskToReadyList+0xc4>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	3301      	adds	r3, #1
 80050d2:	4a2c      	ldr	r2, [pc, #176]	; (8005184 <prvAddNewTaskToReadyList+0xc4>)
 80050d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80050d6:	4b2c      	ldr	r3, [pc, #176]	; (8005188 <prvAddNewTaskToReadyList+0xc8>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d109      	bne.n	80050f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80050de:	4a2a      	ldr	r2, [pc, #168]	; (8005188 <prvAddNewTaskToReadyList+0xc8>)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80050e4:	4b27      	ldr	r3, [pc, #156]	; (8005184 <prvAddNewTaskToReadyList+0xc4>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d110      	bne.n	800510e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80050ec:	f000 fc2a 	bl	8005944 <prvInitialiseTaskLists>
 80050f0:	e00d      	b.n	800510e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80050f2:	4b26      	ldr	r3, [pc, #152]	; (800518c <prvAddNewTaskToReadyList+0xcc>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d109      	bne.n	800510e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80050fa:	4b23      	ldr	r3, [pc, #140]	; (8005188 <prvAddNewTaskToReadyList+0xc8>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005104:	429a      	cmp	r2, r3
 8005106:	d802      	bhi.n	800510e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005108:	4a1f      	ldr	r2, [pc, #124]	; (8005188 <prvAddNewTaskToReadyList+0xc8>)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800510e:	4b20      	ldr	r3, [pc, #128]	; (8005190 <prvAddNewTaskToReadyList+0xd0>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	3301      	adds	r3, #1
 8005114:	4a1e      	ldr	r2, [pc, #120]	; (8005190 <prvAddNewTaskToReadyList+0xd0>)
 8005116:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005118:	4b1d      	ldr	r3, [pc, #116]	; (8005190 <prvAddNewTaskToReadyList+0xd0>)
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005124:	4b1b      	ldr	r3, [pc, #108]	; (8005194 <prvAddNewTaskToReadyList+0xd4>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	429a      	cmp	r2, r3
 800512a:	d903      	bls.n	8005134 <prvAddNewTaskToReadyList+0x74>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005130:	4a18      	ldr	r2, [pc, #96]	; (8005194 <prvAddNewTaskToReadyList+0xd4>)
 8005132:	6013      	str	r3, [r2, #0]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005138:	4613      	mov	r3, r2
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	4413      	add	r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	4a15      	ldr	r2, [pc, #84]	; (8005198 <prvAddNewTaskToReadyList+0xd8>)
 8005142:	441a      	add	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	3304      	adds	r3, #4
 8005148:	4619      	mov	r1, r3
 800514a:	4610      	mov	r0, r2
 800514c:	f7fe fef1 	bl	8003f32 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005150:	f001 fb28 	bl	80067a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005154:	4b0d      	ldr	r3, [pc, #52]	; (800518c <prvAddNewTaskToReadyList+0xcc>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d00e      	beq.n	800517a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800515c:	4b0a      	ldr	r3, [pc, #40]	; (8005188 <prvAddNewTaskToReadyList+0xc8>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005166:	429a      	cmp	r2, r3
 8005168:	d207      	bcs.n	800517a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800516a:	4b0c      	ldr	r3, [pc, #48]	; (800519c <prvAddNewTaskToReadyList+0xdc>)
 800516c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005170:	601a      	str	r2, [r3, #0]
 8005172:	f3bf 8f4f 	dsb	sy
 8005176:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800517a:	bf00      	nop
 800517c:	3708      	adds	r7, #8
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	20000f88 	.word	0x20000f88
 8005188:	20000ab4 	.word	0x20000ab4
 800518c:	20000f94 	.word	0x20000f94
 8005190:	20000fa4 	.word	0x20000fa4
 8005194:	20000f90 	.word	0x20000f90
 8005198:	20000ab8 	.word	0x20000ab8
 800519c:	e000ed04 	.word	0xe000ed04

080051a0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80051a8:	2300      	movs	r3, #0
 80051aa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d017      	beq.n	80051e2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80051b2:	4b13      	ldr	r3, [pc, #76]	; (8005200 <vTaskDelay+0x60>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d00a      	beq.n	80051d0 <vTaskDelay+0x30>
	__asm volatile
 80051ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051be:	f383 8811 	msr	BASEPRI, r3
 80051c2:	f3bf 8f6f 	isb	sy
 80051c6:	f3bf 8f4f 	dsb	sy
 80051ca:	60bb      	str	r3, [r7, #8]
}
 80051cc:	bf00      	nop
 80051ce:	e7fe      	b.n	80051ce <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80051d0:	f000 f88a 	bl	80052e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80051d4:	2100      	movs	r1, #0
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f000 fe20 	bl	8005e1c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80051dc:	f000 f892 	bl	8005304 <xTaskResumeAll>
 80051e0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d107      	bne.n	80051f8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80051e8:	4b06      	ldr	r3, [pc, #24]	; (8005204 <vTaskDelay+0x64>)
 80051ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051ee:	601a      	str	r2, [r3, #0]
 80051f0:	f3bf 8f4f 	dsb	sy
 80051f4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80051f8:	bf00      	nop
 80051fa:	3710      	adds	r7, #16
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	20000fb0 	.word	0x20000fb0
 8005204:	e000ed04 	.word	0xe000ed04

08005208 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b08a      	sub	sp, #40	; 0x28
 800520c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800520e:	2300      	movs	r3, #0
 8005210:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005212:	2300      	movs	r3, #0
 8005214:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005216:	463a      	mov	r2, r7
 8005218:	1d39      	adds	r1, r7, #4
 800521a:	f107 0308 	add.w	r3, r7, #8
 800521e:	4618      	mov	r0, r3
 8005220:	f7fe fe26 	bl	8003e70 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005224:	6839      	ldr	r1, [r7, #0]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	9202      	str	r2, [sp, #8]
 800522c:	9301      	str	r3, [sp, #4]
 800522e:	2300      	movs	r3, #0
 8005230:	9300      	str	r3, [sp, #0]
 8005232:	2300      	movs	r3, #0
 8005234:	460a      	mov	r2, r1
 8005236:	4924      	ldr	r1, [pc, #144]	; (80052c8 <vTaskStartScheduler+0xc0>)
 8005238:	4824      	ldr	r0, [pc, #144]	; (80052cc <vTaskStartScheduler+0xc4>)
 800523a:	f7ff fe01 	bl	8004e40 <xTaskCreateStatic>
 800523e:	4603      	mov	r3, r0
 8005240:	4a23      	ldr	r2, [pc, #140]	; (80052d0 <vTaskStartScheduler+0xc8>)
 8005242:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005244:	4b22      	ldr	r3, [pc, #136]	; (80052d0 <vTaskStartScheduler+0xc8>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d002      	beq.n	8005252 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800524c:	2301      	movs	r3, #1
 800524e:	617b      	str	r3, [r7, #20]
 8005250:	e001      	b.n	8005256 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005252:	2300      	movs	r3, #0
 8005254:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	2b01      	cmp	r3, #1
 800525a:	d102      	bne.n	8005262 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800525c:	f000 fe32 	bl	8005ec4 <xTimerCreateTimerTask>
 8005260:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d11b      	bne.n	80052a0 <vTaskStartScheduler+0x98>
	__asm volatile
 8005268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800526c:	f383 8811 	msr	BASEPRI, r3
 8005270:	f3bf 8f6f 	isb	sy
 8005274:	f3bf 8f4f 	dsb	sy
 8005278:	613b      	str	r3, [r7, #16]
}
 800527a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800527c:	4b15      	ldr	r3, [pc, #84]	; (80052d4 <vTaskStartScheduler+0xcc>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	3354      	adds	r3, #84	; 0x54
 8005282:	4a15      	ldr	r2, [pc, #84]	; (80052d8 <vTaskStartScheduler+0xd0>)
 8005284:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005286:	4b15      	ldr	r3, [pc, #84]	; (80052dc <vTaskStartScheduler+0xd4>)
 8005288:	f04f 32ff 	mov.w	r2, #4294967295
 800528c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800528e:	4b14      	ldr	r3, [pc, #80]	; (80052e0 <vTaskStartScheduler+0xd8>)
 8005290:	2201      	movs	r2, #1
 8005292:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005294:	4b13      	ldr	r3, [pc, #76]	; (80052e4 <vTaskStartScheduler+0xdc>)
 8005296:	2200      	movs	r2, #0
 8005298:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800529a:	f001 f9b1 	bl	8006600 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800529e:	e00e      	b.n	80052be <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a6:	d10a      	bne.n	80052be <vTaskStartScheduler+0xb6>
	__asm volatile
 80052a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052ac:	f383 8811 	msr	BASEPRI, r3
 80052b0:	f3bf 8f6f 	isb	sy
 80052b4:	f3bf 8f4f 	dsb	sy
 80052b8:	60fb      	str	r3, [r7, #12]
}
 80052ba:	bf00      	nop
 80052bc:	e7fe      	b.n	80052bc <vTaskStartScheduler+0xb4>
}
 80052be:	bf00      	nop
 80052c0:	3718      	adds	r7, #24
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	08006f74 	.word	0x08006f74
 80052cc:	08005915 	.word	0x08005915
 80052d0:	20000fac 	.word	0x20000fac
 80052d4:	20000ab4 	.word	0x20000ab4
 80052d8:	2000016c 	.word	0x2000016c
 80052dc:	20000fa8 	.word	0x20000fa8
 80052e0:	20000f94 	.word	0x20000f94
 80052e4:	20000f8c 	.word	0x20000f8c

080052e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80052e8:	b480      	push	{r7}
 80052ea:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80052ec:	4b04      	ldr	r3, [pc, #16]	; (8005300 <vTaskSuspendAll+0x18>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	3301      	adds	r3, #1
 80052f2:	4a03      	ldr	r2, [pc, #12]	; (8005300 <vTaskSuspendAll+0x18>)
 80052f4:	6013      	str	r3, [r2, #0]
}
 80052f6:	bf00      	nop
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr
 8005300:	20000fb0 	.word	0x20000fb0

08005304 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800530a:	2300      	movs	r3, #0
 800530c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800530e:	2300      	movs	r3, #0
 8005310:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005312:	4b42      	ldr	r3, [pc, #264]	; (800541c <xTaskResumeAll+0x118>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d10a      	bne.n	8005330 <xTaskResumeAll+0x2c>
	__asm volatile
 800531a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800531e:	f383 8811 	msr	BASEPRI, r3
 8005322:	f3bf 8f6f 	isb	sy
 8005326:	f3bf 8f4f 	dsb	sy
 800532a:	603b      	str	r3, [r7, #0]
}
 800532c:	bf00      	nop
 800532e:	e7fe      	b.n	800532e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005330:	f001 fa08 	bl	8006744 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005334:	4b39      	ldr	r3, [pc, #228]	; (800541c <xTaskResumeAll+0x118>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	3b01      	subs	r3, #1
 800533a:	4a38      	ldr	r2, [pc, #224]	; (800541c <xTaskResumeAll+0x118>)
 800533c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800533e:	4b37      	ldr	r3, [pc, #220]	; (800541c <xTaskResumeAll+0x118>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d162      	bne.n	800540c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005346:	4b36      	ldr	r3, [pc, #216]	; (8005420 <xTaskResumeAll+0x11c>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d05e      	beq.n	800540c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800534e:	e02f      	b.n	80053b0 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005350:	4b34      	ldr	r3, [pc, #208]	; (8005424 <xTaskResumeAll+0x120>)
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	3318      	adds	r3, #24
 800535c:	4618      	mov	r0, r3
 800535e:	f7fe fe45 	bl	8003fec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	3304      	adds	r3, #4
 8005366:	4618      	mov	r0, r3
 8005368:	f7fe fe40 	bl	8003fec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005370:	4b2d      	ldr	r3, [pc, #180]	; (8005428 <xTaskResumeAll+0x124>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	429a      	cmp	r2, r3
 8005376:	d903      	bls.n	8005380 <xTaskResumeAll+0x7c>
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800537c:	4a2a      	ldr	r2, [pc, #168]	; (8005428 <xTaskResumeAll+0x124>)
 800537e:	6013      	str	r3, [r2, #0]
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005384:	4613      	mov	r3, r2
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	4413      	add	r3, r2
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	4a27      	ldr	r2, [pc, #156]	; (800542c <xTaskResumeAll+0x128>)
 800538e:	441a      	add	r2, r3
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	3304      	adds	r3, #4
 8005394:	4619      	mov	r1, r3
 8005396:	4610      	mov	r0, r2
 8005398:	f7fe fdcb 	bl	8003f32 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053a0:	4b23      	ldr	r3, [pc, #140]	; (8005430 <xTaskResumeAll+0x12c>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d302      	bcc.n	80053b0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80053aa:	4b22      	ldr	r3, [pc, #136]	; (8005434 <xTaskResumeAll+0x130>)
 80053ac:	2201      	movs	r2, #1
 80053ae:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053b0:	4b1c      	ldr	r3, [pc, #112]	; (8005424 <xTaskResumeAll+0x120>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d1cb      	bne.n	8005350 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d001      	beq.n	80053c2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80053be:	f000 fb63 	bl	8005a88 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80053c2:	4b1d      	ldr	r3, [pc, #116]	; (8005438 <xTaskResumeAll+0x134>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d010      	beq.n	80053f0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80053ce:	f000 f847 	bl	8005460 <xTaskIncrementTick>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d002      	beq.n	80053de <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80053d8:	4b16      	ldr	r3, [pc, #88]	; (8005434 <xTaskResumeAll+0x130>)
 80053da:	2201      	movs	r2, #1
 80053dc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	3b01      	subs	r3, #1
 80053e2:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1f1      	bne.n	80053ce <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 80053ea:	4b13      	ldr	r3, [pc, #76]	; (8005438 <xTaskResumeAll+0x134>)
 80053ec:	2200      	movs	r2, #0
 80053ee:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80053f0:	4b10      	ldr	r3, [pc, #64]	; (8005434 <xTaskResumeAll+0x130>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d009      	beq.n	800540c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80053f8:	2301      	movs	r3, #1
 80053fa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80053fc:	4b0f      	ldr	r3, [pc, #60]	; (800543c <xTaskResumeAll+0x138>)
 80053fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005402:	601a      	str	r2, [r3, #0]
 8005404:	f3bf 8f4f 	dsb	sy
 8005408:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800540c:	f001 f9ca 	bl	80067a4 <vPortExitCritical>

	return xAlreadyYielded;
 8005410:	68bb      	ldr	r3, [r7, #8]
}
 8005412:	4618      	mov	r0, r3
 8005414:	3710      	adds	r7, #16
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}
 800541a:	bf00      	nop
 800541c:	20000fb0 	.word	0x20000fb0
 8005420:	20000f88 	.word	0x20000f88
 8005424:	20000f48 	.word	0x20000f48
 8005428:	20000f90 	.word	0x20000f90
 800542c:	20000ab8 	.word	0x20000ab8
 8005430:	20000ab4 	.word	0x20000ab4
 8005434:	20000f9c 	.word	0x20000f9c
 8005438:	20000f98 	.word	0x20000f98
 800543c:	e000ed04 	.word	0xe000ed04

08005440 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005446:	4b05      	ldr	r3, [pc, #20]	; (800545c <xTaskGetTickCount+0x1c>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800544c:	687b      	ldr	r3, [r7, #4]
}
 800544e:	4618      	mov	r0, r3
 8005450:	370c      	adds	r7, #12
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr
 800545a:	bf00      	nop
 800545c:	20000f8c 	.word	0x20000f8c

08005460 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b086      	sub	sp, #24
 8005464:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005466:	2300      	movs	r3, #0
 8005468:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800546a:	4b51      	ldr	r3, [pc, #324]	; (80055b0 <xTaskIncrementTick+0x150>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	f040 808e 	bne.w	8005590 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005474:	4b4f      	ldr	r3, [pc, #316]	; (80055b4 <xTaskIncrementTick+0x154>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	3301      	adds	r3, #1
 800547a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800547c:	4a4d      	ldr	r2, [pc, #308]	; (80055b4 <xTaskIncrementTick+0x154>)
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d120      	bne.n	80054ca <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005488:	4b4b      	ldr	r3, [pc, #300]	; (80055b8 <xTaskIncrementTick+0x158>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00a      	beq.n	80054a8 <xTaskIncrementTick+0x48>
	__asm volatile
 8005492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005496:	f383 8811 	msr	BASEPRI, r3
 800549a:	f3bf 8f6f 	isb	sy
 800549e:	f3bf 8f4f 	dsb	sy
 80054a2:	603b      	str	r3, [r7, #0]
}
 80054a4:	bf00      	nop
 80054a6:	e7fe      	b.n	80054a6 <xTaskIncrementTick+0x46>
 80054a8:	4b43      	ldr	r3, [pc, #268]	; (80055b8 <xTaskIncrementTick+0x158>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	60fb      	str	r3, [r7, #12]
 80054ae:	4b43      	ldr	r3, [pc, #268]	; (80055bc <xTaskIncrementTick+0x15c>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a41      	ldr	r2, [pc, #260]	; (80055b8 <xTaskIncrementTick+0x158>)
 80054b4:	6013      	str	r3, [r2, #0]
 80054b6:	4a41      	ldr	r2, [pc, #260]	; (80055bc <xTaskIncrementTick+0x15c>)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6013      	str	r3, [r2, #0]
 80054bc:	4b40      	ldr	r3, [pc, #256]	; (80055c0 <xTaskIncrementTick+0x160>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	3301      	adds	r3, #1
 80054c2:	4a3f      	ldr	r2, [pc, #252]	; (80055c0 <xTaskIncrementTick+0x160>)
 80054c4:	6013      	str	r3, [r2, #0]
 80054c6:	f000 fadf 	bl	8005a88 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80054ca:	4b3e      	ldr	r3, [pc, #248]	; (80055c4 <xTaskIncrementTick+0x164>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	693a      	ldr	r2, [r7, #16]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d34e      	bcc.n	8005572 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80054d4:	4b38      	ldr	r3, [pc, #224]	; (80055b8 <xTaskIncrementTick+0x158>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d101      	bne.n	80054e2 <xTaskIncrementTick+0x82>
 80054de:	2301      	movs	r3, #1
 80054e0:	e000      	b.n	80054e4 <xTaskIncrementTick+0x84>
 80054e2:	2300      	movs	r3, #0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d004      	beq.n	80054f2 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054e8:	4b36      	ldr	r3, [pc, #216]	; (80055c4 <xTaskIncrementTick+0x164>)
 80054ea:	f04f 32ff 	mov.w	r2, #4294967295
 80054ee:	601a      	str	r2, [r3, #0]
					break;
 80054f0:	e03f      	b.n	8005572 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80054f2:	4b31      	ldr	r3, [pc, #196]	; (80055b8 <xTaskIncrementTick+0x158>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005502:	693a      	ldr	r2, [r7, #16]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	429a      	cmp	r2, r3
 8005508:	d203      	bcs.n	8005512 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800550a:	4a2e      	ldr	r2, [pc, #184]	; (80055c4 <xTaskIncrementTick+0x164>)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6013      	str	r3, [r2, #0]
						break;
 8005510:	e02f      	b.n	8005572 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	3304      	adds	r3, #4
 8005516:	4618      	mov	r0, r3
 8005518:	f7fe fd68 	bl	8003fec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005520:	2b00      	cmp	r3, #0
 8005522:	d004      	beq.n	800552e <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	3318      	adds	r3, #24
 8005528:	4618      	mov	r0, r3
 800552a:	f7fe fd5f 	bl	8003fec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005532:	4b25      	ldr	r3, [pc, #148]	; (80055c8 <xTaskIncrementTick+0x168>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	429a      	cmp	r2, r3
 8005538:	d903      	bls.n	8005542 <xTaskIncrementTick+0xe2>
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800553e:	4a22      	ldr	r2, [pc, #136]	; (80055c8 <xTaskIncrementTick+0x168>)
 8005540:	6013      	str	r3, [r2, #0]
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005546:	4613      	mov	r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	4413      	add	r3, r2
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	4a1f      	ldr	r2, [pc, #124]	; (80055cc <xTaskIncrementTick+0x16c>)
 8005550:	441a      	add	r2, r3
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	3304      	adds	r3, #4
 8005556:	4619      	mov	r1, r3
 8005558:	4610      	mov	r0, r2
 800555a:	f7fe fcea 	bl	8003f32 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005562:	4b1b      	ldr	r3, [pc, #108]	; (80055d0 <xTaskIncrementTick+0x170>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005568:	429a      	cmp	r2, r3
 800556a:	d3b3      	bcc.n	80054d4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800556c:	2301      	movs	r3, #1
 800556e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005570:	e7b0      	b.n	80054d4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005572:	4b17      	ldr	r3, [pc, #92]	; (80055d0 <xTaskIncrementTick+0x170>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005578:	4914      	ldr	r1, [pc, #80]	; (80055cc <xTaskIncrementTick+0x16c>)
 800557a:	4613      	mov	r3, r2
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	4413      	add	r3, r2
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	440b      	add	r3, r1
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2b01      	cmp	r3, #1
 8005588:	d907      	bls.n	800559a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800558a:	2301      	movs	r3, #1
 800558c:	617b      	str	r3, [r7, #20]
 800558e:	e004      	b.n	800559a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005590:	4b10      	ldr	r3, [pc, #64]	; (80055d4 <xTaskIncrementTick+0x174>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	3301      	adds	r3, #1
 8005596:	4a0f      	ldr	r2, [pc, #60]	; (80055d4 <xTaskIncrementTick+0x174>)
 8005598:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800559a:	4b0f      	ldr	r3, [pc, #60]	; (80055d8 <xTaskIncrementTick+0x178>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 80055a2:	2301      	movs	r3, #1
 80055a4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80055a6:	697b      	ldr	r3, [r7, #20]
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3718      	adds	r7, #24
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}
 80055b0:	20000fb0 	.word	0x20000fb0
 80055b4:	20000f8c 	.word	0x20000f8c
 80055b8:	20000f40 	.word	0x20000f40
 80055bc:	20000f44 	.word	0x20000f44
 80055c0:	20000fa0 	.word	0x20000fa0
 80055c4:	20000fa8 	.word	0x20000fa8
 80055c8:	20000f90 	.word	0x20000f90
 80055cc:	20000ab8 	.word	0x20000ab8
 80055d0:	20000ab4 	.word	0x20000ab4
 80055d4:	20000f98 	.word	0x20000f98
 80055d8:	20000f9c 	.word	0x20000f9c

080055dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80055dc:	b480      	push	{r7}
 80055de:	b085      	sub	sp, #20
 80055e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80055e2:	4b2a      	ldr	r3, [pc, #168]	; (800568c <vTaskSwitchContext+0xb0>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d003      	beq.n	80055f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80055ea:	4b29      	ldr	r3, [pc, #164]	; (8005690 <vTaskSwitchContext+0xb4>)
 80055ec:	2201      	movs	r2, #1
 80055ee:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80055f0:	e046      	b.n	8005680 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80055f2:	4b27      	ldr	r3, [pc, #156]	; (8005690 <vTaskSwitchContext+0xb4>)
 80055f4:	2200      	movs	r2, #0
 80055f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80055f8:	4b26      	ldr	r3, [pc, #152]	; (8005694 <vTaskSwitchContext+0xb8>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	60fb      	str	r3, [r7, #12]
 80055fe:	e010      	b.n	8005622 <vTaskSwitchContext+0x46>
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d10a      	bne.n	800561c <vTaskSwitchContext+0x40>
	__asm volatile
 8005606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800560a:	f383 8811 	msr	BASEPRI, r3
 800560e:	f3bf 8f6f 	isb	sy
 8005612:	f3bf 8f4f 	dsb	sy
 8005616:	607b      	str	r3, [r7, #4]
}
 8005618:	bf00      	nop
 800561a:	e7fe      	b.n	800561a <vTaskSwitchContext+0x3e>
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	3b01      	subs	r3, #1
 8005620:	60fb      	str	r3, [r7, #12]
 8005622:	491d      	ldr	r1, [pc, #116]	; (8005698 <vTaskSwitchContext+0xbc>)
 8005624:	68fa      	ldr	r2, [r7, #12]
 8005626:	4613      	mov	r3, r2
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	4413      	add	r3, r2
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	440b      	add	r3, r1
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d0e4      	beq.n	8005600 <vTaskSwitchContext+0x24>
 8005636:	68fa      	ldr	r2, [r7, #12]
 8005638:	4613      	mov	r3, r2
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	4413      	add	r3, r2
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	4a15      	ldr	r2, [pc, #84]	; (8005698 <vTaskSwitchContext+0xbc>)
 8005642:	4413      	add	r3, r2
 8005644:	60bb      	str	r3, [r7, #8]
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	685a      	ldr	r2, [r3, #4]
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	605a      	str	r2, [r3, #4]
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	685a      	ldr	r2, [r3, #4]
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	3308      	adds	r3, #8
 8005658:	429a      	cmp	r2, r3
 800565a:	d104      	bne.n	8005666 <vTaskSwitchContext+0x8a>
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	685a      	ldr	r2, [r3, #4]
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	605a      	str	r2, [r3, #4]
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	4a0b      	ldr	r2, [pc, #44]	; (800569c <vTaskSwitchContext+0xc0>)
 800566e:	6013      	str	r3, [r2, #0]
 8005670:	4a08      	ldr	r2, [pc, #32]	; (8005694 <vTaskSwitchContext+0xb8>)
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005676:	4b09      	ldr	r3, [pc, #36]	; (800569c <vTaskSwitchContext+0xc0>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	3354      	adds	r3, #84	; 0x54
 800567c:	4a08      	ldr	r2, [pc, #32]	; (80056a0 <vTaskSwitchContext+0xc4>)
 800567e:	6013      	str	r3, [r2, #0]
}
 8005680:	bf00      	nop
 8005682:	3714      	adds	r7, #20
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr
 800568c:	20000fb0 	.word	0x20000fb0
 8005690:	20000f9c 	.word	0x20000f9c
 8005694:	20000f90 	.word	0x20000f90
 8005698:	20000ab8 	.word	0x20000ab8
 800569c:	20000ab4 	.word	0x20000ab4
 80056a0:	2000016c 	.word	0x2000016c

080056a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b084      	sub	sp, #16
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d10a      	bne.n	80056ca <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80056b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b8:	f383 8811 	msr	BASEPRI, r3
 80056bc:	f3bf 8f6f 	isb	sy
 80056c0:	f3bf 8f4f 	dsb	sy
 80056c4:	60fb      	str	r3, [r7, #12]
}
 80056c6:	bf00      	nop
 80056c8:	e7fe      	b.n	80056c8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80056ca:	4b07      	ldr	r3, [pc, #28]	; (80056e8 <vTaskPlaceOnEventList+0x44>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	3318      	adds	r3, #24
 80056d0:	4619      	mov	r1, r3
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f7fe fc51 	bl	8003f7a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80056d8:	2101      	movs	r1, #1
 80056da:	6838      	ldr	r0, [r7, #0]
 80056dc:	f000 fb9e 	bl	8005e1c <prvAddCurrentTaskToDelayedList>
}
 80056e0:	bf00      	nop
 80056e2:	3710      	adds	r7, #16
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	20000ab4 	.word	0x20000ab4

080056ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b086      	sub	sp, #24
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d10a      	bne.n	8005714 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80056fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005702:	f383 8811 	msr	BASEPRI, r3
 8005706:	f3bf 8f6f 	isb	sy
 800570a:	f3bf 8f4f 	dsb	sy
 800570e:	617b      	str	r3, [r7, #20]
}
 8005710:	bf00      	nop
 8005712:	e7fe      	b.n	8005712 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005714:	4b0a      	ldr	r3, [pc, #40]	; (8005740 <vTaskPlaceOnEventListRestricted+0x54>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	3318      	adds	r3, #24
 800571a:	4619      	mov	r1, r3
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f7fe fc08 	bl	8003f32 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d002      	beq.n	800572e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005728:	f04f 33ff 	mov.w	r3, #4294967295
 800572c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800572e:	6879      	ldr	r1, [r7, #4]
 8005730:	68b8      	ldr	r0, [r7, #8]
 8005732:	f000 fb73 	bl	8005e1c <prvAddCurrentTaskToDelayedList>
	}
 8005736:	bf00      	nop
 8005738:	3718      	adds	r7, #24
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	20000ab4 	.word	0x20000ab4

08005744 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b086      	sub	sp, #24
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	68db      	ldr	r3, [r3, #12]
 8005752:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d10a      	bne.n	8005770 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800575a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800575e:	f383 8811 	msr	BASEPRI, r3
 8005762:	f3bf 8f6f 	isb	sy
 8005766:	f3bf 8f4f 	dsb	sy
 800576a:	60fb      	str	r3, [r7, #12]
}
 800576c:	bf00      	nop
 800576e:	e7fe      	b.n	800576e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	3318      	adds	r3, #24
 8005774:	4618      	mov	r0, r3
 8005776:	f7fe fc39 	bl	8003fec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800577a:	4b1e      	ldr	r3, [pc, #120]	; (80057f4 <xTaskRemoveFromEventList+0xb0>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d11d      	bne.n	80057be <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	3304      	adds	r3, #4
 8005786:	4618      	mov	r0, r3
 8005788:	f7fe fc30 	bl	8003fec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005790:	4b19      	ldr	r3, [pc, #100]	; (80057f8 <xTaskRemoveFromEventList+0xb4>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	429a      	cmp	r2, r3
 8005796:	d903      	bls.n	80057a0 <xTaskRemoveFromEventList+0x5c>
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800579c:	4a16      	ldr	r2, [pc, #88]	; (80057f8 <xTaskRemoveFromEventList+0xb4>)
 800579e:	6013      	str	r3, [r2, #0]
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057a4:	4613      	mov	r3, r2
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	4413      	add	r3, r2
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	4a13      	ldr	r2, [pc, #76]	; (80057fc <xTaskRemoveFromEventList+0xb8>)
 80057ae:	441a      	add	r2, r3
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	3304      	adds	r3, #4
 80057b4:	4619      	mov	r1, r3
 80057b6:	4610      	mov	r0, r2
 80057b8:	f7fe fbbb 	bl	8003f32 <vListInsertEnd>
 80057bc:	e005      	b.n	80057ca <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	3318      	adds	r3, #24
 80057c2:	4619      	mov	r1, r3
 80057c4:	480e      	ldr	r0, [pc, #56]	; (8005800 <xTaskRemoveFromEventList+0xbc>)
 80057c6:	f7fe fbb4 	bl	8003f32 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057ce:	4b0d      	ldr	r3, [pc, #52]	; (8005804 <xTaskRemoveFromEventList+0xc0>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d905      	bls.n	80057e4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80057d8:	2301      	movs	r3, #1
 80057da:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80057dc:	4b0a      	ldr	r3, [pc, #40]	; (8005808 <xTaskRemoveFromEventList+0xc4>)
 80057de:	2201      	movs	r2, #1
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	e001      	b.n	80057e8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80057e4:	2300      	movs	r3, #0
 80057e6:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80057e8:	697b      	ldr	r3, [r7, #20]
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3718      	adds	r7, #24
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	20000fb0 	.word	0x20000fb0
 80057f8:	20000f90 	.word	0x20000f90
 80057fc:	20000ab8 	.word	0x20000ab8
 8005800:	20000f48 	.word	0x20000f48
 8005804:	20000ab4 	.word	0x20000ab4
 8005808:	20000f9c 	.word	0x20000f9c

0800580c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005814:	4b06      	ldr	r3, [pc, #24]	; (8005830 <vTaskInternalSetTimeOutState+0x24>)
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800581c:	4b05      	ldr	r3, [pc, #20]	; (8005834 <vTaskInternalSetTimeOutState+0x28>)
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	605a      	str	r2, [r3, #4]
}
 8005824:	bf00      	nop
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr
 8005830:	20000fa0 	.word	0x20000fa0
 8005834:	20000f8c 	.word	0x20000f8c

08005838 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b088      	sub	sp, #32
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d10a      	bne.n	800585e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800584c:	f383 8811 	msr	BASEPRI, r3
 8005850:	f3bf 8f6f 	isb	sy
 8005854:	f3bf 8f4f 	dsb	sy
 8005858:	613b      	str	r3, [r7, #16]
}
 800585a:	bf00      	nop
 800585c:	e7fe      	b.n	800585c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d10a      	bne.n	800587a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005868:	f383 8811 	msr	BASEPRI, r3
 800586c:	f3bf 8f6f 	isb	sy
 8005870:	f3bf 8f4f 	dsb	sy
 8005874:	60fb      	str	r3, [r7, #12]
}
 8005876:	bf00      	nop
 8005878:	e7fe      	b.n	8005878 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800587a:	f000 ff63 	bl	8006744 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800587e:	4b1d      	ldr	r3, [pc, #116]	; (80058f4 <xTaskCheckForTimeOut+0xbc>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	69ba      	ldr	r2, [r7, #24]
 800588a:	1ad3      	subs	r3, r2, r3
 800588c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005896:	d102      	bne.n	800589e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005898:	2300      	movs	r3, #0
 800589a:	61fb      	str	r3, [r7, #28]
 800589c:	e023      	b.n	80058e6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	4b15      	ldr	r3, [pc, #84]	; (80058f8 <xTaskCheckForTimeOut+0xc0>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d007      	beq.n	80058ba <xTaskCheckForTimeOut+0x82>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	69ba      	ldr	r2, [r7, #24]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d302      	bcc.n	80058ba <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80058b4:	2301      	movs	r3, #1
 80058b6:	61fb      	str	r3, [r7, #28]
 80058b8:	e015      	b.n	80058e6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d20b      	bcs.n	80058dc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	1ad2      	subs	r2, r2, r3
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f7ff ff9b 	bl	800580c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80058d6:	2300      	movs	r3, #0
 80058d8:	61fb      	str	r3, [r7, #28]
 80058da:	e004      	b.n	80058e6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	2200      	movs	r2, #0
 80058e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80058e2:	2301      	movs	r3, #1
 80058e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80058e6:	f000 ff5d 	bl	80067a4 <vPortExitCritical>

	return xReturn;
 80058ea:	69fb      	ldr	r3, [r7, #28]
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3720      	adds	r7, #32
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}
 80058f4:	20000f8c 	.word	0x20000f8c
 80058f8:	20000fa0 	.word	0x20000fa0

080058fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80058fc:	b480      	push	{r7}
 80058fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005900:	4b03      	ldr	r3, [pc, #12]	; (8005910 <vTaskMissedYield+0x14>)
 8005902:	2201      	movs	r2, #1
 8005904:	601a      	str	r2, [r3, #0]
}
 8005906:	bf00      	nop
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr
 8005910:	20000f9c 	.word	0x20000f9c

08005914 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b082      	sub	sp, #8
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800591c:	f000 f852 	bl	80059c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005920:	4b06      	ldr	r3, [pc, #24]	; (800593c <prvIdleTask+0x28>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2b01      	cmp	r3, #1
 8005926:	d9f9      	bls.n	800591c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005928:	4b05      	ldr	r3, [pc, #20]	; (8005940 <prvIdleTask+0x2c>)
 800592a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800592e:	601a      	str	r2, [r3, #0]
 8005930:	f3bf 8f4f 	dsb	sy
 8005934:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005938:	e7f0      	b.n	800591c <prvIdleTask+0x8>
 800593a:	bf00      	nop
 800593c:	20000ab8 	.word	0x20000ab8
 8005940:	e000ed04 	.word	0xe000ed04

08005944 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b082      	sub	sp, #8
 8005948:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800594a:	2300      	movs	r3, #0
 800594c:	607b      	str	r3, [r7, #4]
 800594e:	e00c      	b.n	800596a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	4613      	mov	r3, r2
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	4413      	add	r3, r2
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	4a12      	ldr	r2, [pc, #72]	; (80059a4 <prvInitialiseTaskLists+0x60>)
 800595c:	4413      	add	r3, r2
 800595e:	4618      	mov	r0, r3
 8005960:	f7fe faba 	bl	8003ed8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	3301      	adds	r3, #1
 8005968:	607b      	str	r3, [r7, #4]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2b37      	cmp	r3, #55	; 0x37
 800596e:	d9ef      	bls.n	8005950 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005970:	480d      	ldr	r0, [pc, #52]	; (80059a8 <prvInitialiseTaskLists+0x64>)
 8005972:	f7fe fab1 	bl	8003ed8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005976:	480d      	ldr	r0, [pc, #52]	; (80059ac <prvInitialiseTaskLists+0x68>)
 8005978:	f7fe faae 	bl	8003ed8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800597c:	480c      	ldr	r0, [pc, #48]	; (80059b0 <prvInitialiseTaskLists+0x6c>)
 800597e:	f7fe faab 	bl	8003ed8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005982:	480c      	ldr	r0, [pc, #48]	; (80059b4 <prvInitialiseTaskLists+0x70>)
 8005984:	f7fe faa8 	bl	8003ed8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005988:	480b      	ldr	r0, [pc, #44]	; (80059b8 <prvInitialiseTaskLists+0x74>)
 800598a:	f7fe faa5 	bl	8003ed8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800598e:	4b0b      	ldr	r3, [pc, #44]	; (80059bc <prvInitialiseTaskLists+0x78>)
 8005990:	4a05      	ldr	r2, [pc, #20]	; (80059a8 <prvInitialiseTaskLists+0x64>)
 8005992:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005994:	4b0a      	ldr	r3, [pc, #40]	; (80059c0 <prvInitialiseTaskLists+0x7c>)
 8005996:	4a05      	ldr	r2, [pc, #20]	; (80059ac <prvInitialiseTaskLists+0x68>)
 8005998:	601a      	str	r2, [r3, #0]
}
 800599a:	bf00      	nop
 800599c:	3708      	adds	r7, #8
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	20000ab8 	.word	0x20000ab8
 80059a8:	20000f18 	.word	0x20000f18
 80059ac:	20000f2c 	.word	0x20000f2c
 80059b0:	20000f48 	.word	0x20000f48
 80059b4:	20000f5c 	.word	0x20000f5c
 80059b8:	20000f74 	.word	0x20000f74
 80059bc:	20000f40 	.word	0x20000f40
 80059c0:	20000f44 	.word	0x20000f44

080059c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b082      	sub	sp, #8
 80059c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80059ca:	e019      	b.n	8005a00 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80059cc:	f000 feba 	bl	8006744 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80059d0:	4b10      	ldr	r3, [pc, #64]	; (8005a14 <prvCheckTasksWaitingTermination+0x50>)
 80059d2:	68db      	ldr	r3, [r3, #12]
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	3304      	adds	r3, #4
 80059dc:	4618      	mov	r0, r3
 80059de:	f7fe fb05 	bl	8003fec <uxListRemove>
				--uxCurrentNumberOfTasks;
 80059e2:	4b0d      	ldr	r3, [pc, #52]	; (8005a18 <prvCheckTasksWaitingTermination+0x54>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	3b01      	subs	r3, #1
 80059e8:	4a0b      	ldr	r2, [pc, #44]	; (8005a18 <prvCheckTasksWaitingTermination+0x54>)
 80059ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80059ec:	4b0b      	ldr	r3, [pc, #44]	; (8005a1c <prvCheckTasksWaitingTermination+0x58>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	3b01      	subs	r3, #1
 80059f2:	4a0a      	ldr	r2, [pc, #40]	; (8005a1c <prvCheckTasksWaitingTermination+0x58>)
 80059f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80059f6:	f000 fed5 	bl	80067a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f000 f810 	bl	8005a20 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a00:	4b06      	ldr	r3, [pc, #24]	; (8005a1c <prvCheckTasksWaitingTermination+0x58>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d1e1      	bne.n	80059cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005a08:	bf00      	nop
 8005a0a:	bf00      	nop
 8005a0c:	3708      	adds	r7, #8
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	20000f5c 	.word	0x20000f5c
 8005a18:	20000f88 	.word	0x20000f88
 8005a1c:	20000f70 	.word	0x20000f70

08005a20 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b084      	sub	sp, #16
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	3354      	adds	r3, #84	; 0x54
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f001 f9cf 	bl	8006dd0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d108      	bne.n	8005a4e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a40:	4618      	mov	r0, r3
 8005a42:	f001 f865 	bl	8006b10 <vPortFree>
				vPortFree( pxTCB );
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f001 f862 	bl	8006b10 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005a4c:	e018      	b.n	8005a80 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d103      	bne.n	8005a60 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f001 f859 	bl	8006b10 <vPortFree>
	}
 8005a5e:	e00f      	b.n	8005a80 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d00a      	beq.n	8005a80 <prvDeleteTCB+0x60>
	__asm volatile
 8005a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a6e:	f383 8811 	msr	BASEPRI, r3
 8005a72:	f3bf 8f6f 	isb	sy
 8005a76:	f3bf 8f4f 	dsb	sy
 8005a7a:	60fb      	str	r3, [r7, #12]
}
 8005a7c:	bf00      	nop
 8005a7e:	e7fe      	b.n	8005a7e <prvDeleteTCB+0x5e>
	}
 8005a80:	bf00      	nop
 8005a82:	3710      	adds	r7, #16
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a8e:	4b0f      	ldr	r3, [pc, #60]	; (8005acc <prvResetNextTaskUnblockTime+0x44>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d101      	bne.n	8005a9c <prvResetNextTaskUnblockTime+0x14>
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e000      	b.n	8005a9e <prvResetNextTaskUnblockTime+0x16>
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d004      	beq.n	8005aac <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005aa2:	4b0b      	ldr	r3, [pc, #44]	; (8005ad0 <prvResetNextTaskUnblockTime+0x48>)
 8005aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8005aa8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005aaa:	e008      	b.n	8005abe <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005aac:	4b07      	ldr	r3, [pc, #28]	; (8005acc <prvResetNextTaskUnblockTime+0x44>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	4a05      	ldr	r2, [pc, #20]	; (8005ad0 <prvResetNextTaskUnblockTime+0x48>)
 8005abc:	6013      	str	r3, [r2, #0]
}
 8005abe:	bf00      	nop
 8005ac0:	370c      	adds	r7, #12
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	20000f40 	.word	0x20000f40
 8005ad0:	20000fa8 	.word	0x20000fa8

08005ad4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8005ada:	4b05      	ldr	r3, [pc, #20]	; (8005af0 <xTaskGetCurrentTaskHandle+0x1c>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	607b      	str	r3, [r7, #4]

		return xReturn;
 8005ae0:	687b      	ldr	r3, [r7, #4]
	}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	370c      	adds	r7, #12
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop
 8005af0:	20000ab4 	.word	0x20000ab4

08005af4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005af4:	b480      	push	{r7}
 8005af6:	b083      	sub	sp, #12
 8005af8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005afa:	4b0b      	ldr	r3, [pc, #44]	; (8005b28 <xTaskGetSchedulerState+0x34>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d102      	bne.n	8005b08 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005b02:	2301      	movs	r3, #1
 8005b04:	607b      	str	r3, [r7, #4]
 8005b06:	e008      	b.n	8005b1a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b08:	4b08      	ldr	r3, [pc, #32]	; (8005b2c <xTaskGetSchedulerState+0x38>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d102      	bne.n	8005b16 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005b10:	2302      	movs	r3, #2
 8005b12:	607b      	str	r3, [r7, #4]
 8005b14:	e001      	b.n	8005b1a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005b16:	2300      	movs	r3, #0
 8005b18:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005b1a:	687b      	ldr	r3, [r7, #4]
	}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr
 8005b28:	20000f94 	.word	0x20000f94
 8005b2c:	20000fb0 	.word	0x20000fb0

08005b30 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d056      	beq.n	8005bf4 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b4a:	4b2d      	ldr	r3, [pc, #180]	; (8005c00 <xTaskPriorityInherit+0xd0>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d246      	bcs.n	8005be2 <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	699b      	ldr	r3, [r3, #24]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	db06      	blt.n	8005b6a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b5c:	4b28      	ldr	r3, [pc, #160]	; (8005c00 <xTaskPriorityInherit+0xd0>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b62:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	6959      	ldr	r1, [r3, #20]
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b72:	4613      	mov	r3, r2
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	4413      	add	r3, r2
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	4a22      	ldr	r2, [pc, #136]	; (8005c04 <xTaskPriorityInherit+0xd4>)
 8005b7c:	4413      	add	r3, r2
 8005b7e:	4299      	cmp	r1, r3
 8005b80:	d101      	bne.n	8005b86 <xTaskPriorityInherit+0x56>
 8005b82:	2301      	movs	r3, #1
 8005b84:	e000      	b.n	8005b88 <xTaskPriorityInherit+0x58>
 8005b86:	2300      	movs	r3, #0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d022      	beq.n	8005bd2 <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	3304      	adds	r3, #4
 8005b90:	4618      	mov	r0, r3
 8005b92:	f7fe fa2b 	bl	8003fec <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005b96:	4b1a      	ldr	r3, [pc, #104]	; (8005c00 <xTaskPriorityInherit+0xd0>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ba4:	4b18      	ldr	r3, [pc, #96]	; (8005c08 <xTaskPriorityInherit+0xd8>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d903      	bls.n	8005bb4 <xTaskPriorityInherit+0x84>
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bb0:	4a15      	ldr	r2, [pc, #84]	; (8005c08 <xTaskPriorityInherit+0xd8>)
 8005bb2:	6013      	str	r3, [r2, #0]
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bb8:	4613      	mov	r3, r2
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	4413      	add	r3, r2
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	4a10      	ldr	r2, [pc, #64]	; (8005c04 <xTaskPriorityInherit+0xd4>)
 8005bc2:	441a      	add	r2, r3
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	3304      	adds	r3, #4
 8005bc8:	4619      	mov	r1, r3
 8005bca:	4610      	mov	r0, r2
 8005bcc:	f7fe f9b1 	bl	8003f32 <vListInsertEnd>
 8005bd0:	e004      	b.n	8005bdc <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005bd2:	4b0b      	ldr	r3, [pc, #44]	; (8005c00 <xTaskPriorityInherit+0xd0>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	60fb      	str	r3, [r7, #12]
 8005be0:	e008      	b.n	8005bf4 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005be6:	4b06      	ldr	r3, [pc, #24]	; (8005c00 <xTaskPriorityInherit+0xd0>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d201      	bcs.n	8005bf4 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
	}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3710      	adds	r7, #16
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	20000ab4 	.word	0x20000ab4
 8005c04:	20000ab8 	.word	0x20000ab8
 8005c08:	20000f90 	.word	0x20000f90

08005c0c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b086      	sub	sp, #24
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d056      	beq.n	8005cd0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005c22:	4b2e      	ldr	r3, [pc, #184]	; (8005cdc <xTaskPriorityDisinherit+0xd0>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	693a      	ldr	r2, [r7, #16]
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d00a      	beq.n	8005c42 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c30:	f383 8811 	msr	BASEPRI, r3
 8005c34:	f3bf 8f6f 	isb	sy
 8005c38:	f3bf 8f4f 	dsb	sy
 8005c3c:	60fb      	str	r3, [r7, #12]
}
 8005c3e:	bf00      	nop
 8005c40:	e7fe      	b.n	8005c40 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d10a      	bne.n	8005c60 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c4e:	f383 8811 	msr	BASEPRI, r3
 8005c52:	f3bf 8f6f 	isb	sy
 8005c56:	f3bf 8f4f 	dsb	sy
 8005c5a:	60bb      	str	r3, [r7, #8]
}
 8005c5c:	bf00      	nop
 8005c5e:	e7fe      	b.n	8005c5e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c64:	1e5a      	subs	r2, r3, #1
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d02c      	beq.n	8005cd0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d128      	bne.n	8005cd0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	3304      	adds	r3, #4
 8005c82:	4618      	mov	r0, r3
 8005c84:	f7fe f9b2 	bl	8003fec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c94:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ca0:	4b0f      	ldr	r3, [pc, #60]	; (8005ce0 <xTaskPriorityDisinherit+0xd4>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d903      	bls.n	8005cb0 <xTaskPriorityDisinherit+0xa4>
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cac:	4a0c      	ldr	r2, [pc, #48]	; (8005ce0 <xTaskPriorityDisinherit+0xd4>)
 8005cae:	6013      	str	r3, [r2, #0]
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cb4:	4613      	mov	r3, r2
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	4413      	add	r3, r2
 8005cba:	009b      	lsls	r3, r3, #2
 8005cbc:	4a09      	ldr	r2, [pc, #36]	; (8005ce4 <xTaskPriorityDisinherit+0xd8>)
 8005cbe:	441a      	add	r2, r3
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	3304      	adds	r3, #4
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	4610      	mov	r0, r2
 8005cc8:	f7fe f933 	bl	8003f32 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005cd0:	697b      	ldr	r3, [r7, #20]
	}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3718      	adds	r7, #24
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	bf00      	nop
 8005cdc:	20000ab4 	.word	0x20000ab4
 8005ce0:	20000f90 	.word	0x20000f90
 8005ce4:	20000ab8 	.word	0x20000ab8

08005ce8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b088      	sub	sp, #32
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d06f      	beq.n	8005de0 <vTaskPriorityDisinheritAfterTimeout+0xf8>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d10a      	bne.n	8005d1e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8005d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d0c:	f383 8811 	msr	BASEPRI, r3
 8005d10:	f3bf 8f6f 	isb	sy
 8005d14:	f3bf 8f4f 	dsb	sy
 8005d18:	60fb      	str	r3, [r7, #12]
}
 8005d1a:	bf00      	nop
 8005d1c:	e7fe      	b.n	8005d1c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d22:	683a      	ldr	r2, [r7, #0]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d902      	bls.n	8005d2e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	61fb      	str	r3, [r7, #28]
 8005d2c:	e002      	b.n	8005d34 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005d2e:	69bb      	ldr	r3, [r7, #24]
 8005d30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d32:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d38:	69fa      	ldr	r2, [r7, #28]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d050      	beq.n	8005de0 <vTaskPriorityDisinheritAfterTimeout+0xf8>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d14b      	bne.n	8005de0 <vTaskPriorityDisinheritAfterTimeout+0xf8>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005d48:	4b27      	ldr	r3, [pc, #156]	; (8005de8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	69ba      	ldr	r2, [r7, #24]
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d10a      	bne.n	8005d68 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8005d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d56:	f383 8811 	msr	BASEPRI, r3
 8005d5a:	f3bf 8f6f 	isb	sy
 8005d5e:	f3bf 8f4f 	dsb	sy
 8005d62:	60bb      	str	r3, [r7, #8]
}
 8005d64:	bf00      	nop
 8005d66:	e7fe      	b.n	8005d66 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d6c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	69fa      	ldr	r2, [r7, #28]
 8005d72:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005d74:	69bb      	ldr	r3, [r7, #24]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	db04      	blt.n	8005d86 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005d82:	69bb      	ldr	r3, [r7, #24]
 8005d84:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	6959      	ldr	r1, [r3, #20]
 8005d8a:	693a      	ldr	r2, [r7, #16]
 8005d8c:	4613      	mov	r3, r2
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	4413      	add	r3, r2
 8005d92:	009b      	lsls	r3, r3, #2
 8005d94:	4a15      	ldr	r2, [pc, #84]	; (8005dec <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005d96:	4413      	add	r3, r2
 8005d98:	4299      	cmp	r1, r3
 8005d9a:	d101      	bne.n	8005da0 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e000      	b.n	8005da2 <vTaskPriorityDisinheritAfterTimeout+0xba>
 8005da0:	2300      	movs	r3, #0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d01c      	beq.n	8005de0 <vTaskPriorityDisinheritAfterTimeout+0xf8>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	3304      	adds	r3, #4
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7fe f91e 	bl	8003fec <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005db4:	4b0e      	ldr	r3, [pc, #56]	; (8005df0 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d903      	bls.n	8005dc4 <vTaskPriorityDisinheritAfterTimeout+0xdc>
 8005dbc:	69bb      	ldr	r3, [r7, #24]
 8005dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc0:	4a0b      	ldr	r2, [pc, #44]	; (8005df0 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8005dc2:	6013      	str	r3, [r2, #0]
 8005dc4:	69bb      	ldr	r3, [r7, #24]
 8005dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dc8:	4613      	mov	r3, r2
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	4413      	add	r3, r2
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	4a06      	ldr	r2, [pc, #24]	; (8005dec <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005dd2:	441a      	add	r2, r3
 8005dd4:	69bb      	ldr	r3, [r7, #24]
 8005dd6:	3304      	adds	r3, #4
 8005dd8:	4619      	mov	r1, r3
 8005dda:	4610      	mov	r0, r2
 8005ddc:	f7fe f8a9 	bl	8003f32 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005de0:	bf00      	nop
 8005de2:	3720      	adds	r7, #32
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}
 8005de8:	20000ab4 	.word	0x20000ab4
 8005dec:	20000ab8 	.word	0x20000ab8
 8005df0:	20000f90 	.word	0x20000f90

08005df4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8005df4:	b480      	push	{r7}
 8005df6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005df8:	4b07      	ldr	r3, [pc, #28]	; (8005e18 <pvTaskIncrementMutexHeldCount+0x24>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d004      	beq.n	8005e0a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005e00:	4b05      	ldr	r3, [pc, #20]	; (8005e18 <pvTaskIncrementMutexHeldCount+0x24>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005e06:	3201      	adds	r2, #1
 8005e08:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8005e0a:	4b03      	ldr	r3, [pc, #12]	; (8005e18 <pvTaskIncrementMutexHeldCount+0x24>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
	}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr
 8005e18:	20000ab4 	.word	0x20000ab4

08005e1c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b084      	sub	sp, #16
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005e26:	4b21      	ldr	r3, [pc, #132]	; (8005eac <prvAddCurrentTaskToDelayedList+0x90>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e2c:	4b20      	ldr	r3, [pc, #128]	; (8005eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	3304      	adds	r3, #4
 8005e32:	4618      	mov	r0, r3
 8005e34:	f7fe f8da 	bl	8003fec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e3e:	d10a      	bne.n	8005e56 <prvAddCurrentTaskToDelayedList+0x3a>
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d007      	beq.n	8005e56 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e46:	4b1a      	ldr	r3, [pc, #104]	; (8005eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	3304      	adds	r3, #4
 8005e4c:	4619      	mov	r1, r3
 8005e4e:	4819      	ldr	r0, [pc, #100]	; (8005eb4 <prvAddCurrentTaskToDelayedList+0x98>)
 8005e50:	f7fe f86f 	bl	8003f32 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005e54:	e026      	b.n	8005ea4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005e56:	68fa      	ldr	r2, [r7, #12]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4413      	add	r3, r2
 8005e5c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005e5e:	4b14      	ldr	r3, [pc, #80]	; (8005eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68ba      	ldr	r2, [r7, #8]
 8005e64:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005e66:	68ba      	ldr	r2, [r7, #8]
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d209      	bcs.n	8005e82 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e6e:	4b12      	ldr	r3, [pc, #72]	; (8005eb8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	4b0f      	ldr	r3, [pc, #60]	; (8005eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	3304      	adds	r3, #4
 8005e78:	4619      	mov	r1, r3
 8005e7a:	4610      	mov	r0, r2
 8005e7c:	f7fe f87d 	bl	8003f7a <vListInsert>
}
 8005e80:	e010      	b.n	8005ea4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e82:	4b0e      	ldr	r3, [pc, #56]	; (8005ebc <prvAddCurrentTaskToDelayedList+0xa0>)
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	4b0a      	ldr	r3, [pc, #40]	; (8005eb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	3304      	adds	r3, #4
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	4610      	mov	r0, r2
 8005e90:	f7fe f873 	bl	8003f7a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e94:	4b0a      	ldr	r3, [pc, #40]	; (8005ec0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68ba      	ldr	r2, [r7, #8]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d202      	bcs.n	8005ea4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005e9e:	4a08      	ldr	r2, [pc, #32]	; (8005ec0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	6013      	str	r3, [r2, #0]
}
 8005ea4:	bf00      	nop
 8005ea6:	3710      	adds	r7, #16
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}
 8005eac:	20000f8c 	.word	0x20000f8c
 8005eb0:	20000ab4 	.word	0x20000ab4
 8005eb4:	20000f74 	.word	0x20000f74
 8005eb8:	20000f44 	.word	0x20000f44
 8005ebc:	20000f40 	.word	0x20000f40
 8005ec0:	20000fa8 	.word	0x20000fa8

08005ec4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b08a      	sub	sp, #40	; 0x28
 8005ec8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005ece:	f000 facb 	bl	8006468 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005ed2:	4b1c      	ldr	r3, [pc, #112]	; (8005f44 <xTimerCreateTimerTask+0x80>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d021      	beq.n	8005f1e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005eda:	2300      	movs	r3, #0
 8005edc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005ee2:	1d3a      	adds	r2, r7, #4
 8005ee4:	f107 0108 	add.w	r1, r7, #8
 8005ee8:	f107 030c 	add.w	r3, r7, #12
 8005eec:	4618      	mov	r0, r3
 8005eee:	f7fd ffd9 	bl	8003ea4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005ef2:	6879      	ldr	r1, [r7, #4]
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	9202      	str	r2, [sp, #8]
 8005efa:	9301      	str	r3, [sp, #4]
 8005efc:	2302      	movs	r3, #2
 8005efe:	9300      	str	r3, [sp, #0]
 8005f00:	2300      	movs	r3, #0
 8005f02:	460a      	mov	r2, r1
 8005f04:	4910      	ldr	r1, [pc, #64]	; (8005f48 <xTimerCreateTimerTask+0x84>)
 8005f06:	4811      	ldr	r0, [pc, #68]	; (8005f4c <xTimerCreateTimerTask+0x88>)
 8005f08:	f7fe ff9a 	bl	8004e40 <xTaskCreateStatic>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	4a10      	ldr	r2, [pc, #64]	; (8005f50 <xTimerCreateTimerTask+0x8c>)
 8005f10:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005f12:	4b0f      	ldr	r3, [pc, #60]	; (8005f50 <xTimerCreateTimerTask+0x8c>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d001      	beq.n	8005f1e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d10a      	bne.n	8005f3a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f28:	f383 8811 	msr	BASEPRI, r3
 8005f2c:	f3bf 8f6f 	isb	sy
 8005f30:	f3bf 8f4f 	dsb	sy
 8005f34:	613b      	str	r3, [r7, #16]
}
 8005f36:	bf00      	nop
 8005f38:	e7fe      	b.n	8005f38 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005f3a:	697b      	ldr	r3, [r7, #20]
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3718      	adds	r7, #24
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	20000fe4 	.word	0x20000fe4
 8005f48:	08006f7c 	.word	0x08006f7c
 8005f4c:	08006071 	.word	0x08006071
 8005f50:	20000fe8 	.word	0x20000fe8

08005f54 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b08a      	sub	sp, #40	; 0x28
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	60b9      	str	r1, [r7, #8]
 8005f5e:	607a      	str	r2, [r7, #4]
 8005f60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005f62:	2300      	movs	r3, #0
 8005f64:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d10a      	bne.n	8005f82 <xTimerGenericCommand+0x2e>
	__asm volatile
 8005f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f70:	f383 8811 	msr	BASEPRI, r3
 8005f74:	f3bf 8f6f 	isb	sy
 8005f78:	f3bf 8f4f 	dsb	sy
 8005f7c:	623b      	str	r3, [r7, #32]
}
 8005f7e:	bf00      	nop
 8005f80:	e7fe      	b.n	8005f80 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005f82:	4b1a      	ldr	r3, [pc, #104]	; (8005fec <xTimerGenericCommand+0x98>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d02a      	beq.n	8005fe0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	2b05      	cmp	r3, #5
 8005f9a:	dc18      	bgt.n	8005fce <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005f9c:	f7ff fdaa 	bl	8005af4 <xTaskGetSchedulerState>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	d109      	bne.n	8005fba <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005fa6:	4b11      	ldr	r3, [pc, #68]	; (8005fec <xTimerGenericCommand+0x98>)
 8005fa8:	6818      	ldr	r0, [r3, #0]
 8005faa:	f107 0110 	add.w	r1, r7, #16
 8005fae:	2300      	movs	r3, #0
 8005fb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fb2:	f7fe fa3d 	bl	8004430 <xQueueGenericSend>
 8005fb6:	6278      	str	r0, [r7, #36]	; 0x24
 8005fb8:	e012      	b.n	8005fe0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005fba:	4b0c      	ldr	r3, [pc, #48]	; (8005fec <xTimerGenericCommand+0x98>)
 8005fbc:	6818      	ldr	r0, [r3, #0]
 8005fbe:	f107 0110 	add.w	r1, r7, #16
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f7fe fa33 	bl	8004430 <xQueueGenericSend>
 8005fca:	6278      	str	r0, [r7, #36]	; 0x24
 8005fcc:	e008      	b.n	8005fe0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005fce:	4b07      	ldr	r3, [pc, #28]	; (8005fec <xTimerGenericCommand+0x98>)
 8005fd0:	6818      	ldr	r0, [r3, #0]
 8005fd2:	f107 0110 	add.w	r1, r7, #16
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	683a      	ldr	r2, [r7, #0]
 8005fda:	f7fe fb27 	bl	800462c <xQueueGenericSendFromISR>
 8005fde:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3728      	adds	r7, #40	; 0x28
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	20000fe4 	.word	0x20000fe4

08005ff0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b088      	sub	sp, #32
 8005ff4:	af02      	add	r7, sp, #8
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005ffa:	4b1c      	ldr	r3, [pc, #112]	; (800606c <prvProcessExpiredTimer+0x7c>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	68db      	ldr	r3, [r3, #12]
 8006002:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	3304      	adds	r3, #4
 8006008:	4618      	mov	r0, r3
 800600a:	f7fd ffef 	bl	8003fec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	69db      	ldr	r3, [r3, #28]
 8006012:	2b01      	cmp	r3, #1
 8006014:	d122      	bne.n	800605c <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	699a      	ldr	r2, [r3, #24]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	18d1      	adds	r1, r2, r3
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	683a      	ldr	r2, [r7, #0]
 8006022:	6978      	ldr	r0, [r7, #20]
 8006024:	f000 f8c8 	bl	80061b8 <prvInsertTimerInActiveList>
 8006028:	4603      	mov	r3, r0
 800602a:	2b00      	cmp	r3, #0
 800602c:	d016      	beq.n	800605c <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800602e:	2300      	movs	r3, #0
 8006030:	9300      	str	r3, [sp, #0]
 8006032:	2300      	movs	r3, #0
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	2100      	movs	r1, #0
 8006038:	6978      	ldr	r0, [r7, #20]
 800603a:	f7ff ff8b 	bl	8005f54 <xTimerGenericCommand>
 800603e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d10a      	bne.n	800605c <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8006046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800604a:	f383 8811 	msr	BASEPRI, r3
 800604e:	f3bf 8f6f 	isb	sy
 8006052:	f3bf 8f4f 	dsb	sy
 8006056:	60fb      	str	r3, [r7, #12]
}
 8006058:	bf00      	nop
 800605a:	e7fe      	b.n	800605a <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006060:	6978      	ldr	r0, [r7, #20]
 8006062:	4798      	blx	r3
}
 8006064:	bf00      	nop
 8006066:	3718      	adds	r7, #24
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}
 800606c:	20000fdc 	.word	0x20000fdc

08006070 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b084      	sub	sp, #16
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006078:	f107 0308 	add.w	r3, r7, #8
 800607c:	4618      	mov	r0, r3
 800607e:	f000 f857 	bl	8006130 <prvGetNextExpireTime>
 8006082:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	4619      	mov	r1, r3
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f000 f803 	bl	8006094 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800608e:	f000 f8d5 	bl	800623c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006092:	e7f1      	b.n	8006078 <prvTimerTask+0x8>

08006094 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b084      	sub	sp, #16
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
 800609c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800609e:	f7ff f923 	bl	80052e8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80060a2:	f107 0308 	add.w	r3, r7, #8
 80060a6:	4618      	mov	r0, r3
 80060a8:	f000 f866 	bl	8006178 <prvSampleTimeNow>
 80060ac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d130      	bne.n	8006116 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d10a      	bne.n	80060d0 <prvProcessTimerOrBlockTask+0x3c>
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	429a      	cmp	r2, r3
 80060c0:	d806      	bhi.n	80060d0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80060c2:	f7ff f91f 	bl	8005304 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80060c6:	68f9      	ldr	r1, [r7, #12]
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f7ff ff91 	bl	8005ff0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80060ce:	e024      	b.n	800611a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d008      	beq.n	80060e8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80060d6:	4b13      	ldr	r3, [pc, #76]	; (8006124 <prvProcessTimerOrBlockTask+0x90>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	bf0c      	ite	eq
 80060e0:	2301      	moveq	r3, #1
 80060e2:	2300      	movne	r3, #0
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80060e8:	4b0f      	ldr	r3, [pc, #60]	; (8006128 <prvProcessTimerOrBlockTask+0x94>)
 80060ea:	6818      	ldr	r0, [r3, #0]
 80060ec:	687a      	ldr	r2, [r7, #4]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	1ad3      	subs	r3, r2, r3
 80060f2:	683a      	ldr	r2, [r7, #0]
 80060f4:	4619      	mov	r1, r3
 80060f6:	f7fe fe6f 	bl	8004dd8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80060fa:	f7ff f903 	bl	8005304 <xTaskResumeAll>
 80060fe:	4603      	mov	r3, r0
 8006100:	2b00      	cmp	r3, #0
 8006102:	d10a      	bne.n	800611a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006104:	4b09      	ldr	r3, [pc, #36]	; (800612c <prvProcessTimerOrBlockTask+0x98>)
 8006106:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800610a:	601a      	str	r2, [r3, #0]
 800610c:	f3bf 8f4f 	dsb	sy
 8006110:	f3bf 8f6f 	isb	sy
}
 8006114:	e001      	b.n	800611a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006116:	f7ff f8f5 	bl	8005304 <xTaskResumeAll>
}
 800611a:	bf00      	nop
 800611c:	3710      	adds	r7, #16
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	20000fe0 	.word	0x20000fe0
 8006128:	20000fe4 	.word	0x20000fe4
 800612c:	e000ed04 	.word	0xe000ed04

08006130 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006130:	b480      	push	{r7}
 8006132:	b085      	sub	sp, #20
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006138:	4b0e      	ldr	r3, [pc, #56]	; (8006174 <prvGetNextExpireTime+0x44>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2b00      	cmp	r3, #0
 8006140:	bf0c      	ite	eq
 8006142:	2301      	moveq	r3, #1
 8006144:	2300      	movne	r3, #0
 8006146:	b2db      	uxtb	r3, r3
 8006148:	461a      	mov	r2, r3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d105      	bne.n	8006162 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006156:	4b07      	ldr	r3, [pc, #28]	; (8006174 <prvGetNextExpireTime+0x44>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68db      	ldr	r3, [r3, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	60fb      	str	r3, [r7, #12]
 8006160:	e001      	b.n	8006166 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006162:	2300      	movs	r3, #0
 8006164:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006166:	68fb      	ldr	r3, [r7, #12]
}
 8006168:	4618      	mov	r0, r3
 800616a:	3714      	adds	r7, #20
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr
 8006174:	20000fdc 	.word	0x20000fdc

08006178 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b084      	sub	sp, #16
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006180:	f7ff f95e 	bl	8005440 <xTaskGetTickCount>
 8006184:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006186:	4b0b      	ldr	r3, [pc, #44]	; (80061b4 <prvSampleTimeNow+0x3c>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68fa      	ldr	r2, [r7, #12]
 800618c:	429a      	cmp	r2, r3
 800618e:	d205      	bcs.n	800619c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006190:	f000 f908 	bl	80063a4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	601a      	str	r2, [r3, #0]
 800619a:	e002      	b.n	80061a2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80061a2:	4a04      	ldr	r2, [pc, #16]	; (80061b4 <prvSampleTimeNow+0x3c>)
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80061a8:	68fb      	ldr	r3, [r7, #12]
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3710      	adds	r7, #16
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
 80061b2:	bf00      	nop
 80061b4:	20000fec 	.word	0x20000fec

080061b8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b086      	sub	sp, #24
 80061bc:	af00      	add	r7, sp, #0
 80061be:	60f8      	str	r0, [r7, #12]
 80061c0:	60b9      	str	r1, [r7, #8]
 80061c2:	607a      	str	r2, [r7, #4]
 80061c4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80061c6:	2300      	movs	r3, #0
 80061c8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	68ba      	ldr	r2, [r7, #8]
 80061ce:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	68fa      	ldr	r2, [r7, #12]
 80061d4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80061d6:	68ba      	ldr	r2, [r7, #8]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d812      	bhi.n	8006204 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	1ad2      	subs	r2, r2, r3
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	699b      	ldr	r3, [r3, #24]
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d302      	bcc.n	80061f2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80061ec:	2301      	movs	r3, #1
 80061ee:	617b      	str	r3, [r7, #20]
 80061f0:	e01b      	b.n	800622a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80061f2:	4b10      	ldr	r3, [pc, #64]	; (8006234 <prvInsertTimerInActiveList+0x7c>)
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	3304      	adds	r3, #4
 80061fa:	4619      	mov	r1, r3
 80061fc:	4610      	mov	r0, r2
 80061fe:	f7fd febc 	bl	8003f7a <vListInsert>
 8006202:	e012      	b.n	800622a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006204:	687a      	ldr	r2, [r7, #4]
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	429a      	cmp	r2, r3
 800620a:	d206      	bcs.n	800621a <prvInsertTimerInActiveList+0x62>
 800620c:	68ba      	ldr	r2, [r7, #8]
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	429a      	cmp	r2, r3
 8006212:	d302      	bcc.n	800621a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006214:	2301      	movs	r3, #1
 8006216:	617b      	str	r3, [r7, #20]
 8006218:	e007      	b.n	800622a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800621a:	4b07      	ldr	r3, [pc, #28]	; (8006238 <prvInsertTimerInActiveList+0x80>)
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	3304      	adds	r3, #4
 8006222:	4619      	mov	r1, r3
 8006224:	4610      	mov	r0, r2
 8006226:	f7fd fea8 	bl	8003f7a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800622a:	697b      	ldr	r3, [r7, #20]
}
 800622c:	4618      	mov	r0, r3
 800622e:	3718      	adds	r7, #24
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}
 8006234:	20000fe0 	.word	0x20000fe0
 8006238:	20000fdc 	.word	0x20000fdc

0800623c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b08e      	sub	sp, #56	; 0x38
 8006240:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006242:	e09d      	b.n	8006380 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	da18      	bge.n	800627c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800624a:	1d3b      	adds	r3, r7, #4
 800624c:	3304      	adds	r3, #4
 800624e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006252:	2b00      	cmp	r3, #0
 8006254:	d10a      	bne.n	800626c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800625a:	f383 8811 	msr	BASEPRI, r3
 800625e:	f3bf 8f6f 	isb	sy
 8006262:	f3bf 8f4f 	dsb	sy
 8006266:	61fb      	str	r3, [r7, #28]
}
 8006268:	bf00      	nop
 800626a:	e7fe      	b.n	800626a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800626c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006272:	6850      	ldr	r0, [r2, #4]
 8006274:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006276:	6892      	ldr	r2, [r2, #8]
 8006278:	4611      	mov	r1, r2
 800627a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2b00      	cmp	r3, #0
 8006280:	db7d      	blt.n	800637e <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006288:	695b      	ldr	r3, [r3, #20]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d004      	beq.n	8006298 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800628e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006290:	3304      	adds	r3, #4
 8006292:	4618      	mov	r0, r3
 8006294:	f7fd feaa 	bl	8003fec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006298:	463b      	mov	r3, r7
 800629a:	4618      	mov	r0, r3
 800629c:	f7ff ff6c 	bl	8006178 <prvSampleTimeNow>
 80062a0:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2b09      	cmp	r3, #9
 80062a6:	d86b      	bhi.n	8006380 <prvProcessReceivedCommands+0x144>
 80062a8:	a201      	add	r2, pc, #4	; (adr r2, 80062b0 <prvProcessReceivedCommands+0x74>)
 80062aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ae:	bf00      	nop
 80062b0:	080062d9 	.word	0x080062d9
 80062b4:	080062d9 	.word	0x080062d9
 80062b8:	080062d9 	.word	0x080062d9
 80062bc:	08006381 	.word	0x08006381
 80062c0:	08006335 	.word	0x08006335
 80062c4:	0800636d 	.word	0x0800636d
 80062c8:	080062d9 	.word	0x080062d9
 80062cc:	080062d9 	.word	0x080062d9
 80062d0:	08006381 	.word	0x08006381
 80062d4:	08006335 	.word	0x08006335
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062dc:	699b      	ldr	r3, [r3, #24]
 80062de:	18d1      	adds	r1, r2, r3
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062e6:	f7ff ff67 	bl	80061b8 <prvInsertTimerInActiveList>
 80062ea:	4603      	mov	r3, r0
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d047      	beq.n	8006380 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062f6:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80062f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062fa:	69db      	ldr	r3, [r3, #28]
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d13f      	bne.n	8006380 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006300:	68ba      	ldr	r2, [r7, #8]
 8006302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006304:	699b      	ldr	r3, [r3, #24]
 8006306:	441a      	add	r2, r3
 8006308:	2300      	movs	r3, #0
 800630a:	9300      	str	r3, [sp, #0]
 800630c:	2300      	movs	r3, #0
 800630e:	2100      	movs	r1, #0
 8006310:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006312:	f7ff fe1f 	bl	8005f54 <xTimerGenericCommand>
 8006316:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006318:	6a3b      	ldr	r3, [r7, #32]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d130      	bne.n	8006380 <prvProcessReceivedCommands+0x144>
	__asm volatile
 800631e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006322:	f383 8811 	msr	BASEPRI, r3
 8006326:	f3bf 8f6f 	isb	sy
 800632a:	f3bf 8f4f 	dsb	sy
 800632e:	61bb      	str	r3, [r7, #24]
}
 8006330:	bf00      	nop
 8006332:	e7fe      	b.n	8006332 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006334:	68ba      	ldr	r2, [r7, #8]
 8006336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006338:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800633a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800633c:	699b      	ldr	r3, [r3, #24]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d10a      	bne.n	8006358 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8006342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006346:	f383 8811 	msr	BASEPRI, r3
 800634a:	f3bf 8f6f 	isb	sy
 800634e:	f3bf 8f4f 	dsb	sy
 8006352:	617b      	str	r3, [r7, #20]
}
 8006354:	bf00      	nop
 8006356:	e7fe      	b.n	8006356 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800635a:	699a      	ldr	r2, [r3, #24]
 800635c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635e:	18d1      	adds	r1, r2, r3
 8006360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006362:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006364:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006366:	f7ff ff27 	bl	80061b8 <prvInsertTimerInActiveList>
					break;
 800636a:	e009      	b.n	8006380 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800636c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006372:	2b00      	cmp	r3, #0
 8006374:	d104      	bne.n	8006380 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8006376:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006378:	f000 fbca 	bl	8006b10 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800637c:	e000      	b.n	8006380 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800637e:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006380:	4b07      	ldr	r3, [pc, #28]	; (80063a0 <prvProcessReceivedCommands+0x164>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	1d39      	adds	r1, r7, #4
 8006386:	2200      	movs	r2, #0
 8006388:	4618      	mov	r0, r3
 800638a:	f7fe f9e7 	bl	800475c <xQueueReceive>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	f47f af57 	bne.w	8006244 <prvProcessReceivedCommands+0x8>
	}
}
 8006396:	bf00      	nop
 8006398:	bf00      	nop
 800639a:	3730      	adds	r7, #48	; 0x30
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}
 80063a0:	20000fe4 	.word	0x20000fe4

080063a4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b088      	sub	sp, #32
 80063a8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80063aa:	e045      	b.n	8006438 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80063ac:	4b2c      	ldr	r3, [pc, #176]	; (8006460 <prvSwitchTimerLists+0xbc>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80063b6:	4b2a      	ldr	r3, [pc, #168]	; (8006460 <prvSwitchTimerLists+0xbc>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	3304      	adds	r3, #4
 80063c4:	4618      	mov	r0, r3
 80063c6:	f7fd fe11 	bl	8003fec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ce:	68f8      	ldr	r0, [r7, #12]
 80063d0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	69db      	ldr	r3, [r3, #28]
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d12e      	bne.n	8006438 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	699b      	ldr	r3, [r3, #24]
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	4413      	add	r3, r2
 80063e2:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80063e4:	68ba      	ldr	r2, [r7, #8]
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d90e      	bls.n	800640a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	68ba      	ldr	r2, [r7, #8]
 80063f0:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	68fa      	ldr	r2, [r7, #12]
 80063f6:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80063f8:	4b19      	ldr	r3, [pc, #100]	; (8006460 <prvSwitchTimerLists+0xbc>)
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	3304      	adds	r3, #4
 8006400:	4619      	mov	r1, r3
 8006402:	4610      	mov	r0, r2
 8006404:	f7fd fdb9 	bl	8003f7a <vListInsert>
 8006408:	e016      	b.n	8006438 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800640a:	2300      	movs	r3, #0
 800640c:	9300      	str	r3, [sp, #0]
 800640e:	2300      	movs	r3, #0
 8006410:	693a      	ldr	r2, [r7, #16]
 8006412:	2100      	movs	r1, #0
 8006414:	68f8      	ldr	r0, [r7, #12]
 8006416:	f7ff fd9d 	bl	8005f54 <xTimerGenericCommand>
 800641a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d10a      	bne.n	8006438 <prvSwitchTimerLists+0x94>
	__asm volatile
 8006422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006426:	f383 8811 	msr	BASEPRI, r3
 800642a:	f3bf 8f6f 	isb	sy
 800642e:	f3bf 8f4f 	dsb	sy
 8006432:	603b      	str	r3, [r7, #0]
}
 8006434:	bf00      	nop
 8006436:	e7fe      	b.n	8006436 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006438:	4b09      	ldr	r3, [pc, #36]	; (8006460 <prvSwitchTimerLists+0xbc>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d1b4      	bne.n	80063ac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006442:	4b07      	ldr	r3, [pc, #28]	; (8006460 <prvSwitchTimerLists+0xbc>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006448:	4b06      	ldr	r3, [pc, #24]	; (8006464 <prvSwitchTimerLists+0xc0>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a04      	ldr	r2, [pc, #16]	; (8006460 <prvSwitchTimerLists+0xbc>)
 800644e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006450:	4a04      	ldr	r2, [pc, #16]	; (8006464 <prvSwitchTimerLists+0xc0>)
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	6013      	str	r3, [r2, #0]
}
 8006456:	bf00      	nop
 8006458:	3718      	adds	r7, #24
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	20000fdc 	.word	0x20000fdc
 8006464:	20000fe0 	.word	0x20000fe0

08006468 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b082      	sub	sp, #8
 800646c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800646e:	f000 f969 	bl	8006744 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006472:	4b15      	ldr	r3, [pc, #84]	; (80064c8 <prvCheckForValidListAndQueue+0x60>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d120      	bne.n	80064bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800647a:	4814      	ldr	r0, [pc, #80]	; (80064cc <prvCheckForValidListAndQueue+0x64>)
 800647c:	f7fd fd2c 	bl	8003ed8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006480:	4813      	ldr	r0, [pc, #76]	; (80064d0 <prvCheckForValidListAndQueue+0x68>)
 8006482:	f7fd fd29 	bl	8003ed8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006486:	4b13      	ldr	r3, [pc, #76]	; (80064d4 <prvCheckForValidListAndQueue+0x6c>)
 8006488:	4a10      	ldr	r2, [pc, #64]	; (80064cc <prvCheckForValidListAndQueue+0x64>)
 800648a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800648c:	4b12      	ldr	r3, [pc, #72]	; (80064d8 <prvCheckForValidListAndQueue+0x70>)
 800648e:	4a10      	ldr	r2, [pc, #64]	; (80064d0 <prvCheckForValidListAndQueue+0x68>)
 8006490:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006492:	2300      	movs	r3, #0
 8006494:	9300      	str	r3, [sp, #0]
 8006496:	4b11      	ldr	r3, [pc, #68]	; (80064dc <prvCheckForValidListAndQueue+0x74>)
 8006498:	4a11      	ldr	r2, [pc, #68]	; (80064e0 <prvCheckForValidListAndQueue+0x78>)
 800649a:	2110      	movs	r1, #16
 800649c:	200a      	movs	r0, #10
 800649e:	f7fd fe37 	bl	8004110 <xQueueGenericCreateStatic>
 80064a2:	4603      	mov	r3, r0
 80064a4:	4a08      	ldr	r2, [pc, #32]	; (80064c8 <prvCheckForValidListAndQueue+0x60>)
 80064a6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80064a8:	4b07      	ldr	r3, [pc, #28]	; (80064c8 <prvCheckForValidListAndQueue+0x60>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d005      	beq.n	80064bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80064b0:	4b05      	ldr	r3, [pc, #20]	; (80064c8 <prvCheckForValidListAndQueue+0x60>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	490b      	ldr	r1, [pc, #44]	; (80064e4 <prvCheckForValidListAndQueue+0x7c>)
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7fe fc64 	bl	8004d84 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80064bc:	f000 f972 	bl	80067a4 <vPortExitCritical>
}
 80064c0:	bf00      	nop
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	bf00      	nop
 80064c8:	20000fe4 	.word	0x20000fe4
 80064cc:	20000fb4 	.word	0x20000fb4
 80064d0:	20000fc8 	.word	0x20000fc8
 80064d4:	20000fdc 	.word	0x20000fdc
 80064d8:	20000fe0 	.word	0x20000fe0
 80064dc:	20001090 	.word	0x20001090
 80064e0:	20000ff0 	.word	0x20000ff0
 80064e4:	08006f84 	.word	0x08006f84

080064e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80064e8:	b480      	push	{r7}
 80064ea:	b085      	sub	sp, #20
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	3b04      	subs	r3, #4
 80064f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006500:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	3b04      	subs	r3, #4
 8006506:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	f023 0201 	bic.w	r2, r3, #1
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	3b04      	subs	r3, #4
 8006516:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006518:	4a0c      	ldr	r2, [pc, #48]	; (800654c <pxPortInitialiseStack+0x64>)
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	3b14      	subs	r3, #20
 8006522:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	3b04      	subs	r3, #4
 800652e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f06f 0202 	mvn.w	r2, #2
 8006536:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	3b20      	subs	r3, #32
 800653c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800653e:	68fb      	ldr	r3, [r7, #12]
}
 8006540:	4618      	mov	r0, r3
 8006542:	3714      	adds	r7, #20
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr
 800654c:	08006551 	.word	0x08006551

08006550 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006550:	b480      	push	{r7}
 8006552:	b085      	sub	sp, #20
 8006554:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006556:	2300      	movs	r3, #0
 8006558:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800655a:	4b12      	ldr	r3, [pc, #72]	; (80065a4 <prvTaskExitError+0x54>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006562:	d00a      	beq.n	800657a <prvTaskExitError+0x2a>
	__asm volatile
 8006564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006568:	f383 8811 	msr	BASEPRI, r3
 800656c:	f3bf 8f6f 	isb	sy
 8006570:	f3bf 8f4f 	dsb	sy
 8006574:	60fb      	str	r3, [r7, #12]
}
 8006576:	bf00      	nop
 8006578:	e7fe      	b.n	8006578 <prvTaskExitError+0x28>
	__asm volatile
 800657a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800657e:	f383 8811 	msr	BASEPRI, r3
 8006582:	f3bf 8f6f 	isb	sy
 8006586:	f3bf 8f4f 	dsb	sy
 800658a:	60bb      	str	r3, [r7, #8]
}
 800658c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800658e:	bf00      	nop
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d0fc      	beq.n	8006590 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006596:	bf00      	nop
 8006598:	bf00      	nop
 800659a:	3714      	adds	r7, #20
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr
 80065a4:	20000168 	.word	0x20000168
	...

080065b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80065b0:	4b07      	ldr	r3, [pc, #28]	; (80065d0 <pxCurrentTCBConst2>)
 80065b2:	6819      	ldr	r1, [r3, #0]
 80065b4:	6808      	ldr	r0, [r1, #0]
 80065b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065ba:	f380 8809 	msr	PSP, r0
 80065be:	f3bf 8f6f 	isb	sy
 80065c2:	f04f 0000 	mov.w	r0, #0
 80065c6:	f380 8811 	msr	BASEPRI, r0
 80065ca:	4770      	bx	lr
 80065cc:	f3af 8000 	nop.w

080065d0 <pxCurrentTCBConst2>:
 80065d0:	20000ab4 	.word	0x20000ab4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80065d4:	bf00      	nop
 80065d6:	bf00      	nop

080065d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80065d8:	4808      	ldr	r0, [pc, #32]	; (80065fc <prvPortStartFirstTask+0x24>)
 80065da:	6800      	ldr	r0, [r0, #0]
 80065dc:	6800      	ldr	r0, [r0, #0]
 80065de:	f380 8808 	msr	MSP, r0
 80065e2:	f04f 0000 	mov.w	r0, #0
 80065e6:	f380 8814 	msr	CONTROL, r0
 80065ea:	b662      	cpsie	i
 80065ec:	b661      	cpsie	f
 80065ee:	f3bf 8f4f 	dsb	sy
 80065f2:	f3bf 8f6f 	isb	sy
 80065f6:	df00      	svc	0
 80065f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80065fa:	bf00      	nop
 80065fc:	e000ed08 	.word	0xe000ed08

08006600 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b086      	sub	sp, #24
 8006604:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006606:	4b46      	ldr	r3, [pc, #280]	; (8006720 <xPortStartScheduler+0x120>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a46      	ldr	r2, [pc, #280]	; (8006724 <xPortStartScheduler+0x124>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d10a      	bne.n	8006626 <xPortStartScheduler+0x26>
	__asm volatile
 8006610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006614:	f383 8811 	msr	BASEPRI, r3
 8006618:	f3bf 8f6f 	isb	sy
 800661c:	f3bf 8f4f 	dsb	sy
 8006620:	613b      	str	r3, [r7, #16]
}
 8006622:	bf00      	nop
 8006624:	e7fe      	b.n	8006624 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006626:	4b3e      	ldr	r3, [pc, #248]	; (8006720 <xPortStartScheduler+0x120>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a3f      	ldr	r2, [pc, #252]	; (8006728 <xPortStartScheduler+0x128>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d10a      	bne.n	8006646 <xPortStartScheduler+0x46>
	__asm volatile
 8006630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006634:	f383 8811 	msr	BASEPRI, r3
 8006638:	f3bf 8f6f 	isb	sy
 800663c:	f3bf 8f4f 	dsb	sy
 8006640:	60fb      	str	r3, [r7, #12]
}
 8006642:	bf00      	nop
 8006644:	e7fe      	b.n	8006644 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006646:	4b39      	ldr	r3, [pc, #228]	; (800672c <xPortStartScheduler+0x12c>)
 8006648:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	781b      	ldrb	r3, [r3, #0]
 800664e:	b2db      	uxtb	r3, r3
 8006650:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	22ff      	movs	r2, #255	; 0xff
 8006656:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	781b      	ldrb	r3, [r3, #0]
 800665c:	b2db      	uxtb	r3, r3
 800665e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006660:	78fb      	ldrb	r3, [r7, #3]
 8006662:	b2db      	uxtb	r3, r3
 8006664:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006668:	b2da      	uxtb	r2, r3
 800666a:	4b31      	ldr	r3, [pc, #196]	; (8006730 <xPortStartScheduler+0x130>)
 800666c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800666e:	4b31      	ldr	r3, [pc, #196]	; (8006734 <xPortStartScheduler+0x134>)
 8006670:	2207      	movs	r2, #7
 8006672:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006674:	e009      	b.n	800668a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006676:	4b2f      	ldr	r3, [pc, #188]	; (8006734 <xPortStartScheduler+0x134>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	3b01      	subs	r3, #1
 800667c:	4a2d      	ldr	r2, [pc, #180]	; (8006734 <xPortStartScheduler+0x134>)
 800667e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006680:	78fb      	ldrb	r3, [r7, #3]
 8006682:	b2db      	uxtb	r3, r3
 8006684:	005b      	lsls	r3, r3, #1
 8006686:	b2db      	uxtb	r3, r3
 8006688:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800668a:	78fb      	ldrb	r3, [r7, #3]
 800668c:	b2db      	uxtb	r3, r3
 800668e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006692:	2b80      	cmp	r3, #128	; 0x80
 8006694:	d0ef      	beq.n	8006676 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006696:	4b27      	ldr	r3, [pc, #156]	; (8006734 <xPortStartScheduler+0x134>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f1c3 0307 	rsb	r3, r3, #7
 800669e:	2b04      	cmp	r3, #4
 80066a0:	d00a      	beq.n	80066b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80066a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066a6:	f383 8811 	msr	BASEPRI, r3
 80066aa:	f3bf 8f6f 	isb	sy
 80066ae:	f3bf 8f4f 	dsb	sy
 80066b2:	60bb      	str	r3, [r7, #8]
}
 80066b4:	bf00      	nop
 80066b6:	e7fe      	b.n	80066b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80066b8:	4b1e      	ldr	r3, [pc, #120]	; (8006734 <xPortStartScheduler+0x134>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	021b      	lsls	r3, r3, #8
 80066be:	4a1d      	ldr	r2, [pc, #116]	; (8006734 <xPortStartScheduler+0x134>)
 80066c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80066c2:	4b1c      	ldr	r3, [pc, #112]	; (8006734 <xPortStartScheduler+0x134>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80066ca:	4a1a      	ldr	r2, [pc, #104]	; (8006734 <xPortStartScheduler+0x134>)
 80066cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	b2da      	uxtb	r2, r3
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80066d6:	4b18      	ldr	r3, [pc, #96]	; (8006738 <xPortStartScheduler+0x138>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a17      	ldr	r2, [pc, #92]	; (8006738 <xPortStartScheduler+0x138>)
 80066dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80066e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80066e2:	4b15      	ldr	r3, [pc, #84]	; (8006738 <xPortStartScheduler+0x138>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a14      	ldr	r2, [pc, #80]	; (8006738 <xPortStartScheduler+0x138>)
 80066e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80066ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80066ee:	f000 f8dd 	bl	80068ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80066f2:	4b12      	ldr	r3, [pc, #72]	; (800673c <xPortStartScheduler+0x13c>)
 80066f4:	2200      	movs	r2, #0
 80066f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80066f8:	f000 f8fc 	bl	80068f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80066fc:	4b10      	ldr	r3, [pc, #64]	; (8006740 <xPortStartScheduler+0x140>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a0f      	ldr	r2, [pc, #60]	; (8006740 <xPortStartScheduler+0x140>)
 8006702:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006706:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006708:	f7ff ff66 	bl	80065d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800670c:	f7fe ff66 	bl	80055dc <vTaskSwitchContext>
	prvTaskExitError();
 8006710:	f7ff ff1e 	bl	8006550 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006714:	2300      	movs	r3, #0
}
 8006716:	4618      	mov	r0, r3
 8006718:	3718      	adds	r7, #24
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
 800671e:	bf00      	nop
 8006720:	e000ed00 	.word	0xe000ed00
 8006724:	410fc271 	.word	0x410fc271
 8006728:	410fc270 	.word	0x410fc270
 800672c:	e000e400 	.word	0xe000e400
 8006730:	200010e0 	.word	0x200010e0
 8006734:	200010e4 	.word	0x200010e4
 8006738:	e000ed20 	.word	0xe000ed20
 800673c:	20000168 	.word	0x20000168
 8006740:	e000ef34 	.word	0xe000ef34

08006744 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
	__asm volatile
 800674a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800674e:	f383 8811 	msr	BASEPRI, r3
 8006752:	f3bf 8f6f 	isb	sy
 8006756:	f3bf 8f4f 	dsb	sy
 800675a:	607b      	str	r3, [r7, #4]
}
 800675c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800675e:	4b0f      	ldr	r3, [pc, #60]	; (800679c <vPortEnterCritical+0x58>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	3301      	adds	r3, #1
 8006764:	4a0d      	ldr	r2, [pc, #52]	; (800679c <vPortEnterCritical+0x58>)
 8006766:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006768:	4b0c      	ldr	r3, [pc, #48]	; (800679c <vPortEnterCritical+0x58>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d10f      	bne.n	8006790 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006770:	4b0b      	ldr	r3, [pc, #44]	; (80067a0 <vPortEnterCritical+0x5c>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	b2db      	uxtb	r3, r3
 8006776:	2b00      	cmp	r3, #0
 8006778:	d00a      	beq.n	8006790 <vPortEnterCritical+0x4c>
	__asm volatile
 800677a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800677e:	f383 8811 	msr	BASEPRI, r3
 8006782:	f3bf 8f6f 	isb	sy
 8006786:	f3bf 8f4f 	dsb	sy
 800678a:	603b      	str	r3, [r7, #0]
}
 800678c:	bf00      	nop
 800678e:	e7fe      	b.n	800678e <vPortEnterCritical+0x4a>
	}
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr
 800679c:	20000168 	.word	0x20000168
 80067a0:	e000ed04 	.word	0xe000ed04

080067a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80067a4:	b480      	push	{r7}
 80067a6:	b083      	sub	sp, #12
 80067a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80067aa:	4b12      	ldr	r3, [pc, #72]	; (80067f4 <vPortExitCritical+0x50>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d10a      	bne.n	80067c8 <vPortExitCritical+0x24>
	__asm volatile
 80067b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067b6:	f383 8811 	msr	BASEPRI, r3
 80067ba:	f3bf 8f6f 	isb	sy
 80067be:	f3bf 8f4f 	dsb	sy
 80067c2:	607b      	str	r3, [r7, #4]
}
 80067c4:	bf00      	nop
 80067c6:	e7fe      	b.n	80067c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80067c8:	4b0a      	ldr	r3, [pc, #40]	; (80067f4 <vPortExitCritical+0x50>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	3b01      	subs	r3, #1
 80067ce:	4a09      	ldr	r2, [pc, #36]	; (80067f4 <vPortExitCritical+0x50>)
 80067d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80067d2:	4b08      	ldr	r3, [pc, #32]	; (80067f4 <vPortExitCritical+0x50>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d105      	bne.n	80067e6 <vPortExitCritical+0x42>
 80067da:	2300      	movs	r3, #0
 80067dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	f383 8811 	msr	BASEPRI, r3
}
 80067e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80067e6:	bf00      	nop
 80067e8:	370c      	adds	r7, #12
 80067ea:	46bd      	mov	sp, r7
 80067ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f0:	4770      	bx	lr
 80067f2:	bf00      	nop
 80067f4:	20000168 	.word	0x20000168
	...

08006800 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006800:	f3ef 8009 	mrs	r0, PSP
 8006804:	f3bf 8f6f 	isb	sy
 8006808:	4b15      	ldr	r3, [pc, #84]	; (8006860 <pxCurrentTCBConst>)
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	f01e 0f10 	tst.w	lr, #16
 8006810:	bf08      	it	eq
 8006812:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006816:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800681a:	6010      	str	r0, [r2, #0]
 800681c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006820:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006824:	f380 8811 	msr	BASEPRI, r0
 8006828:	f3bf 8f4f 	dsb	sy
 800682c:	f3bf 8f6f 	isb	sy
 8006830:	f7fe fed4 	bl	80055dc <vTaskSwitchContext>
 8006834:	f04f 0000 	mov.w	r0, #0
 8006838:	f380 8811 	msr	BASEPRI, r0
 800683c:	bc09      	pop	{r0, r3}
 800683e:	6819      	ldr	r1, [r3, #0]
 8006840:	6808      	ldr	r0, [r1, #0]
 8006842:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006846:	f01e 0f10 	tst.w	lr, #16
 800684a:	bf08      	it	eq
 800684c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006850:	f380 8809 	msr	PSP, r0
 8006854:	f3bf 8f6f 	isb	sy
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	f3af 8000 	nop.w

08006860 <pxCurrentTCBConst>:
 8006860:	20000ab4 	.word	0x20000ab4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006864:	bf00      	nop
 8006866:	bf00      	nop

08006868 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b082      	sub	sp, #8
 800686c:	af00      	add	r7, sp, #0
	__asm volatile
 800686e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006872:	f383 8811 	msr	BASEPRI, r3
 8006876:	f3bf 8f6f 	isb	sy
 800687a:	f3bf 8f4f 	dsb	sy
 800687e:	607b      	str	r3, [r7, #4]
}
 8006880:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006882:	f7fe fded 	bl	8005460 <xTaskIncrementTick>
 8006886:	4603      	mov	r3, r0
 8006888:	2b00      	cmp	r3, #0
 800688a:	d003      	beq.n	8006894 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800688c:	4b06      	ldr	r3, [pc, #24]	; (80068a8 <SysTick_Handler+0x40>)
 800688e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006892:	601a      	str	r2, [r3, #0]
 8006894:	2300      	movs	r3, #0
 8006896:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	f383 8811 	msr	BASEPRI, r3
}
 800689e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80068a0:	bf00      	nop
 80068a2:	3708      	adds	r7, #8
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	e000ed04 	.word	0xe000ed04

080068ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80068ac:	b480      	push	{r7}
 80068ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80068b0:	4b0b      	ldr	r3, [pc, #44]	; (80068e0 <vPortSetupTimerInterrupt+0x34>)
 80068b2:	2200      	movs	r2, #0
 80068b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80068b6:	4b0b      	ldr	r3, [pc, #44]	; (80068e4 <vPortSetupTimerInterrupt+0x38>)
 80068b8:	2200      	movs	r2, #0
 80068ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80068bc:	4b0a      	ldr	r3, [pc, #40]	; (80068e8 <vPortSetupTimerInterrupt+0x3c>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a0a      	ldr	r2, [pc, #40]	; (80068ec <vPortSetupTimerInterrupt+0x40>)
 80068c2:	fba2 2303 	umull	r2, r3, r2, r3
 80068c6:	099b      	lsrs	r3, r3, #6
 80068c8:	4a09      	ldr	r2, [pc, #36]	; (80068f0 <vPortSetupTimerInterrupt+0x44>)
 80068ca:	3b01      	subs	r3, #1
 80068cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80068ce:	4b04      	ldr	r3, [pc, #16]	; (80068e0 <vPortSetupTimerInterrupt+0x34>)
 80068d0:	2207      	movs	r2, #7
 80068d2:	601a      	str	r2, [r3, #0]
}
 80068d4:	bf00      	nop
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr
 80068de:	bf00      	nop
 80068e0:	e000e010 	.word	0xe000e010
 80068e4:	e000e018 	.word	0xe000e018
 80068e8:	2000015c 	.word	0x2000015c
 80068ec:	10624dd3 	.word	0x10624dd3
 80068f0:	e000e014 	.word	0xe000e014

080068f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80068f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006904 <vPortEnableVFP+0x10>
 80068f8:	6801      	ldr	r1, [r0, #0]
 80068fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80068fe:	6001      	str	r1, [r0, #0]
 8006900:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006902:	bf00      	nop
 8006904:	e000ed88 	.word	0xe000ed88

08006908 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006908:	b480      	push	{r7}
 800690a:	b085      	sub	sp, #20
 800690c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800690e:	f3ef 8305 	mrs	r3, IPSR
 8006912:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2b0f      	cmp	r3, #15
 8006918:	d914      	bls.n	8006944 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800691a:	4a17      	ldr	r2, [pc, #92]	; (8006978 <vPortValidateInterruptPriority+0x70>)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	4413      	add	r3, r2
 8006920:	781b      	ldrb	r3, [r3, #0]
 8006922:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006924:	4b15      	ldr	r3, [pc, #84]	; (800697c <vPortValidateInterruptPriority+0x74>)
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	7afa      	ldrb	r2, [r7, #11]
 800692a:	429a      	cmp	r2, r3
 800692c:	d20a      	bcs.n	8006944 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800692e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006932:	f383 8811 	msr	BASEPRI, r3
 8006936:	f3bf 8f6f 	isb	sy
 800693a:	f3bf 8f4f 	dsb	sy
 800693e:	607b      	str	r3, [r7, #4]
}
 8006940:	bf00      	nop
 8006942:	e7fe      	b.n	8006942 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006944:	4b0e      	ldr	r3, [pc, #56]	; (8006980 <vPortValidateInterruptPriority+0x78>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800694c:	4b0d      	ldr	r3, [pc, #52]	; (8006984 <vPortValidateInterruptPriority+0x7c>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	429a      	cmp	r2, r3
 8006952:	d90a      	bls.n	800696a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006958:	f383 8811 	msr	BASEPRI, r3
 800695c:	f3bf 8f6f 	isb	sy
 8006960:	f3bf 8f4f 	dsb	sy
 8006964:	603b      	str	r3, [r7, #0]
}
 8006966:	bf00      	nop
 8006968:	e7fe      	b.n	8006968 <vPortValidateInterruptPriority+0x60>
	}
 800696a:	bf00      	nop
 800696c:	3714      	adds	r7, #20
 800696e:	46bd      	mov	sp, r7
 8006970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006974:	4770      	bx	lr
 8006976:	bf00      	nop
 8006978:	e000e3f0 	.word	0xe000e3f0
 800697c:	200010e0 	.word	0x200010e0
 8006980:	e000ed0c 	.word	0xe000ed0c
 8006984:	200010e4 	.word	0x200010e4

08006988 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b08a      	sub	sp, #40	; 0x28
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006990:	2300      	movs	r3, #0
 8006992:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006994:	f7fe fca8 	bl	80052e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006998:	4b58      	ldr	r3, [pc, #352]	; (8006afc <pvPortMalloc+0x174>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d101      	bne.n	80069a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80069a0:	f000 f910 	bl	8006bc4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80069a4:	4b56      	ldr	r3, [pc, #344]	; (8006b00 <pvPortMalloc+0x178>)
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	4013      	ands	r3, r2
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	f040 808e 	bne.w	8006ace <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d01d      	beq.n	80069f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80069b8:	2208      	movs	r2, #8
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4413      	add	r3, r2
 80069be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f003 0307 	and.w	r3, r3, #7
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d014      	beq.n	80069f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f023 0307 	bic.w	r3, r3, #7
 80069d0:	3308      	adds	r3, #8
 80069d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f003 0307 	and.w	r3, r3, #7
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d00a      	beq.n	80069f4 <pvPortMalloc+0x6c>
	__asm volatile
 80069de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069e2:	f383 8811 	msr	BASEPRI, r3
 80069e6:	f3bf 8f6f 	isb	sy
 80069ea:	f3bf 8f4f 	dsb	sy
 80069ee:	617b      	str	r3, [r7, #20]
}
 80069f0:	bf00      	nop
 80069f2:	e7fe      	b.n	80069f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d069      	beq.n	8006ace <pvPortMalloc+0x146>
 80069fa:	4b42      	ldr	r3, [pc, #264]	; (8006b04 <pvPortMalloc+0x17c>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	687a      	ldr	r2, [r7, #4]
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d864      	bhi.n	8006ace <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006a04:	4b40      	ldr	r3, [pc, #256]	; (8006b08 <pvPortMalloc+0x180>)
 8006a06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006a08:	4b3f      	ldr	r3, [pc, #252]	; (8006b08 <pvPortMalloc+0x180>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a0e:	e004      	b.n	8006a1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	429a      	cmp	r2, r3
 8006a22:	d903      	bls.n	8006a2c <pvPortMalloc+0xa4>
 8006a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d1f1      	bne.n	8006a10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006a2c:	4b33      	ldr	r3, [pc, #204]	; (8006afc <pvPortMalloc+0x174>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d04b      	beq.n	8006ace <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006a36:	6a3b      	ldr	r3, [r7, #32]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2208      	movs	r2, #8
 8006a3c:	4413      	add	r3, r2
 8006a3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a42:	681a      	ldr	r2, [r3, #0]
 8006a44:	6a3b      	ldr	r3, [r7, #32]
 8006a46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a4a:	685a      	ldr	r2, [r3, #4]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	1ad2      	subs	r2, r2, r3
 8006a50:	2308      	movs	r3, #8
 8006a52:	005b      	lsls	r3, r3, #1
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d91f      	bls.n	8006a98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006a58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4413      	add	r3, r2
 8006a5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a60:	69bb      	ldr	r3, [r7, #24]
 8006a62:	f003 0307 	and.w	r3, r3, #7
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d00a      	beq.n	8006a80 <pvPortMalloc+0xf8>
	__asm volatile
 8006a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a6e:	f383 8811 	msr	BASEPRI, r3
 8006a72:	f3bf 8f6f 	isb	sy
 8006a76:	f3bf 8f4f 	dsb	sy
 8006a7a:	613b      	str	r3, [r7, #16]
}
 8006a7c:	bf00      	nop
 8006a7e:	e7fe      	b.n	8006a7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a82:	685a      	ldr	r2, [r3, #4]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	1ad2      	subs	r2, r2, r3
 8006a88:	69bb      	ldr	r3, [r7, #24]
 8006a8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006a92:	69b8      	ldr	r0, [r7, #24]
 8006a94:	f000 f8f8 	bl	8006c88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006a98:	4b1a      	ldr	r3, [pc, #104]	; (8006b04 <pvPortMalloc+0x17c>)
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	4a18      	ldr	r2, [pc, #96]	; (8006b04 <pvPortMalloc+0x17c>)
 8006aa4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006aa6:	4b17      	ldr	r3, [pc, #92]	; (8006b04 <pvPortMalloc+0x17c>)
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	4b18      	ldr	r3, [pc, #96]	; (8006b0c <pvPortMalloc+0x184>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d203      	bcs.n	8006aba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006ab2:	4b14      	ldr	r3, [pc, #80]	; (8006b04 <pvPortMalloc+0x17c>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a15      	ldr	r2, [pc, #84]	; (8006b0c <pvPortMalloc+0x184>)
 8006ab8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006abc:	685a      	ldr	r2, [r3, #4]
 8006abe:	4b10      	ldr	r3, [pc, #64]	; (8006b00 <pvPortMalloc+0x178>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	431a      	orrs	r2, r3
 8006ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aca:	2200      	movs	r2, #0
 8006acc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006ace:	f7fe fc19 	bl	8005304 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	f003 0307 	and.w	r3, r3, #7
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d00a      	beq.n	8006af2 <pvPortMalloc+0x16a>
	__asm volatile
 8006adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ae0:	f383 8811 	msr	BASEPRI, r3
 8006ae4:	f3bf 8f6f 	isb	sy
 8006ae8:	f3bf 8f4f 	dsb	sy
 8006aec:	60fb      	str	r3, [r7, #12]
}
 8006aee:	bf00      	nop
 8006af0:	e7fe      	b.n	8006af0 <pvPortMalloc+0x168>
	return pvReturn;
 8006af2:	69fb      	ldr	r3, [r7, #28]
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3728      	adds	r7, #40	; 0x28
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}
 8006afc:	20001cf0 	.word	0x20001cf0
 8006b00:	20001cfc 	.word	0x20001cfc
 8006b04:	20001cf4 	.word	0x20001cf4
 8006b08:	20001ce8 	.word	0x20001ce8
 8006b0c:	20001cf8 	.word	0x20001cf8

08006b10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b086      	sub	sp, #24
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d048      	beq.n	8006bb4 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006b22:	2308      	movs	r3, #8
 8006b24:	425b      	negs	r3, r3
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	4413      	add	r3, r2
 8006b2a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	685a      	ldr	r2, [r3, #4]
 8006b34:	4b21      	ldr	r3, [pc, #132]	; (8006bbc <vPortFree+0xac>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4013      	ands	r3, r2
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d10a      	bne.n	8006b54 <vPortFree+0x44>
	__asm volatile
 8006b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b42:	f383 8811 	msr	BASEPRI, r3
 8006b46:	f3bf 8f6f 	isb	sy
 8006b4a:	f3bf 8f4f 	dsb	sy
 8006b4e:	60fb      	str	r3, [r7, #12]
}
 8006b50:	bf00      	nop
 8006b52:	e7fe      	b.n	8006b52 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00a      	beq.n	8006b72 <vPortFree+0x62>
	__asm volatile
 8006b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b60:	f383 8811 	msr	BASEPRI, r3
 8006b64:	f3bf 8f6f 	isb	sy
 8006b68:	f3bf 8f4f 	dsb	sy
 8006b6c:	60bb      	str	r3, [r7, #8]
}
 8006b6e:	bf00      	nop
 8006b70:	e7fe      	b.n	8006b70 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	685a      	ldr	r2, [r3, #4]
 8006b76:	4b11      	ldr	r3, [pc, #68]	; (8006bbc <vPortFree+0xac>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d019      	beq.n	8006bb4 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d115      	bne.n	8006bb4 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	685a      	ldr	r2, [r3, #4]
 8006b8c:	4b0b      	ldr	r3, [pc, #44]	; (8006bbc <vPortFree+0xac>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	43db      	mvns	r3, r3
 8006b92:	401a      	ands	r2, r3
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006b98:	f7fe fba6 	bl	80052e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	685a      	ldr	r2, [r3, #4]
 8006ba0:	4b07      	ldr	r3, [pc, #28]	; (8006bc0 <vPortFree+0xb0>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4413      	add	r3, r2
 8006ba6:	4a06      	ldr	r2, [pc, #24]	; (8006bc0 <vPortFree+0xb0>)
 8006ba8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006baa:	6938      	ldr	r0, [r7, #16]
 8006bac:	f000 f86c 	bl	8006c88 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006bb0:	f7fe fba8 	bl	8005304 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006bb4:	bf00      	nop
 8006bb6:	3718      	adds	r7, #24
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}
 8006bbc:	20001cfc 	.word	0x20001cfc
 8006bc0:	20001cf4 	.word	0x20001cf4

08006bc4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b085      	sub	sp, #20
 8006bc8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006bca:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006bce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006bd0:	4b27      	ldr	r3, [pc, #156]	; (8006c70 <prvHeapInit+0xac>)
 8006bd2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f003 0307 	and.w	r3, r3, #7
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d00c      	beq.n	8006bf8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	3307      	adds	r3, #7
 8006be2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f023 0307 	bic.w	r3, r3, #7
 8006bea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006bec:	68ba      	ldr	r2, [r7, #8]
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	1ad3      	subs	r3, r2, r3
 8006bf2:	4a1f      	ldr	r2, [pc, #124]	; (8006c70 <prvHeapInit+0xac>)
 8006bf4:	4413      	add	r3, r2
 8006bf6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006bfc:	4a1d      	ldr	r2, [pc, #116]	; (8006c74 <prvHeapInit+0xb0>)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006c02:	4b1c      	ldr	r3, [pc, #112]	; (8006c74 <prvHeapInit+0xb0>)
 8006c04:	2200      	movs	r2, #0
 8006c06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	68ba      	ldr	r2, [r7, #8]
 8006c0c:	4413      	add	r3, r2
 8006c0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006c10:	2208      	movs	r2, #8
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	1a9b      	subs	r3, r3, r2
 8006c16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f023 0307 	bic.w	r3, r3, #7
 8006c1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	4a15      	ldr	r2, [pc, #84]	; (8006c78 <prvHeapInit+0xb4>)
 8006c24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006c26:	4b14      	ldr	r3, [pc, #80]	; (8006c78 <prvHeapInit+0xb4>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006c2e:	4b12      	ldr	r3, [pc, #72]	; (8006c78 <prvHeapInit+0xb4>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2200      	movs	r2, #0
 8006c34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	68fa      	ldr	r2, [r7, #12]
 8006c3e:	1ad2      	subs	r2, r2, r3
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006c44:	4b0c      	ldr	r3, [pc, #48]	; (8006c78 <prvHeapInit+0xb4>)
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	4a0a      	ldr	r2, [pc, #40]	; (8006c7c <prvHeapInit+0xb8>)
 8006c52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	4a09      	ldr	r2, [pc, #36]	; (8006c80 <prvHeapInit+0xbc>)
 8006c5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006c5c:	4b09      	ldr	r3, [pc, #36]	; (8006c84 <prvHeapInit+0xc0>)
 8006c5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006c62:	601a      	str	r2, [r3, #0]
}
 8006c64:	bf00      	nop
 8006c66:	3714      	adds	r7, #20
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr
 8006c70:	200010e8 	.word	0x200010e8
 8006c74:	20001ce8 	.word	0x20001ce8
 8006c78:	20001cf0 	.word	0x20001cf0
 8006c7c:	20001cf8 	.word	0x20001cf8
 8006c80:	20001cf4 	.word	0x20001cf4
 8006c84:	20001cfc 	.word	0x20001cfc

08006c88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b085      	sub	sp, #20
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006c90:	4b28      	ldr	r3, [pc, #160]	; (8006d34 <prvInsertBlockIntoFreeList+0xac>)
 8006c92:	60fb      	str	r3, [r7, #12]
 8006c94:	e002      	b.n	8006c9c <prvInsertBlockIntoFreeList+0x14>
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	60fb      	str	r3, [r7, #12]
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	687a      	ldr	r2, [r7, #4]
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d8f7      	bhi.n	8006c96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	68ba      	ldr	r2, [r7, #8]
 8006cb0:	4413      	add	r3, r2
 8006cb2:	687a      	ldr	r2, [r7, #4]
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d108      	bne.n	8006cca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	685a      	ldr	r2, [r3, #4]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	441a      	add	r2, r3
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	68ba      	ldr	r2, [r7, #8]
 8006cd4:	441a      	add	r2, r3
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d118      	bne.n	8006d10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	4b15      	ldr	r3, [pc, #84]	; (8006d38 <prvInsertBlockIntoFreeList+0xb0>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d00d      	beq.n	8006d06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	685a      	ldr	r2, [r3, #4]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	441a      	add	r2, r3
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	601a      	str	r2, [r3, #0]
 8006d04:	e008      	b.n	8006d18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006d06:	4b0c      	ldr	r3, [pc, #48]	; (8006d38 <prvInsertBlockIntoFreeList+0xb0>)
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	601a      	str	r2, [r3, #0]
 8006d0e:	e003      	b.n	8006d18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681a      	ldr	r2, [r3, #0]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006d18:	68fa      	ldr	r2, [r7, #12]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	429a      	cmp	r2, r3
 8006d1e:	d002      	beq.n	8006d26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d26:	bf00      	nop
 8006d28:	3714      	adds	r7, #20
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	20001ce8 	.word	0x20001ce8
 8006d38:	20001cf0 	.word	0x20001cf0

08006d3c <__libc_init_array>:
 8006d3c:	b570      	push	{r4, r5, r6, lr}
 8006d3e:	4d0d      	ldr	r5, [pc, #52]	; (8006d74 <__libc_init_array+0x38>)
 8006d40:	4c0d      	ldr	r4, [pc, #52]	; (8006d78 <__libc_init_array+0x3c>)
 8006d42:	1b64      	subs	r4, r4, r5
 8006d44:	10a4      	asrs	r4, r4, #2
 8006d46:	2600      	movs	r6, #0
 8006d48:	42a6      	cmp	r6, r4
 8006d4a:	d109      	bne.n	8006d60 <__libc_init_array+0x24>
 8006d4c:	4d0b      	ldr	r5, [pc, #44]	; (8006d7c <__libc_init_array+0x40>)
 8006d4e:	4c0c      	ldr	r4, [pc, #48]	; (8006d80 <__libc_init_array+0x44>)
 8006d50:	f000 f8f6 	bl	8006f40 <_init>
 8006d54:	1b64      	subs	r4, r4, r5
 8006d56:	10a4      	asrs	r4, r4, #2
 8006d58:	2600      	movs	r6, #0
 8006d5a:	42a6      	cmp	r6, r4
 8006d5c:	d105      	bne.n	8006d6a <__libc_init_array+0x2e>
 8006d5e:	bd70      	pop	{r4, r5, r6, pc}
 8006d60:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d64:	4798      	blx	r3
 8006d66:	3601      	adds	r6, #1
 8006d68:	e7ee      	b.n	8006d48 <__libc_init_array+0xc>
 8006d6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d6e:	4798      	blx	r3
 8006d70:	3601      	adds	r6, #1
 8006d72:	e7f2      	b.n	8006d5a <__libc_init_array+0x1e>
 8006d74:	08007058 	.word	0x08007058
 8006d78:	08007058 	.word	0x08007058
 8006d7c:	08007058 	.word	0x08007058
 8006d80:	0800705c 	.word	0x0800705c

08006d84 <__retarget_lock_acquire_recursive>:
 8006d84:	4770      	bx	lr

08006d86 <__retarget_lock_release_recursive>:
 8006d86:	4770      	bx	lr

08006d88 <memcpy>:
 8006d88:	440a      	add	r2, r1
 8006d8a:	4291      	cmp	r1, r2
 8006d8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d90:	d100      	bne.n	8006d94 <memcpy+0xc>
 8006d92:	4770      	bx	lr
 8006d94:	b510      	push	{r4, lr}
 8006d96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d9e:	4291      	cmp	r1, r2
 8006da0:	d1f9      	bne.n	8006d96 <memcpy+0xe>
 8006da2:	bd10      	pop	{r4, pc}

08006da4 <memset>:
 8006da4:	4402      	add	r2, r0
 8006da6:	4603      	mov	r3, r0
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d100      	bne.n	8006dae <memset+0xa>
 8006dac:	4770      	bx	lr
 8006dae:	f803 1b01 	strb.w	r1, [r3], #1
 8006db2:	e7f9      	b.n	8006da8 <memset+0x4>

08006db4 <cleanup_glue>:
 8006db4:	b538      	push	{r3, r4, r5, lr}
 8006db6:	460c      	mov	r4, r1
 8006db8:	6809      	ldr	r1, [r1, #0]
 8006dba:	4605      	mov	r5, r0
 8006dbc:	b109      	cbz	r1, 8006dc2 <cleanup_glue+0xe>
 8006dbe:	f7ff fff9 	bl	8006db4 <cleanup_glue>
 8006dc2:	4621      	mov	r1, r4
 8006dc4:	4628      	mov	r0, r5
 8006dc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006dca:	f000 b869 	b.w	8006ea0 <_free_r>
	...

08006dd0 <_reclaim_reent>:
 8006dd0:	4b2c      	ldr	r3, [pc, #176]	; (8006e84 <_reclaim_reent+0xb4>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4283      	cmp	r3, r0
 8006dd6:	b570      	push	{r4, r5, r6, lr}
 8006dd8:	4604      	mov	r4, r0
 8006dda:	d051      	beq.n	8006e80 <_reclaim_reent+0xb0>
 8006ddc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006dde:	b143      	cbz	r3, 8006df2 <_reclaim_reent+0x22>
 8006de0:	68db      	ldr	r3, [r3, #12]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d14a      	bne.n	8006e7c <_reclaim_reent+0xac>
 8006de6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006de8:	6819      	ldr	r1, [r3, #0]
 8006dea:	b111      	cbz	r1, 8006df2 <_reclaim_reent+0x22>
 8006dec:	4620      	mov	r0, r4
 8006dee:	f000 f857 	bl	8006ea0 <_free_r>
 8006df2:	6961      	ldr	r1, [r4, #20]
 8006df4:	b111      	cbz	r1, 8006dfc <_reclaim_reent+0x2c>
 8006df6:	4620      	mov	r0, r4
 8006df8:	f000 f852 	bl	8006ea0 <_free_r>
 8006dfc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006dfe:	b111      	cbz	r1, 8006e06 <_reclaim_reent+0x36>
 8006e00:	4620      	mov	r0, r4
 8006e02:	f000 f84d 	bl	8006ea0 <_free_r>
 8006e06:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006e08:	b111      	cbz	r1, 8006e10 <_reclaim_reent+0x40>
 8006e0a:	4620      	mov	r0, r4
 8006e0c:	f000 f848 	bl	8006ea0 <_free_r>
 8006e10:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006e12:	b111      	cbz	r1, 8006e1a <_reclaim_reent+0x4a>
 8006e14:	4620      	mov	r0, r4
 8006e16:	f000 f843 	bl	8006ea0 <_free_r>
 8006e1a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006e1c:	b111      	cbz	r1, 8006e24 <_reclaim_reent+0x54>
 8006e1e:	4620      	mov	r0, r4
 8006e20:	f000 f83e 	bl	8006ea0 <_free_r>
 8006e24:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006e26:	b111      	cbz	r1, 8006e2e <_reclaim_reent+0x5e>
 8006e28:	4620      	mov	r0, r4
 8006e2a:	f000 f839 	bl	8006ea0 <_free_r>
 8006e2e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006e30:	b111      	cbz	r1, 8006e38 <_reclaim_reent+0x68>
 8006e32:	4620      	mov	r0, r4
 8006e34:	f000 f834 	bl	8006ea0 <_free_r>
 8006e38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e3a:	b111      	cbz	r1, 8006e42 <_reclaim_reent+0x72>
 8006e3c:	4620      	mov	r0, r4
 8006e3e:	f000 f82f 	bl	8006ea0 <_free_r>
 8006e42:	69a3      	ldr	r3, [r4, #24]
 8006e44:	b1e3      	cbz	r3, 8006e80 <_reclaim_reent+0xb0>
 8006e46:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006e48:	4620      	mov	r0, r4
 8006e4a:	4798      	blx	r3
 8006e4c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006e4e:	b1b9      	cbz	r1, 8006e80 <_reclaim_reent+0xb0>
 8006e50:	4620      	mov	r0, r4
 8006e52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006e56:	f7ff bfad 	b.w	8006db4 <cleanup_glue>
 8006e5a:	5949      	ldr	r1, [r1, r5]
 8006e5c:	b941      	cbnz	r1, 8006e70 <_reclaim_reent+0xa0>
 8006e5e:	3504      	adds	r5, #4
 8006e60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e62:	2d80      	cmp	r5, #128	; 0x80
 8006e64:	68d9      	ldr	r1, [r3, #12]
 8006e66:	d1f8      	bne.n	8006e5a <_reclaim_reent+0x8a>
 8006e68:	4620      	mov	r0, r4
 8006e6a:	f000 f819 	bl	8006ea0 <_free_r>
 8006e6e:	e7ba      	b.n	8006de6 <_reclaim_reent+0x16>
 8006e70:	680e      	ldr	r6, [r1, #0]
 8006e72:	4620      	mov	r0, r4
 8006e74:	f000 f814 	bl	8006ea0 <_free_r>
 8006e78:	4631      	mov	r1, r6
 8006e7a:	e7ef      	b.n	8006e5c <_reclaim_reent+0x8c>
 8006e7c:	2500      	movs	r5, #0
 8006e7e:	e7ef      	b.n	8006e60 <_reclaim_reent+0x90>
 8006e80:	bd70      	pop	{r4, r5, r6, pc}
 8006e82:	bf00      	nop
 8006e84:	2000016c 	.word	0x2000016c

08006e88 <__malloc_lock>:
 8006e88:	4801      	ldr	r0, [pc, #4]	; (8006e90 <__malloc_lock+0x8>)
 8006e8a:	f7ff bf7b 	b.w	8006d84 <__retarget_lock_acquire_recursive>
 8006e8e:	bf00      	nop
 8006e90:	20002164 	.word	0x20002164

08006e94 <__malloc_unlock>:
 8006e94:	4801      	ldr	r0, [pc, #4]	; (8006e9c <__malloc_unlock+0x8>)
 8006e96:	f7ff bf76 	b.w	8006d86 <__retarget_lock_release_recursive>
 8006e9a:	bf00      	nop
 8006e9c:	20002164 	.word	0x20002164

08006ea0 <_free_r>:
 8006ea0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006ea2:	2900      	cmp	r1, #0
 8006ea4:	d048      	beq.n	8006f38 <_free_r+0x98>
 8006ea6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006eaa:	9001      	str	r0, [sp, #4]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	f1a1 0404 	sub.w	r4, r1, #4
 8006eb2:	bfb8      	it	lt
 8006eb4:	18e4      	addlt	r4, r4, r3
 8006eb6:	f7ff ffe7 	bl	8006e88 <__malloc_lock>
 8006eba:	4a20      	ldr	r2, [pc, #128]	; (8006f3c <_free_r+0x9c>)
 8006ebc:	9801      	ldr	r0, [sp, #4]
 8006ebe:	6813      	ldr	r3, [r2, #0]
 8006ec0:	4615      	mov	r5, r2
 8006ec2:	b933      	cbnz	r3, 8006ed2 <_free_r+0x32>
 8006ec4:	6063      	str	r3, [r4, #4]
 8006ec6:	6014      	str	r4, [r2, #0]
 8006ec8:	b003      	add	sp, #12
 8006eca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ece:	f7ff bfe1 	b.w	8006e94 <__malloc_unlock>
 8006ed2:	42a3      	cmp	r3, r4
 8006ed4:	d90b      	bls.n	8006eee <_free_r+0x4e>
 8006ed6:	6821      	ldr	r1, [r4, #0]
 8006ed8:	1862      	adds	r2, r4, r1
 8006eda:	4293      	cmp	r3, r2
 8006edc:	bf04      	itt	eq
 8006ede:	681a      	ldreq	r2, [r3, #0]
 8006ee0:	685b      	ldreq	r3, [r3, #4]
 8006ee2:	6063      	str	r3, [r4, #4]
 8006ee4:	bf04      	itt	eq
 8006ee6:	1852      	addeq	r2, r2, r1
 8006ee8:	6022      	streq	r2, [r4, #0]
 8006eea:	602c      	str	r4, [r5, #0]
 8006eec:	e7ec      	b.n	8006ec8 <_free_r+0x28>
 8006eee:	461a      	mov	r2, r3
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	b10b      	cbz	r3, 8006ef8 <_free_r+0x58>
 8006ef4:	42a3      	cmp	r3, r4
 8006ef6:	d9fa      	bls.n	8006eee <_free_r+0x4e>
 8006ef8:	6811      	ldr	r1, [r2, #0]
 8006efa:	1855      	adds	r5, r2, r1
 8006efc:	42a5      	cmp	r5, r4
 8006efe:	d10b      	bne.n	8006f18 <_free_r+0x78>
 8006f00:	6824      	ldr	r4, [r4, #0]
 8006f02:	4421      	add	r1, r4
 8006f04:	1854      	adds	r4, r2, r1
 8006f06:	42a3      	cmp	r3, r4
 8006f08:	6011      	str	r1, [r2, #0]
 8006f0a:	d1dd      	bne.n	8006ec8 <_free_r+0x28>
 8006f0c:	681c      	ldr	r4, [r3, #0]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	6053      	str	r3, [r2, #4]
 8006f12:	4421      	add	r1, r4
 8006f14:	6011      	str	r1, [r2, #0]
 8006f16:	e7d7      	b.n	8006ec8 <_free_r+0x28>
 8006f18:	d902      	bls.n	8006f20 <_free_r+0x80>
 8006f1a:	230c      	movs	r3, #12
 8006f1c:	6003      	str	r3, [r0, #0]
 8006f1e:	e7d3      	b.n	8006ec8 <_free_r+0x28>
 8006f20:	6825      	ldr	r5, [r4, #0]
 8006f22:	1961      	adds	r1, r4, r5
 8006f24:	428b      	cmp	r3, r1
 8006f26:	bf04      	itt	eq
 8006f28:	6819      	ldreq	r1, [r3, #0]
 8006f2a:	685b      	ldreq	r3, [r3, #4]
 8006f2c:	6063      	str	r3, [r4, #4]
 8006f2e:	bf04      	itt	eq
 8006f30:	1949      	addeq	r1, r1, r5
 8006f32:	6021      	streq	r1, [r4, #0]
 8006f34:	6054      	str	r4, [r2, #4]
 8006f36:	e7c7      	b.n	8006ec8 <_free_r+0x28>
 8006f38:	b003      	add	sp, #12
 8006f3a:	bd30      	pop	{r4, r5, pc}
 8006f3c:	20001d00 	.word	0x20001d00

08006f40 <_init>:
 8006f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f42:	bf00      	nop
 8006f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f46:	bc08      	pop	{r3}
 8006f48:	469e      	mov	lr, r3
 8006f4a:	4770      	bx	lr

08006f4c <_fini>:
 8006f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f4e:	bf00      	nop
 8006f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f52:	bc08      	pop	{r3}
 8006f54:	469e      	mov	lr, r3
 8006f56:	4770      	bx	lr
