Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Jan 30 16:32:26 2020
| Host         : travis-job-e3556097-816c-4dfd-a53b-fe057dca7f4d running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcsg324-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top                        |            (top) |       5017 |       4831 |     184 |    2 | 4144 |     19 |     35 |            4 |
|   (top)                    |            (top) |       2175 |       1989 |     184 |    2 | 2916 |     18 |     27 |            0 |
|   VexRiscv                 |         VexRiscv |       2843 |       2843 |       0 |    0 | 1228 |      1 |      8 |            4 |
|     (VexRiscv)             |         VexRiscv |       1095 |       1095 |       0 |    0 | 1007 |      0 |      2 |            4 |
|     IBusCachedPlugin_cache | InstructionCache |       1216 |       1216 |       0 |    0 |  100 |      1 |      1 |            0 |
|     dataCache_1_           |        DataCache |        532 |        532 |       0 |    0 |  121 |      0 |      5 |            0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


