{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1357181478925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1357181478935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 02 21:51:18 2013 " "Processing started: Wed Jan 02 21:51:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1357181478935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1357181478935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDR_REV_A -c SDR_REV_A " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDR_REV_A -c SDR_REV_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1357181478935 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "" 0 -1 1357181479356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START TX_UART.v(11) " "Verilog HDL Declaration information at TX_UART.v(11): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "UART/TX_UART.v" "" { Text "C:/Repositories/Pulsar_SDR/UART/TX_UART.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1357181479422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/tx_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/tx_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_UART " "Found entity 1: TX_UART" {  } { { "UART/TX_UART.v" "" { Text "C:/Repositories/Pulsar_SDR/UART/TX_UART.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_MODULE " "Found entity 1: TX_MODULE" {  } { { "UART/TX_MODULE.v" "" { Text "C:/Repositories/Pulsar_SDR/UART/TX_MODULE.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/tx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_FIFO " "Found entity 1: TX_FIFO" {  } { { "UART/TX_FIFO.v" "" { Text "C:/Repositories/Pulsar_SDR/UART/TX_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface/quad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file interface/quad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 QUAD_DECODER " "Found entity 1: QUAD_DECODER" {  } { { "INTERFACE/QUAD_DECODER.v" "" { Text "C:/Repositories/Pulsar_SDR/INTERFACE/QUAD_DECODER.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface/heartbeat.v 1 1 " "Found 1 design units, including 1 entities, in source file interface/heartbeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEARTBEAT " "Found entity 1: HEARTBEAT" {  } { { "INTERFACE/HEARTBEAT.v" "" { Text "C:/Repositories/Pulsar_SDR/INTERFACE/HEARTBEAT.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file interface/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEBOUNCER " "Found entity 1: DEBOUNCER" {  } { { "INTERFACE/DEBOUNCER.v" "" { Text "C:/Repositories/Pulsar_SDR/INTERFACE/DEBOUNCER.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reconfig RECONFIG RECONFIG_STATE_MACHINE.v(22) " "Verilog HDL Declaration information at RECONFIG_STATE_MACHINE.v(22): object \"reconfig\" differs only in case from object \"RECONFIG\" in the same scope" {  } { { "DDS/DDS_PLL/RECONFIG_STATE_MACHINE.v" "" { Text "C:/Repositories/Pulsar_SDR/DDS/DDS_PLL/RECONFIG_STATE_MACHINE.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1357181479442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/dds_pll/reconfig_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/dds_pll/reconfig_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 RECONFIG_STATE_MACHINE " "Found entity 1: RECONFIG_STATE_MACHINE" {  } { { "DDS/DDS_PLL/RECONFIG_STATE_MACHINE.v" "" { Text "C:/Repositories/Pulsar_SDR/DDS/DDS_PLL/RECONFIG_STATE_MACHINE.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/dds_pll/dds_pll_reconfig.v 2 2 " "Found 2 design units, including 2 entities, in source file dds/dds_pll/dds_pll_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_PLL_RECONFIG_pllrcfg_d711 " "Found entity 1: DDS_PLL_RECONFIG_pllrcfg_d711" {  } { { "DDS/DDS_PLL/DDS_PLL_RECONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/DDS/DDS_PLL/DDS_PLL_RECONFIG.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479518 ""} { "Info" "ISGN_ENTITY_NAME" "2 DDS_PLL_RECONFIG " "Found entity 2: DDS_PLL_RECONFIG" {  } { { "DDS/DDS_PLL/DDS_PLL_RECONFIG.v" "" { Text "C:/Repositories/Pulsar_SDR/DDS/DDS_PLL/DDS_PLL_RECONFIG.v" 1328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/dds_pll/dds_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/dds_pll/dds_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_PLL " "Found entity 1: DDS_PLL" {  } { { "DDS/DDS_PLL/DDS_PLL.v" "" { Text "C:/Repositories/Pulsar_SDR/DDS/DDS_PLL/DDS_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/nco/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/nco/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "DDS/NCO/NCO.v" "" { Text "C:/Repositories/Pulsar_SDR/DDS/NCO/NCO.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/quad_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/quad_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 QUAD_GEN " "Found entity 1: QUAD_GEN" {  } { { "DDS/QUAD_GEN.v" "" { Text "C:/Repositories/Pulsar_SDR/DDS/QUAD_GEN.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS/DDS.v" "" { Text "C:/Repositories/Pulsar_SDR/DDS/DDS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cat_cmd_gen/freq_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file cat_cmd_gen/freq_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 FREQ_CALC " "Found entity 1: FREQ_CALC" {  } { { "CAT_CMD_GEN/FREQ_CALC.v" "" { Text "C:/Repositories/Pulsar_SDR/CAT_CMD_GEN/FREQ_CALC.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE CAT_TX_STATE_MACHINE.v(13) " "Verilog HDL Declaration information at CAT_TX_STATE_MACHINE.v(13): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "CAT_CMD_GEN/CAT_TX_STATE_MACHINE.v" "" { Text "C:/Repositories/Pulsar_SDR/CAT_CMD_GEN/CAT_TX_STATE_MACHINE.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1357181479543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cat_cmd_gen/cat_tx_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file cat_cmd_gen/cat_tx_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAT_TX_STATE_MACHINE " "Found entity 1: CAT_TX_STATE_MACHINE" {  } { { "CAT_CMD_GEN/CAT_TX_STATE_MACHINE.v" "" { Text "C:/Repositories/Pulsar_SDR/CAT_CMD_GEN/CAT_TX_STATE_MACHINE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cat_cmd_gen/bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file cat_cmd_gen/bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIN_TO_BCD " "Found entity 1: BIN_TO_BCD" {  } { { "CAT_CMD_GEN/BIN_TO_BCD.v" "" { Text "C:/Repositories/Pulsar_SDR/CAT_CMD_GEN/BIN_TO_BCD.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cat_cmd_gen/bcd_to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file cat_cmd_gen/bcd_to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_TO_ASCII " "Found entity 1: BCD_TO_ASCII" {  } { { "CAT_CMD_GEN/BCD_TO_ASCII.v" "" { Text "C:/Repositories/Pulsar_SDR/CAT_CMD_GEN/BCD_TO_ASCII.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357181479550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357181479550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_fifo_empty TX_MODULE.v(38) " "Verilog HDL Implicit Net warning at TX_MODULE.v(38): created implicit net for \"tx_fifo_empty\"" {  } { { "UART/TX_MODULE.v" "" { Text "C:/Repositories/Pulsar_SDR/UART/TX_MODULE.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1357181479550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_data TX_MODULE.v(40) " "Verilog HDL Implicit Net warning at TX_MODULE.v(40): created implicit net for \"tx_data\"" {  } { { "UART/TX_MODULE.v" "" { Text "C:/Repositories/Pulsar_SDR/UART/TX_MODULE.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1357181479551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_busy TX_MODULE.v(47) " "Verilog HDL Implicit Net warning at TX_MODULE.v(47): created implicit net for \"tx_busy\"" {  } { { "UART/TX_MODULE.v" "" { Text "C:/Repositories/Pulsar_SDR/UART/TX_MODULE.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1357181479551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RS232_tx TX_MODULE.v(48) " "Verilog HDL Implicit Net warning at TX_MODULE.v(48): created implicit net for \"RS232_tx\"" {  } { { "UART/TX_MODULE.v" "" { Text "C:/Repositories/Pulsar_SDR/UART/TX_MODULE.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1357181479551 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "bcd_in BCD_TO_ASCII.v(8) " "Verilog HDL error at BCD_TO_ASCII.v(8): object \"bcd_in\" is not declared" {  } { { "CAT_CMD_GEN/BCD_TO_ASCII.v" "" { Text "C:/Repositories/Pulsar_SDR/CAT_CMD_GEN/BCD_TO_ASCII.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1357181479565 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ascii_out BCD_TO_ASCII.v(9) " "Verilog HDL error at BCD_TO_ASCII.v(9): object \"ascii_out\" is not declared" {  } { { "CAT_CMD_GEN/BCD_TO_ASCII.v" "" { Text "C:/Repositories/Pulsar_SDR/CAT_CMD_GEN/BCD_TO_ASCII.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1357181479565 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Repositories/Pulsar_SDR/SDR_REV_A.map.smsg " "Generated suppressed messages file C:/Repositories/Pulsar_SDR/SDR_REV_A.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1357181479603 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1357181479709 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 02 21:51:19 2013 " "Processing ended: Wed Jan 02 21:51:19 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1357181479709 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1357181479709 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1357181479709 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1357181479709 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1357181480326 ""}
