Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/root/Desktop/USB_Research/USB_test/test_isim_beh.exe -prj C:/Users/root/Desktop/USB_Research/USB_test/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/usb1_fifo2.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/usb1_crc5.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/usb1_crc16.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/usb_tx_phy.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/usb_rx_phy.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/usb1_pe.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/usb1_pd.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/usb1_pa.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/usb1_idma.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/generic_dpram.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/usb_phy.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/usb1_utmi_if.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/usb1_rom1.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/usb1_pl.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/usb1_ctrl.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/generic_fifo_sc_a.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/usb1_core.v" into library work
Analyzing Verilog file "C:/Users/root/Desktop/USB_Research/USB_test/test_bench_top.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module usb_tx_phy
Compiling module usb_rx_phy
Compiling module usb_phy
Compiling module usb1_utmi_if
Compiling module usb1_crc5
Compiling module usb1_crc16
Compiling module usb1_pd
Compiling module usb1_pa
Compiling module usb1_fifo2
Compiling module usb1_idma
Compiling module usb1_pe
Compiling module usb1_pl
Compiling module usb1_ctrl
Compiling module usb1_rom1
Compiling module generic_dpram(aw=6,dw=8)
Compiling module generic_fifo_sc_a(aw=6,n=0)
Compiling module usb1_core
Compiling module generic_dpram(aw=9,dw=8)
Compiling module generic_fifo_sc_a(aw=9,n=0)
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 13 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable C:/Users/root/Desktop/USB_Research/USB_test/test_isim_beh.exe
Fuse Memory Usage: 32744 KB
Fuse CPU Usage: 1762 ms
