
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : waiver
#     Report Created by: ICer
#     Report Created on:  Sun Aug 24 23:36:51 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : SpyGlass(SpyGlass_vL-2016.06)
#                        clock-reset(SpyGlass_vL-2016.06)
#
#     Total Number of Generated Messages :         54
#     Number of Waived Messages          :         31
#     Number of Reported Messages        :         23
#     Number of Overlimit Messages       :          0
#
#     Total Number of Waivers                            :         10
#     Number of Waivers Applied                          :         10
#     Number of Waivers with Regex and/or wildcard       :          0
#     Number of Waivers with -rule                       :         10
#     Number of Waivers with line number and/or file info:          0
#     Number of Waive -IP commands                       :          0
#
#
################################################################################

WAIVER REPORT:
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Design Issues Waiver Report
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Waiver comment : Created by ICer on 24-Aug-2025 23:24:54
waive -msg q%5 synchronizers (SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][1:0],SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][3:2] ...) converge on MUX 'SYSTEM_TOP.WR_DATA[0]' (same source divergence)% \
      -rule "Ac_conv01" 
#spg_backref : "./system_top_spyglass/cdc/cdc_verify_struct/system_top_spyglass_waiver_file.awl" 1

1 message(s) waived:
===============================================================================
Index    Rule      Severity File                Line Wt Message
===============================================================================
[50]     Ac_conv01 Warning  ../rtl/SYSTEM_TOP.v 143  2  5 synchronizers (SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][1:0],SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][3:2] ...) converge on MUX 'SYSTEM_TOP.WR_DATA[0]' (same source divergence)
===============================================================================

Waiver comment : Created by ICer on 24-Aug-2025 23:36:40
waive -rule "Ac_unsync02" 
#spg_backref : "./system_top_spyglass/cdc/cdc_verify_struct/system_top_spyglass_waiver_file.awl" 10

8 message(s) waived:
===============================================================================
Index    Rule        Severity File                      Line Wt Message
===============================================================================
[1A]     Ac_unsync02 Error    ../rtl/ClkDiv.v           30   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.RX_CLK_DIV.counter[6:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:2], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[1D]     Ac_unsync02 Error    ../rtl/ClkDiv.v           30   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.TX_CLK_DIV.counter[6:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[3][7:0], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[B]      Ac_unsync02 Error    ../rtl/controller_fsm.v   28   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_TX.U0_FSM.cs[2:0], clocked by SYSTEM_TOP.TX_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][0], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[16]     Ac_unsync02 Error    ../rtl/data_sampling.v    31   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.samp_inst.samples[2:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:3], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[8]      Ac_unsync02 Error    ../rtl/deserializer.v     12   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.deser_inst.P_DATA[7:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:3], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[10]     Ac_unsync02 Error    ../rtl/edge_bit_counter.v 27   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.counter_inst.bit_cnt[3:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:2], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 2 (Number of source domains: 1)]
[E]      Ac_unsync02 Error    ../rtl/edge_bit_counter.v 28   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.counter_inst.edge_cnt[5:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:2], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[15]     Ac_unsync02 Error    ../rtl/uart_rx_fsm.v      39   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.fsm_inst.cs[2:0], clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][0], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
===============================================================================

Waiver comment : Created by ICer on 24-Aug-2025 23:25:08
waive -rule "Ac_conv02" 
#spg_backref : "./system_top_spyglass/cdc/cdc_verify_struct/system_top_spyglass_waiver_file.awl" 2

2 message(s) waived:
===============================================================================
Index    Rule      Severity File                Line Wt Message
===============================================================================
[4C]     Ac_conv02 Warning  ../rtl/SYSTEM_TOP.v 177  2  4 synchronizers (SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][1:0],SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][3:2]) converge on combinational gate 'SYSTEM_TOP.F_FULL' (same source divergence). Gray encoding check: 'DISABLED'
[49]     Ac_conv02 Warning  ../rtl/SYSTEM_TOP.v 178  2  4 synchronizers (SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][1:0],SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][3:2]) converge on combinational gate 'SYSTEM_TOP.F_EMPTY' (same source divergence). Gray encoding check: 'DISABLED'
===============================================================================

Waiver comment : Created by ICer on 24-Aug-2025 23:25:28
waive -rule "Ac_conv04" 
#spg_backref : "./system_top_spyglass/cdc/cdc_verify_struct/system_top_spyglass_waiver_file.awl" 3

1 message(s) waived:
===============================================================================
Index    Rule      Severity File                    Line Wt Message
===============================================================================
[51]     Ac_conv04 Warning  ../rtl/FIFO_MEM_CNTRL.v 27   10 At least two bits (22, 7) of source bus "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo" are not uniformly synchronized to destination bus "SYSTEM_TOP.U0_UART.U0_TX.U0_SER.P_DATA_Valid". Reason: different synchronization scheme used
===============================================================================

Waiver comment : Created by ICer on 24-Aug-2025 23:25:28
waive -rule "Ac_coherency06" 
#spg_backref : "./system_top_spyglass/cdc/cdc_verify_struct/system_top_spyglass_waiver_file.awl" 4

6 message(s) waived:
===============================================================================
Index    Rule           Severity File             Line Wt Message
===============================================================================
[23]     Ac_coherency06 Warning  ../rtl/FIFO_RD.v 22   2  Source flop "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[1]" is synchronized twice (at "SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][1:0]") in same destination domain
[25]     Ac_coherency06 Warning  ../rtl/FIFO_RD.v 22   2  Source flop "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[2]" is synchronized twice (at "SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][2:1]") in same destination domain
[27]     Ac_coherency06 Warning  ../rtl/FIFO_RD.v 22   2  Source flop "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_RD.r_ptr[3]" is synchronized twice (at "SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][3:2]") in same destination domain
[29]     Ac_coherency06 Warning  ../rtl/FIFO_WR.v 23   2  Source flop "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[1]" is synchronized twice (at "SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][1:0]") in same destination domain
[2B]     Ac_coherency06 Warning  ../rtl/FIFO_WR.v 23   2  Source flop "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[2]" is synchronized twice (at "SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][2:1]") in same destination domain
[2D]     Ac_coherency06 Warning  ../rtl/FIFO_WR.v 23   2  Source flop "SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_WR.w_ptr[3]" is synchronized twice (at "SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][3:2]") in same destination domain
===============================================================================

Waiver comment : Created by ICer on 24-Aug-2025 23:27:55
waive -msg q%Destination flop 'SYSTEM_TOP.U0_DATA_SYNC.U0_BIT_SYNC.q[0][0]' clocked by 'SYSTEM_TOP.REF_CLK' can glitch (2 source(s), 1 domain(s)). Reason :'Source reconverges'% \
      -rule "Ac_glitch03" 
#spg_backref : "./system_top_spyglass/cdc/cdc_verify_struct/system_top_spyglass_waiver_file.awl" 5

1 message(s) waived:
===============================================================================
Index    Rule        Severity File              Line Wt Message
===============================================================================
[44]     Ac_glitch03 Error    ../rtl/BIT_SYNC.v 25   10 Destination flop 'SYSTEM_TOP.U0_DATA_SYNC.U0_BIT_SYNC.q[0][0]' clocked by 'SYSTEM_TOP.REF_CLK' can glitch (2 source(s), 1 domain(s)). Reason :'Source reconverges'
===============================================================================

Waiver comment : Created by ICer on 24-Aug-2025 23:27:55
waive -msg q%Destination flop 'SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][2:0]' clocked by 'SYSTEM_TOP.REF_CLK' can glitch (1 source(s), 1 domain(s)). Reason :'Sources from same domain in fanin'% \
      -rule "Ac_glitch03" 
#spg_backref : "./system_top_spyglass/cdc/cdc_verify_struct/system_top_spyglass_waiver_file.awl" 6

1 message(s) waived:
===============================================================================
Index    Rule        Severity File              Line Wt Message
===============================================================================
[45]     Ac_glitch03 Error    ../rtl/BIT_SYNC.v 25   10 Destination flop 'SYSTEM_TOP.U0_ASYN_FIFO.U1_SYNC_R2W.q[0][2:0]' clocked by 'SYSTEM_TOP.REF_CLK' can glitch (1 source(s), 1 domain(s)). Reason :'Sources from same domain in fanin'
===============================================================================

Waiver comment : Created by ICer on 24-Aug-2025 23:27:55
waive -msg q%Destination flop 'SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][2:0]' clocked by 'SYSTEM_TOP.TX_CLK' can glitch (1 source(s), 1 domain(s)). Reason :'Sources from same domain in fanin'% \
      -rule "Ac_glitch03" 
#spg_backref : "./system_top_spyglass/cdc/cdc_verify_struct/system_top_spyglass_waiver_file.awl" 7

1 message(s) waived:
===============================================================================
Index    Rule        Severity File              Line Wt Message
===============================================================================
[46]     Ac_glitch03 Error    ../rtl/BIT_SYNC.v 25   10 Destination flop 'SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][2:0]' clocked by 'SYSTEM_TOP.TX_CLK' can glitch (1 source(s), 1 domain(s)). Reason :'Sources from same domain in fanin'
===============================================================================

Waiver comment : Created by ICer on 24-Aug-2025 23:28:07
waive -rule "Setup_port01" 
#spg_backref : "./system_top_spyglass/cdc/cdc_verify_struct/system_top_spyglass_waiver_file.awl" 8

2 message(s) waived:
===============================================================================
Index    Rule         Severity File                                                                                                    Line Wt Message
===============================================================================
[40]     Setup_port01 Error    ../rtl/SYSTEM_TOP.v                                                                                     15   2  Port coverage for top design unit 'SYSTEM_TOP' is: '1' (25.00 %) port(s) not fully constrained
[42]     Setup_port01 Info     ./system_top_spyglass/cdc/cdc_verify_struct/spyglass_reports/clock-reset/SYSTEM_TOP_input_abstract.sgdc 0    2  Abstracted sgdc file for input ports of block 'SYSTEM_TOP' is generated
===============================================================================

Waiver comment : Created by ICer on 24-Aug-2025 23:36:40
waive -rule "Ac_unsync01" 
#spg_backref : "./system_top_spyglass/cdc/cdc_verify_struct/system_top_spyglass_waiver_file.awl" 9

8 message(s) waived:
===============================================================================
Index    Rule        Severity File                  Line Wt Message
===============================================================================
[19]     Ac_unsync01 Error    ../rtl/ClkDiv.v       27   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.RX_CLK_DIV.div_clk, clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:2], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[1C]     Ac_unsync01 Error    ../rtl/ClkDiv.v       27   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.TX_CLK_DIV.div_clk, clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[3][7:0], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[18]     Ac_unsync01 Error    ../rtl/ClkDiv.v       28   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.RX_CLK_DIV.odd_flag_toggle, clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:2], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[1B]     Ac_unsync01 Error    ../rtl/ClkDiv.v       28   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.TX_CLK_DIV.odd_flag_toggle, clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[3][7:0], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[9]      Ac_unsync01 Error    ../rtl/parity_calc.v  26   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.par_bit, clocked by SYSTEM_TOP.TX_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][1], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[14]     Ac_unsync01 Error    ../rtl/parity_check.v 16   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.par_chk_inst.par_err, clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:3], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 2 (Number of source domains: 1)]
[11]     Ac_unsync01 Error    ../rtl/stop_check.v   13   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.stp_chk_inst.stp_err, clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:3], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
[12]     Ac_unsync01 Error    ../rtl/strt_check.v   13   2  Unsynchronized Crossing: destination flop SYSTEM_TOP.U0_UART.U0_RX.strt_chk_inst.strt_glitch, clocked by SYSTEM_TOP.UART_CLK, source flop SYSTEM_TOP.U0_REG_FILE.regfile[2][7:3], clocked by SYSTEM_TOP.REF_CLK. Reason: Qualifier not found [Total Sources: 1 (Number of source domains: 1)]
===============================================================================

