`timescale 1ns / 1ps           // set timescale to 1 nanosecond/ 1 picosecond
  module basic_gate(             // define module
    input a, b,                  // define input signals a and b
    output o                     // define output signal o
  );
  assign o = a & b;              // assign the output as the and operation of a and b
  endmodule                     // end of module