Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar  8 11:21:42 2023
| Host         : DESKTOP-DDP5JVG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|      8 |            2 |
|     10 |            1 |
|     14 |            1 |
|    16+ |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             120 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             328 |           43 |
| Yes          | No                    | No                     |              84 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------------------------------+---------------------------------------------------+------------------+----------------+
|         Clock Signal         |                   Enable Signal                   |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+------------------------------+---------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  clk50M_reg_n_0              |                                                   |                                                   |                1 |              2 |
|  JA_OBUF_BUFG[3]             |                                                   |                                                   |                1 |              6 |
|  JA_OBUF_BUFG[3]             | audio_output/FSM_onehot_current_state_reg_n_0_[1] |                                                   |                2 |              8 |
|  J_MIC3_Pin1_OBUF_BUFG       | count_AVI[31]_i_1_n_0                             |                                                   |                2 |              8 |
|  basys_clk_IBUF_BUFG         |                                                   |                                                   |                4 |             10 |
|  clk_BUFG                    |                                                   | state_val[3]                                      |                2 |             14 |
|  JA_OBUF_BUFG[3]             | audio_output/FSM_onehot_current_state_reg_n_0_[1] | audio_output/FSM_onehot_current_state_reg_n_0_[0] |                5 |             22 |
| ~audioInput/J_MIC3_Pin4_OBUF |                                                   |                                                   |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG       | peak_val_reg[11]_i_1_n_2                          | count_AVI[31]_i_1_n_0                             |                2 |             24 |
|  basys_clk_IBUF_BUFG         |                                                   | J_MIC3_Pin1_OBUF_BUFG                             |                3 |             24 |
|  clk_BUFG                    | audio_out_reg[11]_i_1_n_3                         |                                                   |                7 |             24 |
|  clk_BUFG                    |                                                   |                                                   |                6 |             28 |
|  JA_OBUF_BUFG[3]             | audio_output/temp2_0                              |                                                   |                8 |             48 |
|  J_MIC3_Pin1_OBUF_BUFG       |                                                   |                                                   |                5 |             50 |
|  clk_BUFG                    |                                                   | audio_out_reg[11]_i_1_n_3                         |                7 |             52 |
|  clk_BUFG                    |                                                   | clear                                             |                7 |             52 |
|  J_MIC3_Pin1_OBUF_BUFG       |                                                   | count_AVI[31]_i_1_n_0                             |                8 |             62 |
|  basys_clk_IBUF_BUFG         |                                                   | dut2/count[31]_i_1__0_n_0                         |                8 |             62 |
|  basys_clk_IBUF_BUFG         |                                                   | dut1/count[31]_i_1_n_0                            |                8 |             62 |
+------------------------------+---------------------------------------------------+---------------------------------------------------+------------------+----------------+


