// Seed: 90374985
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  bit id_3, id_4;
  assign id_3 = 'b0;
  struct packed {logic id_5;} [-1 'b0 : 1] id_6;
  ;
  always @(posedge id_4) id_4 = 1;
  wire id_7;
  assign id_6.id_5 = 1'b0;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wand id_1,
    output wire id_2,
    output tri0 id_3
);
  supply0 ["" : 1] id_5;
  assign id_5 = 1'b0;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
