// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _soft_max_HH_
#define _soft_max_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "exp_13_7_s.h"
#include "cnn_sdiv_18ns_12skbM.h"

namespace ap_rtl {

struct soft_max : public sc_module {
    // Port declarations 15
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > dense_array_V_address0;
    sc_out< sc_logic > dense_array_V_ce0;
    sc_out< sc_logic > dense_array_V_we0;
    sc_out< sc_lv<12> > dense_array_V_d0;
    sc_in< sc_lv<12> > dense_array_V_q0;
    sc_out< sc_lv<4> > prediction_V_address0;
    sc_out< sc_logic > prediction_V_ce0;
    sc_out< sc_logic > prediction_V_we0;
    sc_out< sc_lv<12> > prediction_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    soft_max(sc_module_name name);
    SC_HAS_PROCESS(soft_max);

    ~soft_max();

    sc_trace_file* mVcdFile;

    exp_13_7_s* grp_exp_13_7_s_fu_133;
    cnn_sdiv_18ns_12skbM<1,22,18,12,12>* cnn_sdiv_18ns_12skbM_U25;
    sc_signal< sc_lv<30> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > m_fu_148_p2;
    sc_signal< sc_lv<4> > m_reg_256;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln12_fu_142_p2;
    sc_signal< sc_lv<13> > rhs_V_fu_159_p1;
    sc_signal< sc_lv<13> > rhs_V_reg_266;
    sc_signal< sc_lv<12> > select_ln13_fu_169_p3;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > i_fu_183_p2;
    sc_signal< sc_lv<4> > i_reg_279;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > dense_array_V_addr_1_reg_284;
    sc_signal< sc_lv<1> > icmp_ln20_fu_177_p2;
    sc_signal< sc_lv<18> > sext_ln27_fu_194_p1;
    sc_signal< sc_lv<18> > sext_ln27_reg_289;
    sc_signal< sc_lv<12> > p_Val2_4_fu_208_p1;
    sc_signal< sc_lv<12> > p_Val2_4_reg_294;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<12> > sum_V_fu_212_p2;
    sc_signal< sc_lv<12> > sum_V_reg_299;
    sc_signal< sc_lv<4> > j_fu_224_p2;
    sc_signal< sc_lv<4> > j_reg_307;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > zext_ln29_fu_230_p1;
    sc_signal< sc_lv<64> > zext_ln29_reg_312;
    sc_signal< sc_lv<1> > icmp_ln27_fu_218_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_exp_13_7_s_fu_133_ap_start;
    sc_signal< sc_logic > grp_exp_13_7_s_fu_133_ap_done;
    sc_signal< sc_logic > grp_exp_13_7_s_fu_133_ap_idle;
    sc_signal< sc_logic > grp_exp_13_7_s_fu_133_ap_ready;
    sc_signal< sc_lv<13> > grp_exp_13_7_s_fu_133_x_V;
    sc_signal< sc_lv<13> > grp_exp_13_7_s_fu_133_ap_return;
    sc_signal< sc_lv<12> > p_Val2_1_reg_76;
    sc_signal< sc_lv<4> > m_0_reg_88;
    sc_signal< sc_lv<12> > p_Val2_3_reg_99;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<4> > i_0_reg_111;
    sc_signal< sc_lv<4> > j_0_reg_122;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > grp_exp_13_7_s_fu_133_ap_start_reg;
    sc_signal< sc_lv<30> > ap_NS_fsm;
    sc_signal< sc_logic > ap_NS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<64> > zext_ln13_fu_154_p1;
    sc_signal< sc_lv<64> > zext_ln22_fu_189_p1;
    sc_signal< sc_lv<1> > icmp_ln1495_fu_163_p2;
    sc_signal< sc_lv<12> > lhs_V_fu_198_p0;
    sc_signal< sc_lv<13> > lhs_V_fu_198_p1;
    sc_signal< sc_lv<18> > grp_fu_243_p0;
    sc_signal< sc_lv<12> > grp_fu_243_p1;
    sc_signal< sc_lv<12> > grp_fu_243_p2;
    sc_signal< sc_logic > grp_fu_243_ap_start;
    sc_signal< sc_logic > grp_fu_243_ap_done;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<30> ap_ST_fsm_state1;
    static const sc_lv<30> ap_ST_fsm_state2;
    static const sc_lv<30> ap_ST_fsm_state3;
    static const sc_lv<30> ap_ST_fsm_state4;
    static const sc_lv<30> ap_ST_fsm_state5;
    static const sc_lv<30> ap_ST_fsm_state6;
    static const sc_lv<30> ap_ST_fsm_state7;
    static const sc_lv<30> ap_ST_fsm_state8;
    static const sc_lv<30> ap_ST_fsm_state9;
    static const sc_lv<30> ap_ST_fsm_state10;
    static const sc_lv<30> ap_ST_fsm_state11;
    static const sc_lv<30> ap_ST_fsm_state12;
    static const sc_lv<30> ap_ST_fsm_state13;
    static const sc_lv<30> ap_ST_fsm_state14;
    static const sc_lv<30> ap_ST_fsm_state15;
    static const sc_lv<30> ap_ST_fsm_state16;
    static const sc_lv<30> ap_ST_fsm_state17;
    static const sc_lv<30> ap_ST_fsm_state18;
    static const sc_lv<30> ap_ST_fsm_state19;
    static const sc_lv<30> ap_ST_fsm_state20;
    static const sc_lv<30> ap_ST_fsm_state21;
    static const sc_lv<30> ap_ST_fsm_state22;
    static const sc_lv<30> ap_ST_fsm_state23;
    static const sc_lv<30> ap_ST_fsm_state24;
    static const sc_lv<30> ap_ST_fsm_state25;
    static const sc_lv<30> ap_ST_fsm_state26;
    static const sc_lv<30> ap_ST_fsm_state27;
    static const sc_lv<30> ap_ST_fsm_state28;
    static const sc_lv<30> ap_ST_fsm_state29;
    static const sc_lv<30> ap_ST_fsm_state30;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_NS_fsm_state5();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_dense_array_V_address0();
    void thread_dense_array_V_ce0();
    void thread_dense_array_V_d0();
    void thread_dense_array_V_we0();
    void thread_grp_exp_13_7_s_fu_133_ap_start();
    void thread_grp_exp_13_7_s_fu_133_x_V();
    void thread_grp_fu_243_ap_start();
    void thread_grp_fu_243_p0();
    void thread_grp_fu_243_p1();
    void thread_i_fu_183_p2();
    void thread_icmp_ln12_fu_142_p2();
    void thread_icmp_ln1495_fu_163_p2();
    void thread_icmp_ln20_fu_177_p2();
    void thread_icmp_ln27_fu_218_p2();
    void thread_j_fu_224_p2();
    void thread_lhs_V_fu_198_p0();
    void thread_lhs_V_fu_198_p1();
    void thread_m_fu_148_p2();
    void thread_p_Val2_4_fu_208_p1();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_rhs_V_fu_159_p1();
    void thread_select_ln13_fu_169_p3();
    void thread_sext_ln27_fu_194_p1();
    void thread_sum_V_fu_212_p2();
    void thread_zext_ln13_fu_154_p1();
    void thread_zext_ln22_fu_189_p1();
    void thread_zext_ln29_fu_230_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
