

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Tue Feb  3 00:40:07 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  25.201 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    43556|    43556|  1.098 ms|  1.098 ms|  43557|  43557|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_152_9  |     2240|     2240|        70|          -|          -|    32|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 20 
18 --> 19 
19 --> 17 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:152]   --->   Operation 27 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%A_1 = alloca i64 1" [top.cpp:89]   --->   Operation 28 'alloca' 'A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%A_2 = alloca i64 1" [top.cpp:89]   --->   Operation 29 'alloca' 'A_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%A_3 = alloca i64 1" [top.cpp:89]   --->   Operation 30 'alloca' 'A_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%A_4 = alloca i64 1" [top.cpp:89]   --->   Operation 31 'alloca' 'A_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%A_5 = alloca i64 1" [top.cpp:89]   --->   Operation 32 'alloca' 'A_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%A_6 = alloca i64 1" [top.cpp:89]   --->   Operation 33 'alloca' 'A_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%A_7 = alloca i64 1" [top.cpp:89]   --->   Operation 34 'alloca' 'A_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_8 = alloca i64 1" [top.cpp:89]   --->   Operation 35 'alloca' 'A_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%A_9 = alloca i64 1" [top.cpp:89]   --->   Operation 36 'alloca' 'A_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%A_10 = alloca i64 1" [top.cpp:89]   --->   Operation 37 'alloca' 'A_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_11 = alloca i64 1" [top.cpp:89]   --->   Operation 38 'alloca' 'A_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%A_12 = alloca i64 1" [top.cpp:89]   --->   Operation 39 'alloca' 'A_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%A_13 = alloca i64 1" [top.cpp:89]   --->   Operation 40 'alloca' 'A_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%A_14 = alloca i64 1" [top.cpp:89]   --->   Operation 41 'alloca' 'A_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%A_15 = alloca i64 1" [top.cpp:89]   --->   Operation 42 'alloca' 'A_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%A_16 = alloca i64 1" [top.cpp:89]   --->   Operation 43 'alloca' 'A_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%A_17 = alloca i64 1" [top.cpp:89]   --->   Operation 44 'alloca' 'A_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%A_18 = alloca i64 1" [top.cpp:89]   --->   Operation 45 'alloca' 'A_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%A_19 = alloca i64 1" [top.cpp:89]   --->   Operation 46 'alloca' 'A_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%A_20 = alloca i64 1" [top.cpp:89]   --->   Operation 47 'alloca' 'A_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%A_21 = alloca i64 1" [top.cpp:89]   --->   Operation 48 'alloca' 'A_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%A_22 = alloca i64 1" [top.cpp:89]   --->   Operation 49 'alloca' 'A_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%A_23 = alloca i64 1" [top.cpp:89]   --->   Operation 50 'alloca' 'A_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%A_24 = alloca i64 1" [top.cpp:89]   --->   Operation 51 'alloca' 'A_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%A_25 = alloca i64 1" [top.cpp:89]   --->   Operation 52 'alloca' 'A_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%A_26 = alloca i64 1" [top.cpp:89]   --->   Operation 53 'alloca' 'A_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%A_27 = alloca i64 1" [top.cpp:89]   --->   Operation 54 'alloca' 'A_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%A_28 = alloca i64 1" [top.cpp:89]   --->   Operation 55 'alloca' 'A_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%A_29 = alloca i64 1" [top.cpp:89]   --->   Operation 56 'alloca' 'A_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%A_30 = alloca i64 1" [top.cpp:89]   --->   Operation 57 'alloca' 'A_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%A_31 = alloca i64 1" [top.cpp:89]   --->   Operation 58 'alloca' 'A_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%A_32 = alloca i64 1" [top.cpp:89]   --->   Operation 59 'alloca' 'A_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%C_1 = alloca i64 1" [top.cpp:90]   --->   Operation 60 'alloca' 'C_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%C_2 = alloca i64 1" [top.cpp:90]   --->   Operation 61 'alloca' 'C_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%C_3 = alloca i64 1" [top.cpp:90]   --->   Operation 62 'alloca' 'C_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%C_4 = alloca i64 1" [top.cpp:90]   --->   Operation 63 'alloca' 'C_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%C_5 = alloca i64 1" [top.cpp:90]   --->   Operation 64 'alloca' 'C_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%C_6 = alloca i64 1" [top.cpp:90]   --->   Operation 65 'alloca' 'C_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%C_7 = alloca i64 1" [top.cpp:90]   --->   Operation 66 'alloca' 'C_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%C_8 = alloca i64 1" [top.cpp:90]   --->   Operation 67 'alloca' 'C_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%C_9 = alloca i64 1" [top.cpp:90]   --->   Operation 68 'alloca' 'C_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%C_10 = alloca i64 1" [top.cpp:90]   --->   Operation 69 'alloca' 'C_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%C_11 = alloca i64 1" [top.cpp:90]   --->   Operation 70 'alloca' 'C_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%C_12 = alloca i64 1" [top.cpp:90]   --->   Operation 71 'alloca' 'C_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%C_13 = alloca i64 1" [top.cpp:90]   --->   Operation 72 'alloca' 'C_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%C_14 = alloca i64 1" [top.cpp:90]   --->   Operation 73 'alloca' 'C_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%C_15 = alloca i64 1" [top.cpp:90]   --->   Operation 74 'alloca' 'C_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%C_16 = alloca i64 1" [top.cpp:90]   --->   Operation 75 'alloca' 'C_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%C_17 = alloca i64 1" [top.cpp:90]   --->   Operation 76 'alloca' 'C_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%C_18 = alloca i64 1" [top.cpp:90]   --->   Operation 77 'alloca' 'C_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%C_19 = alloca i64 1" [top.cpp:90]   --->   Operation 78 'alloca' 'C_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%C_20 = alloca i64 1" [top.cpp:90]   --->   Operation 79 'alloca' 'C_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%C_21 = alloca i64 1" [top.cpp:90]   --->   Operation 80 'alloca' 'C_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%C_22 = alloca i64 1" [top.cpp:90]   --->   Operation 81 'alloca' 'C_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%C_23 = alloca i64 1" [top.cpp:90]   --->   Operation 82 'alloca' 'C_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%C_24 = alloca i64 1" [top.cpp:90]   --->   Operation 83 'alloca' 'C_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%C_25 = alloca i64 1" [top.cpp:90]   --->   Operation 84 'alloca' 'C_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%C_26 = alloca i64 1" [top.cpp:90]   --->   Operation 85 'alloca' 'C_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%C_27 = alloca i64 1" [top.cpp:90]   --->   Operation 86 'alloca' 'C_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%C_28 = alloca i64 1" [top.cpp:90]   --->   Operation 87 'alloca' 'C_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%C_29 = alloca i64 1" [top.cpp:90]   --->   Operation 88 'alloca' 'C_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%C_30 = alloca i64 1" [top.cpp:90]   --->   Operation 89 'alloca' 'C_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%C_31 = alloca i64 1" [top.cpp:90]   --->   Operation 90 'alloca' 'C_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%C_32 = alloca i64 1" [top.cpp:90]   --->   Operation 91 'alloca' 'C_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = alloca i64 1" [top.cpp:91]   --->   Operation 92 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_1 = alloca i64 1" [top.cpp:91]   --->   Operation 93 'alloca' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2 = alloca i64 1" [top.cpp:91]   --->   Operation 94 'alloca' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_3 = alloca i64 1" [top.cpp:91]   --->   Operation 95 'alloca' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_4 = alloca i64 1" [top.cpp:91]   --->   Operation 96 'alloca' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_5 = alloca i64 1" [top.cpp:91]   --->   Operation 97 'alloca' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_6 = alloca i64 1" [top.cpp:91]   --->   Operation 98 'alloca' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_7 = alloca i64 1" [top.cpp:91]   --->   Operation 99 'alloca' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_8 = alloca i64 1" [top.cpp:91]   --->   Operation 100 'alloca' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_9 = alloca i64 1" [top.cpp:91]   --->   Operation 101 'alloca' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_10 = alloca i64 1" [top.cpp:91]   --->   Operation 102 'alloca' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_11 = alloca i64 1" [top.cpp:91]   --->   Operation 103 'alloca' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_12 = alloca i64 1" [top.cpp:91]   --->   Operation 104 'alloca' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_13 = alloca i64 1" [top.cpp:91]   --->   Operation 105 'alloca' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_14 = alloca i64 1" [top.cpp:91]   --->   Operation 106 'alloca' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_15 = alloca i64 1" [top.cpp:91]   --->   Operation 107 'alloca' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_16 = alloca i64 1" [top.cpp:91]   --->   Operation 108 'alloca' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_17 = alloca i64 1" [top.cpp:91]   --->   Operation 109 'alloca' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_18 = alloca i64 1" [top.cpp:91]   --->   Operation 110 'alloca' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_19 = alloca i64 1" [top.cpp:91]   --->   Operation 111 'alloca' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_20 = alloca i64 1" [top.cpp:91]   --->   Operation 112 'alloca' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_21 = alloca i64 1" [top.cpp:91]   --->   Operation 113 'alloca' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_22 = alloca i64 1" [top.cpp:91]   --->   Operation 114 'alloca' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_23 = alloca i64 1" [top.cpp:91]   --->   Operation 115 'alloca' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_24 = alloca i64 1" [top.cpp:91]   --->   Operation 116 'alloca' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_25 = alloca i64 1" [top.cpp:91]   --->   Operation 117 'alloca' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_26 = alloca i64 1" [top.cpp:91]   --->   Operation 118 'alloca' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_27 = alloca i64 1" [top.cpp:91]   --->   Operation 119 'alloca' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_28 = alloca i64 1" [top.cpp:91]   --->   Operation 120 'alloca' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_29 = alloca i64 1" [top.cpp:91]   --->   Operation 121 'alloca' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_30 = alloca i64 1" [top.cpp:91]   --->   Operation 122 'alloca' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_31 = alloca i64 1" [top.cpp:91]   --->   Operation 123 'alloca' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%col_sums = alloca i64 1" [top.cpp:92]   --->   Operation 124 'alloca' 'col_sums' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%col_sums_1 = alloca i64 1" [top.cpp:92]   --->   Operation 125 'alloca' 'col_sums_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%col_sums_2 = alloca i64 1" [top.cpp:92]   --->   Operation 126 'alloca' 'col_sums_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%col_sums_3 = alloca i64 1" [top.cpp:92]   --->   Operation 127 'alloca' 'col_sums_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%col_sums_4 = alloca i64 1" [top.cpp:92]   --->   Operation 128 'alloca' 'col_sums_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%col_sums_5 = alloca i64 1" [top.cpp:92]   --->   Operation 129 'alloca' 'col_sums_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%col_sums_6 = alloca i64 1" [top.cpp:92]   --->   Operation 130 'alloca' 'col_sums_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%col_sums_7 = alloca i64 1" [top.cpp:92]   --->   Operation 131 'alloca' 'col_sums_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%col_sums_8 = alloca i64 1" [top.cpp:92]   --->   Operation 132 'alloca' 'col_sums_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%col_sums_9 = alloca i64 1" [top.cpp:92]   --->   Operation 133 'alloca' 'col_sums_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%col_sums_10 = alloca i64 1" [top.cpp:92]   --->   Operation 134 'alloca' 'col_sums_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%col_sums_11 = alloca i64 1" [top.cpp:92]   --->   Operation 135 'alloca' 'col_sums_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%col_sums_12 = alloca i64 1" [top.cpp:92]   --->   Operation 136 'alloca' 'col_sums_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%col_sums_13 = alloca i64 1" [top.cpp:92]   --->   Operation 137 'alloca' 'col_sums_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%col_sums_14 = alloca i64 1" [top.cpp:92]   --->   Operation 138 'alloca' 'col_sums_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%col_sums_15 = alloca i64 1" [top.cpp:92]   --->   Operation 139 'alloca' 'col_sums_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 140 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_104_1, i24 %col_sums_15, i24 %col_sums_14, i24 %col_sums_13, i24 %col_sums_12, i24 %col_sums_11, i24 %col_sums_10, i24 %col_sums_9, i24 %col_sums_8, i24 %col_sums_7, i24 %col_sums_6, i24 %col_sums_5, i24 %col_sums_4, i24 %col_sums_3, i24 %col_sums_2, i24 %col_sums_1, i24 %col_sums"   --->   Operation 140 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 141 [1/1] (0.48ns)   --->   "%store_ln152 = store i7 0, i7 %j" [top.cpp:152]   --->   Operation 141 'store' 'store_ln152' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 142 [1/1] (1.00ns)   --->   "%C_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C_DRAM"   --->   Operation 142 'read' 'C_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 143 [1/1] (1.00ns)   --->   "%A_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_DRAM"   --->   Operation 143 'read' 'A_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 144 [1/2] (1.87ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_104_1, i24 %col_sums_15, i24 %col_sums_14, i24 %col_sums_13, i24 %col_sums_12, i24 %col_sums_11, i24 %col_sums_10, i24 %col_sums_9, i24 %col_sums_8, i24 %col_sums_7, i24 %col_sums_6, i24 %col_sums_5, i24 %col_sums_4, i24 %col_sums_3, i24 %col_sums_2, i24 %col_sums_1, i24 %col_sums"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_DRAM_read, i32 2, i32 63" [top.cpp:110]   --->   Operation 145 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i62 %trunc_ln" [top.cpp:110]   --->   Operation 146 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln110" [top.cpp:110]   --->   Operation 147 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 149 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 149 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 150 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 151 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 151 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 152 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 152 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 153 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 153 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 154 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 155 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:110]   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 156 [2/2] (0.00ns)   --->   "%call_ln110 = call void @top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3, i32 %A, i62 %trunc_ln, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32" [top.cpp:110]   --->   Operation 156 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln110 = call void @top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3, i32 %A, i62 %trunc_ln, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32" [top.cpp:110]   --->   Operation 157 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 158 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Outline_VITIS_LOOP_118_4, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31"   --->   Operation 158 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Outline_VITIS_LOOP_118_4, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31"   --->   Operation 159 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 160 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %col_sums, i24 %col_sums_1, i24 %col_sums_2, i24 %col_sums_3, i24 %col_sums_4, i24 %col_sums_5, i24 %col_sums_6, i24 %col_sums_7, i24 %col_sums_8, i24 %col_sums_9, i24 %col_sums_10, i24 %col_sums_11, i24 %col_sums_12, i24 %col_sums_13, i24 %col_sums_14, i24 %col_sums_15"   --->   Operation 160 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%spectopmodule_ln82 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [top.cpp:82]   --->   Operation 161 'spectopmodule' 'spectopmodule_ln82' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_16, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_16, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_16, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_143_7_VITIS_LOOP_144_8, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %col_sums, i24 %col_sums_1, i24 %col_sums_2, i24 %col_sums_3, i24 %col_sums_4, i24 %col_sums_5, i24 %col_sums_6, i24 %col_sums_7, i24 %col_sums_8, i24 %col_sums_9, i24 %col_sums_10, i24 %col_sums_11, i24 %col_sums_12, i24 %col_sums_13, i24 %col_sums_14, i24 %col_sums_15"   --->   Operation 171 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln152 = br void %land.end49.i.i.i" [top.cpp:152]   --->   Operation 172 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%j_5 = load i7 %j" [top.cpp:152]   --->   Operation 173 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_5, i32 6" [top.cpp:152]   --->   Operation 174 'bitselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %tmp_488, void %land.end49.i.i.i.split, void %VITIS_LOOP_164_11" [top.cpp:152]   --->   Operation 175 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln152 = trunc i7 %j_5" [top.cpp:152]   --->   Operation 176 'trunc' 'trunc_ln152' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %j_5, i32 4, i32 5" [top.cpp:152]   --->   Operation 177 'partselect' 'lshr_ln7' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i2 %lshr_ln7" [top.cpp:152]   --->   Operation 178 'zext' 'zext_ln152' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 179 'getelementptr' 'col_sums_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 180 'getelementptr' 'col_sums_2_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 181 'getelementptr' 'col_sums_4_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 182 'getelementptr' 'col_sums_6_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 183 'getelementptr' 'col_sums_8_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 184 'getelementptr' 'col_sums_10_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 185 'getelementptr' 'col_sums_12_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 186 'getelementptr' 'col_sums_14_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 187 [2/2] (0.79ns)   --->   "%col_sums_load = load i2 %col_sums_addr" [top.cpp:154]   --->   Operation 187 'load' 'col_sums_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 188 [2/2] (0.79ns)   --->   "%col_sums_2_load = load i2 %col_sums_2_addr" [top.cpp:154]   --->   Operation 188 'load' 'col_sums_2_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 189 [2/2] (0.79ns)   --->   "%col_sums_4_load = load i2 %col_sums_4_addr" [top.cpp:154]   --->   Operation 189 'load' 'col_sums_4_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 190 [2/2] (0.79ns)   --->   "%col_sums_6_load = load i2 %col_sums_6_addr" [top.cpp:154]   --->   Operation 190 'load' 'col_sums_6_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 191 [2/2] (0.79ns)   --->   "%col_sums_8_load = load i2 %col_sums_8_addr" [top.cpp:154]   --->   Operation 191 'load' 'col_sums_8_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 192 [2/2] (0.79ns)   --->   "%col_sums_10_load = load i2 %col_sums_10_addr" [top.cpp:154]   --->   Operation 192 'load' 'col_sums_10_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 193 [2/2] (0.79ns)   --->   "%col_sums_12_load = load i2 %col_sums_12_addr" [top.cpp:154]   --->   Operation 193 'load' 'col_sums_12_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 194 [2/2] (0.79ns)   --->   "%col_sums_14_load = load i2 %col_sums_14_addr" [top.cpp:154]   --->   Operation 194 'load' 'col_sums_14_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 195 'getelementptr' 'col_sums_1_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 196 'getelementptr' 'col_sums_3_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 197 'getelementptr' 'col_sums_5_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 198 'getelementptr' 'col_sums_7_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 199 'getelementptr' 'col_sums_9_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 200 'getelementptr' 'col_sums_11_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 201 'getelementptr' 'col_sums_13_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln152" [top.cpp:154]   --->   Operation 202 'getelementptr' 'col_sums_15_addr' <Predicate = (!tmp_488)> <Delay = 0.00>
ST_17 : Operation 203 [2/2] (0.79ns)   --->   "%col_sums_1_load = load i2 %col_sums_1_addr" [top.cpp:154]   --->   Operation 203 'load' 'col_sums_1_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 204 [2/2] (0.79ns)   --->   "%col_sums_3_load = load i2 %col_sums_3_addr" [top.cpp:154]   --->   Operation 204 'load' 'col_sums_3_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 205 [2/2] (0.79ns)   --->   "%col_sums_5_load = load i2 %col_sums_5_addr" [top.cpp:154]   --->   Operation 205 'load' 'col_sums_5_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 206 [2/2] (0.79ns)   --->   "%col_sums_7_load = load i2 %col_sums_7_addr" [top.cpp:154]   --->   Operation 206 'load' 'col_sums_7_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 207 [2/2] (0.79ns)   --->   "%col_sums_9_load = load i2 %col_sums_9_addr" [top.cpp:154]   --->   Operation 207 'load' 'col_sums_9_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 208 [2/2] (0.79ns)   --->   "%col_sums_11_load = load i2 %col_sums_11_addr" [top.cpp:154]   --->   Operation 208 'load' 'col_sums_11_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 209 [2/2] (0.79ns)   --->   "%col_sums_13_load = load i2 %col_sums_13_addr" [top.cpp:154]   --->   Operation 209 'load' 'col_sums_13_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 210 [2/2] (0.79ns)   --->   "%col_sums_15_load = load i2 %col_sums_15_addr" [top.cpp:154]   --->   Operation 210 'load' 'col_sums_15_load' <Predicate = (!tmp_488)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_17 : Operation 211 [1/1] (0.89ns)   --->   "%add_ln152 = add i7 %j_5, i7 2" [top.cpp:152]   --->   Operation 211 'add' 'add_ln152' <Predicate = (!tmp_488)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (0.48ns)   --->   "%store_ln152 = store i7 %add_ln152, i7 %j" [top.cpp:152]   --->   Operation 212 'store' 'store_ln152' <Predicate = (!tmp_488)> <Delay = 0.48>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %C_DRAM_read, i32 2, i32 63" [top.cpp:164]   --->   Operation 213 'partselect' 'trunc_ln4' <Predicate = (tmp_488)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln164 = sext i62 %trunc_ln4" [top.cpp:164]   --->   Operation 214 'sext' 'sext_ln164' <Predicate = (tmp_488)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln164" [top.cpp:164]   --->   Operation 215 'getelementptr' 'C_addr' <Predicate = (tmp_488)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (7.30ns)   --->   "%empty_34 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %C_addr, i64 16384" [top.cpp:164]   --->   Operation 216 'writereq' 'empty_34' <Predicate = (tmp_488)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.64>
ST_18 : Operation 217 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_load = load i2 %col_sums_addr" [top.cpp:154]   --->   Operation 217 'load' 'col_sums_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 218 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_2_load = load i2 %col_sums_2_addr" [top.cpp:154]   --->   Operation 218 'load' 'col_sums_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 219 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_4_load = load i2 %col_sums_4_addr" [top.cpp:154]   --->   Operation 219 'load' 'col_sums_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 220 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_6_load = load i2 %col_sums_6_addr" [top.cpp:154]   --->   Operation 220 'load' 'col_sums_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 221 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_8_load = load i2 %col_sums_8_addr" [top.cpp:154]   --->   Operation 221 'load' 'col_sums_8_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 222 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_10_load = load i2 %col_sums_10_addr" [top.cpp:154]   --->   Operation 222 'load' 'col_sums_10_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 223 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_12_load = load i2 %col_sums_12_addr" [top.cpp:154]   --->   Operation 223 'load' 'col_sums_12_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 224 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_14_load = load i2 %col_sums_14_addr" [top.cpp:154]   --->   Operation 224 'load' 'col_sums_14_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 225 [1/1] (0.83ns)   --->   "%tmp_114 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i4, i4 0, i24 %col_sums_load, i4 2, i24 %col_sums_2_load, i4 4, i24 %col_sums_4_load, i4 6, i24 %col_sums_6_load, i4 8, i24 %col_sums_8_load, i4 10, i24 %col_sums_10_load, i4 12, i24 %col_sums_12_load, i4 14, i24 %col_sums_14_load, i24 0, i4 %trunc_ln152" [top.cpp:154]   --->   Operation 225 'sparsemux' 'tmp_114' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_114, i14 0" [top.cpp:154]   --->   Operation 226 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_489 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_114, i32 23" [top.cpp:154]   --->   Operation 227 'bitselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (1.22ns)   --->   "%sub_ln154 = sub i38 0, i38 %shl_ln1" [top.cpp:154]   --->   Operation 228 'sub' 'sub_ln154' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln154, i32 22, i32 37" [top.cpp:154]   --->   Operation 229 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i16 %tmp_s" [top.cpp:154]   --->   Operation 230 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (1.01ns)   --->   "%sub_ln154_1 = sub i17 0, i17 %zext_ln154" [top.cpp:154]   --->   Operation 231 'sub' 'sub_ln154_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %tmp_114, i32 8, i32 23" [top.cpp:154]   --->   Operation 232 'partselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i16 %tmp_368" [top.cpp:154]   --->   Operation 233 'zext' 'zext_ln154_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_489, i17 %sub_ln154_1, i17 %zext_ln154_1" [top.cpp:154]   --->   Operation 234 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 235 [2/2] (1.35ns)   --->   "%call_ln152 = call void @top_kernel_Pipeline_VITIS_LOOP_156_10, i2 %lshr_ln7, i24 %C_1, i24 %C_3, i24 %C_5, i24 %C_7, i24 %C_9, i24 %C_11, i24 %C_13, i24 %C_15, i24 %C_17, i24 %C_19, i24 %C_21, i24 %C_23, i24 %C_25, i24 %C_27, i24 %C_29, i24 %C_31, i24 %tmp, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i4 %trunc_ln152, i17 %scale" [top.cpp:152]   --->   Operation 235 'call' 'call_ln152' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 236 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_1_load = load i2 %col_sums_1_addr" [top.cpp:154]   --->   Operation 236 'load' 'col_sums_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 237 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_3_load = load i2 %col_sums_3_addr" [top.cpp:154]   --->   Operation 237 'load' 'col_sums_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 238 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_5_load = load i2 %col_sums_5_addr" [top.cpp:154]   --->   Operation 238 'load' 'col_sums_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 239 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_7_load = load i2 %col_sums_7_addr" [top.cpp:154]   --->   Operation 239 'load' 'col_sums_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 240 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_9_load = load i2 %col_sums_9_addr" [top.cpp:154]   --->   Operation 240 'load' 'col_sums_9_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 241 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_11_load = load i2 %col_sums_11_addr" [top.cpp:154]   --->   Operation 241 'load' 'col_sums_11_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 242 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_13_load = load i2 %col_sums_13_addr" [top.cpp:154]   --->   Operation 242 'load' 'col_sums_13_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 243 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_15_load = load i2 %col_sums_15_addr" [top.cpp:154]   --->   Operation 243 'load' 'col_sums_15_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_18 : Operation 244 [1/1] (0.83ns)   --->   "%tmp_328 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i4, i4 0, i24 %col_sums_1_load, i4 2, i24 %col_sums_3_load, i4 4, i24 %col_sums_5_load, i4 6, i24 %col_sums_7_load, i4 8, i24 %col_sums_9_load, i4 10, i24 %col_sums_11_load, i4 12, i24 %col_sums_13_load, i4 14, i24 %col_sums_15_load, i24 0, i4 %trunc_ln152" [top.cpp:154]   --->   Operation 244 'sparsemux' 'tmp_328' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln154_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_328, i14 0" [top.cpp:154]   --->   Operation 245 'bitconcatenate' 'shl_ln154_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_328, i32 23" [top.cpp:154]   --->   Operation 246 'bitselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (1.22ns)   --->   "%sub_ln154_2 = sub i38 0, i38 %shl_ln154_1" [top.cpp:154]   --->   Operation 247 'sub' 'sub_ln154_2' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln154_2, i32 22, i32 37" [top.cpp:154]   --->   Operation 248 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln154_2 = zext i16 %tmp_369" [top.cpp:154]   --->   Operation 249 'zext' 'zext_ln154_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (1.01ns)   --->   "%sub_ln154_3 = sub i17 0, i17 %zext_ln154_2" [top.cpp:154]   --->   Operation 250 'sub' 'sub_ln154_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_370 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %tmp_328, i32 8, i32 23" [top.cpp:154]   --->   Operation 251 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln154_3 = zext i16 %tmp_370" [top.cpp:154]   --->   Operation 252 'zext' 'zext_ln154_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 253 [1/1] (0.42ns)   --->   "%scale_1 = select i1 %tmp_490, i17 %sub_ln154_3, i17 %zext_ln154_3" [top.cpp:154]   --->   Operation 253 'select' 'scale_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 254 [2/2] (1.35ns)   --->   "%call_ln152 = call void @top_kernel_Pipeline_VITIS_LOOP_156_103, i2 %lshr_ln7, i24 %C_2, i24 %C_4, i24 %C_6, i24 %C_8, i24 %C_10, i24 %C_12, i24 %C_14, i24 %C_16, i24 %C_18, i24 %C_20, i24 %C_22, i24 %C_24, i24 %C_26, i24 %C_28, i24 %C_30, i24 %C_32, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i4 %trunc_ln152, i17 %scale_1" [top.cpp:152]   --->   Operation 254 'call' 'call_ln152' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%speclooptripcount_ln152 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [top.cpp:152]   --->   Operation 255 'speclooptripcount' 'speclooptripcount_ln152' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [top.cpp:152]   --->   Operation 256 'specloopname' 'specloopname_ln152' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 257 [1/2] (0.00ns)   --->   "%call_ln152 = call void @top_kernel_Pipeline_VITIS_LOOP_156_10, i2 %lshr_ln7, i24 %C_1, i24 %C_3, i24 %C_5, i24 %C_7, i24 %C_9, i24 %C_11, i24 %C_13, i24 %C_15, i24 %C_17, i24 %C_19, i24 %C_21, i24 %C_23, i24 %C_25, i24 %C_27, i24 %C_29, i24 %C_31, i24 %tmp, i24 %tmp_2, i24 %tmp_4, i24 %tmp_6, i24 %tmp_8, i24 %tmp_10, i24 %tmp_12, i24 %tmp_14, i24 %tmp_16, i24 %tmp_18, i24 %tmp_20, i24 %tmp_22, i24 %tmp_24, i24 %tmp_26, i24 %tmp_28, i24 %tmp_30, i4 %trunc_ln152, i17 %scale" [top.cpp:152]   --->   Operation 257 'call' 'call_ln152' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 258 [1/2] (0.00ns)   --->   "%call_ln152 = call void @top_kernel_Pipeline_VITIS_LOOP_156_103, i2 %lshr_ln7, i24 %C_2, i24 %C_4, i24 %C_6, i24 %C_8, i24 %C_10, i24 %C_12, i24 %C_14, i24 %C_16, i24 %C_18, i24 %C_20, i24 %C_22, i24 %C_24, i24 %C_26, i24 %C_28, i24 %C_30, i24 %C_32, i24 %tmp_1, i24 %tmp_3, i24 %tmp_5, i24 %tmp_7, i24 %tmp_9, i24 %tmp_11, i24 %tmp_13, i24 %tmp_15, i24 %tmp_17, i24 %tmp_19, i24 %tmp_21, i24 %tmp_23, i24 %tmp_25, i24 %tmp_27, i24 %tmp_29, i24 %tmp_31, i4 %trunc_ln152, i17 %scale_1" [top.cpp:152]   --->   Operation 258 'call' 'call_ln152' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln152 = br void %land.end49.i.i.i" [top.cpp:152]   --->   Operation 259 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 0.00>
ST_20 : Operation 260 [2/2] (0.00ns)   --->   "%call_ln164 = call void @top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12, i32 %C, i62 %trunc_ln4, i24 %C_1, i24 %C_2, i24 %C_3, i24 %C_4, i24 %C_5, i24 %C_6, i24 %C_7, i24 %C_8, i24 %C_9, i24 %C_10, i24 %C_11, i24 %C_12, i24 %C_13, i24 %C_14, i24 %C_15, i24 %C_16, i24 %C_17, i24 %C_18, i24 %C_19, i24 %C_20, i24 %C_21, i24 %C_22, i24 %C_23, i24 %C_24, i24 %C_25, i24 %C_26, i24 %C_27, i24 %C_28, i24 %C_29, i24 %C_30, i24 %C_31, i24 %C_32" [top.cpp:164]   --->   Operation 260 'call' 'call_ln164' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 18> <Delay = 0.00>
ST_21 : Operation 261 [1/2] (0.00ns)   --->   "%call_ln164 = call void @top_kernel_Pipeline_VITIS_LOOP_164_11_VITIS_LOOP_165_12, i32 %C, i62 %trunc_ln4, i24 %C_1, i24 %C_2, i24 %C_3, i24 %C_4, i24 %C_5, i24 %C_6, i24 %C_7, i24 %C_8, i24 %C_9, i24 %C_10, i24 %C_11, i24 %C_12, i24 %C_13, i24 %C_14, i24 %C_15, i24 %C_16, i24 %C_17, i24 %C_18, i24 %C_19, i24 %C_20, i24 %C_21, i24 %C_22, i24 %C_23, i24 %C_24, i24 %C_25, i24 %C_26, i24 %C_27, i24 %C_28, i24 %C_29, i24 %C_30, i24 %C_31, i24 %C_32" [top.cpp:164]   --->   Operation 261 'call' 'call_ln164' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 262 [5/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:170]   --->   Operation 262 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 263 [4/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:170]   --->   Operation 263 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 264 [3/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:170]   --->   Operation 264 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 265 [2/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:170]   --->   Operation 265 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 266 [1/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:170]   --->   Operation 266 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 267 [1/1] (0.00ns)   --->   "%ret_ln170 = ret" [top.cpp:170]   --->   Operation 267 'ret' 'ret_ln170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 7 bit ('j', top.cpp:152) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln152', top.cpp:152) of constant 0 on local variable 'j', top.cpp:152 [138]  (0.489 ns)

 <State 2>: 1.875ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'top_kernel_Pipeline_VITIS_LOOP_104_1' [130]  (1.875 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('A_addr', top.cpp:110) [133]  (0.000 ns)
	bus request operation ('empty', top.cpp:110) on port 'A' (top.cpp:110) [134]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:110) on port 'A' (top.cpp:110) [134]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:110) on port 'A' (top.cpp:110) [134]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:110) on port 'A' (top.cpp:110) [134]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:110) on port 'A' (top.cpp:110) [134]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:110) on port 'A' (top.cpp:110) [134]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:110) on port 'A' (top.cpp:110) [134]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:110) on port 'A' (top.cpp:110) [134]  (7.300 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 7.300ns
The critical path consists of the following:
	'load' operation 7 bit ('j', top.cpp:152) on local variable 'j', top.cpp:152 [141]  (0.000 ns)
	bus request operation ('empty_34', top.cpp:164) on port 'C' (top.cpp:164) [211]  (7.300 ns)

 <State 18>: 5.646ns
The critical path consists of the following:
	'load' operation 24 bit ('col_sums_load', top.cpp:154) on array 'col_sums', top.cpp:92 [158]  (0.790 ns)
	'sparsemux' operation 24 bit ('tmp_114', top.cpp:154) [166]  (0.837 ns)
	'sub' operation 38 bit ('sub_ln154', top.cpp:154) [169]  (1.227 ns)
	'sub' operation 17 bit ('sub_ln154_1', top.cpp:154) [172]  (1.016 ns)
	'select' operation 17 bit ('scale', top.cpp:154) [175]  (0.425 ns)
	'call' operation 0 bit ('call_ln152', top.cpp:152) to 'top_kernel_Pipeline_VITIS_LOOP_156_10' [176]  (1.352 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', top.cpp:170) on port 'C' (top.cpp:170) [213]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', top.cpp:170) on port 'C' (top.cpp:170) [213]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', top.cpp:170) on port 'C' (top.cpp:170) [213]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', top.cpp:170) on port 'C' (top.cpp:170) [213]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', top.cpp:170) on port 'C' (top.cpp:170) [213]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
