Assembler report for DE1_SoC_Computer
Thu May 02 11:41:04 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer_time_limited.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Thu May 02 11:41:04 2019 ;
; Revision Name         ; DE1_SoC_Computer                      ;
; Top-level Entity Name ; DE1_SoC_Computer                      ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEMA5F31C6                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+--------------------------------------------------------+
; Assembler Encrypted IP Cores Summary                   ;
+--------+-------------------------------+---------------+
; Vendor ; IP Core Name                  ; License Type  ;
+--------+-------------------------------+---------------+
; Altera ; Nios II Processor (6AF7 00A2) ; OpenCore Plus ;
; Altera ; Signal Tap (6AF7 BCE1)        ; Licensed      ;
; Altera ; Signal Tap (6AF7 BCEC)        ; Licensed      ;
+--------+-------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------+
; C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer_time_limited.sof ;
+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer_time_limited.sof ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                                ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Device         ; 5CSEMA5F31C6                                                                                                                           ;
; JTAG usercode  ; 0x0AD8D683                                                                                                                             ;
; Checksum       ; 0x0AD8D683                                                                                                                             ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu May 02 11:40:15 2019
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115030): Assembler is generating device programming files
Info (115017): Design contains a time-limited core -- only a single, time-limited programming file can be generated
Warning (210042): Can't convert time-limited SOF into POF, HEX File, TTF, or RBF
Info (210040): SRAM Object File C:/intelFPGA_lite/16.1/University_Program/Computer_Systems/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer_time_limited.sof contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x6AF7, Product: 0x00A2
Warning (11713): The configuration of the Hard Processor Subsystem (HPS) within this design has changed.
The Preloader software that initializes the HPS requires an update.
Using hps_isw_handoff/Computer_System_ARM_A9_HPS/, run the Preloader Support Package Generator to update your Preloader software
Info: Quartus Prime Assembler was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5350 megabytes
    Info: Processing ended: Thu May 02 11:41:05 2019
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:00:43


