<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" "http://www.w3.org/TR/REC-html40/loose.dtd">
<html><body><div id="job">
<h2 id="title-113123417">Sr. CAD Engineer â€“ Circuit simulation &amp; co-simulation flow &amp; methodology </h2>
<ul class="sosumi">
<li>Job Number: 113123417</li>
<li title="Austin, Texas, United States">Austin, Texas, United States</li>
<li>Posted: Oct. 6, 2017</li>
<li>Weekly Hours: 40.00</li>
</ul>
<h3>Job Summary</h3>
<p class="preline">As a senior member of our CAD team, you will architect, develop, maintain and enhance design and simulation flows and methodology for digital/mixed-signal/analog transistor level circuit simulations, and Spice/Verilog co-simulations.</p>
<div class="callout">
<h3>Key Qualifications</h3>
<ul class="square">
<li>Typically requires 5+ years of industry experience in circuit design flows and/or related CAD/automation support areas involving various technology nodes and tapeout.</li>
<li>Proficiency with SPICE and digital simulators, including Spectre/APS/XPS, AFS(BDA), Hspice, NCSim, XA, irun, VCS etc. Deep knowledge on DC/Transient, Cross corner PVT, Aging/Reliablity analysis, Monte Carlo simulations, and AMS designer. Strong ability to solve simulation accuracy and speed issues. </li>
<li> Experience in evaluating simulation-related CAD tool/product applications, and driving EDA vendors to meet design requirements. Understanding of behavioral models and hardware description languages for circuits, Verilog, Verilog-AMS, and SystemVerilog. Strong ability to debug and solve digital/analog co-simulation issues. Experience in clock network simulation and analysis.</li>
<li> Knowledge of PDK and spice models qualification.</li>
<li>Very efficient programming skills in languages like: Perl, Python, TCL, Shell, C/C++, etc. </li>
<li>Ability to provide automations for rapid and dynamic design needs.</li>
<li>Candidate should be a team player with good written and verbal communication skills, and able to work with cross-functional teams.</li>
<li>Experience in the following areas would be a plus: Virtuoso, ADE, Layout, LVS/DRC, pcells, and extraction; irun, ncsim, ncvlog; Transistor level static timing and EMIR analysis; Circuit and physical design knowledge; Perforce, flow regressions</li>
</ul>
</div>
<h3>Description</h3>
<p class="preline">The role requires the candidate to work with different technology nodes and provide flows/methodologies for the different tool sets.
 Working in a small CAD team, you will be interfacing with the digital/mix-signal/analog circuit design, layout team, technology team, clock team, and 3rd party EDA tool vendors to drive and coordinate effort of developing, validating, and bringing up transistor level circuit design environment and flows, enhancing custom checks and data generation.
</p>
<h3>Education</h3>
<p class="preline">MS / PhD preferred in a technical discipline.</p>
</div></body></html>
