Not Released or Kitted
None
None

Innovus
Innovus
Digital IC Design

Voltus
Voltus
Digital IC Design

Palladium Z1
Palladium Z1
Functional Verification

Accelerated Verification IP
VIP Catalog
Functional Verification

High Level Synthesis
High Level Synthesis
Functional Verification

Xcelium
Xcelium
Functional Verification

OrCAD Library Builder
OrCAD
Silicon-Package-Board Co-Design

OrCAD Documentation Editor
OrCAD
Silicon-Package-Board Co-Design

vManager
vManager
Functional Verification

Allegro EDM
Allegro EDM
Silicon-Package-Board Co-Design

Voltus-Fi
Voltus-Fi
Digital IC Design

Incisive Simulation
Incisive Simulation
Functional Verification

Tempus
Tempus
Digital IC Design

Palladium XP II
Palladium XP II
Functional Verification

HSV Question
HSV-Question
Functional Verification

Variability Analysis
Variability Analysis
Design for Manufacturing

UltraSim
UltraSim
Custom IC Design

Palladium XP
Palladium XP
Functional Verification

ESL Verification
ESL Verification
Functional Verification

C-to-Silicon Compiler
C-to-Silicon Compiler
Functional Verification

Virtuoso Power System
Virtuoso Power System
Digital IC Design

Rapid Prototyping
Rapid Prototyping
Functional Verification

Memory Model
Memory Model
Verification IP

Design IP
Design IP
Design IP

Sigrity Power and Signal Integrity
Sigrity Power and Signal Integrity
Silicon-Package-Board Co-Design

Cadence SiP Digital
Cadence SiP Digital
Silicon-Package-Board Co-Design

Cadence SiP RF
Cadence SiP RF
Silicon-Package-Board Co-Design

Cadence Space-based Router
Cadence Space-based Router
Design for Manufacturing

Chip Assembly Router
Chip Assembly Router
Custom IC Design

Virtuoso Layout Suite
Virtuoso Layout Suite
Custom IC Design

Chip I/O Planner
Chip I/O Planner
Silicon-Package-Board Co-Design

Chip Planning Solutions
Chip Planning Solutions
Design IP

Conformal Constraint Designer
Conformal Constraint Designer
Digital IC Design

Conformal ECO Designer
Conformal ECO Designer
Digital IC Design

Conformal Equivalency Checker
Conformal Equivalency Checker
Digital IC Design

Conformal Low Power
Conformal Low Power
Digital IC Design

Diva
Diva
Design for Manufacturing

Dracula
Dracula
Design for Manufacturing

Encounter Digital Implementation
Encounter Digital Implementation
Digital IC Design

Encounter Power System
Encounter Power System
Digital IC Design

Encounter Test
Encounter Test
Digital IC Design

Encounter Timing System
Encounter Timing System
Digital IC Design

HDL-ICE
HDL-ICE
Functional Verification

Incisive Manager
Incisive Manager
Functional Verification

Incisive Formal
Incisive Formal
Functional Verification

K2
K2
Design for Manufacturing

OrCAD Layout
OrCAD Layout
Silicon-Package-Board Co-Design

Palladium
Palladium
Functional Verification

PDK Automation System
PDK Automation System
Custom IC Design

Physical Verification System - PVS
Physical Verification System - PVS
Design for Manufacturing

FPGA System Planner
FPGA System Planner
Silicon-Package-Board Co-Design

QRC Extraction
QRC Extraction
Design for Manufacturing

RTL Compiler
RTL Compiler
Digital IC Design

Spectre
Spectre
Custom IC Design

Verification IP
Verification IP
Verification IP

Allegro AMS Simulator
Allegro AMS Simulator
Silicon-Package-Board Co-Design

Allegro Design Entry CIS
Allegro Design Entry CIS
Silicon-Package-Board Co-Design

Allegro Design Entry HDL
Allegro Design Entry HDL
Silicon-Package-Board Co-Design

Allegro Package Design
Allegro Package Design
Silicon-Package-Board Co-Design

Allegro PCB Editor
Allegro PCB Editor
Silicon-Package-Board Co-Design

Allegro PCB Router
Allegro PCB Router
Silicon-Package-Board Co-Design

Allegro PCB SI
Allegro PCB SI
Silicon-Package-Board Co-Design

Allegro System Architect
Allegro System Architect
Silicon-Package-Board Co-Design

AMS Designer
AMS Designer
Custom IC Design

Virtuoso Analog Design Environment
Virtuoso Analog Design Environment
Custom IC Design

Analog Work Bench
Analog Work Bench
Silicon-Package-Board Co-Design

OrCAD Designer
OrCAD Designer
Silicon-Package-Board Co-Design

Assura DRC/LVS
Assura DRC/LVS
Design for Manufacturing

Assura RCX
Assura RCX
Design for Manufacturing

Cadence Chip Optimizer
Cadence Chip Optimizer
Design for Manufacturing

Virtuoso Schematic Editor
Virtuoso Schematic Editor
Custom IC Design

Joules
Joules
Digital IC Design

Stratus HLS
Stratus HLS
Digital IC Design

EdaOnTap
EdaOnTap
Cadence Shared Tools

Internet Learning Series
Internet Learning Series
Cadence Shared Tools

Hosted: Chamber Infrastructure
Hosted: Chamber Infrastructure
Cadence Shared Tools

Hosted: Connectivity/Access
Hosted: Connectivity/Access
Cadence Shared Tools

Hosted: Technology/Methodology
Hosted: Technology/Methodology
Cadence Shared Tools

Hosted: Applications/Packages
Hosted: Applications/Packages
Cadence Shared Tools

Cadence Online Support
Cadence Online Support
Cadence Shared Tools

Allegro Design Workbench
Allegro Design Workbench
Silicon-Package-Board Co-Design

Indago Debug
Indago Debug
Functional Verification

Incisive Safety
Incisive Safety
Functional Verification

JasperGold Apps
JasperGold Apps
Functional Verification

Jasper IPK
Jasper IPK
Functional Verification

Quantus QRC Extraction
Quantus QRC Extraction
Design for Manufacturing

Virtuoso Characterization Suite
Virtuoso Characterization Suite
Custom IC Design

Perspec System Verifier
Perspec System Verifier
Functional Verification

Genus
Genus
Digital IC Design

Modus Test
Modus Test
Digital IC Design

OrCAD Engineering Data Management
OrCAD
Silicon-Package-Board Co-Design

