============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 25 2019  04:57:36 pm
  Module:                 FME_PIPE_6
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                 Pin                              Type          Fanout  Load Slew Delay Arrival   
                                                                        (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------------
(clock clock_name)                          launch                                            0 R 
U_crtl_estado_atual_reg[0]/CP                                                   0             0 R 
U_crtl_estado_atual_reg[0]/QN               HS65_LS_DFPRQNX18        1  13.0   36  +171     171 F 
g224132/A                                                                            +0     171   
g224132/Z                                   HS65_LS_CNIVX34          4  30.4   30   +33     204 R 
g4878/B                                                                              +0     205   
g4878/Z                                     HS65_LS_NAND2X43         1  22.9   28   +33     238 F 
g4877/A                                                                              +0     238   
g4877/Z                                     HS65_LS_BFX213           5 131.3   22   +56     294 F 
g4764/A                                                                              +0     294   
g4764/Z                                     HS65_LS_CNIVX124         5 101.6   26   +26     320 R 
g4745/A                                                                              +0     320   
g4745/Z                                     HS65_LS_IVX106           4  80.1   22   +27     348 F 
g4743/A                                                                              +0     348   
g4743/Z                                     HS65_LS_BFX213          12 166.0   25   +55     403 F 
g4742/A                                                                              +0     403   
g4742/Z                                     HS65_LS_BFX213          12 142.8   23   +55     458 F 
g4741/A                                                                              +0     458   
g4741/Z                                     HS65_LS_CNIVX124        14 112.3   28   +27     485 R 
g4739/A                                                                              +0     485   
g4739/Z                                     HS65_LS_IVX71           15 104.8   37   +39     524 F 
g4666/B                                                                              +0     524   
g4666/Z                                     HS65_LS_NAND2X14         1  12.4   37   +35     559 R 
g4282/B                                                                              +0     560   
g4282/Z                                     HS65_LS_NAND2X29        15  56.9   71   +64     624 F 
U_inter/linha[8][7] 
  g62808/A                                                                           +0     624   
  g62808/Z                                  HS65_LS_NAND2X7          2  12.1   62   +68     692 R 
  g58907/A                                                                           +0     692   
  g58907/Z                                  HS65_LS_NOR2AX6          1   4.9   52   +98     790 R 
  g65211/A                                                                           +0     790   
  g65211/Z                                  HS65_LS_XNOR2X18         3  25.0   52  +122     912 R 
  g54861/B                                                                           +0     912   
  g54861/Z                                  HS65_LS_NAND2X7          2  13.0   73   +73     985 F 
  g53894/A                                                                           +0     985   
  g53894/Z                                  HS65_LS_AOI12X17         2  12.9   59   +64    1050 R 
  g52731/B                                                                           +0    1050   
  g52731/Z                                  HS65_LS_OA12X27          2  15.6   29   +77    1126 R 
  g52038/B                                                                           +0    1126   
  g52038/Z                                  HS65_LS_OAI12X24         2  29.9   53   +44    1170 F 
  g51263/A0                                                                          +0    1170   
  g51263/CO                                 HS65_LS_FA1X27           3  20.8   38  +115    1285 F 
  g51087/D1                                                                          +0    1285   
  g51087/Z                                  HS65_LS_MUX21I1X18       1  10.8   36   +72    1357 F 
  PUs[28].U_F6_U_S12_add_41_16/A[11] 
    fopt437/A                                                                        +0    1358   
    fopt437/Z                               HS65_LS_CNIVX27          2  15.8   24   +28    1385 R 
    g441/A                                                                           +0    1385   
    g441/Z                                  HS65_LS_NAND2AX21        2  14.1   28   +58    1443 R 
    g386/C                                                                           +0    1443   
    g386/Z                                  HS65_LS_OAI12X24         1  15.2   36   +42    1486 F 
    g380/A                                                                           +0    1486   
    g380/Z                                  HS65_LS_NOR2X38          3  21.1   37   +43    1529 R 
    g442/B                                                                           +0    1529   
    g442/Z                                  HS65_LS_CBI4I1X21        1   9.2   40   +53    1582 F 
    g439/B                                                                           +0    1582   
    g439/Z                                  HS65_LSS_XNOR2X12        1   3.8   33   +70    1653 F 
  PUs[28].U_F6_U_S12_add_41_16/Z[13] 
  PUs[28].U_F6_U_p11_output_reg[13]/D  <<<  HS65_LS_DFPQX18                          +0    1653   
  PUs[28].U_F6_U_p11_output_reg[13]/CP      setup                               0   +91    1744 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)                          capture                                        1844 R 
                                            adjustments                            -100    1744   
--------------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl_estado_atual_reg[0]/CP
End-point    : U_inter/PUs[28].U_F6_U_p11_output_reg[13]/D
