<map id="Graphical Class Hierarchy" name="Graphical Class Hierarchy">
<area shape="rect" id="node1" href="$class_sampler___t_d_l.html" title="Given in input all the Taps of the TDL AsyncTaps_TDL the module samples just a BIT_SMP_TDL + BIT_SMP_..." alt="" coords="289,5,397,32"/>
<area shape="rect" id="node2" href="$class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html" title="This module basically manages the creation of a NUMBER_OF_TDL TDLs in parallel, with a NUM_TAP_TDL nu..." alt="" coords="475,35,737,61"/>
<area shape="rect" id="node3" href="$class_a_x_i4_stream___x_u_s___virtual_t_d_l.html" title="The entity of this module can be described by the following images:" alt="" coords="785,5,993,32"/>
<area shape="rect" id="node4" href="$classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html" title=" " alt="" coords="788,57,991,98"/>
<area shape="rect" id="node5" href="$class_simulated___tapped_delay_line.html" title="Being a module used just in simulation phase, we need to have CO_DELAY and O_DELAY that are the value..." alt="" coords="5,64,212,91"/>
<area shape="rect" id="node6" href="$class_x_u_s___tapped_delay_line___c_a_r_r_y8.html" title="In this module the structure of the overall TDL in both cases of SIM_VS_IMP = &quot;IMP&quot; and SIM_VS_IMP = ..." alt="" coords="260,57,427,98"/>
</map>
