[0x8514] instruction : push {fp, lr}  / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x0, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x20000000, LR = 0x8018, PC = 0x8514, CPSR = 0x400001d3 / modified register : ['sp']/ clock count : 3
[0x8518] instruction : add fp, sp, #4  / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x0, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8018, PC = 0x8518, CPSR = 0x400001d3 / modified register : ['fp']/ clock count : 1
[0x851c] instruction : sub sp, sp, #8  / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x0, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff8, LR = 0x8018, PC = 0x851c, CPSR = 0x400001d3 / modified register : ['sp']/ clock count : 1
[0x8520] instruction : mov r3, #1  / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x0, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8520, CPSR = 0x400001d3 / modified register : ['r3']/ clock count : 1
[0x8524] instruction : strb r3, [fp, #-5]  / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8524, CPSR = 0x400001d3 / modified register : []/ clock count : 2
modified address: [ 0x1ffffff7 ]
/ memory before modification: \x0\x0\x0\x0
/ memory after modification: \x1\x0\x0\x0
[0x8528] instruction : ldrb r3, [fp, #-5]  / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8528, CPSR = 0x400001d3 / modified register : ['r3']/ clock count : 2
[0x852c] instruction : cmp r3, #0  / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x852c, CPSR = 0x400001d3 / modified register : ['cpsr']/ clock count : 1
[0x8530] instruction : beq #0x85fc  / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8530, CPSR = 0x200001d3 / modified register : ['pc']/ clock count : 2
[0x8534] instruction : ldr r3, [pc, #0xd0]  / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8534, CPSR = 0x200001d3 / modified register : ['r3']/ clock count : 2
[0x8538] instruction : ldr r3, [r3]  / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x18c04, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8538, CPSR = 0x200001d3 / modified register : ['r3']/ clock count : 2
[0x853c] instruction : cmp r3, #1  / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x853c, CPSR = 0x200001d3 / modified register : ['cpsr']/ clock count : 1
[0x8540] instruction : bne #0x855c  / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8540, CPSR = 0x600001d3 / modified register : ['pc']/ clock count : Invalid instruction
[0x8544] instruction : ldr r1, [pc, #0xc4]  / register data : R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8544, CPSR = 0x600001d3 / modified register : ['r1']/ clock count : 2
[0x8548] instruction : ldr r0, [pc, #0xc4]  / register data : R0 = 0x0, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8548, CPSR = 0x600001d3 / modified register : ['r0']/ clock count : 2
[0x854c] instruction : bl #0x821c  / register data : R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x854c, CPSR = 0x600001d3 / modified register : ['lr', 'pc']/ clock count : 2
[0x821c] instruction : str fp, [sp, #-4]!  / register data : R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x821c, CPSR = 0x600001d3 / modified register : ['sp']/ clock count : 2
modified address: [ 0x1fffffec ]
/ memory before modification: \x0\x0\x0\x0
/ memory after modification: \xfc\xff\xff\x1f
[0x8220] instruction : add fp, sp, #0  / register data : R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1fffffec, LR = 0x8550, PC = 0x8220, CPSR = 0x600001d3 / modified register : ['fp']/ clock count : 1
[0x8224] instruction : sub sp, sp, #0xc  / register data : R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffec, LR = 0x8550, PC = 0x8224, CPSR = 0x600001d3 / modified register : ['sp']/ clock count : 1
[0x8228] instruction : str r0, [fp, #-8]  / register data : R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8228, CPSR = 0x600001d3 / modified register : []/ clock count : 2
modified address: [ 0x1fffffe4 ]
/ memory before modification: \x0\x0\x0\x0
/ memory after modification: \xfc\x90\x1\x0
[0x822c] instruction : str r1, [fp, #-0xc]  / register data : R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x822c, CPSR = 0x600001d3 / modified register : []/ clock count : 2
modified address: [ 0x1fffffe0 ]
/ memory before modification: \x0\x0\x0\x0
/ memory after modification: \x8\x8c\x1\x0
[0x8230] instruction : ldr r3, [fp, #-0xc]  / register data : R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8230, CPSR = 0x600001d3 / modified register : ['r3']/ clock count : 2
[0x8234] instruction : add r3, r3, #4  / register data : R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x18c08, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8234, CPSR = 0x600001d3 / modified register : ['r3']/ clock count : 1
[0x8238] instruction : ldr r1, [r3]  / register data : R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x18c0c, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8238, CPSR = 0x600001d3 / modified register : ['r1']/ clock count : 2
[0x823c] instruction : ldr r3, [fp, #-0xc]  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x0, R3 = 0x18c0c, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x823c, CPSR = 0x600001d3 / modified register : ['r3']/ clock count : 2
[0x8240] instruction : add r3, r3, #8  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x0, R3 = 0x18c08, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8240, CPSR = 0x600001d3 / modified register : ['r3']/ clock count : 1
[0x8244] instruction : ldr r2, [r3]  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x0, R3 = 0x18c10, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8244, CPSR = 0x600001d3 / modified register : ['r2']/ clock count : 2
[0x8248] instruction : ldr r3, [fp, #-8]  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x58, R3 = 0x18c10, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8248, CPSR = 0x600001d3 / modified register : ['r3']/ clock count : 2
[0x824c] instruction : add r3, r3, #4  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x58, R3 = 0x190fc, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x824c, CPSR = 0x600001d3 / modified register : ['r3']/ clock count : 1
[0x8250] instruction : add r2, r1, r2  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x58, R3 = 0x19100, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8250, CPSR = 0x600001d3 / modified register : ['r2']/ clock count : 1
[0x8254] instruction : str r2, [r3]  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x9a, R3 = 0x19100, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8254, CPSR = 0x600001d3 / modified register : []/ clock count : 2
modified address: [ 0x19100 ]
/ memory before modification: \x30\x32\x30\x2d
/ memory after modification: \x9a\x0\x0\x0
[0x8258] instruction : mov r0, r0  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x9a, R3 = 0x19100, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8258, CPSR = 0x600001d3 / modified register : ['r0']/ clock count : 1
[0x825c] instruction : add sp, fp, #0  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x9a, R3 = 0x19100, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x825c, CPSR = 0x600001d3 / modified register : ['sp']/ clock count : 1
[0x8260] instruction : pop {fp}  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x9a, R3 = 0x19100, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffec, LR = 0x8550, PC = 0x8260, CPSR = 0x600001d3 / modified register : ['sp', 'fp']/ clock count : 2
[0x8264] instruction : bx lr  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x9a, R3 = 0x19100, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8264, CPSR = 0x600001d3 / modified register : ['pc']/ clock count : 2
[0x8550] instruction : ldr r3, [pc, #0xc0]  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x9a, R3 = 0x19100, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8550, CPSR = 0x600001d3 / modified register : ['r3']/ clock count : 2
[0x8554] instruction : mov r2, #0x20  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x9a, R3 = 0x190f8, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8554, CPSR = 0x600001d3 / modified register : ['r2']/ clock count : 1
[0x8558] instruction : str r2, [r3]  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x190f8, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8558, CPSR = 0x600001d3 / modified register : []/ clock count : 2
modified address: [ 0x190f8 ]
/ memory before modification: \x68\x61\x69\x6e
/ memory after modification: \x20\x0\x0\x0
[0x855c] instruction : ldr r3, [pc, #0xa8]  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x190f8, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x855c, CPSR = 0x600001d3 / modified register : ['r3']/ clock count : 2
[0x8560] instruction : ldr r3, [r3]  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x18c04, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8560, CPSR = 0x600001d3 / modified register : ['r3']/ clock count : 2
[0x8564] instruction : cmp r3, #2  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8564, CPSR = 0x600001d3 / modified register : ['cpsr']/ clock count : 1
[0x8568] instruction : bne #0x8584  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8568, CPSR = 0x800001d3 / modified register : ['pc']/ clock count : Invalid instruction
[0x8584] instruction : ldr r3, [pc, #0x80]  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8584, CPSR = 0x800001d3 / modified register : ['r3']/ clock count : 2
[0x8588] instruction : ldr r3, [r3]  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x18c04, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8588, CPSR = 0x800001d3 / modified register : ['r3']/ clock count : 2
[0x858c] instruction : cmp r3, #3  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x858c, CPSR = 0x800001d3 / modified register : ['cpsr']/ clock count : 1
[0x8590] instruction : bne #0x85ac  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8590, CPSR = 0x800001d3 / modified register : ['pc']/ clock count : Invalid instruction
[0x85ac] instruction : ldr r3, [pc, #0x58]  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85ac, CPSR = 0x800001d3 / modified register : ['r3']/ clock count : 2
[0x85b0] instruction : ldr r3, [r3]  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x18c04, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85b0, CPSR = 0x800001d3 / modified register : ['r3']/ clock count : 2
[0x85b4] instruction : cmp r3, #4  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85b4, CPSR = 0x800001d3 / modified register : ['cpsr']/ clock count : 1
[0x85b8] instruction : bne #0x85d4  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85b8, CPSR = 0x800001d3 / modified register : ['pc']/ clock count : Invalid instruction
[0x85d4] instruction : ldr r3, [pc, #0x30]  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85d4, CPSR = 0x800001d3 / modified register : ['r3']/ clock count : 2
[0x85d8] instruction : ldr r3, [r3]  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x18c04, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85d8, CPSR = 0x800001d3 / modified register : ['r3']/ clock count : 2
[0x85dc] instruction : cmp r3, #5  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85dc, CPSR = 0x800001d3 / modified register : ['cpsr']/ clock count : 1
[0x85e0] instruction : bne #0x85fc  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85e0, CPSR = 0x800001d3 / modified register : ['pc']/ clock count : Invalid instruction
[0x85fc] instruction : mov r0, r0  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85fc, CPSR = 0x800001d3 / modified register : ['r0']/ clock count : 1
[0x8600] instruction : sub sp, fp, #4  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8600, CPSR = 0x800001d3 / modified register : ['sp']/ clock count : 1
[0x8604] instruction : pop {fp, lr}  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff8, LR = 0x8550, PC = 0x8604, CPSR = 0x800001d3 / modified register : ['sp', 'fp', 'lr']/ clock count : 3
[0x8608] instruction : bx lr  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x20000000, LR = 0x8018, PC = 0x8608, CPSR = 0x800001d3 / modified register : ['pc']/ clock count : 2
[0x8018] instruction : push {r4, lr}  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x20000000, LR = 0x8018, PC = 0x8018, CPSR = 0x800001d3 / modified register : ['sp']/ clock count : 3
[0x801c] instruction : mov r1, #0  / register data : R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8018, PC = 0x801c, CPSR = 0x800001d3 / modified register : ['r1']/ clock count : 1
[0x8020] instruction : mov r4, r0  / register data : R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8018, PC = 0x8020, CPSR = 0x800001d3 / modified register : ['r4']/ clock count : 1
[0x8024] instruction : bl #0x8840  / register data : R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x1, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8018, PC = 0x8024, CPSR = 0x800001d3 / modified register : ['lr', 'pc']/ clock count : 2
[0x8840] instruction : push {r4, r5, r6, r7, r8, sb, sl, fp, lr}  / register data : R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x1, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x8840, CPSR = 0x800001d3 / modified register : ['sp']/ clock count : 10
[0x8844] instruction : mov fp, r0  / register data : R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x1, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1fffffd4, LR = 0x8028, PC = 0x8844, CPSR = 0x800001d3 / modified register : ['fp']/ clock count : 1
[0x8848] instruction : ldr r3, [pc, #0x120]  / register data : R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x1, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffd4, LR = 0x8028, PC = 0x8848, CPSR = 0x800001d3 / modified register : ['r3']/ clock count : 2
[0x884c] instruction : sub sp, sp, #0xc  / register data : R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffd4, LR = 0x8028, PC = 0x884c, CPSR = 0x800001d3 / modified register : ['sp']/ clock count : 1
[0x8850] instruction : ldr r0, [r3]  / register data : R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8028, PC = 0x8850, CPSR = 0x800001d3 / modified register : ['r0']/ clock count : 2
[0x8854] instruction : mov r7, r1  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8028, PC = 0x8854, CPSR = 0x800001d3 / modified register : ['r7']/ clock count : 1
[0x8858] instruction : str fp, [sp, #4]  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8028, PC = 0x8858, CPSR = 0x800001d3 / modified register : []/ clock count : 2
modified address: [ 0x1fffffcc ]
/ memory before modification: \x0\x0\x0\x0
/ memory after modification: \xfc\x90\x1\x0
[0x885c] instruction : bl #0x89f0  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8028, PC = 0x885c, CPSR = 0x800001d3 / modified register : ['lr', 'pc']/ clock count : 2
[0x89f0] instruction : bx lr  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x89f0, CPSR = 0x800001d3 / modified register : ['pc']/ clock count : 2
[0x8860] instruction : ldr r3, [pc, #0x10c]  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x8860, CPSR = 0x800001d3 / modified register : ['r3']/ clock count : 2
[0x8864] instruction : ldr r8, [r3]  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x8be4, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x8864, CPSR = 0x800001d3 / modified register : ['r8']/ clock count : 2
[0x8868] instruction : ldr r6, [r8, #0x148]  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x8be4, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x8868, CPSR = 0x800001d3 / modified register : ['r6']/ clock count : 2
[0x886c] instruction : cmp r6, #0  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x8be4, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x886c, CPSR = 0x800001d3 / modified register : ['cpsr']/ clock count : 1
[0x8870] instruction : beq #0x8918  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x8be4, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x8870, CPSR = 0x600001d3 / modified register : ['pc']/ clock count : 2
[0x8918] instruction : ldr r3, [pc, #0x50]  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x8be4, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x8918, CPSR = 0x600001d3 / modified register : ['r3']/ clock count : 2
[0x891c] instruction : ldr r0, [r3]  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x891c, CPSR = 0x600001d3 / modified register : ['r0']/ clock count : 2
[0x8920] instruction : bl #0x8a08  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x8920, CPSR = 0x600001d3 / modified register : ['lr', 'pc']/ clock count : 2
[0x8a08] instruction : bx lr  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8924, PC = 0x8a08, CPSR = 0x600001d3 / modified register : ['pc']/ clock count : 2
[0x8924] instruction : add sp, sp, #0xc  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8924, PC = 0x8924, CPSR = 0x600001d3 / modified register : ['sp']/ clock count : 1
[0x8928] instruction : pop {r4, r5, r6, r7, r8, sb, sl, fp, lr}  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffd4, LR = 0x8924, PC = 0x8928, CPSR = 0x600001d3 / modified register : ['sp', 'r4', 'r5', 'r6', 'r7', 'r8', 'sb', 'sl', 'fp', 'lr']/ clock count : 10
[0x892c] instruction : bx lr  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x892c, CPSR = 0x600001d3 / modified register : ['pc']/ clock count : 2
[0x8028] instruction : ldr r3, [pc, #0x18]  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x8028, CPSR = 0x600001d3 / modified register : ['r3']/ clock count : 2
[0x802c] instruction : ldr r0, [r3]  / register data : R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x8be4, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x802c, CPSR = 0x600001d3 / modified register : ['r0']/ clock count : 2
[0x8030] instruction : ldr r3, [r0, #0x3c]  / register data : R0 = 0x18cb0, R1 = 0x0, R2 = 0x20, R3 = 0x8be4, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x8030, CPSR = 0x600001d3 / modified register : ['r3']/ clock count : 2
[0x8034] instruction : cmp r3, #0  / register data : R0 = 0x18cb0, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x8034, CPSR = 0x600001d3 / modified register : ['cpsr']/ clock count : 1
[0x8038] instruction : movne lr, pc  / register data : R0 = 0x18cb0, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x8038, CPSR = 0x600001d3 / modified register : ['lr']/ clock count : 2
[0x803c] instruction : bxne r3  / register data : R0 = 0x18cb0, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x803c, CPSR = 0x600001d3 / modified register : ['pc']/ clock count : 2
[0x8040] instruction : mov r0, r4  / register data : R0 = 0x18cb0, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x8040, CPSR = 0x600001d3 / modified register : ['r0']/ clock count : 1
[0x8044] instruction : bl #0x8ac8  / register data : R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x8044, CPSR = 0x600001d3 / modified register : ['lr', 'pc']/ clock count : 2
[0x8ac8] instruction : b #0x8ac8  / register data : R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8048, PC = 0x8ac8, CPSR = 0x600001d3 / modified register : ['pc']/ clock count : 2
