
*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: synth_design -top Main -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 410.535 ; gain = 100.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.srcs/sources_1/new/Main.vhd:25]
INFO: [Synth 8-638] synthesizing module 'LCDUserLogicSimple' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:49]
WARNING: [Synth 8-614] signal 'wordChange' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:113]
WARNING: [Synth 8-614] signal 'word' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:113]
WARNING: [Synth 8-614] signal 'word' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:124]
WARNING: [Synth 8-614] signal 'charNibble' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:124]
WARNING: [Synth 8-614] signal 'nibbleSelect' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:124]
INFO: [Synth 8-638] synthesizing module 'LCD_Controller' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:16]
INFO: [Synth 8-638] synthesizing module 'Wait_Timer' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/Wait_Timer.vhd:17]
	Parameter Board_Clock bound to: 125000000 - type: integer 
WARNING: [Synth 8-614] signal 'oenable_buffer' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/Wait_Timer.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Wait_Timer' (1#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/Wait_Timer.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'LCD_Controller' (2#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'LCDUserLogicSimple' (3#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:19]
INFO: [Synth 8-638] synthesizing module 'StateController' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/state/StateController.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'StateController' (4#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/state/StateController.vhd:16]
INFO: [Synth 8-638] synthesizing module 'ButtonController' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/button/ButtonController.vhd:25]
	Parameter debounceClockCycles bound to: 100000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Enabler_low' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/enabler/Enabler.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Enabler_low' (5#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/enabler/Enabler.vhd:11]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/debouncer/Debouncer.vhd:16]
	Parameter clockCycles bound to: 100000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TimerCounter' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/timer_counter/TimerCounter.vhd:13]
	Parameter countMax bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TimerCounter' (6#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/timer_counter/TimerCounter.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (7#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/debouncer/Debouncer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'Toggler_resetlow' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/toggler/Toggler.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Toggler_resetlow' (8#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/toggler/Toggler.vhd:11]
INFO: [Synth 8-638] synthesizing module 'EdgeDetector' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/edge_detector/EdgeDetector.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EdgeDetector' (9#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/edge_detector/EdgeDetector.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ButtonController' (10#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/button/ButtonController.vhd:25]
INFO: [Synth 8-638] synthesizing module 'ServoController' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/ServoController.vhdl:17]
	Parameter boardClock bound to: 125000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PWM' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/PWM.vhdl:16]
	Parameter boardClock bound to: 125000000 - type: integer 
WARNING: [Synth 8-614] signal 'iDutyCycle_s' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/PWM.vhdl:44]
WARNING: [Synth 8-614] signal 'iFrequency_s' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/PWM.vhdl:44]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register oPeriod_reg in module PWM. This is not a recommended register style for Xilinx devices  [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/PWM.vhdl:49]
INFO: [Synth 8-256] done synthesizing module 'PWM' (11#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/PWM.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'ServoController' (12#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/ServoController.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'ClockController' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/clock/ClockController.vhdl:17]
	Parameter boardClock bound to: 125000000 - type: integer 
WARNING: [Synth 8-614] signal 'iReset' is read in the process but is not in the sensitivity list [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/clock/ClockController.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'ClockController' (13#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/clock/ClockController.vhdl:17]
WARNING: [Synth 8-3848] Net Interrupt_s[lcd][isBusy] in module/entity Main does not have driver. [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.srcs/sources_1/new/Main.vhd:28]
WARNING: [Synth 8-3848] Net Interrupt_s[i2c][isBusy] in module/entity Main does not have driver. [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.srcs/sources_1/new/Main.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Main' (14#1) [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.srcs/sources_1/new/Main.vhd:25]
WARNING: [Synth 8-3917] design Main has port jd[1] driven by constant 0
WARNING: [Synth 8-3917] design Main has port jd[0] driven by constant 0
WARNING: [Synth 8-3331] design ButtonController has unconnected port state[sensor][1]
WARNING: [Synth 8-3331] design ButtonController has unconnected port state[sensor][0]
WARNING: [Synth 8-3331] design ButtonController has unconnected port state[clock]
WARNING: [Synth 8-3331] design LCD_Controller has unconnected port userControl[RW]
WARNING: [Synth 8-3331] design Main has unconnected port btn[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 461.457 ; gain = 151.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Inst_StateController:interrupt[lcd][isBusy] to constant 0 [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.srcs/sources_1/new/Main.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_StateController:interrupt[i2c][isBusy] to constant 0 [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.srcs/sources_1/new/Main.vhd:62]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 461.457 ; gain = 151.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 461.457 ; gain = 151.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'je[6]'. [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.srcs/constrs_1/new/Zybo-Z7-Master.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.srcs/constrs_1/new/Zybo-Z7-Master.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[7]'. [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.srcs/constrs_1/new/Zybo-Z7-Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.srcs/constrs_1/new/Zybo-Z7-Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.srcs/constrs_1/new/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.srcs/constrs_1/new/PulldownResistors.xdc]
Finished Parsing XDC File [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.srcs/constrs_1/new/PulldownResistors.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 792.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 792.711 ; gain = 482.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 792.711 ; gain = 482.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 792.711 ; gain = 482.613
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Mode_reg' in module 'LCD_Controller'
INFO: [Synth 8-5544] ROM "ienable_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iwait_time_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg[sensor]' in module 'StateController'
INFO: [Synth 8-5544] ROM "state[sensor]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "isDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'output_reg' into 'isTimerBusy_reg' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/debouncer/Debouncer.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element output_reg was removed.  [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/debouncer/Debouncer.vhd:41]
INFO: [Synth 8-5546] ROM "dutyCycle" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           power_up_mode |                              001 |                               00
         initialize_mode |                              010 |                               01
               user_mode |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Mode_reg' using encoding 'one-hot' in module 'LCD_Controller'
WARNING: [Synth 8-327] inferring latch for variable 'userControllerInternal_reg[Reset]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'userControllerInternal_reg[RS]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'userControllerInternal_reg[nibble]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[0]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[1]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[2]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[3]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[4]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[5]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[6]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[7]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[8]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[9]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[10]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[11]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[12]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[13]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[14]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FirstLine_reg[15]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'secondLine_reg[0]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'secondLine_reg[1]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'secondLine_reg[2]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'secondLine_reg[3]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'secondLine_reg[4]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'secondLine_reg[6]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'secondLine_reg[7]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'secondLine_reg[8]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'secondLine_reg[9]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'charNibble_reg[1]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'charNibble_reg[0]' [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDUserLogicSimple.vhd:117]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   light |                             0001 |                               00
                     pot |                             0010 |                               01
                    heat |                             0100 |                               10
                  custom |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg[sensor]' using encoding 'one-hot' in module 'StateController'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 792.711 ; gain = 482.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               17 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	  27 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   5 Input      7 Bit        Muxes := 7     
	   3 Input      7 Bit        Muxes := 9     
	  35 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Wait_Timer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 8x32  Multipliers := 1     
Module LCD_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  16 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
Module LCDUserLogicSimple 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  27 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   5 Input      7 Bit        Muxes := 7     
	   3 Input      7 Bit        Muxes := 9     
	  35 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module StateController 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module TimerCounter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Toggler_resetlow 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ServoController 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module ClockController 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "dutyCycle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dutyCycle" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Inst_LCD/Inst_LCD_Controller/Control_reg[RW] was removed.  [C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCD_Controller.vhd:100]
INFO: [Synth 8-5546] ROM "Inst_ButtonController/setDebouncedReset/debounceTimer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_ButtonController/setDebouncedReset/debounceTimer/isDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_ButtonController/setDebouncedSensorIncrement/debounceTimer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_ButtonController/setDebouncedSensorIncrement/debounceTimer/isDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_ButtonController/setDebouncedClockEnable/debounceTimer/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_ButtonController/setDebouncedClockEnable/debounceTimer/isDone" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP Inst_ServoController/dutyCycle1, operation Mode is: (C:0x137478)+(A:0x1388)*(B:0x96).
DSP Report: operator Inst_ServoController/dutyCycle1 is absorbed into DSP Inst_ServoController/dutyCycle1.
DSP Report: operator Inst_ServoController/dutyCycle2 is absorbed into DSP Inst_ServoController/dutyCycle1.
DSP Report: Generating DSP Inst_ClockController/frequency1, operation Mode is: (C:0x1f20c)+(A:0x3e8)*(B:0x96).
DSP Report: operator Inst_ClockController/frequency1 is absorbed into DSP Inst_ClockController/frequency1.
DSP Report: operator Inst_ClockController/frequency2 is absorbed into DSP Inst_ClockController/frequency1.
WARNING: [Synth 8-3917] design Main has port jd[1] driven by constant 0
WARNING: [Synth 8-3917] design Main has port jd[0] driven by constant 0
WARNING: [Synth 8-3331] design Main has unconnected port btn[3]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_LCD/userControllerInternal_reg[Reset] )
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[9][0]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[8][0]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[7][0]' (LD) to 'Inst_LCD/secondLine_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[6][0]' (LD) to 'Inst_LCD/secondLine_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[4][0]' (LD) to 'Inst_LCD/secondLine_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[3][0]' (LD) to 'Inst_LCD/secondLine_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[2][0]' (LD) to 'Inst_LCD/secondLine_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[1][0]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[0][0]' (LD) to 'Inst_LCD/secondLine_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[15][0]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[14][0]' (LD) to 'Inst_LCD/FirstLine_reg[14][4]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[13][0]' (LD) to 'Inst_LCD/FirstLine_reg[13][2]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[12][0]' (LD) to 'Inst_LCD/FirstLine_reg[12][2]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[11][0]' (LD) to 'Inst_LCD/FirstLine_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[7][0]' (LD) to 'Inst_LCD/FirstLine_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[6][0]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[5][0]' (LD) to 'Inst_LCD/FirstLine_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[4][0]' (LD) to 'Inst_LCD/secondLine_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[3][0]' (LD) to 'Inst_LCD/FirstLine_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[2][0]' (LD) to 'Inst_LCD/FirstLine_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[1][0]' (LD) to 'Inst_LCD/FirstLine_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[0][0]' (LD) to 'Inst_LCD/secondLine_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[9][4]' (LD) to 'Inst_LCD/secondLine_reg[9][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[8][4]' (LD) to 'Inst_LCD/secondLine_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[7][4]' (LD) to 'Inst_LCD/secondLine_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[6][4]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[4][4]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[3][4]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[2][4]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[1][4]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[0][4]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[15][4]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[14][4]' (LD) to 'Inst_LCD/FirstLine_reg[14][1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[13][4]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[7][4]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[6][4]' (LD) to 'Inst_LCD/FirstLine_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[5][4]' (LD) to 'Inst_LCD/FirstLine_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[4][4]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[3][4]' (LD) to 'Inst_LCD/secondLine_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[2][4]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[1][4]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[0][4]' (LD) to 'Inst_LCD/FirstLine_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[9][1]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[8][1]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[7][1]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[6][1]' (LD) to 'Inst_LCD/secondLine_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[4][1]' (LD) to 'Inst_LCD/secondLine_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[3][1]' (LD) to 'Inst_LCD/secondLine_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[2][1]' (LD) to 'Inst_LCD/secondLine_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[1][1]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[0][1]' (LD) to 'Inst_LCD/secondLine_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[15][1]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[14][1]' (LD) to 'Inst_LCD/FirstLine_reg[14][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[13][1]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[12][1]' (LD) to 'Inst_LCD/FirstLine_reg[12][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[7][1]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[6][1]' (LD) to 'Inst_LCD/FirstLine_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[5][1]' (LD) to 'Inst_LCD/FirstLine_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[4][1]' (LD) to 'Inst_LCD/FirstLine_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[3][1]' (LD) to 'Inst_LCD/FirstLine_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[2][1]' (LD) to 'Inst_LCD/FirstLine_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[1][1]' (LD) to 'Inst_LCD/FirstLine_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[0][1]' (LD) to 'Inst_LCD/FirstLine_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[9][5]' (LD) to 'Inst_LCD/secondLine_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[8][5]' (LD) to 'Inst_LCD/secondLine_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[7][5]' (LD) to 'Inst_LCD/secondLine_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[4][5]' (LD) to 'Inst_LCD/secondLine_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[3][5]' (LD) to 'Inst_LCD/secondLine_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[2][5]' (LD) to 'Inst_LCD/secondLine_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[1][5]' (LD) to 'Inst_LCD/FirstLine_reg[15][5]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[15][5]' (LD) to 'Inst_LCD/FirstLine_reg[14][5]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[14][5]' (LD) to 'Inst_LCD/FirstLine_reg[13][5]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[13][5]' (LD) to 'Inst_LCD/FirstLine_reg[11][5]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[11][5]' (LD) to 'Inst_LCD/FirstLine_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[8][5]' (LD) to 'Inst_LCD/FirstLine_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[7][5]' (LD) to 'Inst_LCD/FirstLine_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[6][5]' (LD) to 'Inst_LCD/FirstLine_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[5][5]' (LD) to 'Inst_LCD/FirstLine_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[4][5]' (LD) to 'Inst_LCD/FirstLine_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[3][5]' (LD) to 'Inst_LCD/FirstLine_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[2][5]' (LD) to 'Inst_LCD/FirstLine_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[1][5]' (LD) to 'Inst_LCD/FirstLine_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[0][5]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[9][2]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[8][2]' (LD) to 'Inst_LCD/secondLine_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[7][2]' (LD) to 'Inst_LCD/secondLine_reg[7][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[6][2]' (LD) to 'Inst_LCD/secondLine_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[4][2]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[3][2]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[2][2]' (LD) to 'Inst_LCD/secondLine_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[1][2]' (LD) to 'Inst_LCD/secondLine_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/secondLine_reg[0][2]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[15][2]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[14][2]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[13][2]' (LD) to 'Inst_LCD/FirstLine_reg[13][6]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[12][2]' (LD) to 'Inst_LCD/FirstLine_reg[12][3]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[7][2]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[6][2]' (LD) to 'Inst_LCD/FirstLine_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[5][2]' (LD) to 'Inst_LCD/secondLine_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/FirstLine_reg[4][2]' (LD) to 'Inst_LCD/FirstLine_reg[2][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_LCD/FirstLine_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_LCD/FirstLine_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_LCD/Inst_LCD_Controller/iwait_time_s_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_LCD/Inst_LCD_Controller/iwait_time_s_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_ServoController/dutyCycle_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PWM:/\period_reg[31] )
WARNING: [Synth 8-3332] Sequential element (Inst_LCD/userControllerInternal_reg[Reset]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (period_reg[31]) is unused and will be removed from module PWM.
WARNING: [Synth 8-3332] Sequential element (dutyCycle_reg[31]) is unused and will be removed from module PWM.
WARNING: [Synth 8-3332] Sequential element (oPeriod_reg) is unused and will be removed from module PWM.
WARNING: [Synth 8-3332] Sequential element (Inst_LCD/Inst_LCD_Controller/iwait_time_s_reg[25]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Inst_LCD/Inst_LCD_Controller/iwait_time_s_reg[9]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Inst_ServoController/dutyCycle_reg[16]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Inst_LCD/FirstLine_reg[2][3]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Inst_LCD/FirstLine_reg[0][7]) is unused and will be removed from module Main.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_ServoController/Inst_PWM /\iFrequency_s_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_ClockController/Inst_PWM /\iDutyCycle_s_reg[16] )
WARNING: [Synth 8-3332] Sequential element (iFrequency_s_reg[10]) is unused and will be removed from module PWM__1.
WARNING: [Synth 8-3332] Sequential element (iDutyCycle_s_reg[16]) is unused and will be removed from module PWM.
WARNING: [Synth 8-3332] Sequential element (Inst_ButtonController/setDebouncedReset/counter_reg[reset]) is unused and will be removed from module Main.
WARNING: [Synth 8-3332] Sequential element (Inst_ButtonController/setDebouncedReset/debounceTimer/isDone_reg) is unused and will be removed from module Main.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_ClockController/Inst_PWM /\dutyCycle_reg[30] )
WARNING: [Synth 8-3332] Sequential element (dutyCycle_reg[30]) is unused and will be removed from module PWM.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_ClockController/Inst_PWM /\dutyCycle_reg[29] )
WARNING: [Synth 8-3332] Sequential element (dutyCycle_reg[29]) is unused and will be removed from module PWM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 792.711 ; gain = 482.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping                      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ServoController | (C:0x137478)+(A:0x1388)*(B:0x96) | 13     | 8      | 21     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ClockController | (C:0x1f20c)+(A:0x3e8)*(B:0x96)   | 10     | 8      | 17     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 851.531 ; gain = 541.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_ClockController/Inst_PWM /\dutyCycle_reg[28] )
WARNING: [Synth 8-3332] Sequential element (dutyCycle_reg[28]) is unused and will be removed from module PWM.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 853.465 ; gain = 543.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 886.113 ; gain = 576.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 886.113 ; gain = 576.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 886.113 ; gain = 576.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 886.113 ; gain = 576.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 886.113 ; gain = 576.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 886.113 ; gain = 576.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 886.113 ; gain = 576.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   597|
|3     |DSP48E1 |     2|
|4     |LUT1    |   132|
|5     |LUT2    |   830|
|6     |LUT3    |  1028|
|7     |LUT4    |   174|
|8     |LUT5    |    85|
|9     |LUT6    |    91|
|10    |MUXF7   |     1|
|11    |FDCE    |   106|
|12    |FDPE    |     1|
|13    |FDRE    |   240|
|14    |FDSE    |     1|
|15    |LD      |    31|
|16    |IBUF    |     4|
|17    |OBUF    |    10|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------+-------------------+------+
|      |Instance                        |Module             |Cells |
+------+--------------------------------+-------------------+------+
|1     |top                             |                   |  3334|
|2     |  Inst_ButtonController         |ButtonController   |    84|
|3     |    setClockEnableToggle        |Toggler_resetlow   |     2|
|4     |    setDebouncedClockEnable     |Debouncer          |    37|
|5     |      debounceTimer             |TimerCounter_3     |    35|
|6     |    setDebouncedReset           |Debouncer_1        |     4|
|7     |    setDebouncedSensorIncrement |Debouncer_2        |    39|
|8     |      debounceTimer             |TimerCounter       |    35|
|9     |    setPulsedSensorIncrement    |EdgeDetector       |     2|
|10    |  Inst_ClockController          |ClockController    |  1310|
|11    |    Inst_PWM                    |PWM_0              |  1146|
|12    |  Inst_LCD                      |LCDUserLogicSimple |   361|
|13    |    Inst_LCD_Controller         |LCD_Controller     |   190|
|14    |      Inst_Wait_Timer           |Wait_Timer         |   146|
|15    |  Inst_ServoController          |ServoController    |  1540|
|16    |    Inst_PWM                    |PWM                |  1339|
|17    |  Inst_StateController          |StateController    |    24|
+------+--------------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 886.113 ; gain = 576.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 886.113 ; gain = 244.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 886.113 ; gain = 576.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 635 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  LD => LDCE: 31 instances

INFO: [Common 17-83] Releasing license: Synthesis
174 Infos, 73 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 886.113 ; gain = 588.230
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/LAB03_ZyboZ7_I2C-DAC-ADC.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 886.113 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Feb 24 16:23:38 2019...
