Line 583: (F)Error in SetShmInfo: ShmIndex%d
Line 734: (F)m_CcIdx(%d) is invalid!
Line 789: [Update][UL](GRANT_TOT/MCS_TOT/MCS_AVG)(%d/%d/%d) [DL](MCS_AVG)(%d)
Line 959: [NR][TTI_DEV]DmIsrStatForAsync: m_CcIdx(%d)/period(curr/max)(%d)/TA_ACC(%d)/avg_DlGrantRatio(%d)/avg_RbAllocRatio(%d)/CSI_TP(%d)/capacity(%d)/CSI(isCsiConfigured/DL/UL)(1/2/2)(%d)/Cp(DL/UL)(2/2)(%d)  PhyULTp(%d) SSB_DETECTED_IDX:(%d)
Line 961: [NR][TTI_DEV] No update of PhyStatistics: state(%d)
Line 969: (F)m_CcIdx(%d) is invalid!
Line 1018: [NR][TTI_DEV] RxTimeStat: period(%d), mu(%d), numOfSlotsPerSubframe(%d), m_rxTime_slotCount(%d)
Line 1052: (F)mu(%d) is invalid
Line 1211: ========== NrTtiIsr [demodIdx/procIdx/ccIdx/aslot]:%10d, latchedRtg:0x%08x, cc0GeneralSnap:%d, DD_CTLCH_MON:0x%08x, DD_SHDCH_MON:0x%08x, DD_TOP_MON0:0x%08x, DD_TOP_MON1:0x%08x, DD_CTLCH_MON1:0x%08x, DD_SHDCH_MON1:0x%08x t_trx.frIdx : %d==========
Line 1279: [TTI][DEV] stop TTI 5P Operation : m_ttiP5OperateFlag(%d)
Line 1319: [DVFS_CPU_LOG] [NR TimeInfo] TTI:%x DC:%x DS:%x CSI:%x HARQ:%x SP:%x TX:%x TX2:%x TX3:%x CSIRS:%x 
Line 1320: [DVFS_CPU_LOG] [NR Timediff] TTI:0x%x DC:0x%x DS:0x%x CSI:0x%x HARQ:0x%x SP:0x%x TX:0x%x TX2:0x%x TX3:0x%x CSIRS:0x%x
Line 1508: (I)Keep cfg_bitmap on: invalid_isr_flag(%d), tti_state(%d), starting(%d), holding(%d) holding by scs(%d)
Line 1513: [NR][TTI_DEV][DEBUG] DB_UPDATE_ERROR at DEV(%d)
Line 1651: [NR][TTI_DEV]Ccidx:%d ActivateRxBufnSymPorc and SetNrSystemTime! m_InitRegisterSetFlag %d
Line 1659:  reset Flag On SetOn[%d] resetFlag[%d]
Line 1670: [NR_TTIDEV] t_slottrx.duplex:0x%x, t_trx.status_reg:0x%x, NrTddConfigValid:0x%x,  m_CcIdx[%d], m_CoreID[%d]
Line 1880: ### Speedy Error!! NO recover errBit 0x%x sysUldlCfg 0x%x rf_uldl 0x%x rfdiv_uldl 0x%x rf %d rf_div %d
Line 1914: ### (re-write/read) Speedy Error!! NO recover errBit 0x%x sysUldlCfg 0x%x rf_uldl 0x%x rfdiv_uldl 0x%x rf %d rf_div %d
Line 1946: sysUldlCfg 0x%x m_CcOffsetIdx %d dlBbRtg %d rf %d scs %d frIdx %d rxMode 0x%x isPrx %d isDrx %d
Line 1965: resetTrx frIdx 0x%x
Line 1991: FR1 resetTrx read RFD_CC(%d) 0x%x RFD_CC(%d) 0x%x rxMode(%d)
Line 1998: Speedy Error rewrite rf_uldl 0x%x
Line 2006: Speedy Error rewrite rfdiv_uldl 0x%x
Line 2021: FR2 resetTrx read RFM_CC0 0x%x RFM_CC1 0x%x
Line 2070: calTrxSwSymbolTime : period %u, %u 
Line 2242: [SI_DEBUG] siListIdx(%d), slotInPeriod(%d), sibxStartSlot(%d), sibxEndSlot(%d), rnti(0x%x)
Line 2341: [NR IPC] PHY_PHY_BWP_SWITCHING_CTRL_IND (INACT_TIMER), Dst(%d)/Src(%d)/isUlDlGrantReceived(%d)/cr_state(%d), flag_DL(grant(%d)/rnti(%d)), flag_UL(grant(%d)/rnti(%d))
Line 2386: [DFS_LPM][TTI] TP timer ON 
Line 2416: [MIF][TTI] Off Timer for MIF, m_CcIdx: 0x%08x, m_MIFctrlCnt: 0x%08x
Line 2425: [MIF][TTI] Set Timer for MIF, m_CcIdx: 0x%08x, m_MIFctrlCnt: 0x%08x
Line 2469: [TTI DM] statechange invalid
Line 2512: [NRTTI] SWResetScheduler Target CC : 0x%08x, statechange_cause: %d, mNrResetScheme:%d
Line 2519: SW_RESET SW_RESET_GAP_TRIGGER OK ACT_CC_BITMAP : 0x%x
Line 2523: SW_RESET SW_RESET_GAP_TRIGGER FAIL - Gap end reson : Gap Start Procedure is not finished mNrResetGapTimer : %d, Remain Gap CC Bitmap : 0x%08x ACT_CC_NUM : %d
Line 2529: SW_RESET SW_RESET_GAP_TRIGGER OK BEFORE TIME LIMIT ACT_CC_NUM : %d, CurTime : %d
Line 2533: SW_RESET SW_RESET_GAP_TRIGGER FAIL - Gap end reson: statechange_cause(%d), triggered CC bitmap: 0x%x, ActCcBitmap : 0x%08x
Line 2543: SW_RESET SW_RESET_ASSERT FAIL - Gap end reson : Reset Timeout Fail mNrResetGapTimer : %d 
Line 2570: SW_RESET SW_RESET_ASSERT SUCCESS - Gap End reason : Reset Success mNrResetGapTimer : %d 
Line 2589: SW_RESET GAP IGNORE - Attach is not Done - LTE Reset Trigger
Line 2612: [NR IPC] SW_Reset Done Gap END - Targer CC Bitmap : 0x%08x
Line 2654: (I)Skip Sending PHY_PHY_LTE_EVENT_REPORT_REQ (LTE OFF)
Line 2672: [NR IPC] PHY_PHY_LTE_EVENT_REPORT_CNF (to LTE), BM_SrcCcForCnfMsg(%d), Type(%d), Cmd(%d), Result(%d)
Line 2703: [NR IPC] SW_Reset ANC FULL S/W Reset is Trigger Targer CC : 0x%08x
Line 2753: SW_RESET Reset Procedure Start - mResetOrigin %d, mNrResetScheme %d, mNrResetGapTimer : %d, mGapCheckBoundary :%d, numOfDlCaAct: 0x%x, mNrResetCcBitmap:0x%x
Line 2785: [TTI_DBDEV] CheckExceptionCase : ipc(%d)
Line 2816: [SW_RESET] Skip, since MCG SpCell released skipFlag: 0x%x, CcBitMapInfo: 0x%x
Line 2820: [NR IPC] S/W Reset is Triggered, Trigger Block: 0x%d, Targer CC: 0x%08x
