$date
	Thu Dec 14 13:30:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module s1_tb $end
$var wire 1 ! out $end
$var reg 1 " A0 $end
$var reg 1 # A1 $end
$var reg 1 $ B1 $end
$var reg 1 % clk $end
$var reg 1 & clr $end
$var reg 4 ' d [3:0] $end
$scope module s1_instance $end
$var wire 1 " A0 $end
$var wire 1 # A1 $end
$var wire 1 $ B1 $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 4 ( d [3:0] $end
$var wire 1 ) s0 $end
$var wire 1 * s1 $end
$var wire 2 + sel [1:0] $end
$var wire 1 ! out $end
$var reg 1 , r $end
$scope module dffinstance $end
$var wire 1 % clk $end
$var wire 1 & clr $end
$var wire 1 , d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
bx +
x*
x)
bx (
bx '
x&
1%
x$
x#
x"
x!
$end
#10
0,
1)
b11 +
1*
1&
1"
1$
1#
b110 '
b110 (
0%
#20
0!
1%
#30
0%
#40
1%
#50
1,
b10 +
0)
0&
0%
#60
1!
1%
#70
0%
#80
1%
