# system info ddr4_core on 2017.10.21.17:48:11
system_info:
name,value
DEVICE,10AX115S2F45I1SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,1508579287
#
#
# Files generated for ddr4_core on 2017.10.21.17:48:11
files:
filepath,kind,attributes,module,is_top
sim/ddr4_core.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ddr4_core,true
altera_emif_161/sim/ddr4_core_altera_emif_161_lsd7o4q.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ddr4_core_altera_emif_161_lsd7o4q,false
altera_emif_arch_nf_161/sim/ddr4_core_altera_emif_arch_nf_161_bgkg3xi_top.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/ddr4_core_altera_emif_arch_nf_161_bgkg3xi_io_aux.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/ddr4_core_altera_emif_arch_nf_161_bgkg3xi.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_bufs.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_udir_se_i.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_udir_se_o.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_udir_df_i.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_udir_df_o.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_udir_cp_i.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_bdir_df.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_bdir_se.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_buf_unused.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_pll.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_pll_fast_sim.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_pll_extra_clks.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_oct.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_core_clks_rsts.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_hps_clks_rsts.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_io_tiles_wrap.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_io_tiles.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_io_tiles_abphy.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_abphy_mux.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_hmc_avl_if.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_hmc_sideband_if.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_hmc_mmr_if.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_hmc_amm_data_if.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_hmc_ast_data_if.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_afi_if.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_seq_if.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_emif_arch_nf_regs.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_oct.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/altera_oct_um_fsm.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/mem_array_abphy.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/twentynm_io_12_lane_abphy.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/twentynm_io_12_lane_encrypted_abphy.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/twentynm_io_12_lane_nf5es_encrypted_abphy.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/io_12_lane_bcm__nf5es_abphy.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/io_12_lane__nf5es_abphy.sv,SYSTEM_VERILOG,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/ddr4_core_altera_emif_arch_nf_161_bgkg3xi_seq_params_sim.hex,HEX,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/ddr4_core_altera_emif_arch_nf_161_bgkg3xi_seq_params_sim.txt,OTHER,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/ddr4_core_altera_emif_arch_nf_161_bgkg3xi_seq_params_synth.hex,HEX,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/ddr4_core_altera_emif_arch_nf_161_bgkg3xi_seq_params_synth.txt,OTHER,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/ddr4_core_altera_emif_arch_nf_161_bgkg3xi_seq_cal.hex,HEX,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_emif_arch_nf_161/sim/ddr4_core_altera_emif_arch_nf_161_bgkg3xi_readme.txt,OTHER,,ddr4_core_altera_emif_arch_nf_161_bgkg3xi,false
altera_ip_col_if_161/sim/ddr4_core_altera_ip_col_if_161_foc7v3q.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ddr4_core_altera_ip_col_if_161_foc7v3q,false
altera_emif_cal_slave_nf_161/sim/ddr4_core_altera_emif_cal_slave_nf_161_m6azz7i.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ddr4_core_altera_emif_cal_slave_nf_161_m6azz7i,false
altera_mm_interconnect_161/sim/ddr4_core_altera_mm_interconnect_161_wl6t3li.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ddr4_core_altera_mm_interconnect_161_wl6t3li,false
altera_avalon_mm_bridge_161/sim/altera_avalon_mm_bridge.v,VERILOG,,altera_avalon_mm_bridge,false
alt_mem_if_jtag_master_161/sim/ddr4_core_alt_mem_if_jtag_master_161_s34bviy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ddr4_core_alt_mem_if_jtag_master_161_s34bviy,false
altera_mm_interconnect_161/sim/ddr4_core_altera_mm_interconnect_161_x5yuuaa.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ddr4_core_altera_mm_interconnect_161_x5yuuaa,false
altera_avalon_onchip_memory2_161/sim/ddr4_core_altera_avalon_onchip_memory2_161_ouhlr2a.v,VERILOG,,ddr4_core_altera_avalon_onchip_memory2_161_ouhlr2a,false
altera_avalon_onchip_memory2_161/sim/seq_cal_soft_m20k.hex,HEX,,ddr4_core_altera_avalon_onchip_memory2_161_ouhlr2a,false
altera_mm_interconnect_161/sim/ddr4_core_altera_mm_interconnect_161_rjywn6y.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,ddr4_core_altera_mm_interconnect_161_rjywn6y,false
altera_reset_controller_161/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_161/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_161/sim/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
altera_merlin_master_translator_161/sim/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
altera_merlin_slave_translator_161/sim/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
altera_jtag_dc_streaming_161/sim/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_161/sim/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
timing_adapter_161/sim/ddr4_core_timing_adapter_161_u532i6q.sv,SYSTEM_VERILOG,,ddr4_core_timing_adapter_161_u532i6q,false
altera_avalon_sc_fifo_161/sim/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
altera_avalon_st_bytes_to_packets_161/sim/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
altera_avalon_st_packets_to_bytes_161/sim/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
altera_avalon_packets_to_master_161/sim/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
channel_adapter_161/sim/ddr4_core_channel_adapter_161_fcviibi.sv,SYSTEM_VERILOG,,ddr4_core_channel_adapter_161_fcviibi,false
channel_adapter_161/sim/ddr4_core_channel_adapter_161_xd7xncy.sv,SYSTEM_VERILOG,,ddr4_core_channel_adapter_161_xd7xncy,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ddr4_core.emif_0,ddr4_core_altera_emif_161_lsd7o4q
ddr4_core.emif_0.cal_slave_component,ddr4_core_altera_emif_cal_slave_nf_161_m6azz7i
ddr4_core.emif_0.cal_slave_component.mm_interconnect_0,ddr4_core_altera_mm_interconnect_161_rjywn6y
ddr4_core.emif_0.cal_slave_component.mm_interconnect_0.ioaux_master_bridge_m0_translator,altera_merlin_master_translator
ddr4_core.emif_0.cal_slave_component.mm_interconnect_0.ioaux_soft_ram_s1_translator,altera_merlin_slave_translator
ddr4_core.emif_0.cal_slave_component.ioaux_soft_ram,ddr4_core_altera_avalon_onchip_memory2_161_ouhlr2a
ddr4_core.emif_0.cal_slave_component.rst_controller,altera_reset_controller
ddr4_core.emif_0.cal_slave_component.ioaux_master_bridge,altera_avalon_mm_bridge
ddr4_core.emif_0.arch,ddr4_core_altera_emif_arch_nf_161_bgkg3xi
ddr4_core.emif_0.mm_interconnect_0,ddr4_core_altera_mm_interconnect_161_wl6t3li
ddr4_core.emif_0.mm_interconnect_0.col_if_to_ioaux_translator,altera_merlin_master_translator
ddr4_core.emif_0.mm_interconnect_0.arch_cal_debug_translator,altera_merlin_slave_translator
ddr4_core.emif_0.col_if,ddr4_core_altera_ip_col_if_161_foc7v3q
ddr4_core.emif_0.col_if.mm_interconnect_0,ddr4_core_altera_mm_interconnect_161_x5yuuaa
ddr4_core.emif_0.col_if.mm_interconnect_0.colmaster_master_translator,altera_merlin_master_translator
ddr4_core.emif_0.col_if.mm_interconnect_0.avl_bridge_out_s0_translator,altera_merlin_slave_translator
ddr4_core.emif_0.col_if.colmaster,ddr4_core_alt_mem_if_jtag_master_161_s34bviy
ddr4_core.emif_0.col_if.colmaster.timing_adt,ddr4_core_timing_adapter_161_u532i6q
ddr4_core.emif_0.col_if.colmaster.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
ddr4_core.emif_0.col_if.colmaster.rst_controller,altera_reset_controller
ddr4_core.emif_0.col_if.colmaster.b2p,altera_avalon_st_bytes_to_packets
ddr4_core.emif_0.col_if.colmaster.p2b,altera_avalon_st_packets_to_bytes
ddr4_core.emif_0.col_if.colmaster.b2p_adapter,ddr4_core_channel_adapter_161_fcviibi
ddr4_core.emif_0.col_if.colmaster.p2b_adapter,ddr4_core_channel_adapter_161_xd7xncy
ddr4_core.emif_0.col_if.colmaster.fifo,altera_avalon_sc_fifo
ddr4_core.emif_0.col_if.colmaster.transacto,altera_avalon_packets_to_master
ddr4_core.emif_0.col_if.avl_bridge_out,altera_avalon_mm_bridge
