/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard
    
    This program is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License, version 2, as published by
    the Free Software Foundation (the "GPL").
    
    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.
    
    
    A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
    writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
    Boston, MA 02111-1307, USA.
    
:>
*/


#ifndef _XRDP_QM_AG_H_
#define _XRDP_QM_AG_H_

#include "ru_types.h"

#define QM_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_DATA_DATA_FIELD_WIDTH 32
#define QM_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec QM_DATA_REG;
#define QM_DATA_REG_OFFSET 0x00020000
#define QM_DATA_REG_RAM_CNT 1024

#define QM_CONTEXT_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_CONTEXT_DATA_DATA_FIELD_WIDTH 32
#define QM_CONTEXT_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CONTEXT_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec QM_CONTEXT_DATA_REG;
#define QM_CONTEXT_DATA_REG_OFFSET 0x00014000
#define QM_CONTEXT_DATA_REG_RAM_CNT 640

#define QM_FPM_BUFFER_RESERVATION_DATA_DATA_FIELD_MASK 0x0003FFFF
#define QM_FPM_BUFFER_RESERVATION_DATA_DATA_FIELD_WIDTH 18
#define QM_FPM_BUFFER_RESERVATION_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_BUFFER_RESERVATION_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec QM_FPM_BUFFER_RESERVATION_DATA_REG;
#define QM_FPM_BUFFER_RESERVATION_DATA_REG_OFFSET 0x0000E000
#define QM_FPM_BUFFER_RESERVATION_DATA_REG_RAM_CNT 8

#define QM_PORT_CFG_EN_BYTE_FIELD_MASK 0x00000001
#define QM_PORT_CFG_EN_BYTE_FIELD_WIDTH 1
#define QM_PORT_CFG_EN_BYTE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_PORT_CFG_EN_BYTE_FIELD;
#endif
#define QM_PORT_CFG_EN_UG_FIELD_MASK 0x00000002
#define QM_PORT_CFG_EN_UG_FIELD_WIDTH 1
#define QM_PORT_CFG_EN_UG_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_PORT_CFG_EN_UG_FIELD;
#endif
#define QM_PORT_CFG_BBH_RX_BB_ID_FIELD_MASK 0x000001F8
#define QM_PORT_CFG_BBH_RX_BB_ID_FIELD_WIDTH 6
#define QM_PORT_CFG_BBH_RX_BB_ID_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_PORT_CFG_BBH_RX_BB_ID_FIELD;
#endif
#define QM_PORT_CFG_FW_PORT_ID_FIELD_MASK 0x001F0000
#define QM_PORT_CFG_FW_PORT_ID_FIELD_WIDTH 5
#define QM_PORT_CFG_FW_PORT_ID_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_PORT_CFG_FW_PORT_ID_FIELD;
#endif
extern const ru_reg_rec QM_PORT_CFG_REG;
#define QM_PORT_CFG_REG_OFFSET 0x0000E100
#define QM_PORT_CFG_REG_RAM_CNT 11

#define QM_FC_UG_MASK_UG_EN_UG_EN_FIELD_MASK 0xFFFFFFFF
#define QM_FC_UG_MASK_UG_EN_UG_EN_FIELD_WIDTH 32
#define QM_FC_UG_MASK_UG_EN_UG_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FC_UG_MASK_UG_EN_UG_EN_FIELD;
#endif
extern const ru_reg_rec QM_FC_UG_MASK_UG_EN_REG;
#define QM_FC_UG_MASK_UG_EN_REG_OFFSET 0x0000E140

#define QM_FC_QUEUE_MASK_QUEUE_VEC_FIELD_MASK 0xFFFFFFFF
#define QM_FC_QUEUE_MASK_QUEUE_VEC_FIELD_WIDTH 32
#define QM_FC_QUEUE_MASK_QUEUE_VEC_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FC_QUEUE_MASK_QUEUE_VEC_FIELD;
#endif
extern const ru_reg_rec QM_FC_QUEUE_MASK_REG;
#define QM_FC_QUEUE_MASK_REG_OFFSET 0x0000E150
#define QM_FC_QUEUE_MASK_REG_RAM_CNT 5

#define QM_FC_QUEUE_RANGE1_START_START_QUEUE_FIELD_MASK 0x000001FF
#define QM_FC_QUEUE_RANGE1_START_START_QUEUE_FIELD_WIDTH 9
#define QM_FC_QUEUE_RANGE1_START_START_QUEUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FC_QUEUE_RANGE1_START_START_QUEUE_FIELD;
#endif
extern const ru_reg_rec QM_FC_QUEUE_RANGE1_START_REG;
#define QM_FC_QUEUE_RANGE1_START_REG_OFFSET 0x0000E190

#define QM_FC_QUEUE_RANGE2_START_START_QUEUE_FIELD_MASK 0x000001FF
#define QM_FC_QUEUE_RANGE2_START_START_QUEUE_FIELD_WIDTH 9
#define QM_FC_QUEUE_RANGE2_START_START_QUEUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FC_QUEUE_RANGE2_START_START_QUEUE_FIELD;
#endif
extern const ru_reg_rec QM_FC_QUEUE_RANGE2_START_REG;
#define QM_FC_QUEUE_RANGE2_START_REG_OFFSET 0x0000E194

#define QM_DBG_STATUS_FIELD_MASK 0xFFFFFFFF
#define QM_DBG_STATUS_FIELD_WIDTH 32
#define QM_DBG_STATUS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_DBG_STATUS_FIELD;
#endif
extern const ru_reg_rec QM_DBG_REG;
#define QM_DBG_REG_OFFSET 0x0000E1A0

#define QM_UG_OCCUPANCY_STATUS_STATUS_FIELD_MASK 0xFFFFFFFF
#define QM_UG_OCCUPANCY_STATUS_STATUS_FIELD_WIDTH 32
#define QM_UG_OCCUPANCY_STATUS_STATUS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_UG_OCCUPANCY_STATUS_STATUS_FIELD;
#endif
extern const ru_reg_rec QM_UG_OCCUPANCY_STATUS_REG;
#define QM_UG_OCCUPANCY_STATUS_REG_OFFSET 0x0000E1C0
#define QM_UG_OCCUPANCY_STATUS_REG_RAM_CNT 11

#define QM_QUEUE_RANGE1_OCCUPANCY_STATUS_STATUS_FIELD_MASK 0xFFFFFFFF
#define QM_QUEUE_RANGE1_OCCUPANCY_STATUS_STATUS_FIELD_WIDTH 32
#define QM_QUEUE_RANGE1_OCCUPANCY_STATUS_STATUS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_RANGE1_OCCUPANCY_STATUS_STATUS_FIELD;
#endif
extern const ru_reg_rec QM_QUEUE_RANGE1_OCCUPANCY_STATUS_REG;
#define QM_QUEUE_RANGE1_OCCUPANCY_STATUS_REG_OFFSET 0x0000E200
#define QM_QUEUE_RANGE1_OCCUPANCY_STATUS_REG_RAM_CNT 44

#define QM_QUEUE_RANGE2_OCCUPANCY_STATUS_STATUS_FIELD_MASK 0xFFFFFFFF
#define QM_QUEUE_RANGE2_OCCUPANCY_STATUS_STATUS_FIELD_WIDTH 32
#define QM_QUEUE_RANGE2_OCCUPANCY_STATUS_STATUS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_RANGE2_OCCUPANCY_STATUS_STATUS_FIELD;
#endif
extern const ru_reg_rec QM_QUEUE_RANGE2_OCCUPANCY_STATUS_REG;
#define QM_QUEUE_RANGE2_OCCUPANCY_STATUS_REG_OFFSET 0x0000E400
#define QM_QUEUE_RANGE2_OCCUPANCY_STATUS_REG_RAM_CNT 44

#define QM_RD_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_RD_DATA_DATA_FIELD_WIDTH 32
#define QM_RD_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RD_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec QM_RD_DATA_REG;
#define QM_RD_DATA_REG_OFFSET 0x0000A800
#define QM_RD_DATA_REG_RAM_CNT 5

#define QM_POP_POP_FIELD_MASK 0x00000001
#define QM_POP_POP_FIELD_WIDTH 1
#define QM_POP_POP_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_POP_POP_FIELD;
#endif
extern const ru_reg_rec QM_POP_REG;
#define QM_POP_REG_OFFSET 0x0000A820

#define QM_RD_DATA_1_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_RD_DATA_1_DATA_FIELD_WIDTH 32
#define QM_RD_DATA_1_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RD_DATA_1_DATA_FIELD;
#endif
extern const ru_reg_rec QM_RD_DATA_1_REG;
#define QM_RD_DATA_1_REG_OFFSET 0x0000A000
#define QM_RD_DATA_1_REG_RAM_CNT 5

#define QM_POP_1_POP_FIELD_MASK 0x00000001
#define QM_POP_1_POP_FIELD_WIDTH 1
#define QM_POP_1_POP_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_POP_1_POP_FIELD;
#endif
extern const ru_reg_rec QM_POP_1_REG;
#define QM_POP_1_REG_OFFSET 0x0000A020

#define QM_RD_DATA_2_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_RD_DATA_2_DATA_FIELD_WIDTH 32
#define QM_RD_DATA_2_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RD_DATA_2_DATA_FIELD;
#endif
extern const ru_reg_rec QM_RD_DATA_2_REG;
#define QM_RD_DATA_2_REG_OFFSET 0x00009000
#define QM_RD_DATA_2_REG_RAM_CNT 5

#define QM_POP_2_POP_FIELD_MASK 0x00000001
#define QM_POP_2_POP_FIELD_WIDTH 1
#define QM_POP_2_POP_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_POP_2_POP_FIELD;
#endif
extern const ru_reg_rec QM_POP_2_REG;
#define QM_POP_2_REG_OFFSET 0x00009020

#define QM_PDFIFO_PTR_WR_PTR_FIELD_MASK 0x0000000F
#define QM_PDFIFO_PTR_WR_PTR_FIELD_WIDTH 4
#define QM_PDFIFO_PTR_WR_PTR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_PDFIFO_PTR_WR_PTR_FIELD;
#endif
#define QM_PDFIFO_PTR_RD_PTR_FIELD_MASK 0x00000F00
#define QM_PDFIFO_PTR_RD_PTR_FIELD_WIDTH 4
#define QM_PDFIFO_PTR_RD_PTR_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_PDFIFO_PTR_RD_PTR_FIELD;
#endif
extern const ru_reg_rec QM_PDFIFO_PTR_REG;
#define QM_PDFIFO_PTR_REG_OFFSET 0x00008000
#define QM_PDFIFO_PTR_REG_RAM_CNT 160

#define QM_UPDATE_FIFO_PTR_WR_PTR_FIELD_MASK 0x000001FF
#define QM_UPDATE_FIFO_PTR_WR_PTR_FIELD_WIDTH 9
#define QM_UPDATE_FIFO_PTR_WR_PTR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_UPDATE_FIFO_PTR_WR_PTR_FIELD;
#endif
#define QM_UPDATE_FIFO_PTR_RD_PTR_FIELD_MASK 0x0000FE00
#define QM_UPDATE_FIFO_PTR_RD_PTR_FIELD_WIDTH 7
#define QM_UPDATE_FIFO_PTR_RD_PTR_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_UPDATE_FIFO_PTR_RD_PTR_FIELD;
#endif
extern const ru_reg_rec QM_UPDATE_FIFO_PTR_REG;
#define QM_UPDATE_FIFO_PTR_REG_OFFSET 0x00008700
#define QM_UPDATE_FIFO_PTR_REG_RAM_CNT 16

#define QM_RD_DATA_POOL0_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_RD_DATA_POOL0_DATA_FIELD_WIDTH 32
#define QM_RD_DATA_POOL0_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RD_DATA_POOL0_DATA_FIELD;
#endif
extern const ru_reg_rec QM_RD_DATA_POOL0_REG;
#define QM_RD_DATA_POOL0_REG_OFFSET 0x00007A00

#define QM_RD_DATA_POOL1_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_RD_DATA_POOL1_DATA_FIELD_WIDTH 32
#define QM_RD_DATA_POOL1_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RD_DATA_POOL1_DATA_FIELD;
#endif
extern const ru_reg_rec QM_RD_DATA_POOL1_REG;
#define QM_RD_DATA_POOL1_REG_OFFSET 0x00007A04

#define QM_RD_DATA_POOL2_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_RD_DATA_POOL2_DATA_FIELD_WIDTH 32
#define QM_RD_DATA_POOL2_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RD_DATA_POOL2_DATA_FIELD;
#endif
extern const ru_reg_rec QM_RD_DATA_POOL2_REG;
#define QM_RD_DATA_POOL2_REG_OFFSET 0x00007A08

#define QM_RD_DATA_POOL3_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_RD_DATA_POOL3_DATA_FIELD_WIDTH 32
#define QM_RD_DATA_POOL3_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RD_DATA_POOL3_DATA_FIELD;
#endif
extern const ru_reg_rec QM_RD_DATA_POOL3_REG;
#define QM_RD_DATA_POOL3_REG_OFFSET 0x00007A0C

#define QM_POP_3_POP_POOL0_FIELD_MASK 0x00000001
#define QM_POP_3_POP_POOL0_FIELD_WIDTH 1
#define QM_POP_3_POP_POOL0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_POP_3_POP_POOL0_FIELD;
#endif
#define QM_POP_3_POP_POOL1_FIELD_MASK 0x00000002
#define QM_POP_3_POP_POOL1_FIELD_WIDTH 1
#define QM_POP_3_POP_POOL1_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_POP_3_POP_POOL1_FIELD;
#endif
#define QM_POP_3_POP_POOL2_FIELD_MASK 0x00000004
#define QM_POP_3_POP_POOL2_FIELD_WIDTH 1
#define QM_POP_3_POP_POOL2_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_POP_3_POP_POOL2_FIELD;
#endif
#define QM_POP_3_POP_POOL3_FIELD_MASK 0x00000008
#define QM_POP_3_POP_POOL3_FIELD_WIDTH 1
#define QM_POP_3_POP_POOL3_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_POP_3_POP_POOL3_FIELD;
#endif
extern const ru_reg_rec QM_POP_3_REG;
#define QM_POP_3_REG_OFFSET 0x00007A20

#define QM_EPON_RPT_CNT_COUNTER_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_EPON_RPT_CNT_COUNTER_DATA_FIELD_WIDTH 32
#define QM_EPON_RPT_CNT_COUNTER_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_EPON_RPT_CNT_COUNTER_DATA_FIELD;
#endif
extern const ru_reg_rec QM_EPON_RPT_CNT_COUNTER_REG;
#define QM_EPON_RPT_CNT_COUNTER_REG_OFFSET 0x00007000
#define QM_EPON_RPT_CNT_COUNTER_REG_RAM_CNT 320

#define QM_EPON_RPT_CNT_QUEUE_STATUS_STATUS_BIT_VECTOR_FIELD_MASK 0xFFFFFFFF
#define QM_EPON_RPT_CNT_QUEUE_STATUS_STATUS_BIT_VECTOR_FIELD_WIDTH 32
#define QM_EPON_RPT_CNT_QUEUE_STATUS_STATUS_BIT_VECTOR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_EPON_RPT_CNT_QUEUE_STATUS_STATUS_BIT_VECTOR_FIELD;
#endif
extern const ru_reg_rec QM_EPON_RPT_CNT_QUEUE_STATUS_REG;
#define QM_EPON_RPT_CNT_QUEUE_STATUS_REG_OFFSET 0x00007800
#define QM_EPON_RPT_CNT_QUEUE_STATUS_REG_RAM_CNT 5

#define QM_DROP_COUNTER_COUNTER_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_DROP_COUNTER_COUNTER_DATA_FIELD_WIDTH 32
#define QM_DROP_COUNTER_COUNTER_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_DROP_COUNTER_COUNTER_DATA_FIELD;
#endif
extern const ru_reg_rec QM_DROP_COUNTER_COUNTER_REG;
#define QM_DROP_COUNTER_COUNTER_REG_OFFSET 0x00005000
#define QM_DROP_COUNTER_COUNTER_REG_RAM_CNT 320

#define QM_TOTAL_EGRESS_ACCUMULATED_COUNTER_COUNTER_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_TOTAL_EGRESS_ACCUMULATED_COUNTER_COUNTER_DATA_FIELD_WIDTH 32
#define QM_TOTAL_EGRESS_ACCUMULATED_COUNTER_COUNTER_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_TOTAL_EGRESS_ACCUMULATED_COUNTER_COUNTER_DATA_FIELD;
#endif
extern const ru_reg_rec QM_TOTAL_EGRESS_ACCUMULATED_COUNTER_COUNTER_REG;
#define QM_TOTAL_EGRESS_ACCUMULATED_COUNTER_COUNTER_REG_OFFSET 0x00006000
#define QM_TOTAL_EGRESS_ACCUMULATED_COUNTER_COUNTER_REG_RAM_CNT 320

#define QM_DQM_VALID_COUNTER_COUNTER_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_DQM_VALID_COUNTER_COUNTER_DATA_FIELD_WIDTH 32
#define QM_DQM_VALID_COUNTER_COUNTER_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_DQM_VALID_COUNTER_COUNTER_DATA_FIELD;
#endif
extern const ru_reg_rec QM_DQM_VALID_COUNTER_COUNTER_REG;
#define QM_DQM_VALID_COUNTER_COUNTER_REG_OFFSET 0x00004000
#define QM_DQM_VALID_COUNTER_COUNTER_REG_RAM_CNT 320

#define QM_TOTAL_VALID_COUNTER_COUNTER_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_TOTAL_VALID_COUNTER_COUNTER_DATA_FIELD_WIDTH 32
#define QM_TOTAL_VALID_COUNTER_COUNTER_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_TOTAL_VALID_COUNTER_COUNTER_DATA_FIELD;
#endif
extern const ru_reg_rec QM_TOTAL_VALID_COUNTER_COUNTER_REG;
#define QM_TOTAL_VALID_COUNTER_COUNTER_REG_OFFSET 0x00002000
#define QM_TOTAL_VALID_COUNTER_COUNTER_REG_RAM_CNT 640

#define QM_WRED_PROFILE_COLOR_MIN_THR_0_MIN_THR_FIELD_MASK 0x00FFFFFF
#define QM_WRED_PROFILE_COLOR_MIN_THR_0_MIN_THR_FIELD_WIDTH 24
#define QM_WRED_PROFILE_COLOR_MIN_THR_0_MIN_THR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_WRED_PROFILE_COLOR_MIN_THR_0_MIN_THR_FIELD;
#endif
#define QM_WRED_PROFILE_COLOR_MIN_THR_0_FLW_CTRL_EN_FIELD_MASK 0x01000000
#define QM_WRED_PROFILE_COLOR_MIN_THR_0_FLW_CTRL_EN_FIELD_WIDTH 1
#define QM_WRED_PROFILE_COLOR_MIN_THR_0_FLW_CTRL_EN_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_WRED_PROFILE_COLOR_MIN_THR_0_FLW_CTRL_EN_FIELD;
#endif
extern const ru_reg_rec QM_WRED_PROFILE_COLOR_MIN_THR_0_REG;
#define QM_WRED_PROFILE_COLOR_MIN_THR_0_REG_OFFSET 0x00001000
#define QM_WRED_PROFILE_COLOR_MIN_THR_0_REG_RAM_CNT 16

#define QM_WRED_PROFILE_COLOR_MIN_THR_1_MIN_THR_FIELD_MASK 0x00FFFFFF
#define QM_WRED_PROFILE_COLOR_MIN_THR_1_MIN_THR_FIELD_WIDTH 24
#define QM_WRED_PROFILE_COLOR_MIN_THR_1_MIN_THR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_WRED_PROFILE_COLOR_MIN_THR_1_MIN_THR_FIELD;
#endif
#define QM_WRED_PROFILE_COLOR_MIN_THR_1_FLW_CTRL_EN_FIELD_MASK 0x01000000
#define QM_WRED_PROFILE_COLOR_MIN_THR_1_FLW_CTRL_EN_FIELD_WIDTH 1
#define QM_WRED_PROFILE_COLOR_MIN_THR_1_FLW_CTRL_EN_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_WRED_PROFILE_COLOR_MIN_THR_1_FLW_CTRL_EN_FIELD;
#endif
extern const ru_reg_rec QM_WRED_PROFILE_COLOR_MIN_THR_1_REG;
#define QM_WRED_PROFILE_COLOR_MIN_THR_1_REG_OFFSET 0x00001004
#define QM_WRED_PROFILE_COLOR_MIN_THR_1_REG_RAM_CNT 16

#define QM_WRED_PROFILE_COLOR_MAX_THR_0_MAX_THR_FIELD_MASK 0x00FFFFFF
#define QM_WRED_PROFILE_COLOR_MAX_THR_0_MAX_THR_FIELD_WIDTH 24
#define QM_WRED_PROFILE_COLOR_MAX_THR_0_MAX_THR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_WRED_PROFILE_COLOR_MAX_THR_0_MAX_THR_FIELD;
#endif
extern const ru_reg_rec QM_WRED_PROFILE_COLOR_MAX_THR_0_REG;
#define QM_WRED_PROFILE_COLOR_MAX_THR_0_REG_OFFSET 0x00001010
#define QM_WRED_PROFILE_COLOR_MAX_THR_0_REG_RAM_CNT 16

#define QM_WRED_PROFILE_COLOR_MAX_THR_1_MAX_THR_FIELD_MASK 0x00FFFFFF
#define QM_WRED_PROFILE_COLOR_MAX_THR_1_MAX_THR_FIELD_WIDTH 24
#define QM_WRED_PROFILE_COLOR_MAX_THR_1_MAX_THR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_WRED_PROFILE_COLOR_MAX_THR_1_MAX_THR_FIELD;
#endif
extern const ru_reg_rec QM_WRED_PROFILE_COLOR_MAX_THR_1_REG;
#define QM_WRED_PROFILE_COLOR_MAX_THR_1_REG_OFFSET 0x00001014
#define QM_WRED_PROFILE_COLOR_MAX_THR_1_REG_RAM_CNT 16

#define QM_WRED_PROFILE_COLOR_SLOPE_0_SLOPE_MANTISSA_FIELD_MASK 0x000000FF
#define QM_WRED_PROFILE_COLOR_SLOPE_0_SLOPE_MANTISSA_FIELD_WIDTH 8
#define QM_WRED_PROFILE_COLOR_SLOPE_0_SLOPE_MANTISSA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_WRED_PROFILE_COLOR_SLOPE_0_SLOPE_MANTISSA_FIELD;
#endif
#define QM_WRED_PROFILE_COLOR_SLOPE_0_SLOPE_EXP_FIELD_MASK 0x00001F00
#define QM_WRED_PROFILE_COLOR_SLOPE_0_SLOPE_EXP_FIELD_WIDTH 5
#define QM_WRED_PROFILE_COLOR_SLOPE_0_SLOPE_EXP_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_WRED_PROFILE_COLOR_SLOPE_0_SLOPE_EXP_FIELD;
#endif
extern const ru_reg_rec QM_WRED_PROFILE_COLOR_SLOPE_0_REG;
#define QM_WRED_PROFILE_COLOR_SLOPE_0_REG_OFFSET 0x00001020
#define QM_WRED_PROFILE_COLOR_SLOPE_0_REG_RAM_CNT 16

#define QM_WRED_PROFILE_COLOR_SLOPE_1_SLOPE_MANTISSA_FIELD_MASK 0x000000FF
#define QM_WRED_PROFILE_COLOR_SLOPE_1_SLOPE_MANTISSA_FIELD_WIDTH 8
#define QM_WRED_PROFILE_COLOR_SLOPE_1_SLOPE_MANTISSA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_WRED_PROFILE_COLOR_SLOPE_1_SLOPE_MANTISSA_FIELD;
#endif
#define QM_WRED_PROFILE_COLOR_SLOPE_1_SLOPE_EXP_FIELD_MASK 0x00001F00
#define QM_WRED_PROFILE_COLOR_SLOPE_1_SLOPE_EXP_FIELD_WIDTH 5
#define QM_WRED_PROFILE_COLOR_SLOPE_1_SLOPE_EXP_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_WRED_PROFILE_COLOR_SLOPE_1_SLOPE_EXP_FIELD;
#endif
extern const ru_reg_rec QM_WRED_PROFILE_COLOR_SLOPE_1_REG;
#define QM_WRED_PROFILE_COLOR_SLOPE_1_REG_OFFSET 0x00001024
#define QM_WRED_PROFILE_COLOR_SLOPE_1_REG_RAM_CNT 16

#define QM_QUEUE_CONTEXT_CONTEXT_WRED_PROFILE_FIELD_MASK 0x0000000F
#define QM_QUEUE_CONTEXT_CONTEXT_WRED_PROFILE_FIELD_WIDTH 4
#define QM_QUEUE_CONTEXT_CONTEXT_WRED_PROFILE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_CONTEXT_CONTEXT_WRED_PROFILE_FIELD;
#endif
#define QM_QUEUE_CONTEXT_CONTEXT_COPY_DEC_PROFILE_FIELD_MASK 0x00000070
#define QM_QUEUE_CONTEXT_CONTEXT_COPY_DEC_PROFILE_FIELD_WIDTH 3
#define QM_QUEUE_CONTEXT_CONTEXT_COPY_DEC_PROFILE_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_CONTEXT_CONTEXT_COPY_DEC_PROFILE_FIELD;
#endif
#define QM_QUEUE_CONTEXT_CONTEXT_DDR_COPY_DISABLE_FIELD_MASK 0x00000080
#define QM_QUEUE_CONTEXT_CONTEXT_DDR_COPY_DISABLE_FIELD_WIDTH 1
#define QM_QUEUE_CONTEXT_CONTEXT_DDR_COPY_DISABLE_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_CONTEXT_CONTEXT_DDR_COPY_DISABLE_FIELD;
#endif
#define QM_QUEUE_CONTEXT_CONTEXT_AGGREGATION_DISABLE_FIELD_MASK 0x00000100
#define QM_QUEUE_CONTEXT_CONTEXT_AGGREGATION_DISABLE_FIELD_WIDTH 1
#define QM_QUEUE_CONTEXT_CONTEXT_AGGREGATION_DISABLE_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_CONTEXT_CONTEXT_AGGREGATION_DISABLE_FIELD;
#endif
#define QM_QUEUE_CONTEXT_CONTEXT_FPM_UG_OR_BUFMNG_FIELD_MASK 0x00003E00
#define QM_QUEUE_CONTEXT_CONTEXT_FPM_UG_OR_BUFMNG_FIELD_WIDTH 5
#define QM_QUEUE_CONTEXT_CONTEXT_FPM_UG_OR_BUFMNG_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_CONTEXT_CONTEXT_FPM_UG_OR_BUFMNG_FIELD;
#endif
#define QM_QUEUE_CONTEXT_CONTEXT_EXCLUSIVE_PRIORITY_FIELD_MASK 0x00004000
#define QM_QUEUE_CONTEXT_CONTEXT_EXCLUSIVE_PRIORITY_FIELD_WIDTH 1
#define QM_QUEUE_CONTEXT_CONTEXT_EXCLUSIVE_PRIORITY_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_CONTEXT_CONTEXT_EXCLUSIVE_PRIORITY_FIELD;
#endif
#define QM_QUEUE_CONTEXT_CONTEXT_Q_802_1AE_FIELD_MASK 0x00008000
#define QM_QUEUE_CONTEXT_CONTEXT_Q_802_1AE_FIELD_WIDTH 1
#define QM_QUEUE_CONTEXT_CONTEXT_Q_802_1AE_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_CONTEXT_CONTEXT_Q_802_1AE_FIELD;
#endif
#define QM_QUEUE_CONTEXT_CONTEXT_SCI_FIELD_MASK 0x00010000
#define QM_QUEUE_CONTEXT_CONTEXT_SCI_FIELD_WIDTH 1
#define QM_QUEUE_CONTEXT_CONTEXT_SCI_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_CONTEXT_CONTEXT_SCI_FIELD;
#endif
#define QM_QUEUE_CONTEXT_CONTEXT_FEC_ENABLE_FIELD_MASK 0x00020000
#define QM_QUEUE_CONTEXT_CONTEXT_FEC_ENABLE_FIELD_WIDTH 1
#define QM_QUEUE_CONTEXT_CONTEXT_FEC_ENABLE_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_CONTEXT_CONTEXT_FEC_ENABLE_FIELD;
#endif
#define QM_QUEUE_CONTEXT_CONTEXT_RES_PROFILE_FIELD_MASK 0x001C0000
#define QM_QUEUE_CONTEXT_CONTEXT_RES_PROFILE_FIELD_WIDTH 3
#define QM_QUEUE_CONTEXT_CONTEXT_RES_PROFILE_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_CONTEXT_CONTEXT_RES_PROFILE_FIELD;
#endif
#define QM_QUEUE_CONTEXT_CONTEXT_SPARE_ROOM_0_FIELD_MASK 0x00600000
#define QM_QUEUE_CONTEXT_CONTEXT_SPARE_ROOM_0_FIELD_WIDTH 2
#define QM_QUEUE_CONTEXT_CONTEXT_SPARE_ROOM_0_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_CONTEXT_CONTEXT_SPARE_ROOM_0_FIELD;
#endif
#define QM_QUEUE_CONTEXT_CONTEXT_SPARE_ROOM_1_FIELD_MASK 0x01800000
#define QM_QUEUE_CONTEXT_CONTEXT_SPARE_ROOM_1_FIELD_WIDTH 2
#define QM_QUEUE_CONTEXT_CONTEXT_SPARE_ROOM_1_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_CONTEXT_CONTEXT_SPARE_ROOM_1_FIELD;
#endif
#define QM_QUEUE_CONTEXT_CONTEXT_SERVICE_QUEUE_PROFILE_FIELD_MASK 0x3E000000
#define QM_QUEUE_CONTEXT_CONTEXT_SERVICE_QUEUE_PROFILE_FIELD_WIDTH 5
#define QM_QUEUE_CONTEXT_CONTEXT_SERVICE_QUEUE_PROFILE_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_CONTEXT_CONTEXT_SERVICE_QUEUE_PROFILE_FIELD;
#endif
#define QM_QUEUE_CONTEXT_CONTEXT_TIMESTAMP_RES_PROFILE_FIELD_MASK 0xC0000000
#define QM_QUEUE_CONTEXT_CONTEXT_TIMESTAMP_RES_PROFILE_FIELD_WIDTH 2
#define QM_QUEUE_CONTEXT_CONTEXT_TIMESTAMP_RES_PROFILE_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QUEUE_CONTEXT_CONTEXT_TIMESTAMP_RES_PROFILE_FIELD;
#endif
extern const ru_reg_rec QM_QUEUE_CONTEXT_CONTEXT_REG;
#define QM_QUEUE_CONTEXT_CONTEXT_REG_OFFSET 0x00000800
#define QM_QUEUE_CONTEXT_CONTEXT_REG_RAM_CNT 160

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_QUEUE_NUM_FIELD_MASK 0x000001FF
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_QUEUE_NUM_FIELD_WIDTH 9
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_QUEUE_NUM_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_QUEUE_NUM_FIELD;
#endif
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_CMD_FIELD_MASK 0x00030000
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_CMD_FIELD_WIDTH 2
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_CMD_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_CMD_FIELD;
#endif
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_DONE_FIELD_MASK 0x01000000
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_DONE_FIELD_WIDTH 1
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_DONE_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_DONE_FIELD;
#endif
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_ERROR_FIELD_MASK 0x02000000
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_ERROR_FIELD_WIDTH 1
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_ERROR_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_ERROR_FIELD;
#endif
extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_REG_OFFSET 0x00000600
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_CTRL_REG_RAM_CNT 4

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_0_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_0_DATA_FIELD_WIDTH 32
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_0_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_0_DATA_FIELD;
#endif
extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_0_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_0_REG_OFFSET 0x00000610
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_0_REG_RAM_CNT 4

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_1_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_1_DATA_FIELD_WIDTH 32
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_1_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_1_DATA_FIELD;
#endif
extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_1_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_1_REG_OFFSET 0x00000614
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_1_REG_RAM_CNT 4

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_2_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_2_DATA_FIELD_WIDTH 32
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_2_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_2_DATA_FIELD;
#endif
extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_2_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_2_REG_OFFSET 0x00000618
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_2_REG_RAM_CNT 4

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_3_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_3_DATA_FIELD_WIDTH 32
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_3_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_3_DATA_FIELD;
#endif
extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_3_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_3_REG_OFFSET 0x0000061C
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_WR_DATA_3_REG_RAM_CNT 4

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_0_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_0_DATA_FIELD_WIDTH 32
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_0_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_0_DATA_FIELD;
#endif
extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_0_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_0_REG_OFFSET 0x00000620
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_0_REG_RAM_CNT 4

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_1_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_1_DATA_FIELD_WIDTH 32
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_1_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_1_DATA_FIELD;
#endif
extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_1_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_1_REG_OFFSET 0x00000624
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_1_REG_RAM_CNT 4

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_2_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_2_DATA_FIELD_WIDTH 32
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_2_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_2_DATA_FIELD;
#endif
extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_2_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_2_REG_OFFSET 0x00000628
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_2_REG_RAM_CNT 4

#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_3_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_3_DATA_FIELD_WIDTH 32
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_3_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_3_DATA_FIELD;
#endif
extern const ru_reg_rec QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_3_REG;
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_3_REG_OFFSET 0x0000062C
#define QM_CPU_INDR_PORT_CPU_PD_INDIRECT_RD_DATA_3_REG_RAM_CNT 4

#define QM_RUNNER_GRP_RNR_CONFIG_RNR_BB_ID_FIELD_MASK 0x0000003F
#define QM_RUNNER_GRP_RNR_CONFIG_RNR_BB_ID_FIELD_WIDTH 6
#define QM_RUNNER_GRP_RNR_CONFIG_RNR_BB_ID_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RUNNER_GRP_RNR_CONFIG_RNR_BB_ID_FIELD;
#endif
#define QM_RUNNER_GRP_RNR_CONFIG_RNR_TASK_FIELD_MASK 0x00000F00
#define QM_RUNNER_GRP_RNR_CONFIG_RNR_TASK_FIELD_WIDTH 4
#define QM_RUNNER_GRP_RNR_CONFIG_RNR_TASK_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RUNNER_GRP_RNR_CONFIG_RNR_TASK_FIELD;
#endif
#define QM_RUNNER_GRP_RNR_CONFIG_RNR_ENABLE_FIELD_MASK 0x00010000
#define QM_RUNNER_GRP_RNR_CONFIG_RNR_ENABLE_FIELD_WIDTH 1
#define QM_RUNNER_GRP_RNR_CONFIG_RNR_ENABLE_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RUNNER_GRP_RNR_CONFIG_RNR_ENABLE_FIELD;
#endif
extern const ru_reg_rec QM_RUNNER_GRP_RNR_CONFIG_REG;
#define QM_RUNNER_GRP_RNR_CONFIG_REG_OFFSET 0x00000300
#define QM_RUNNER_GRP_RNR_CONFIG_REG_RAM_CNT 16

#define QM_RUNNER_GRP_QUEUE_CONFIG_START_QUEUE_FIELD_MASK 0x000001FF
#define QM_RUNNER_GRP_QUEUE_CONFIG_START_QUEUE_FIELD_WIDTH 9
#define QM_RUNNER_GRP_QUEUE_CONFIG_START_QUEUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RUNNER_GRP_QUEUE_CONFIG_START_QUEUE_FIELD;
#endif
#define QM_RUNNER_GRP_QUEUE_CONFIG_END_QUEUE_FIELD_MASK 0x01FF0000
#define QM_RUNNER_GRP_QUEUE_CONFIG_END_QUEUE_FIELD_WIDTH 9
#define QM_RUNNER_GRP_QUEUE_CONFIG_END_QUEUE_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RUNNER_GRP_QUEUE_CONFIG_END_QUEUE_FIELD;
#endif
extern const ru_reg_rec QM_RUNNER_GRP_QUEUE_CONFIG_REG;
#define QM_RUNNER_GRP_QUEUE_CONFIG_REG_OFFSET 0x00000304
#define QM_RUNNER_GRP_QUEUE_CONFIG_REG_RAM_CNT 16

#define QM_RUNNER_GRP_PDFIFO_CONFIG_BASE_ADDR_FIELD_MASK 0x00003FF8
#define QM_RUNNER_GRP_PDFIFO_CONFIG_BASE_ADDR_FIELD_WIDTH 11
#define QM_RUNNER_GRP_PDFIFO_CONFIG_BASE_ADDR_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RUNNER_GRP_PDFIFO_CONFIG_BASE_ADDR_FIELD;
#endif
#define QM_RUNNER_GRP_PDFIFO_CONFIG_SIZE_FIELD_MASK 0x00030000
#define QM_RUNNER_GRP_PDFIFO_CONFIG_SIZE_FIELD_WIDTH 2
#define QM_RUNNER_GRP_PDFIFO_CONFIG_SIZE_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RUNNER_GRP_PDFIFO_CONFIG_SIZE_FIELD;
#endif
extern const ru_reg_rec QM_RUNNER_GRP_PDFIFO_CONFIG_REG;
#define QM_RUNNER_GRP_PDFIFO_CONFIG_REG_OFFSET 0x00000308
#define QM_RUNNER_GRP_PDFIFO_CONFIG_REG_RAM_CNT 16

#define QM_RUNNER_GRP_UPDATE_FIFO_CONFIG_BASE_ADDR_FIELD_MASK 0x00003FF8
#define QM_RUNNER_GRP_UPDATE_FIFO_CONFIG_BASE_ADDR_FIELD_WIDTH 11
#define QM_RUNNER_GRP_UPDATE_FIFO_CONFIG_BASE_ADDR_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RUNNER_GRP_UPDATE_FIFO_CONFIG_BASE_ADDR_FIELD;
#endif
#define QM_RUNNER_GRP_UPDATE_FIFO_CONFIG_SIZE_FIELD_MASK 0x00070000
#define QM_RUNNER_GRP_UPDATE_FIFO_CONFIG_SIZE_FIELD_WIDTH 3
#define QM_RUNNER_GRP_UPDATE_FIFO_CONFIG_SIZE_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_RUNNER_GRP_UPDATE_FIFO_CONFIG_SIZE_FIELD;
#endif
extern const ru_reg_rec QM_RUNNER_GRP_UPDATE_FIFO_CONFIG_REG;
#define QM_RUNNER_GRP_UPDATE_FIFO_CONFIG_REG_OFFSET 0x0000030C
#define QM_RUNNER_GRP_UPDATE_FIFO_CONFIG_REG_RAM_CNT 16

#define QM_FPM_POOLS_THR_FPM_LOWER_THR_FIELD_MASK 0x0000007F
#define QM_FPM_POOLS_THR_FPM_LOWER_THR_FIELD_WIDTH 7
#define QM_FPM_POOLS_THR_FPM_LOWER_THR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_POOLS_THR_FPM_LOWER_THR_FIELD;
#endif
#define QM_FPM_POOLS_THR_FPM_HIGHER_THR_FIELD_MASK 0x00007F00
#define QM_FPM_POOLS_THR_FPM_HIGHER_THR_FIELD_WIDTH 7
#define QM_FPM_POOLS_THR_FPM_HIGHER_THR_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_POOLS_THR_FPM_HIGHER_THR_FIELD;
#endif
extern const ru_reg_rec QM_FPM_POOLS_THR_REG;
#define QM_FPM_POOLS_THR_REG_OFFSET 0x00000200
#define QM_FPM_POOLS_THR_REG_RAM_CNT 4

#define QM_FPM_USR_GRP_LOWER_THR_FPM_GRP_LOWER_THR_FIELD_MASK 0x0003FFFF
#define QM_FPM_USR_GRP_LOWER_THR_FPM_GRP_LOWER_THR_FIELD_WIDTH 18
#define QM_FPM_USR_GRP_LOWER_THR_FPM_GRP_LOWER_THR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_USR_GRP_LOWER_THR_FPM_GRP_LOWER_THR_FIELD;
#endif
extern const ru_reg_rec QM_FPM_USR_GRP_LOWER_THR_REG;
#define QM_FPM_USR_GRP_LOWER_THR_REG_OFFSET 0x00000280
#define QM_FPM_USR_GRP_LOWER_THR_REG_RAM_CNT 4

#define QM_FPM_USR_GRP_MID_THR_FPM_GRP_MID_THR_FIELD_MASK 0x0003FFFF
#define QM_FPM_USR_GRP_MID_THR_FPM_GRP_MID_THR_FIELD_WIDTH 18
#define QM_FPM_USR_GRP_MID_THR_FPM_GRP_MID_THR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_USR_GRP_MID_THR_FPM_GRP_MID_THR_FIELD;
#endif
extern const ru_reg_rec QM_FPM_USR_GRP_MID_THR_REG;
#define QM_FPM_USR_GRP_MID_THR_REG_OFFSET 0x00000284
#define QM_FPM_USR_GRP_MID_THR_REG_RAM_CNT 4

#define QM_FPM_USR_GRP_HIGHER_THR_FPM_GRP_HIGHER_THR_FIELD_MASK 0x0003FFFF
#define QM_FPM_USR_GRP_HIGHER_THR_FPM_GRP_HIGHER_THR_FIELD_WIDTH 18
#define QM_FPM_USR_GRP_HIGHER_THR_FPM_GRP_HIGHER_THR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_USR_GRP_HIGHER_THR_FPM_GRP_HIGHER_THR_FIELD;
#endif
extern const ru_reg_rec QM_FPM_USR_GRP_HIGHER_THR_REG;
#define QM_FPM_USR_GRP_HIGHER_THR_REG_OFFSET 0x00000288
#define QM_FPM_USR_GRP_HIGHER_THR_REG_RAM_CNT 4

#define QM_FPM_USR_GRP_CNT_FPM_UG_CNT_FIELD_MASK 0x0003FFFF
#define QM_FPM_USR_GRP_CNT_FPM_UG_CNT_FIELD_WIDTH 18
#define QM_FPM_USR_GRP_CNT_FPM_UG_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_USR_GRP_CNT_FPM_UG_CNT_FIELD;
#endif
extern const ru_reg_rec QM_FPM_USR_GRP_CNT_REG;
#define QM_FPM_USR_GRP_CNT_REG_OFFSET 0x0000028C
#define QM_FPM_USR_GRP_CNT_REG_RAM_CNT 4

#define QM_DEBUG_SEL_SELECT_FIELD_MASK 0x0000001F
#define QM_DEBUG_SEL_SELECT_FIELD_WIDTH 5
#define QM_DEBUG_SEL_SELECT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_DEBUG_SEL_SELECT_FIELD;
#endif
#define QM_DEBUG_SEL_ENABLE_FIELD_MASK 0x80000000
#define QM_DEBUG_SEL_ENABLE_FIELD_WIDTH 1
#define QM_DEBUG_SEL_ENABLE_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_DEBUG_SEL_ENABLE_FIELD;
#endif
extern const ru_reg_rec QM_DEBUG_SEL_REG;
#define QM_DEBUG_SEL_REG_OFFSET 0x00016000

#define QM_DEBUG_BUS_LSB_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_DEBUG_BUS_LSB_DATA_FIELD_WIDTH 32
#define QM_DEBUG_BUS_LSB_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_DEBUG_BUS_LSB_DATA_FIELD;
#endif
extern const ru_reg_rec QM_DEBUG_BUS_LSB_REG;
#define QM_DEBUG_BUS_LSB_REG_OFFSET 0x00016004

#define QM_DEBUG_BUS_MSB_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_DEBUG_BUS_MSB_DATA_FIELD_WIDTH 32
#define QM_DEBUG_BUS_MSB_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_DEBUG_BUS_MSB_DATA_FIELD;
#endif
extern const ru_reg_rec QM_DEBUG_BUS_MSB_REG;
#define QM_DEBUG_BUS_MSB_REG_OFFSET 0x00016008

#define QM_QM_SPARE_CONFIG_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_QM_SPARE_CONFIG_DATA_FIELD_WIDTH 32
#define QM_QM_SPARE_CONFIG_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QM_SPARE_CONFIG_DATA_FIELD;
#endif
extern const ru_reg_rec QM_QM_SPARE_CONFIG_REG;
#define QM_QM_SPARE_CONFIG_REG_OFFSET 0x0001600C

#define QM_GOOD_LVL1_PKTS_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_GOOD_LVL1_PKTS_CNT_COUNTER_FIELD_WIDTH 32
#define QM_GOOD_LVL1_PKTS_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GOOD_LVL1_PKTS_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_GOOD_LVL1_PKTS_CNT_REG;
#define QM_GOOD_LVL1_PKTS_CNT_REG_OFFSET 0x00016010

#define QM_GOOD_LVL1_BYTES_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_GOOD_LVL1_BYTES_CNT_COUNTER_FIELD_WIDTH 32
#define QM_GOOD_LVL1_BYTES_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GOOD_LVL1_BYTES_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_GOOD_LVL1_BYTES_CNT_REG;
#define QM_GOOD_LVL1_BYTES_CNT_REG_OFFSET 0x00016014

#define QM_GOOD_LVL2_PKTS_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_GOOD_LVL2_PKTS_CNT_COUNTER_FIELD_WIDTH 32
#define QM_GOOD_LVL2_PKTS_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GOOD_LVL2_PKTS_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_GOOD_LVL2_PKTS_CNT_REG;
#define QM_GOOD_LVL2_PKTS_CNT_REG_OFFSET 0x00016018

#define QM_GOOD_LVL2_BYTES_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_GOOD_LVL2_BYTES_CNT_COUNTER_FIELD_WIDTH 32
#define QM_GOOD_LVL2_BYTES_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GOOD_LVL2_BYTES_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_GOOD_LVL2_BYTES_CNT_REG;
#define QM_GOOD_LVL2_BYTES_CNT_REG_OFFSET 0x0001601C

#define QM_COPIED_PKTS_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_COPIED_PKTS_CNT_COUNTER_FIELD_WIDTH 32
#define QM_COPIED_PKTS_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_COPIED_PKTS_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_COPIED_PKTS_CNT_REG;
#define QM_COPIED_PKTS_CNT_REG_OFFSET 0x00016020

#define QM_COPIED_BYTES_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_COPIED_BYTES_CNT_COUNTER_FIELD_WIDTH 32
#define QM_COPIED_BYTES_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_COPIED_BYTES_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_COPIED_BYTES_CNT_REG;
#define QM_COPIED_BYTES_CNT_REG_OFFSET 0x00016024

#define QM_AGG_PKTS_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_AGG_PKTS_CNT_COUNTER_FIELD_WIDTH 32
#define QM_AGG_PKTS_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_AGG_PKTS_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_AGG_PKTS_CNT_REG;
#define QM_AGG_PKTS_CNT_REG_OFFSET 0x00016028

#define QM_AGG_BYTES_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_AGG_BYTES_CNT_COUNTER_FIELD_WIDTH 32
#define QM_AGG_BYTES_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_AGG_BYTES_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_AGG_BYTES_CNT_REG;
#define QM_AGG_BYTES_CNT_REG_OFFSET 0x0001602C

#define QM_AGG_1_PKTS_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_AGG_1_PKTS_CNT_COUNTER_FIELD_WIDTH 32
#define QM_AGG_1_PKTS_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_AGG_1_PKTS_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_AGG_1_PKTS_CNT_REG;
#define QM_AGG_1_PKTS_CNT_REG_OFFSET 0x00016030

#define QM_AGG_2_PKTS_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_AGG_2_PKTS_CNT_COUNTER_FIELD_WIDTH 32
#define QM_AGG_2_PKTS_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_AGG_2_PKTS_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_AGG_2_PKTS_CNT_REG;
#define QM_AGG_2_PKTS_CNT_REG_OFFSET 0x00016034

#define QM_AGG_3_PKTS_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_AGG_3_PKTS_CNT_COUNTER_FIELD_WIDTH 32
#define QM_AGG_3_PKTS_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_AGG_3_PKTS_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_AGG_3_PKTS_CNT_REG;
#define QM_AGG_3_PKTS_CNT_REG_OFFSET 0x00016038

#define QM_AGG_4_PKTS_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_AGG_4_PKTS_CNT_COUNTER_FIELD_WIDTH 32
#define QM_AGG_4_PKTS_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_AGG_4_PKTS_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_AGG_4_PKTS_CNT_REG;
#define QM_AGG_4_PKTS_CNT_REG_OFFSET 0x0001603C

#define QM_WRED_DROP_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_WRED_DROP_CNT_COUNTER_FIELD_WIDTH 32
#define QM_WRED_DROP_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_WRED_DROP_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_WRED_DROP_CNT_REG;
#define QM_WRED_DROP_CNT_REG_OFFSET 0x00016040

#define QM_FPM_CONGESTION_DROP_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_FPM_CONGESTION_DROP_CNT_COUNTER_FIELD_WIDTH 32
#define QM_FPM_CONGESTION_DROP_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_CONGESTION_DROP_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_FPM_CONGESTION_DROP_CNT_REG;
#define QM_FPM_CONGESTION_DROP_CNT_REG_OFFSET 0x00016048

#define QM_DDR_PD_CONGESTION_DROP_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_DDR_PD_CONGESTION_DROP_CNT_COUNTER_FIELD_WIDTH 32
#define QM_DDR_PD_CONGESTION_DROP_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_DDR_PD_CONGESTION_DROP_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_DDR_PD_CONGESTION_DROP_CNT_REG;
#define QM_DDR_PD_CONGESTION_DROP_CNT_REG_OFFSET 0x00016050

#define QM_DDR_BYTE_CONGESTION_DROP_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_DDR_BYTE_CONGESTION_DROP_CNT_COUNTER_FIELD_WIDTH 32
#define QM_DDR_BYTE_CONGESTION_DROP_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_DDR_BYTE_CONGESTION_DROP_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_DDR_BYTE_CONGESTION_DROP_CNT_REG;
#define QM_DDR_BYTE_CONGESTION_DROP_CNT_REG_OFFSET 0x00016054

#define QM_QM_PD_CONGESTION_DROP_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_QM_PD_CONGESTION_DROP_CNT_COUNTER_FIELD_WIDTH 32
#define QM_QM_PD_CONGESTION_DROP_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QM_PD_CONGESTION_DROP_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_QM_PD_CONGESTION_DROP_CNT_REG;
#define QM_QM_PD_CONGESTION_DROP_CNT_REG_OFFSET 0x00016058

#define QM_QM_ABS_REQUEUE_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_QM_ABS_REQUEUE_CNT_COUNTER_FIELD_WIDTH 32
#define QM_QM_ABS_REQUEUE_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QM_ABS_REQUEUE_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_QM_ABS_REQUEUE_CNT_REG;
#define QM_QM_ABS_REQUEUE_CNT_REG_OFFSET 0x0001605C

#define QM_FPM_PREFETCH_FIFO0_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_FPM_PREFETCH_FIFO0_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_FPM_PREFETCH_FIFO0_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_PREFETCH_FIFO0_STATUS_USED_WORDS_FIELD;
#endif
#define QM_FPM_PREFETCH_FIFO0_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_FPM_PREFETCH_FIFO0_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_FPM_PREFETCH_FIFO0_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_PREFETCH_FIFO0_STATUS_EMPTY_FIELD;
#endif
#define QM_FPM_PREFETCH_FIFO0_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_FPM_PREFETCH_FIFO0_STATUS_FULL_FIELD_WIDTH 1
#define QM_FPM_PREFETCH_FIFO0_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_PREFETCH_FIFO0_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_FPM_PREFETCH_FIFO0_STATUS_REG;
#define QM_FPM_PREFETCH_FIFO0_STATUS_REG_OFFSET 0x00016060

#define QM_FPM_PREFETCH_FIFO1_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_FPM_PREFETCH_FIFO1_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_FPM_PREFETCH_FIFO1_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_PREFETCH_FIFO1_STATUS_USED_WORDS_FIELD;
#endif
#define QM_FPM_PREFETCH_FIFO1_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_FPM_PREFETCH_FIFO1_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_FPM_PREFETCH_FIFO1_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_PREFETCH_FIFO1_STATUS_EMPTY_FIELD;
#endif
#define QM_FPM_PREFETCH_FIFO1_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_FPM_PREFETCH_FIFO1_STATUS_FULL_FIELD_WIDTH 1
#define QM_FPM_PREFETCH_FIFO1_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_PREFETCH_FIFO1_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_FPM_PREFETCH_FIFO1_STATUS_REG;
#define QM_FPM_PREFETCH_FIFO1_STATUS_REG_OFFSET 0x00016064

#define QM_FPM_PREFETCH_FIFO2_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_FPM_PREFETCH_FIFO2_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_FPM_PREFETCH_FIFO2_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_PREFETCH_FIFO2_STATUS_USED_WORDS_FIELD;
#endif
#define QM_FPM_PREFETCH_FIFO2_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_FPM_PREFETCH_FIFO2_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_FPM_PREFETCH_FIFO2_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_PREFETCH_FIFO2_STATUS_EMPTY_FIELD;
#endif
#define QM_FPM_PREFETCH_FIFO2_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_FPM_PREFETCH_FIFO2_STATUS_FULL_FIELD_WIDTH 1
#define QM_FPM_PREFETCH_FIFO2_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_PREFETCH_FIFO2_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_FPM_PREFETCH_FIFO2_STATUS_REG;
#define QM_FPM_PREFETCH_FIFO2_STATUS_REG_OFFSET 0x00016068

#define QM_FPM_PREFETCH_FIFO3_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_FPM_PREFETCH_FIFO3_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_FPM_PREFETCH_FIFO3_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_PREFETCH_FIFO3_STATUS_USED_WORDS_FIELD;
#endif
#define QM_FPM_PREFETCH_FIFO3_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_FPM_PREFETCH_FIFO3_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_FPM_PREFETCH_FIFO3_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_PREFETCH_FIFO3_STATUS_EMPTY_FIELD;
#endif
#define QM_FPM_PREFETCH_FIFO3_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_FPM_PREFETCH_FIFO3_STATUS_FULL_FIELD_WIDTH 1
#define QM_FPM_PREFETCH_FIFO3_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_PREFETCH_FIFO3_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_FPM_PREFETCH_FIFO3_STATUS_REG;
#define QM_FPM_PREFETCH_FIFO3_STATUS_REG_OFFSET 0x0001606C

#define QM_NORMAL_RMT_FIFO_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_NORMAL_RMT_FIFO_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_NORMAL_RMT_FIFO_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_NORMAL_RMT_FIFO_STATUS_USED_WORDS_FIELD;
#endif
#define QM_NORMAL_RMT_FIFO_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_NORMAL_RMT_FIFO_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_NORMAL_RMT_FIFO_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_NORMAL_RMT_FIFO_STATUS_EMPTY_FIELD;
#endif
#define QM_NORMAL_RMT_FIFO_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_NORMAL_RMT_FIFO_STATUS_FULL_FIELD_WIDTH 1
#define QM_NORMAL_RMT_FIFO_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_NORMAL_RMT_FIFO_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_NORMAL_RMT_FIFO_STATUS_REG;
#define QM_NORMAL_RMT_FIFO_STATUS_REG_OFFSET 0x00016070

#define QM_NON_DELAYED_RMT_FIFO_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_NON_DELAYED_RMT_FIFO_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_NON_DELAYED_RMT_FIFO_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_NON_DELAYED_RMT_FIFO_STATUS_USED_WORDS_FIELD;
#endif
#define QM_NON_DELAYED_RMT_FIFO_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_NON_DELAYED_RMT_FIFO_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_NON_DELAYED_RMT_FIFO_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_NON_DELAYED_RMT_FIFO_STATUS_EMPTY_FIELD;
#endif
#define QM_NON_DELAYED_RMT_FIFO_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_NON_DELAYED_RMT_FIFO_STATUS_FULL_FIELD_WIDTH 1
#define QM_NON_DELAYED_RMT_FIFO_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_NON_DELAYED_RMT_FIFO_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_NON_DELAYED_RMT_FIFO_STATUS_REG;
#define QM_NON_DELAYED_RMT_FIFO_STATUS_REG_OFFSET 0x00016074

#define QM_NON_DELAYED_OUT_FIFO_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_NON_DELAYED_OUT_FIFO_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_NON_DELAYED_OUT_FIFO_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_NON_DELAYED_OUT_FIFO_STATUS_USED_WORDS_FIELD;
#endif
#define QM_NON_DELAYED_OUT_FIFO_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_NON_DELAYED_OUT_FIFO_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_NON_DELAYED_OUT_FIFO_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_NON_DELAYED_OUT_FIFO_STATUS_EMPTY_FIELD;
#endif
#define QM_NON_DELAYED_OUT_FIFO_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_NON_DELAYED_OUT_FIFO_STATUS_FULL_FIELD_WIDTH 1
#define QM_NON_DELAYED_OUT_FIFO_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_NON_DELAYED_OUT_FIFO_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_NON_DELAYED_OUT_FIFO_STATUS_REG;
#define QM_NON_DELAYED_OUT_FIFO_STATUS_REG_OFFSET 0x00016078

#define QM_PRE_CM_FIFO_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_PRE_CM_FIFO_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_PRE_CM_FIFO_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_PRE_CM_FIFO_STATUS_USED_WORDS_FIELD;
#endif
#define QM_PRE_CM_FIFO_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_PRE_CM_FIFO_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_PRE_CM_FIFO_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_PRE_CM_FIFO_STATUS_EMPTY_FIELD;
#endif
#define QM_PRE_CM_FIFO_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_PRE_CM_FIFO_STATUS_FULL_FIELD_WIDTH 1
#define QM_PRE_CM_FIFO_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_PRE_CM_FIFO_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_PRE_CM_FIFO_STATUS_REG;
#define QM_PRE_CM_FIFO_STATUS_REG_OFFSET 0x0001607C

#define QM_CM_RD_PD_FIFO_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_CM_RD_PD_FIFO_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_CM_RD_PD_FIFO_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CM_RD_PD_FIFO_STATUS_USED_WORDS_FIELD;
#endif
#define QM_CM_RD_PD_FIFO_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_CM_RD_PD_FIFO_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_CM_RD_PD_FIFO_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CM_RD_PD_FIFO_STATUS_EMPTY_FIELD;
#endif
#define QM_CM_RD_PD_FIFO_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_CM_RD_PD_FIFO_STATUS_FULL_FIELD_WIDTH 1
#define QM_CM_RD_PD_FIFO_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CM_RD_PD_FIFO_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_CM_RD_PD_FIFO_STATUS_REG;
#define QM_CM_RD_PD_FIFO_STATUS_REG_OFFSET 0x00016080

#define QM_CM_WR_PD_FIFO_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_CM_WR_PD_FIFO_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_CM_WR_PD_FIFO_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CM_WR_PD_FIFO_STATUS_USED_WORDS_FIELD;
#endif
#define QM_CM_WR_PD_FIFO_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_CM_WR_PD_FIFO_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_CM_WR_PD_FIFO_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CM_WR_PD_FIFO_STATUS_EMPTY_FIELD;
#endif
#define QM_CM_WR_PD_FIFO_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_CM_WR_PD_FIFO_STATUS_FULL_FIELD_WIDTH 1
#define QM_CM_WR_PD_FIFO_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CM_WR_PD_FIFO_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_CM_WR_PD_FIFO_STATUS_REG;
#define QM_CM_WR_PD_FIFO_STATUS_REG_OFFSET 0x00016084

#define QM_CM_COMMON_INPUT_FIFO_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_CM_COMMON_INPUT_FIFO_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_CM_COMMON_INPUT_FIFO_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CM_COMMON_INPUT_FIFO_STATUS_USED_WORDS_FIELD;
#endif
#define QM_CM_COMMON_INPUT_FIFO_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_CM_COMMON_INPUT_FIFO_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_CM_COMMON_INPUT_FIFO_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CM_COMMON_INPUT_FIFO_STATUS_EMPTY_FIELD;
#endif
#define QM_CM_COMMON_INPUT_FIFO_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_CM_COMMON_INPUT_FIFO_STATUS_FULL_FIELD_WIDTH 1
#define QM_CM_COMMON_INPUT_FIFO_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CM_COMMON_INPUT_FIFO_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_CM_COMMON_INPUT_FIFO_STATUS_REG;
#define QM_CM_COMMON_INPUT_FIFO_STATUS_REG_OFFSET 0x00016088

#define QM_BB0_OUTPUT_FIFO_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_BB0_OUTPUT_FIFO_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_BB0_OUTPUT_FIFO_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB0_OUTPUT_FIFO_STATUS_USED_WORDS_FIELD;
#endif
#define QM_BB0_OUTPUT_FIFO_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_BB0_OUTPUT_FIFO_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_BB0_OUTPUT_FIFO_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB0_OUTPUT_FIFO_STATUS_EMPTY_FIELD;
#endif
#define QM_BB0_OUTPUT_FIFO_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_BB0_OUTPUT_FIFO_STATUS_FULL_FIELD_WIDTH 1
#define QM_BB0_OUTPUT_FIFO_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB0_OUTPUT_FIFO_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_BB0_OUTPUT_FIFO_STATUS_REG;
#define QM_BB0_OUTPUT_FIFO_STATUS_REG_OFFSET 0x0001608C

#define QM_BB1_OUTPUT_FIFO_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_BB1_OUTPUT_FIFO_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_BB1_OUTPUT_FIFO_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB1_OUTPUT_FIFO_STATUS_USED_WORDS_FIELD;
#endif
#define QM_BB1_OUTPUT_FIFO_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_BB1_OUTPUT_FIFO_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_BB1_OUTPUT_FIFO_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB1_OUTPUT_FIFO_STATUS_EMPTY_FIELD;
#endif
#define QM_BB1_OUTPUT_FIFO_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_BB1_OUTPUT_FIFO_STATUS_FULL_FIELD_WIDTH 1
#define QM_BB1_OUTPUT_FIFO_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB1_OUTPUT_FIFO_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_BB1_OUTPUT_FIFO_STATUS_REG;
#define QM_BB1_OUTPUT_FIFO_STATUS_REG_OFFSET 0x00016090

#define QM_BB1_INPUT_FIFO_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_BB1_INPUT_FIFO_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_BB1_INPUT_FIFO_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB1_INPUT_FIFO_STATUS_USED_WORDS_FIELD;
#endif
#define QM_BB1_INPUT_FIFO_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_BB1_INPUT_FIFO_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_BB1_INPUT_FIFO_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB1_INPUT_FIFO_STATUS_EMPTY_FIELD;
#endif
#define QM_BB1_INPUT_FIFO_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_BB1_INPUT_FIFO_STATUS_FULL_FIELD_WIDTH 1
#define QM_BB1_INPUT_FIFO_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB1_INPUT_FIFO_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_BB1_INPUT_FIFO_STATUS_REG;
#define QM_BB1_INPUT_FIFO_STATUS_REG_OFFSET 0x00016094

#define QM_EGRESS_DATA_FIFO_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_EGRESS_DATA_FIFO_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_EGRESS_DATA_FIFO_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_EGRESS_DATA_FIFO_STATUS_USED_WORDS_FIELD;
#endif
#define QM_EGRESS_DATA_FIFO_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_EGRESS_DATA_FIFO_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_EGRESS_DATA_FIFO_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_EGRESS_DATA_FIFO_STATUS_EMPTY_FIELD;
#endif
#define QM_EGRESS_DATA_FIFO_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_EGRESS_DATA_FIFO_STATUS_FULL_FIELD_WIDTH 1
#define QM_EGRESS_DATA_FIFO_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_EGRESS_DATA_FIFO_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_EGRESS_DATA_FIFO_STATUS_REG;
#define QM_EGRESS_DATA_FIFO_STATUS_REG_OFFSET 0x00016098

#define QM_EGRESS_RR_FIFO_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_EGRESS_RR_FIFO_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_EGRESS_RR_FIFO_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_EGRESS_RR_FIFO_STATUS_USED_WORDS_FIELD;
#endif
#define QM_EGRESS_RR_FIFO_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_EGRESS_RR_FIFO_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_EGRESS_RR_FIFO_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_EGRESS_RR_FIFO_STATUS_EMPTY_FIELD;
#endif
#define QM_EGRESS_RR_FIFO_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_EGRESS_RR_FIFO_STATUS_FULL_FIELD_WIDTH 1
#define QM_EGRESS_RR_FIFO_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_EGRESS_RR_FIFO_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_EGRESS_RR_FIFO_STATUS_REG;
#define QM_EGRESS_RR_FIFO_STATUS_REG_OFFSET 0x0001609C

#define QM_BB_ROUTE_OVR_OVR_EN_FIELD_MASK 0x00000001
#define QM_BB_ROUTE_OVR_OVR_EN_FIELD_WIDTH 1
#define QM_BB_ROUTE_OVR_OVR_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB_ROUTE_OVR_OVR_EN_FIELD;
#endif
#define QM_BB_ROUTE_OVR_DEST_ID_FIELD_MASK 0x00003F00
#define QM_BB_ROUTE_OVR_DEST_ID_FIELD_WIDTH 6
#define QM_BB_ROUTE_OVR_DEST_ID_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB_ROUTE_OVR_DEST_ID_FIELD;
#endif
#define QM_BB_ROUTE_OVR_ROUTE_ADDR_FIELD_MASK 0x03FF0000
#define QM_BB_ROUTE_OVR_ROUTE_ADDR_FIELD_WIDTH 10
#define QM_BB_ROUTE_OVR_ROUTE_ADDR_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB_ROUTE_OVR_ROUTE_ADDR_FIELD;
#endif
extern const ru_reg_rec QM_BB_ROUTE_OVR_REG;
#define QM_BB_ROUTE_OVR_REG_OFFSET 0x000160A0
#define QM_BB_ROUTE_OVR_REG_RAM_CNT 3

#define QM_QM_INGRESS_STAT_STAT_FIELD_MASK 0xFFFFFFFF
#define QM_QM_INGRESS_STAT_STAT_FIELD_WIDTH 32
#define QM_QM_INGRESS_STAT_STAT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QM_INGRESS_STAT_STAT_FIELD;
#endif
extern const ru_reg_rec QM_QM_INGRESS_STAT_REG;
#define QM_QM_INGRESS_STAT_REG_OFFSET 0x000160B0

#define QM_QM_EGRESS_STAT_STAT_FIELD_MASK 0xFFFFFFFF
#define QM_QM_EGRESS_STAT_STAT_FIELD_WIDTH 32
#define QM_QM_EGRESS_STAT_STAT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QM_EGRESS_STAT_STAT_FIELD;
#endif
extern const ru_reg_rec QM_QM_EGRESS_STAT_REG;
#define QM_QM_EGRESS_STAT_REG_OFFSET 0x000160B4

#define QM_QM_CM_STAT_STAT_FIELD_MASK 0xFFFFFFFF
#define QM_QM_CM_STAT_STAT_FIELD_WIDTH 32
#define QM_QM_CM_STAT_STAT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QM_CM_STAT_STAT_FIELD;
#endif
extern const ru_reg_rec QM_QM_CM_STAT_REG;
#define QM_QM_CM_STAT_REG_OFFSET 0x000160B8

#define QM_QM_FPM_PREFETCH_STAT_STAT_FIELD_MASK 0xFFFFFFFF
#define QM_QM_FPM_PREFETCH_STAT_STAT_FIELD_WIDTH 32
#define QM_QM_FPM_PREFETCH_STAT_STAT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QM_FPM_PREFETCH_STAT_STAT_FIELD;
#endif
extern const ru_reg_rec QM_QM_FPM_PREFETCH_STAT_REG;
#define QM_QM_FPM_PREFETCH_STAT_REG_OFFSET 0x000160BC

#define QM_QM_CONNECT_ACK_COUNTER_CONNECT_ACK_COUNTER_FIELD_MASK 0x000000FF
#define QM_QM_CONNECT_ACK_COUNTER_CONNECT_ACK_COUNTER_FIELD_WIDTH 8
#define QM_QM_CONNECT_ACK_COUNTER_CONNECT_ACK_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QM_CONNECT_ACK_COUNTER_CONNECT_ACK_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_QM_CONNECT_ACK_COUNTER_REG;
#define QM_QM_CONNECT_ACK_COUNTER_REG_OFFSET 0x000160C0

#define QM_QM_DDR_WR_REPLY_COUNTER_DDR_WR_REPLY_COUNTER_FIELD_MASK 0x000000FF
#define QM_QM_DDR_WR_REPLY_COUNTER_DDR_WR_REPLY_COUNTER_FIELD_WIDTH 8
#define QM_QM_DDR_WR_REPLY_COUNTER_DDR_WR_REPLY_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QM_DDR_WR_REPLY_COUNTER_DDR_WR_REPLY_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_QM_DDR_WR_REPLY_COUNTER_REG;
#define QM_QM_DDR_WR_REPLY_COUNTER_REG_OFFSET 0x000160C4

#define QM_QM_DDR_PIPE_BYTE_COUNTER_COUNTER_FIELD_MASK 0x0FFFFFFF
#define QM_QM_DDR_PIPE_BYTE_COUNTER_COUNTER_FIELD_WIDTH 28
#define QM_QM_DDR_PIPE_BYTE_COUNTER_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QM_DDR_PIPE_BYTE_COUNTER_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_QM_DDR_PIPE_BYTE_COUNTER_REG;
#define QM_QM_DDR_PIPE_BYTE_COUNTER_REG_OFFSET 0x000160C8

#define QM_QM_ABS_REQUEUE_VALID_COUNTER_COUNTER_FIELD_MASK 0x00007FFF
#define QM_QM_ABS_REQUEUE_VALID_COUNTER_COUNTER_FIELD_WIDTH 15
#define QM_QM_ABS_REQUEUE_VALID_COUNTER_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QM_ABS_REQUEUE_VALID_COUNTER_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_QM_ABS_REQUEUE_VALID_COUNTER_REG;
#define QM_QM_ABS_REQUEUE_VALID_COUNTER_REG_OFFSET 0x000160CC

#define QM_QM_ILLEGAL_PD_CAPTURE_PD_FIELD_MASK 0xFFFFFFFF
#define QM_QM_ILLEGAL_PD_CAPTURE_PD_FIELD_WIDTH 32
#define QM_QM_ILLEGAL_PD_CAPTURE_PD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QM_ILLEGAL_PD_CAPTURE_PD_FIELD;
#endif
extern const ru_reg_rec QM_QM_ILLEGAL_PD_CAPTURE_REG;
#define QM_QM_ILLEGAL_PD_CAPTURE_REG_OFFSET 0x000160D0
#define QM_QM_ILLEGAL_PD_CAPTURE_REG_RAM_CNT 4

#define QM_QM_INGRESS_PROCESSED_PD_CAPTURE_PD_FIELD_MASK 0xFFFFFFFF
#define QM_QM_INGRESS_PROCESSED_PD_CAPTURE_PD_FIELD_WIDTH 32
#define QM_QM_INGRESS_PROCESSED_PD_CAPTURE_PD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QM_INGRESS_PROCESSED_PD_CAPTURE_PD_FIELD;
#endif
extern const ru_reg_rec QM_QM_INGRESS_PROCESSED_PD_CAPTURE_REG;
#define QM_QM_INGRESS_PROCESSED_PD_CAPTURE_REG_OFFSET 0x000160E0
#define QM_QM_INGRESS_PROCESSED_PD_CAPTURE_REG_RAM_CNT 4

#define QM_QM_CM_PROCESSED_PD_CAPTURE_PD_FIELD_MASK 0xFFFFFFFF
#define QM_QM_CM_PROCESSED_PD_CAPTURE_PD_FIELD_WIDTH 32
#define QM_QM_CM_PROCESSED_PD_CAPTURE_PD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_QM_CM_PROCESSED_PD_CAPTURE_PD_FIELD;
#endif
extern const ru_reg_rec QM_QM_CM_PROCESSED_PD_CAPTURE_REG;
#define QM_QM_CM_PROCESSED_PD_CAPTURE_REG_OFFSET 0x000160F0
#define QM_QM_CM_PROCESSED_PD_CAPTURE_REG_RAM_CNT 4

#define QM_FPM_GRP_DROP_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_FPM_GRP_DROP_CNT_COUNTER_FIELD_WIDTH 32
#define QM_FPM_GRP_DROP_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_GRP_DROP_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_FPM_GRP_DROP_CNT_REG;
#define QM_FPM_GRP_DROP_CNT_REG_OFFSET 0x00016100
#define QM_FPM_GRP_DROP_CNT_REG_RAM_CNT 32

#define QM_FPM_POOL_DROP_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_FPM_POOL_DROP_CNT_COUNTER_FIELD_WIDTH 32
#define QM_FPM_POOL_DROP_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_POOL_DROP_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_FPM_POOL_DROP_CNT_REG;
#define QM_FPM_POOL_DROP_CNT_REG_OFFSET 0x00016180
#define QM_FPM_POOL_DROP_CNT_REG_RAM_CNT 4

#define QM_FPM_BUFFER_RES_DROP_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_FPM_BUFFER_RES_DROP_CNT_COUNTER_FIELD_WIDTH 32
#define QM_FPM_BUFFER_RES_DROP_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_FPM_BUFFER_RES_DROP_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_FPM_BUFFER_RES_DROP_CNT_REG;
#define QM_FPM_BUFFER_RES_DROP_CNT_REG_OFFSET 0x00016190

#define QM_PSRAM_EGRESS_CONG_DRP_CNT_COUNTER_FIELD_MASK 0xFFFFFFFF
#define QM_PSRAM_EGRESS_CONG_DRP_CNT_COUNTER_FIELD_WIDTH 32
#define QM_PSRAM_EGRESS_CONG_DRP_CNT_COUNTER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_PSRAM_EGRESS_CONG_DRP_CNT_COUNTER_FIELD;
#endif
extern const ru_reg_rec QM_PSRAM_EGRESS_CONG_DRP_CNT_REG;
#define QM_PSRAM_EGRESS_CONG_DRP_CNT_REG_OFFSET 0x00016194

#define QM_BACKPRESSURE_STATUS_FIELD_MASK 0x0000000F
#define QM_BACKPRESSURE_STATUS_FIELD_WIDTH 4
#define QM_BACKPRESSURE_STATUS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BACKPRESSURE_STATUS_FIELD;
#endif
#define QM_BACKPRESSURE_R1_FIELD_MASK 0xFFFFFFF0
#define QM_BACKPRESSURE_R1_FIELD_WIDTH 28
#define QM_BACKPRESSURE_R1_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BACKPRESSURE_R1_FIELD;
#endif
extern const ru_reg_rec QM_BACKPRESSURE_REG;
#define QM_BACKPRESSURE_REG_OFFSET 0x00016198

#define QM_AQM_TIMESTAMP_CURR_COUNTER_VALUE_FIELD_MASK 0xFFFFFFFF
#define QM_AQM_TIMESTAMP_CURR_COUNTER_VALUE_FIELD_WIDTH 32
#define QM_AQM_TIMESTAMP_CURR_COUNTER_VALUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_AQM_TIMESTAMP_CURR_COUNTER_VALUE_FIELD;
#endif
extern const ru_reg_rec QM_AQM_TIMESTAMP_CURR_COUNTER_REG;
#define QM_AQM_TIMESTAMP_CURR_COUNTER_REG_OFFSET 0x0001619C

#define QM_BB0_EGR_MSG_OUT_FIFO_STATUS_USED_WORDS_FIELD_MASK 0x0000FFFF
#define QM_BB0_EGR_MSG_OUT_FIFO_STATUS_USED_WORDS_FIELD_WIDTH 16
#define QM_BB0_EGR_MSG_OUT_FIFO_STATUS_USED_WORDS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB0_EGR_MSG_OUT_FIFO_STATUS_USED_WORDS_FIELD;
#endif
#define QM_BB0_EGR_MSG_OUT_FIFO_STATUS_EMPTY_FIELD_MASK 0x00010000
#define QM_BB0_EGR_MSG_OUT_FIFO_STATUS_EMPTY_FIELD_WIDTH 1
#define QM_BB0_EGR_MSG_OUT_FIFO_STATUS_EMPTY_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB0_EGR_MSG_OUT_FIFO_STATUS_EMPTY_FIELD;
#endif
#define QM_BB0_EGR_MSG_OUT_FIFO_STATUS_FULL_FIELD_MASK 0x00020000
#define QM_BB0_EGR_MSG_OUT_FIFO_STATUS_FULL_FIELD_WIDTH 1
#define QM_BB0_EGR_MSG_OUT_FIFO_STATUS_FULL_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB0_EGR_MSG_OUT_FIFO_STATUS_FULL_FIELD;
#endif
extern const ru_reg_rec QM_BB0_EGR_MSG_OUT_FIFO_STATUS_REG;
#define QM_BB0_EGR_MSG_OUT_FIFO_STATUS_REG_OFFSET 0x000161A0

#define QM_COUNT_PKT_NOT_PD_MODE_BITS_TOTAL_EGRESS_ACCUM_CNT_PKT_FIELD_MASK 0x00000001
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_TOTAL_EGRESS_ACCUM_CNT_PKT_FIELD_WIDTH 1
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_TOTAL_EGRESS_ACCUM_CNT_PKT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_COUNT_PKT_NOT_PD_MODE_BITS_TOTAL_EGRESS_ACCUM_CNT_PKT_FIELD;
#endif
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_GLOBAL_EGRESS_DROP_CNT_PKT_FIELD_MASK 0x00000002
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_GLOBAL_EGRESS_DROP_CNT_PKT_FIELD_WIDTH 1
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_GLOBAL_EGRESS_DROP_CNT_PKT_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_COUNT_PKT_NOT_PD_MODE_BITS_GLOBAL_EGRESS_DROP_CNT_PKT_FIELD;
#endif
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_DROP_ING_EGR_CNT_PKT_FIELD_MASK 0x00000004
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_DROP_ING_EGR_CNT_PKT_FIELD_WIDTH 1
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_DROP_ING_EGR_CNT_PKT_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_COUNT_PKT_NOT_PD_MODE_BITS_DROP_ING_EGR_CNT_PKT_FIELD;
#endif
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_FPM_GRP_DROP_CNT_PKT_FIELD_MASK 0x00000008
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_FPM_GRP_DROP_CNT_PKT_FIELD_WIDTH 1
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_FPM_GRP_DROP_CNT_PKT_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_COUNT_PKT_NOT_PD_MODE_BITS_FPM_GRP_DROP_CNT_PKT_FIELD;
#endif
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_QM_PD_CONGESTION_DROP_CNT_PKT_FIELD_MASK 0x00000010
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_QM_PD_CONGESTION_DROP_CNT_PKT_FIELD_WIDTH 1
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_QM_PD_CONGESTION_DROP_CNT_PKT_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_COUNT_PKT_NOT_PD_MODE_BITS_QM_PD_CONGESTION_DROP_CNT_PKT_FIELD;
#endif
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_DDR_PD_CONGESTION_DROP_CNT_PKT_FIELD_MASK 0x00000020
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_DDR_PD_CONGESTION_DROP_CNT_PKT_FIELD_WIDTH 1
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_DDR_PD_CONGESTION_DROP_CNT_PKT_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_COUNT_PKT_NOT_PD_MODE_BITS_DDR_PD_CONGESTION_DROP_CNT_PKT_FIELD;
#endif
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_WRED_DROP_CNT_PKT_FIELD_MASK 0x00000040
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_WRED_DROP_CNT_PKT_FIELD_WIDTH 1
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_WRED_DROP_CNT_PKT_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_COUNT_PKT_NOT_PD_MODE_BITS_WRED_DROP_CNT_PKT_FIELD;
#endif
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_GOOD_LVL2_PKTS_CNT_PKT_FIELD_MASK 0x00000080
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_GOOD_LVL2_PKTS_CNT_PKT_FIELD_WIDTH 1
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_GOOD_LVL2_PKTS_CNT_PKT_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_COUNT_PKT_NOT_PD_MODE_BITS_GOOD_LVL2_PKTS_CNT_PKT_FIELD;
#endif
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_GOOD_LVL1_PKTS_CNT_PKT_FIELD_MASK 0x00000100
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_GOOD_LVL1_PKTS_CNT_PKT_FIELD_WIDTH 1
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_GOOD_LVL1_PKTS_CNT_PKT_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_COUNT_PKT_NOT_PD_MODE_BITS_GOOD_LVL1_PKTS_CNT_PKT_FIELD;
#endif
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_QM_TOTAL_VALID_CNT_PKT_FIELD_MASK 0x00000200
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_QM_TOTAL_VALID_CNT_PKT_FIELD_WIDTH 1
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_QM_TOTAL_VALID_CNT_PKT_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_COUNT_PKT_NOT_PD_MODE_BITS_QM_TOTAL_VALID_CNT_PKT_FIELD;
#endif
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_DQM_VALID_CNT_PKT_FIELD_MASK 0x00000400
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_DQM_VALID_CNT_PKT_FIELD_WIDTH 1
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_DQM_VALID_CNT_PKT_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_COUNT_PKT_NOT_PD_MODE_BITS_DQM_VALID_CNT_PKT_FIELD;
#endif
extern const ru_reg_rec QM_COUNT_PKT_NOT_PD_MODE_BITS_REG;
#define QM_COUNT_PKT_NOT_PD_MODE_BITS_REG_OFFSET 0x000161A4

#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_FPM_PREFETCH_ENABLE_FIELD_MASK 0x00000001
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_FPM_PREFETCH_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_FPM_PREFETCH_ENABLE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_ENABLE_CTRL_FPM_PREFETCH_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_REORDER_CREDIT_ENABLE_FIELD_MASK 0x00000002
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_REORDER_CREDIT_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_REORDER_CREDIT_ENABLE_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_ENABLE_CTRL_REORDER_CREDIT_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_DQM_POP_ENABLE_FIELD_MASK 0x00000004
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_DQM_POP_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_DQM_POP_ENABLE_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_ENABLE_CTRL_DQM_POP_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_RMT_FIXED_ARB_ENABLE_FIELD_MASK 0x00000100
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_RMT_FIXED_ARB_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_RMT_FIXED_ARB_ENABLE_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_ENABLE_CTRL_RMT_FIXED_ARB_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_DQM_PUSH_FIXED_ARB_ENABLE_FIELD_MASK 0x00000200
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_DQM_PUSH_FIXED_ARB_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_DQM_PUSH_FIXED_ARB_ENABLE_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_ENABLE_CTRL_DQM_PUSH_FIXED_ARB_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_AQM_CLK_COUNTER_ENABLE_FIELD_MASK 0x00000400
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_AQM_CLK_COUNTER_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_AQM_CLK_COUNTER_ENABLE_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_ENABLE_CTRL_AQM_CLK_COUNTER_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_AQM_TIMESTAMP_COUNTER_ENABLE_FIELD_MASK 0x00000800
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_AQM_TIMESTAMP_COUNTER_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_AQM_TIMESTAMP_COUNTER_ENABLE_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_ENABLE_CTRL_AQM_TIMESTAMP_COUNTER_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_AQM_TIMESTAMP_WRITE_TO_PD_ENABLE_FIELD_MASK 0x00001000
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_AQM_TIMESTAMP_WRITE_TO_PD_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_AQM_TIMESTAMP_WRITE_TO_PD_ENABLE_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_ENABLE_CTRL_AQM_TIMESTAMP_WRITE_TO_PD_ENABLE_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_QM_ENABLE_CTRL_REG;
#define QM_GLOBAL_CFG_QM_ENABLE_CTRL_REG_OFFSET 0x00000000

#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH0_SW_RST_FIELD_MASK 0x00000001
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH0_SW_RST_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH0_SW_RST_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH0_SW_RST_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH1_SW_RST_FIELD_MASK 0x00000002
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH1_SW_RST_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH1_SW_RST_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH1_SW_RST_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH2_SW_RST_FIELD_MASK 0x00000004
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH2_SW_RST_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH2_SW_RST_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH2_SW_RST_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH3_SW_RST_FIELD_MASK 0x00000008
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH3_SW_RST_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH3_SW_RST_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_FPM_PREFETCH3_SW_RST_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_NORMAL_RMT_SW_RST_FIELD_MASK 0x00000010
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_NORMAL_RMT_SW_RST_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_NORMAL_RMT_SW_RST_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_NORMAL_RMT_SW_RST_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_NON_DELAYED_RMT_SW_RST_FIELD_MASK 0x00000020
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_NON_DELAYED_RMT_SW_RST_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_NON_DELAYED_RMT_SW_RST_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_NON_DELAYED_RMT_SW_RST_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_PRE_CM_FIFO_SW_RST_FIELD_MASK 0x00000040
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_PRE_CM_FIFO_SW_RST_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_PRE_CM_FIFO_SW_RST_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_PRE_CM_FIFO_SW_RST_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_CM_RD_PD_FIFO_SW_RST_FIELD_MASK 0x00000080
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_CM_RD_PD_FIFO_SW_RST_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_CM_RD_PD_FIFO_SW_RST_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_CM_RD_PD_FIFO_SW_RST_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_CM_WR_PD_FIFO_SW_RST_FIELD_MASK 0x00000100
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_CM_WR_PD_FIFO_SW_RST_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_CM_WR_PD_FIFO_SW_RST_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_CM_WR_PD_FIFO_SW_RST_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB0_OUTPUT_FIFO_SW_RST_FIELD_MASK 0x00000200
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB0_OUTPUT_FIFO_SW_RST_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB0_OUTPUT_FIFO_SW_RST_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB0_OUTPUT_FIFO_SW_RST_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB1_OUTPUT_FIFO_SW_RST_FIELD_MASK 0x00000400
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB1_OUTPUT_FIFO_SW_RST_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB1_OUTPUT_FIFO_SW_RST_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB1_OUTPUT_FIFO_SW_RST_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB1_INPUT_FIFO_SW_RST_FIELD_MASK 0x00000800
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB1_INPUT_FIFO_SW_RST_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB1_INPUT_FIFO_SW_RST_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB1_INPUT_FIFO_SW_RST_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_TM_FIFO_PTR_SW_RST_FIELD_MASK 0x00001000
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_TM_FIFO_PTR_SW_RST_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_TM_FIFO_PTR_SW_RST_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_TM_FIFO_PTR_SW_RST_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_NON_DELAYED_OUT_FIFO_SW_RST_FIELD_MASK 0x00002000
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_NON_DELAYED_OUT_FIFO_SW_RST_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_NON_DELAYED_OUT_FIFO_SW_RST_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_NON_DELAYED_OUT_FIFO_SW_RST_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB0_EGR_MSG_OUT_FIFO_SW_RST_FIELD_MASK 0x00004000
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB0_EGR_MSG_OUT_FIFO_SW_RST_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB0_EGR_MSG_OUT_FIFO_SW_RST_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_BB0_EGR_MSG_OUT_FIFO_SW_RST_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_QM_SW_RST_CTRL_REG;
#define QM_GLOBAL_CFG_QM_SW_RST_CTRL_REG_OFFSET 0x00000004

#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_PKTS_READ_CLEAR_ENABLE_FIELD_MASK 0x00000001
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_PKTS_READ_CLEAR_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_PKTS_READ_CLEAR_ENABLE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_PKTS_READ_CLEAR_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_BYTES_READ_CLEAR_ENABLE_FIELD_MASK 0x00000002
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_BYTES_READ_CLEAR_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_BYTES_READ_CLEAR_ENABLE_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_BYTES_READ_CLEAR_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_MAX_OCCUPANCY_PKTS_SELECT_FIELD_MASK 0x00000004
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_MAX_OCCUPANCY_PKTS_SELECT_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_MAX_OCCUPANCY_PKTS_SELECT_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_MAX_OCCUPANCY_PKTS_SELECT_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_MAX_OCCUPANCY_BYTES_SELECT_FIELD_MASK 0x00000008
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_MAX_OCCUPANCY_BYTES_SELECT_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_MAX_OCCUPANCY_BYTES_SELECT_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_MAX_OCCUPANCY_BYTES_SELECT_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_FREE_WITH_CONTEXT_LAST_SEARCH_FIELD_MASK 0x00000010
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_FREE_WITH_CONTEXT_LAST_SEARCH_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_FREE_WITH_CONTEXT_LAST_SEARCH_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_FREE_WITH_CONTEXT_LAST_SEARCH_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_WRED_DISABLE_FIELD_MASK 0x00000020
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_WRED_DISABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_WRED_DISABLE_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_WRED_DISABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_PD_CONGESTION_DISABLE_FIELD_MASK 0x00000040
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_PD_CONGESTION_DISABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_PD_CONGESTION_DISABLE_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_PD_CONGESTION_DISABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_BYTE_CONGESTION_DISABLE_FIELD_MASK 0x00000080
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_BYTE_CONGESTION_DISABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_BYTE_CONGESTION_DISABLE_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_BYTE_CONGESTION_DISABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_OCCUPANCY_DISABLE_FIELD_MASK 0x00000100
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_OCCUPANCY_DISABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_OCCUPANCY_DISABLE_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_OCCUPANCY_DISABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_FPM_CONGESTION_DISABLE_FIELD_MASK 0x00000200
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_FPM_CONGESTION_DISABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_FPM_CONGESTION_DISABLE_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_FPM_CONGESTION_DISABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_UG_DISABLE_FIELD_MASK 0x00000400
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_UG_DISABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_UG_DISABLE_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_UG_DISABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_QUEUE_OCCUPANCY_DDR_COPY_DECISION_DISABLE_FIELD_MASK 0x00000800
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_QUEUE_OCCUPANCY_DDR_COPY_DECISION_DISABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_QUEUE_OCCUPANCY_DDR_COPY_DECISION_DISABLE_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_QUEUE_OCCUPANCY_DDR_COPY_DECISION_DISABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_PSRAM_OCCUPANCY_DDR_COPY_DECISION_DISABLE_FIELD_MASK 0x00001000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_PSRAM_OCCUPANCY_DDR_COPY_DECISION_DISABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_PSRAM_OCCUPANCY_DDR_COPY_DECISION_DISABLE_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_PSRAM_OCCUPANCY_DDR_COPY_DECISION_DISABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DONT_SEND_MC_BIT_TO_BBH_FIELD_MASK 0x00002000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DONT_SEND_MC_BIT_TO_BBH_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DONT_SEND_MC_BIT_TO_BBH_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_DONT_SEND_MC_BIT_TO_BBH_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_CLOSE_AGGREGATION_ON_TIMEOUT_DISABLE_FIELD_MASK 0x00004000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_CLOSE_AGGREGATION_ON_TIMEOUT_DISABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_CLOSE_AGGREGATION_ON_TIMEOUT_DISABLE_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_CLOSE_AGGREGATION_ON_TIMEOUT_DISABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_CONGESTION_BUF_RELEASE_MECHANISM_DISABLE_FIELD_MASK 0x00008000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_CONGESTION_BUF_RELEASE_MECHANISM_DISABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_CONGESTION_BUF_RELEASE_MECHANISM_DISABLE_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_CONGESTION_BUF_RELEASE_MECHANISM_DISABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_BUFFER_GLOBAL_RES_ENABLE_FIELD_MASK 0x00010000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_BUFFER_GLOBAL_RES_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_BUFFER_GLOBAL_RES_ENABLE_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_BUFFER_GLOBAL_RES_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_QM_PRESERVE_PD_WITH_FPM_FIELD_MASK 0x00020000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_QM_PRESERVE_PD_WITH_FPM_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_QM_PRESERVE_PD_WITH_FPM_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_QM_PRESERVE_PD_WITH_FPM_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_QM_RESIDUE_PER_QUEUE_FIELD_MASK 0x00040000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_QM_RESIDUE_PER_QUEUE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_QM_RESIDUE_PER_QUEUE_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_QM_RESIDUE_PER_QUEUE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_GHOST_RPT_UPDATE_AFTER_CLOSE_AGG_EN_FIELD_MASK 0x00080000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_GHOST_RPT_UPDATE_AFTER_CLOSE_AGG_EN_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_GHOST_RPT_UPDATE_AFTER_CLOSE_AGG_EN_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_GHOST_RPT_UPDATE_AFTER_CLOSE_AGG_EN_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_UG_FLOW_CTRL_DISABLE_FIELD_MASK 0x00100000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_UG_FLOW_CTRL_DISABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_UG_FLOW_CTRL_DISABLE_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_FPM_UG_FLOW_CTRL_DISABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_WRITE_MULTI_SLAVE_EN_FIELD_MASK 0x00200000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_WRITE_MULTI_SLAVE_EN_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_WRITE_MULTI_SLAVE_EN_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_WRITE_MULTI_SLAVE_EN_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_PD_CONGESTION_AGG_PRIORITY_FIELD_MASK 0x00400000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_PD_CONGESTION_AGG_PRIORITY_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_PD_CONGESTION_AGG_PRIORITY_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_DDR_PD_CONGESTION_AGG_PRIORITY_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_PSRAM_OCCUPANCY_DROP_DISABLE_FIELD_MASK 0x00800000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_PSRAM_OCCUPANCY_DROP_DISABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_PSRAM_OCCUPANCY_DROP_DISABLE_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_PSRAM_OCCUPANCY_DROP_DISABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_QM_DDR_WRITE_ALIGNMENT_FIELD_MASK 0x01000000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_QM_DDR_WRITE_ALIGNMENT_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_QM_DDR_WRITE_ALIGNMENT_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_QM_DDR_WRITE_ALIGNMENT_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_EXCLUSIVE_DONT_DROP_FIELD_MASK 0x02000000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_EXCLUSIVE_DONT_DROP_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_EXCLUSIVE_DONT_DROP_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_EXCLUSIVE_DONT_DROP_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DQMOL_JIRA_973_FIX_ENABLE_FIELD_MASK 0x04000000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DQMOL_JIRA_973_FIX_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DQMOL_JIRA_973_FIX_ENABLE_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_DQMOL_JIRA_973_FIX_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_GPON_DBR_CEIL_FIELD_MASK 0x08000000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_GPON_DBR_CEIL_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_GPON_DBR_CEIL_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_GPON_DBR_CEIL_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_WRED_DROPS_FIELD_MASK 0x10000000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_WRED_DROPS_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_WRED_DROPS_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_DROP_CNT_WRED_DROPS_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_SAME_SEC_LVL_BIT_AGG_EN_FIELD_MASK 0x20000000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_SAME_SEC_LVL_BIT_AGG_EN_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_SAME_SEC_LVL_BIT_AGG_EN_FIELD_SHIFT 29
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_SAME_SEC_LVL_BIT_AGG_EN_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_GLBL_EGR_DROP_CNT_READ_CLEAR_ENABLE_FIELD_MASK 0x40000000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_GLBL_EGR_DROP_CNT_READ_CLEAR_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_GLBL_EGR_DROP_CNT_READ_CLEAR_ENABLE_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_GLBL_EGR_DROP_CNT_READ_CLEAR_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_GLBL_EGR_AQM_DROP_CNT_READ_CLEAR_ENABLE_FIELD_MASK 0x80000000
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_GLBL_EGR_AQM_DROP_CNT_READ_CLEAR_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_GLBL_EGR_AQM_DROP_CNT_READ_CLEAR_ENABLE_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_GLBL_EGR_AQM_DROP_CNT_READ_CLEAR_ENABLE_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL_REG;
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL_REG_OFFSET 0x00000008

#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_POOL_BP_ENABLE_FIELD_MASK 0x00000001
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_POOL_BP_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_POOL_BP_ENABLE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_CONTROL_FPM_POOL_BP_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_CONGESTION_BP_ENABLE_FIELD_MASK 0x00000002
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_CONGESTION_BP_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_CONGESTION_BP_ENABLE_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_CONTROL_FPM_CONGESTION_BP_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_FORCE_BP_LVL_FIELD_MASK 0x0000007C
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_FORCE_BP_LVL_FIELD_WIDTH 5
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_FORCE_BP_LVL_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_CONTROL_FPM_FORCE_BP_LVL_FIELD;
#endif
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_PREFETCH_GRANULARITY_FIELD_MASK 0x00000080
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_PREFETCH_GRANULARITY_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_PREFETCH_GRANULARITY_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_CONTROL_FPM_PREFETCH_GRANULARITY_FIELD;
#endif
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_PREFETCH_MIN_POOL_SIZE_FIELD_MASK 0x00000300
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_PREFETCH_MIN_POOL_SIZE_FIELD_WIDTH 2
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_PREFETCH_MIN_POOL_SIZE_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_CONTROL_FPM_PREFETCH_MIN_POOL_SIZE_FIELD;
#endif
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_PREFETCH_PENDING_REQ_LIMIT_FIELD_MASK 0x007F0000
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_PREFETCH_PENDING_REQ_LIMIT_FIELD_WIDTH 7
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_PREFETCH_PENDING_REQ_LIMIT_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_CONTROL_FPM_PREFETCH_PENDING_REQ_LIMIT_FIELD;
#endif
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_OVERRIDE_BB_ID_EN_FIELD_MASK 0x01000000
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_OVERRIDE_BB_ID_EN_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_OVERRIDE_BB_ID_EN_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_CONTROL_FPM_OVERRIDE_BB_ID_EN_FIELD;
#endif
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_OVERRIDE_BB_ID_VALUE_FIELD_MASK 0x7E000000
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_OVERRIDE_BB_ID_VALUE_FIELD_WIDTH 6
#define QM_GLOBAL_CFG_FPM_CONTROL_FPM_OVERRIDE_BB_ID_VALUE_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_CONTROL_FPM_OVERRIDE_BB_ID_VALUE_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_FPM_CONTROL_REG;
#define QM_GLOBAL_CFG_FPM_CONTROL_REG_OFFSET 0x0000000C

#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_CONTROL_DDR_BYTE_CONGESTION_DROP_ENABLE_FIELD_MASK 0x00000001
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_CONTROL_DDR_BYTE_CONGESTION_DROP_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_CONTROL_DDR_BYTE_CONGESTION_DROP_ENABLE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_CONTROL_DDR_BYTE_CONGESTION_DROP_ENABLE_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_CONTROL_REG;
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_CONTROL_REG_OFFSET 0x00000010

#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_LOWER_THR_DDR_BYTES_LOWER_THR_FIELD_MASK 0x3FFFFFFF
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_LOWER_THR_DDR_BYTES_LOWER_THR_FIELD_WIDTH 30
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_LOWER_THR_DDR_BYTES_LOWER_THR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_LOWER_THR_DDR_BYTES_LOWER_THR_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_LOWER_THR_REG;
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_LOWER_THR_REG_OFFSET 0x00000014

#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_MID_THR_DDR_BYTES_MID_THR_FIELD_MASK 0x3FFFFFFF
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_MID_THR_DDR_BYTES_MID_THR_FIELD_WIDTH 30
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_MID_THR_DDR_BYTES_MID_THR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_MID_THR_DDR_BYTES_MID_THR_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_MID_THR_REG;
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_MID_THR_REG_OFFSET 0x00000018

#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_HIGHER_THR_DDR_BYTES_HIGHER_THR_FIELD_MASK 0x3FFFFFFF
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_HIGHER_THR_DDR_BYTES_HIGHER_THR_FIELD_WIDTH 30
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_HIGHER_THR_DDR_BYTES_HIGHER_THR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_HIGHER_THR_DDR_BYTES_HIGHER_THR_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_HIGHER_THR_REG;
#define QM_GLOBAL_CFG_DDR_BYTE_CONGESTION_HIGHER_THR_REG_OFFSET 0x0000001C

#define QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_DDR_PD_CONGESTION_DROP_ENABLE_FIELD_MASK 0x00000001
#define QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_DDR_PD_CONGESTION_DROP_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_DDR_PD_CONGESTION_DROP_ENABLE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_DDR_PD_CONGESTION_DROP_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_DDR_PIPE_LOWER_THR_FIELD_MASK 0x0000FF00
#define QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_DDR_PIPE_LOWER_THR_FIELD_WIDTH 8
#define QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_DDR_PIPE_LOWER_THR_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_DDR_PIPE_LOWER_THR_FIELD;
#endif
#define QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_DDR_PIPE_HIGHER_THR_FIELD_MASK 0x00FF0000
#define QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_DDR_PIPE_HIGHER_THR_FIELD_WIDTH 8
#define QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_DDR_PIPE_HIGHER_THR_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_DDR_PIPE_HIGHER_THR_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_REG;
#define QM_GLOBAL_CFG_DDR_PD_CONGESTION_CONTROL_REG_OFFSET 0x00000020

#define QM_GLOBAL_CFG_QM_PD_CONGESTION_CONTROL_TOTAL_PD_THR_FIELD_MASK 0x0FFFFFFF
#define QM_GLOBAL_CFG_QM_PD_CONGESTION_CONTROL_TOTAL_PD_THR_FIELD_WIDTH 28
#define QM_GLOBAL_CFG_QM_PD_CONGESTION_CONTROL_TOTAL_PD_THR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_PD_CONGESTION_CONTROL_TOTAL_PD_THR_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_QM_PD_CONGESTION_CONTROL_REG;
#define QM_GLOBAL_CFG_QM_PD_CONGESTION_CONTROL_REG_OFFSET 0x00000024

#define QM_GLOBAL_CFG_ABS_DROP_QUEUE_ABS_DROP_QUEUE_FIELD_MASK 0x000001FF
#define QM_GLOBAL_CFG_ABS_DROP_QUEUE_ABS_DROP_QUEUE_FIELD_WIDTH 9
#define QM_GLOBAL_CFG_ABS_DROP_QUEUE_ABS_DROP_QUEUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_ABS_DROP_QUEUE_ABS_DROP_QUEUE_FIELD;
#endif
#define QM_GLOBAL_CFG_ABS_DROP_QUEUE_ABS_DROP_QUEUE_EN_FIELD_MASK 0x00010000
#define QM_GLOBAL_CFG_ABS_DROP_QUEUE_ABS_DROP_QUEUE_EN_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_ABS_DROP_QUEUE_ABS_DROP_QUEUE_EN_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_ABS_DROP_QUEUE_ABS_DROP_QUEUE_EN_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_ABS_DROP_QUEUE_REG;
#define QM_GLOBAL_CFG_ABS_DROP_QUEUE_REG_OFFSET 0x00000028

#define QM_GLOBAL_CFG_AGGREGATION_CTRL_MAX_AGG_BYTES_FIELD_MASK 0x000003FF
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_MAX_AGG_BYTES_FIELD_WIDTH 10
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_MAX_AGG_BYTES_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_AGGREGATION_CTRL_MAX_AGG_BYTES_FIELD;
#endif
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_MAX_AGG_PKTS_FIELD_MASK 0x00000C00
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_MAX_AGG_PKTS_FIELD_WIDTH 2
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_MAX_AGG_PKTS_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_AGGREGATION_CTRL_MAX_AGG_PKTS_FIELD;
#endif
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_AGG_OVR_512B_EN_FIELD_MASK 0x00001000
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_AGG_OVR_512B_EN_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_AGG_OVR_512B_EN_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_AGGREGATION_CTRL_AGG_OVR_512B_EN_FIELD;
#endif
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_MAX_AGG_PKT_SIZE_FIELD_MASK 0x007FE000
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_MAX_AGG_PKT_SIZE_FIELD_WIDTH 10
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_MAX_AGG_PKT_SIZE_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_AGGREGATION_CTRL_MAX_AGG_PKT_SIZE_FIELD;
#endif
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_MIN_AGG_PKT_SIZE_FIELD_MASK 0xFF800000
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_MIN_AGG_PKT_SIZE_FIELD_WIDTH 9
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_MIN_AGG_PKT_SIZE_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_AGGREGATION_CTRL_MIN_AGG_PKT_SIZE_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_AGGREGATION_CTRL_REG;
#define QM_GLOBAL_CFG_AGGREGATION_CTRL_REG_OFFSET 0x0000002C

#define QM_GLOBAL_CFG_AGGREGATION_CTRL2_AGG_POOL_SEL_EN_FIELD_MASK 0x00000001
#define QM_GLOBAL_CFG_AGGREGATION_CTRL2_AGG_POOL_SEL_EN_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_AGGREGATION_CTRL2_AGG_POOL_SEL_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_AGGREGATION_CTRL2_AGG_POOL_SEL_EN_FIELD;
#endif
#define QM_GLOBAL_CFG_AGGREGATION_CTRL2_AGG_POOL_SEL_FIELD_MASK 0x00000300
#define QM_GLOBAL_CFG_AGGREGATION_CTRL2_AGG_POOL_SEL_FIELD_WIDTH 2
#define QM_GLOBAL_CFG_AGGREGATION_CTRL2_AGG_POOL_SEL_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_AGGREGATION_CTRL2_AGG_POOL_SEL_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_AGGREGATION_CTRL2_REG;
#define QM_GLOBAL_CFG_AGGREGATION_CTRL2_REG_OFFSET 0x00000030

#define QM_GLOBAL_CFG_FPM_BASE_ADDR_FPM_BASE_ADDR_FIELD_MASK 0xFFFFFFFF
#define QM_GLOBAL_CFG_FPM_BASE_ADDR_FPM_BASE_ADDR_FIELD_WIDTH 32
#define QM_GLOBAL_CFG_FPM_BASE_ADDR_FPM_BASE_ADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_BASE_ADDR_FPM_BASE_ADDR_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_FPM_BASE_ADDR_REG;
#define QM_GLOBAL_CFG_FPM_BASE_ADDR_REG_OFFSET 0x00000034

#define QM_GLOBAL_CFG_FPM_COHERENT_BASE_ADDR_FPM_BASE_ADDR_FIELD_MASK 0xFFFFFFFF
#define QM_GLOBAL_CFG_FPM_COHERENT_BASE_ADDR_FPM_BASE_ADDR_FIELD_WIDTH 32
#define QM_GLOBAL_CFG_FPM_COHERENT_BASE_ADDR_FPM_BASE_ADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_COHERENT_BASE_ADDR_FPM_BASE_ADDR_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_FPM_COHERENT_BASE_ADDR_REG;
#define QM_GLOBAL_CFG_FPM_COHERENT_BASE_ADDR_REG_OFFSET 0x00000038

#define QM_GLOBAL_CFG_DDR_SOP_OFFSET_DDR_SOP_OFFSET0_FIELD_MASK 0x000007FF
#define QM_GLOBAL_CFG_DDR_SOP_OFFSET_DDR_SOP_OFFSET0_FIELD_WIDTH 11
#define QM_GLOBAL_CFG_DDR_SOP_OFFSET_DDR_SOP_OFFSET0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DDR_SOP_OFFSET_DDR_SOP_OFFSET0_FIELD;
#endif
#define QM_GLOBAL_CFG_DDR_SOP_OFFSET_DDR_SOP_OFFSET1_FIELD_MASK 0x07FF0000
#define QM_GLOBAL_CFG_DDR_SOP_OFFSET_DDR_SOP_OFFSET1_FIELD_WIDTH 11
#define QM_GLOBAL_CFG_DDR_SOP_OFFSET_DDR_SOP_OFFSET1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DDR_SOP_OFFSET_DDR_SOP_OFFSET1_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_DDR_SOP_OFFSET_REG;
#define QM_GLOBAL_CFG_DDR_SOP_OFFSET_REG_OFFSET 0x0000003C

#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_EPON_LINE_RATE_FIELD_MASK 0x00000001
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_EPON_LINE_RATE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_EPON_LINE_RATE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_EPON_LINE_RATE_FIELD;
#endif
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_EPON_CRC_ADD_DISABLE_FIELD_MASK 0x00000002
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_EPON_CRC_ADD_DISABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_EPON_CRC_ADD_DISABLE_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_EPON_CRC_ADD_DISABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_MAC_FLOW_OVERWRITE_CRC_EN_FIELD_MASK 0x00000004
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_MAC_FLOW_OVERWRITE_CRC_EN_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_MAC_FLOW_OVERWRITE_CRC_EN_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_MAC_FLOW_OVERWRITE_CRC_EN_FIELD;
#endif
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_MAC_FLOW_OVERWRITE_CRC_FIELD_MASK 0x000007F8
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_MAC_FLOW_OVERWRITE_CRC_FIELD_WIDTH 8
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_MAC_FLOW_OVERWRITE_CRC_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_MAC_FLOW_OVERWRITE_CRC_FIELD;
#endif
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_FEC_IPG_LENGTH_FIELD_MASK 0x07FF0000
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_FEC_IPG_LENGTH_FIELD_WIDTH 11
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_FEC_IPG_LENGTH_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_FEC_IPG_LENGTH_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_REG;
#define QM_GLOBAL_CFG_EPON_OVERHEAD_CTRL_REG_OFFSET 0x00000040

#define QM_GLOBAL_CFG_BBHTX_FIFO_ADDR_ADDR_FIELD_MASK 0x0000003F
#define QM_GLOBAL_CFG_BBHTX_FIFO_ADDR_ADDR_FIELD_WIDTH 6
#define QM_GLOBAL_CFG_BBHTX_FIFO_ADDR_ADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_BBHTX_FIFO_ADDR_ADDR_FIELD;
#endif
#define QM_GLOBAL_CFG_BBHTX_FIFO_ADDR_BBHTX_REQ_OTF_FIELD_MASK 0x00000FC0
#define QM_GLOBAL_CFG_BBHTX_FIFO_ADDR_BBHTX_REQ_OTF_FIELD_WIDTH 6
#define QM_GLOBAL_CFG_BBHTX_FIFO_ADDR_BBHTX_REQ_OTF_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_BBHTX_FIFO_ADDR_BBHTX_REQ_OTF_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_BBHTX_FIFO_ADDR_REG;
#define QM_GLOBAL_CFG_BBHTX_FIFO_ADDR_REG_OFFSET 0x00000044

#define QM_GLOBAL_CFG_DQM_FULL_Q_FULL_FIELD_MASK 0xFFFFFFFF
#define QM_GLOBAL_CFG_DQM_FULL_Q_FULL_FIELD_WIDTH 32
#define QM_GLOBAL_CFG_DQM_FULL_Q_FULL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DQM_FULL_Q_FULL_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_DQM_FULL_REG;
#define QM_GLOBAL_CFG_DQM_FULL_REG_OFFSET 0x00000050
#define QM_GLOBAL_CFG_DQM_FULL_REG_RAM_CNT 5

#define QM_GLOBAL_CFG_DQM_NOT_EMPTY_Q_NOT_EMPTY_FIELD_MASK 0xFFFFFFFF
#define QM_GLOBAL_CFG_DQM_NOT_EMPTY_Q_NOT_EMPTY_FIELD_WIDTH 32
#define QM_GLOBAL_CFG_DQM_NOT_EMPTY_Q_NOT_EMPTY_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DQM_NOT_EMPTY_Q_NOT_EMPTY_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_DQM_NOT_EMPTY_REG;
#define QM_GLOBAL_CFG_DQM_NOT_EMPTY_REG_OFFSET 0x00000090
#define QM_GLOBAL_CFG_DQM_NOT_EMPTY_REG_RAM_CNT 5

#define QM_GLOBAL_CFG_DQM_POP_READY_POP_READY_FIELD_MASK 0xFFFFFFFF
#define QM_GLOBAL_CFG_DQM_POP_READY_POP_READY_FIELD_WIDTH 32
#define QM_GLOBAL_CFG_DQM_POP_READY_POP_READY_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DQM_POP_READY_POP_READY_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_DQM_POP_READY_REG;
#define QM_GLOBAL_CFG_DQM_POP_READY_REG_OFFSET 0x000000D0
#define QM_GLOBAL_CFG_DQM_POP_READY_REG_RAM_CNT 5

#define QM_GLOBAL_CFG_AGGREGATION_CONTEXT_VALID_CONTEXT_VALID_FIELD_MASK 0xFFFFFFFF
#define QM_GLOBAL_CFG_AGGREGATION_CONTEXT_VALID_CONTEXT_VALID_FIELD_WIDTH 32
#define QM_GLOBAL_CFG_AGGREGATION_CONTEXT_VALID_CONTEXT_VALID_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_AGGREGATION_CONTEXT_VALID_CONTEXT_VALID_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_AGGREGATION_CONTEXT_VALID_REG;
#define QM_GLOBAL_CFG_AGGREGATION_CONTEXT_VALID_REG_OFFSET 0x00000110
#define QM_GLOBAL_CFG_AGGREGATION_CONTEXT_VALID_REG_RAM_CNT 5

#define QM_GLOBAL_CFG_QM_EGRESS_FLUSH_QUEUE_QUEUE_NUM_FIELD_MASK 0x000001FF
#define QM_GLOBAL_CFG_QM_EGRESS_FLUSH_QUEUE_QUEUE_NUM_FIELD_WIDTH 9
#define QM_GLOBAL_CFG_QM_EGRESS_FLUSH_QUEUE_QUEUE_NUM_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_EGRESS_FLUSH_QUEUE_QUEUE_NUM_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_EGRESS_FLUSH_QUEUE_FLUSH_EN_FIELD_MASK 0x00000200
#define QM_GLOBAL_CFG_QM_EGRESS_FLUSH_QUEUE_FLUSH_EN_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_EGRESS_FLUSH_QUEUE_FLUSH_EN_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_EGRESS_FLUSH_QUEUE_FLUSH_EN_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_QM_EGRESS_FLUSH_QUEUE_REG;
#define QM_GLOBAL_CFG_QM_EGRESS_FLUSH_QUEUE_REG_OFFSET 0x0000014C

#define QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_PRESCALER_GRANULARITY_FIELD_MASK 0x00000007
#define QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_PRESCALER_GRANULARITY_FIELD_WIDTH 3
#define QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_PRESCALER_GRANULARITY_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_PRESCALER_GRANULARITY_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_AGGREGATION_TIMEOUT_VALUE_FIELD_MASK 0x00000038
#define QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_AGGREGATION_TIMEOUT_VALUE_FIELD_WIDTH 3
#define QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_AGGREGATION_TIMEOUT_VALUE_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_AGGREGATION_TIMEOUT_VALUE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_PD_OCCUPANCY_EN_FIELD_MASK 0x00000040
#define QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_PD_OCCUPANCY_EN_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_PD_OCCUPANCY_EN_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_PD_OCCUPANCY_EN_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_PD_OCCUPANCY_VALUE_FIELD_MASK 0x00000780
#define QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_PD_OCCUPANCY_VALUE_FIELD_WIDTH 4
#define QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_PD_OCCUPANCY_VALUE_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_PD_OCCUPANCY_VALUE_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_REG;
#define QM_GLOBAL_CFG_QM_AGGREGATION_TIMER_CTRL_REG_OFFSET 0x00000150

#define QM_GLOBAL_CFG_QM_FPM_UG_GBL_CNT_FPM_GBL_CNT_FIELD_MASK 0x0003FFFF
#define QM_GLOBAL_CFG_QM_FPM_UG_GBL_CNT_FPM_GBL_CNT_FIELD_WIDTH 18
#define QM_GLOBAL_CFG_QM_FPM_UG_GBL_CNT_FPM_GBL_CNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_FPM_UG_GBL_CNT_FPM_GBL_CNT_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_QM_FPM_UG_GBL_CNT_REG;
#define QM_GLOBAL_CFG_QM_FPM_UG_GBL_CNT_REG_OFFSET 0x00000158

#define QM_GLOBAL_CFG_DDR_SPARE_ROOM_DDR_HEADROOM_FIELD_MASK 0x000003FF
#define QM_GLOBAL_CFG_DDR_SPARE_ROOM_DDR_HEADROOM_FIELD_WIDTH 10
#define QM_GLOBAL_CFG_DDR_SPARE_ROOM_DDR_HEADROOM_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DDR_SPARE_ROOM_DDR_HEADROOM_FIELD;
#endif
#define QM_GLOBAL_CFG_DDR_SPARE_ROOM_DDR_TAILROOM_FIELD_MASK 0x07FF0000
#define QM_GLOBAL_CFG_DDR_SPARE_ROOM_DDR_TAILROOM_FIELD_WIDTH 11
#define QM_GLOBAL_CFG_DDR_SPARE_ROOM_DDR_TAILROOM_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DDR_SPARE_ROOM_DDR_TAILROOM_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_DDR_SPARE_ROOM_REG;
#define QM_GLOBAL_CFG_DDR_SPARE_ROOM_REG_OFFSET 0x00000160
#define QM_GLOBAL_CFG_DDR_SPARE_ROOM_REG_RAM_CNT 4

#define QM_GLOBAL_CFG_DUMMY_SPARE_ROOM_PROFILE_ID_DUMMY_PROFILE_0_FIELD_MASK 0x00000003
#define QM_GLOBAL_CFG_DUMMY_SPARE_ROOM_PROFILE_ID_DUMMY_PROFILE_0_FIELD_WIDTH 2
#define QM_GLOBAL_CFG_DUMMY_SPARE_ROOM_PROFILE_ID_DUMMY_PROFILE_0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DUMMY_SPARE_ROOM_PROFILE_ID_DUMMY_PROFILE_0_FIELD;
#endif
#define QM_GLOBAL_CFG_DUMMY_SPARE_ROOM_PROFILE_ID_DUMMY_PROFILE_1_FIELD_MASK 0x00030000
#define QM_GLOBAL_CFG_DUMMY_SPARE_ROOM_PROFILE_ID_DUMMY_PROFILE_1_FIELD_WIDTH 2
#define QM_GLOBAL_CFG_DUMMY_SPARE_ROOM_PROFILE_ID_DUMMY_PROFILE_1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DUMMY_SPARE_ROOM_PROFILE_ID_DUMMY_PROFILE_1_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_DUMMY_SPARE_ROOM_PROFILE_ID_REG;
#define QM_GLOBAL_CFG_DUMMY_SPARE_ROOM_PROFILE_ID_REG_OFFSET 0x00000170

#define QM_GLOBAL_CFG_DQM_UBUS_CTRL_TKN_REQOUT_H_FIELD_MASK 0x000000FF
#define QM_GLOBAL_CFG_DQM_UBUS_CTRL_TKN_REQOUT_H_FIELD_WIDTH 8
#define QM_GLOBAL_CFG_DQM_UBUS_CTRL_TKN_REQOUT_H_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DQM_UBUS_CTRL_TKN_REQOUT_H_FIELD;
#endif
#define QM_GLOBAL_CFG_DQM_UBUS_CTRL_TKN_REQOUT_D_FIELD_MASK 0x0000FF00
#define QM_GLOBAL_CFG_DQM_UBUS_CTRL_TKN_REQOUT_D_FIELD_WIDTH 8
#define QM_GLOBAL_CFG_DQM_UBUS_CTRL_TKN_REQOUT_D_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DQM_UBUS_CTRL_TKN_REQOUT_D_FIELD;
#endif
#define QM_GLOBAL_CFG_DQM_UBUS_CTRL_OFFLOAD_REQOUT_H_FIELD_MASK 0x00FF0000
#define QM_GLOBAL_CFG_DQM_UBUS_CTRL_OFFLOAD_REQOUT_H_FIELD_WIDTH 8
#define QM_GLOBAL_CFG_DQM_UBUS_CTRL_OFFLOAD_REQOUT_H_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DQM_UBUS_CTRL_OFFLOAD_REQOUT_H_FIELD;
#endif
#define QM_GLOBAL_CFG_DQM_UBUS_CTRL_OFFLOAD_REQOUT_D_FIELD_MASK 0xFF000000
#define QM_GLOBAL_CFG_DQM_UBUS_CTRL_OFFLOAD_REQOUT_D_FIELD_WIDTH 8
#define QM_GLOBAL_CFG_DQM_UBUS_CTRL_OFFLOAD_REQOUT_D_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_DQM_UBUS_CTRL_OFFLOAD_REQOUT_D_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_DQM_UBUS_CTRL_REG;
#define QM_GLOBAL_CFG_DQM_UBUS_CTRL_REG_OFFSET 0x00000174

#define QM_GLOBAL_CFG_MEM_AUTO_INIT_MEM_INIT_EN_FIELD_MASK 0x00000001
#define QM_GLOBAL_CFG_MEM_AUTO_INIT_MEM_INIT_EN_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_MEM_AUTO_INIT_MEM_INIT_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_MEM_AUTO_INIT_MEM_INIT_EN_FIELD;
#endif
#define QM_GLOBAL_CFG_MEM_AUTO_INIT_MEM_SEL_INIT_FIELD_MASK 0x00000700
#define QM_GLOBAL_CFG_MEM_AUTO_INIT_MEM_SEL_INIT_FIELD_WIDTH 3
#define QM_GLOBAL_CFG_MEM_AUTO_INIT_MEM_SEL_INIT_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_MEM_AUTO_INIT_MEM_SEL_INIT_FIELD;
#endif
#define QM_GLOBAL_CFG_MEM_AUTO_INIT_MEM_SIZE_INIT_FIELD_MASK 0x00070000
#define QM_GLOBAL_CFG_MEM_AUTO_INIT_MEM_SIZE_INIT_FIELD_WIDTH 3
#define QM_GLOBAL_CFG_MEM_AUTO_INIT_MEM_SIZE_INIT_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_MEM_AUTO_INIT_MEM_SIZE_INIT_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_MEM_AUTO_INIT_REG;
#define QM_GLOBAL_CFG_MEM_AUTO_INIT_REG_OFFSET 0x00000178

#define QM_GLOBAL_CFG_MEM_AUTO_INIT_STS_MEM_INIT_DONE_FIELD_MASK 0x00000001
#define QM_GLOBAL_CFG_MEM_AUTO_INIT_STS_MEM_INIT_DONE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_MEM_AUTO_INIT_STS_MEM_INIT_DONE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_MEM_AUTO_INIT_STS_MEM_INIT_DONE_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_MEM_AUTO_INIT_STS_REG;
#define QM_GLOBAL_CFG_MEM_AUTO_INIT_STS_REG_OFFSET 0x0000017C

#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_0_NUM_OF_TKNS_FIELD_MASK 0x0000003F
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_0_NUM_OF_TKNS_FIELD_WIDTH 6
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_0_NUM_OF_TKNS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_0_NUM_OF_TKNS_FIELD;
#endif
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_1_NUM_OF_TKNS_FIELD_MASK 0x00003F00
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_1_NUM_OF_TKNS_FIELD_WIDTH 6
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_1_NUM_OF_TKNS_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_1_NUM_OF_TKNS_FIELD;
#endif
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_2_NUM_OF_TKNS_FIELD_MASK 0x003F0000
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_2_NUM_OF_TKNS_FIELD_WIDTH 6
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_2_NUM_OF_TKNS_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_2_NUM_OF_TKNS_FIELD;
#endif
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_3_NUM_OF_TKNS_FIELD_MASK 0x3F000000
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_3_NUM_OF_TKNS_FIELD_WIDTH 6
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_3_NUM_OF_TKNS_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_POOL_3_NUM_OF_TKNS_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_REG;
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_SIZE_TOKENS_REG_OFFSET 0x00000180

#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_0_1_SIZE_BYTE_POOL_0_NUM_OF_BYTES_FIELD_MASK 0x00003FFF
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_0_1_SIZE_BYTE_POOL_0_NUM_OF_BYTES_FIELD_WIDTH 14
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_0_1_SIZE_BYTE_POOL_0_NUM_OF_BYTES_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_0_1_SIZE_BYTE_POOL_0_NUM_OF_BYTES_FIELD;
#endif
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_0_1_SIZE_BYTE_POOL_1_NUM_OF_BYTES_FIELD_MASK 0x3FFF0000
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_0_1_SIZE_BYTE_POOL_1_NUM_OF_BYTES_FIELD_WIDTH 14
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_0_1_SIZE_BYTE_POOL_1_NUM_OF_BYTES_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_0_1_SIZE_BYTE_POOL_1_NUM_OF_BYTES_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_0_1_SIZE_BYTE_REG;
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_0_1_SIZE_BYTE_REG_OFFSET 0x00000184

#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_2_3_SIZE_BYTE_POOL_2_NUM_OF_BYTES_FIELD_MASK 0x00003FFF
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_2_3_SIZE_BYTE_POOL_2_NUM_OF_BYTES_FIELD_WIDTH 14
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_2_3_SIZE_BYTE_POOL_2_NUM_OF_BYTES_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_2_3_SIZE_BYTE_POOL_2_NUM_OF_BYTES_FIELD;
#endif
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_2_3_SIZE_BYTE_POOL_3_NUM_OF_BYTES_FIELD_MASK 0x3FFF0000
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_2_3_SIZE_BYTE_POOL_3_NUM_OF_BYTES_FIELD_WIDTH 14
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_2_3_SIZE_BYTE_POOL_3_NUM_OF_BYTES_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_2_3_SIZE_BYTE_POOL_3_NUM_OF_BYTES_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_2_3_SIZE_BYTE_REG;
#define QM_GLOBAL_CFG_FPM_MPM_ENHANCEMENT_POOL_2_3_SIZE_BYTE_REG_OFFSET 0x00000188

#define QM_GLOBAL_CFG_MC_CTRL_MC_HEADERS_POOL_SEL_FIELD_MASK 0x00000300
#define QM_GLOBAL_CFG_MC_CTRL_MC_HEADERS_POOL_SEL_FIELD_WIDTH 2
#define QM_GLOBAL_CFG_MC_CTRL_MC_HEADERS_POOL_SEL_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_MC_CTRL_MC_HEADERS_POOL_SEL_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_MC_CTRL_REG;
#define QM_GLOBAL_CFG_MC_CTRL_REG_OFFSET 0x0000018C

#define QM_GLOBAL_CFG_AQM_CLK_COUNTER_CYCLE_VALUE_FIELD_MASK 0x0000FFFF
#define QM_GLOBAL_CFG_AQM_CLK_COUNTER_CYCLE_VALUE_FIELD_WIDTH 16
#define QM_GLOBAL_CFG_AQM_CLK_COUNTER_CYCLE_VALUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_AQM_CLK_COUNTER_CYCLE_VALUE_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_AQM_CLK_COUNTER_CYCLE_REG;
#define QM_GLOBAL_CFG_AQM_CLK_COUNTER_CYCLE_REG_OFFSET 0x00000190

#define QM_GLOBAL_CFG_AQM_PUSH_TO_EMPTY_THR_VALUE_FIELD_MASK 0x000000FF
#define QM_GLOBAL_CFG_AQM_PUSH_TO_EMPTY_THR_VALUE_FIELD_WIDTH 8
#define QM_GLOBAL_CFG_AQM_PUSH_TO_EMPTY_THR_VALUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_AQM_PUSH_TO_EMPTY_THR_VALUE_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_AQM_PUSH_TO_EMPTY_THR_REG;
#define QM_GLOBAL_CFG_AQM_PUSH_TO_EMPTY_THR_REG_OFFSET 0x00000194

#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_EGRESS_ACCUMULATED_CNT_PKTS_READ_CLEAR_ENABLE_FIELD_MASK 0x00000001
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_EGRESS_ACCUMULATED_CNT_PKTS_READ_CLEAR_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_EGRESS_ACCUMULATED_CNT_PKTS_READ_CLEAR_ENABLE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL2_EGRESS_ACCUMULATED_CNT_PKTS_READ_CLEAR_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_EGRESS_ACCUMULATED_CNT_BYTES_READ_CLEAR_ENABLE_FIELD_MASK 0x00000002
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_EGRESS_ACCUMULATED_CNT_BYTES_READ_CLEAR_ENABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_EGRESS_ACCUMULATED_CNT_BYTES_READ_CLEAR_ENABLE_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL2_EGRESS_ACCUMULATED_CNT_BYTES_READ_CLEAR_ENABLE_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_AGG_CLOSURE_SUSPEND_ON_BP_FIELD_MASK 0x00000004
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_AGG_CLOSURE_SUSPEND_ON_BP_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_AGG_CLOSURE_SUSPEND_ON_BP_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL2_AGG_CLOSURE_SUSPEND_ON_BP_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_BUFMNG_EN_OR_UG_CNTR_FIELD_MASK 0x00000008
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_BUFMNG_EN_OR_UG_CNTR_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_BUFMNG_EN_OR_UG_CNTR_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL2_BUFMNG_EN_OR_UG_CNTR_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_DQM_TO_FPM_UBUS_OR_FPMINI_FIELD_MASK 0x00000010
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_DQM_TO_FPM_UBUS_OR_FPMINI_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_DQM_TO_FPM_UBUS_OR_FPMINI_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL2_DQM_TO_FPM_UBUS_OR_FPMINI_FIELD;
#endif
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_AGG_CLOSURE_SUSPEND_ON_FPM_CONGESTION_DISABLE_FIELD_MASK 0x00000020
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_AGG_CLOSURE_SUSPEND_ON_FPM_CONGESTION_DISABLE_FIELD_WIDTH 1
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_AGG_CLOSURE_SUSPEND_ON_FPM_CONGESTION_DISABLE_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL2_AGG_CLOSURE_SUSPEND_ON_FPM_CONGESTION_DISABLE_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_CFG_QM_GENERAL_CTRL2_REG;
#define QM_GLOBAL_CFG_QM_GENERAL_CTRL2_REG_OFFSET 0x0000019C

#define QM_COPY_DECISION_PROFILE_THR_QUEUE_OCCUPANCY_THR_FIELD_MASK 0x3FFFFFFF
#define QM_COPY_DECISION_PROFILE_THR_QUEUE_OCCUPANCY_THR_FIELD_WIDTH 30
#define QM_COPY_DECISION_PROFILE_THR_QUEUE_OCCUPANCY_THR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_COPY_DECISION_PROFILE_THR_QUEUE_OCCUPANCY_THR_FIELD;
#endif
#define QM_COPY_DECISION_PROFILE_THR_PSRAM_THR_FIELD_MASK 0x80000000
#define QM_COPY_DECISION_PROFILE_THR_PSRAM_THR_FIELD_WIDTH 1
#define QM_COPY_DECISION_PROFILE_THR_PSRAM_THR_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_COPY_DECISION_PROFILE_THR_PSRAM_THR_FIELD;
#endif
extern const ru_reg_rec QM_COPY_DECISION_PROFILE_THR_REG;
#define QM_COPY_DECISION_PROFILE_THR_REG_OFFSET 0x00001800
#define QM_COPY_DECISION_PROFILE_THR_REG_RAM_CNT 8

#define QM_INTR_CTRL_ISR_QM_DQM_POP_ON_EMPTY_FIELD_MASK 0x00000001
#define QM_INTR_CTRL_ISR_QM_DQM_POP_ON_EMPTY_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_DQM_POP_ON_EMPTY_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_DQM_POP_ON_EMPTY_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_DQM_PUSH_ON_FULL_FIELD_MASK 0x00000002
#define QM_INTR_CTRL_ISR_QM_DQM_PUSH_ON_FULL_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_DQM_PUSH_ON_FULL_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_DQM_PUSH_ON_FULL_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_CPU_POP_ON_EMPTY_FIELD_MASK 0x00000004
#define QM_INTR_CTRL_ISR_QM_CPU_POP_ON_EMPTY_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_CPU_POP_ON_EMPTY_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_CPU_POP_ON_EMPTY_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_CPU_PUSH_ON_FULL_FIELD_MASK 0x00000008
#define QM_INTR_CTRL_ISR_QM_CPU_PUSH_ON_FULL_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_CPU_PUSH_ON_FULL_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_CPU_PUSH_ON_FULL_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_NORMAL_QUEUE_PD_NO_CREDIT_FIELD_MASK 0x00000010
#define QM_INTR_CTRL_ISR_QM_NORMAL_QUEUE_PD_NO_CREDIT_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_NORMAL_QUEUE_PD_NO_CREDIT_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_NORMAL_QUEUE_PD_NO_CREDIT_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_NON_DELAYED_QUEUE_PD_NO_CREDIT_FIELD_MASK 0x00000020
#define QM_INTR_CTRL_ISR_QM_NON_DELAYED_QUEUE_PD_NO_CREDIT_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_NON_DELAYED_QUEUE_PD_NO_CREDIT_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_NON_DELAYED_QUEUE_PD_NO_CREDIT_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_NON_VALID_QUEUE_FIELD_MASK 0x00000040
#define QM_INTR_CTRL_ISR_QM_NON_VALID_QUEUE_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_NON_VALID_QUEUE_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_NON_VALID_QUEUE_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_AGG_COHERENT_INCONSISTENCY_FIELD_MASK 0x00000080
#define QM_INTR_CTRL_ISR_QM_AGG_COHERENT_INCONSISTENCY_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_AGG_COHERENT_INCONSISTENCY_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_AGG_COHERENT_INCONSISTENCY_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_FORCE_COPY_ON_NON_DELAYED_FIELD_MASK 0x00000100
#define QM_INTR_CTRL_ISR_QM_FORCE_COPY_ON_NON_DELAYED_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_FORCE_COPY_ON_NON_DELAYED_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_FORCE_COPY_ON_NON_DELAYED_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_FPM_POOL_SIZE_NONEXISTENT_FIELD_MASK 0x00000200
#define QM_INTR_CTRL_ISR_QM_FPM_POOL_SIZE_NONEXISTENT_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_FPM_POOL_SIZE_NONEXISTENT_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_FPM_POOL_SIZE_NONEXISTENT_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_TARGET_MEM_ABS_CONTRADICTION_FIELD_MASK 0x00000400
#define QM_INTR_CTRL_ISR_QM_TARGET_MEM_ABS_CONTRADICTION_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_TARGET_MEM_ABS_CONTRADICTION_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_TARGET_MEM_ABS_CONTRADICTION_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_1588_DROP_FIELD_MASK 0x00000800
#define QM_INTR_CTRL_ISR_QM_1588_DROP_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_1588_DROP_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_1588_DROP_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_1588_MULTICAST_CONTRADICTION_FIELD_MASK 0x00001000
#define QM_INTR_CTRL_ISR_QM_1588_MULTICAST_CONTRADICTION_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_1588_MULTICAST_CONTRADICTION_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_1588_MULTICAST_CONTRADICTION_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_BYTE_DROP_CNT_OVERRUN_FIELD_MASK 0x00002000
#define QM_INTR_CTRL_ISR_QM_BYTE_DROP_CNT_OVERRUN_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_BYTE_DROP_CNT_OVERRUN_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_BYTE_DROP_CNT_OVERRUN_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_PKT_DROP_CNT_OVERRUN_FIELD_MASK 0x00004000
#define QM_INTR_CTRL_ISR_QM_PKT_DROP_CNT_OVERRUN_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_PKT_DROP_CNT_OVERRUN_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_PKT_DROP_CNT_OVERRUN_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_TOTAL_BYTE_CNT_UNDERRUN_FIELD_MASK 0x00008000
#define QM_INTR_CTRL_ISR_QM_TOTAL_BYTE_CNT_UNDERRUN_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_TOTAL_BYTE_CNT_UNDERRUN_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_TOTAL_BYTE_CNT_UNDERRUN_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_TOTAL_PKT_CNT_UNDERRUN_FIELD_MASK 0x00010000
#define QM_INTR_CTRL_ISR_QM_TOTAL_PKT_CNT_UNDERRUN_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_TOTAL_PKT_CNT_UNDERRUN_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_TOTAL_PKT_CNT_UNDERRUN_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_FPM_UG0_UNDERRUN_FIELD_MASK 0x00020000
#define QM_INTR_CTRL_ISR_QM_FPM_UG0_UNDERRUN_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_FPM_UG0_UNDERRUN_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_FPM_UG0_UNDERRUN_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_FPM_UG1_UNDERRUN_FIELD_MASK 0x00040000
#define QM_INTR_CTRL_ISR_QM_FPM_UG1_UNDERRUN_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_FPM_UG1_UNDERRUN_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_FPM_UG1_UNDERRUN_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_FPM_UG2_UNDERRUN_FIELD_MASK 0x00080000
#define QM_INTR_CTRL_ISR_QM_FPM_UG2_UNDERRUN_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_FPM_UG2_UNDERRUN_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_FPM_UG2_UNDERRUN_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_FPM_UG3_UNDERRUN_FIELD_MASK 0x00100000
#define QM_INTR_CTRL_ISR_QM_FPM_UG3_UNDERRUN_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_FPM_UG3_UNDERRUN_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_FPM_UG3_UNDERRUN_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_TIMER_WRAPAROUND_FIELD_MASK 0x00200000
#define QM_INTR_CTRL_ISR_QM_TIMER_WRAPAROUND_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_TIMER_WRAPAROUND_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_TIMER_WRAPAROUND_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_COPY_PLEN_ZERO_FIELD_MASK 0x00400000
#define QM_INTR_CTRL_ISR_QM_COPY_PLEN_ZERO_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_COPY_PLEN_ZERO_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_COPY_PLEN_ZERO_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_INGRESS_BB_UNEXPECTED_MSG_FIELD_MASK 0x00800000
#define QM_INTR_CTRL_ISR_QM_INGRESS_BB_UNEXPECTED_MSG_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_INGRESS_BB_UNEXPECTED_MSG_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_INGRESS_BB_UNEXPECTED_MSG_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_EGRESS_BB_UNEXPECTED_MSG_FIELD_MASK 0x01000000
#define QM_INTR_CTRL_ISR_QM_EGRESS_BB_UNEXPECTED_MSG_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_EGRESS_BB_UNEXPECTED_MSG_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_EGRESS_BB_UNEXPECTED_MSG_FIELD;
#endif
#define QM_INTR_CTRL_ISR_DQM_REACHED_FULL_FIELD_MASK 0x02000000
#define QM_INTR_CTRL_ISR_DQM_REACHED_FULL_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_DQM_REACHED_FULL_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_DQM_REACHED_FULL_FIELD;
#endif
#define QM_INTR_CTRL_ISR_QM_FPMINI_INTR_FIELD_MASK 0x04000000
#define QM_INTR_CTRL_ISR_QM_FPMINI_INTR_FIELD_WIDTH 1
#define QM_INTR_CTRL_ISR_QM_FPMINI_INTR_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISR_QM_FPMINI_INTR_FIELD;
#endif
extern const ru_reg_rec QM_INTR_CTRL_ISR_REG;
#define QM_INTR_CTRL_ISR_REG_OFFSET 0x00000400

#define QM_INTR_CTRL_ISM_ISM_FIELD_MASK 0x07FFFFFF
#define QM_INTR_CTRL_ISM_ISM_FIELD_WIDTH 27
#define QM_INTR_CTRL_ISM_ISM_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ISM_ISM_FIELD;
#endif
extern const ru_reg_rec QM_INTR_CTRL_ISM_REG;
#define QM_INTR_CTRL_ISM_REG_OFFSET 0x00000404

#define QM_INTR_CTRL_IER_IEM_FIELD_MASK 0x07FFFFFF
#define QM_INTR_CTRL_IER_IEM_FIELD_WIDTH 27
#define QM_INTR_CTRL_IER_IEM_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_IER_IEM_FIELD;
#endif
extern const ru_reg_rec QM_INTR_CTRL_IER_REG;
#define QM_INTR_CTRL_IER_REG_OFFSET 0x00000408

#define QM_INTR_CTRL_ITR_IST_FIELD_MASK 0x07FFFFFF
#define QM_INTR_CTRL_ITR_IST_FIELD_WIDTH 27
#define QM_INTR_CTRL_ITR_IST_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_INTR_CTRL_ITR_IST_FIELD;
#endif
extern const ru_reg_rec QM_INTR_CTRL_ITR_REG;
#define QM_INTR_CTRL_ITR_REG_OFFSET 0x0000040C

#define QM_TIMESTAMP_RES_PROFILE_VALUE_START_FIELD_MASK 0x0000001F
#define QM_TIMESTAMP_RES_PROFILE_VALUE_START_FIELD_WIDTH 5
#define QM_TIMESTAMP_RES_PROFILE_VALUE_START_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_TIMESTAMP_RES_PROFILE_VALUE_START_FIELD;
#endif
extern const ru_reg_rec QM_TIMESTAMP_RES_PROFILE_VALUE_REG;
#define QM_TIMESTAMP_RES_PROFILE_VALUE_REG_OFFSET 0x00001A00
#define QM_TIMESTAMP_RES_PROFILE_VALUE_REG_RAM_CNT 4

#define QM_CM_COMMON_INPUT_FIFO_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_CM_COMMON_INPUT_FIFO_DATA_DATA_FIELD_WIDTH 32
#define QM_CM_COMMON_INPUT_FIFO_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CM_COMMON_INPUT_FIFO_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec QM_CM_COMMON_INPUT_FIFO_DATA_REG;
#define QM_CM_COMMON_INPUT_FIFO_DATA_REG_OFFSET 0x0000B000
#define QM_CM_COMMON_INPUT_FIFO_DATA_REG_RAM_CNT 8

#define QM_NORMAL_RMT_FIFO_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_NORMAL_RMT_FIFO_DATA_DATA_FIELD_WIDTH 32
#define QM_NORMAL_RMT_FIFO_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_NORMAL_RMT_FIFO_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec QM_NORMAL_RMT_FIFO_DATA_REG;
#define QM_NORMAL_RMT_FIFO_DATA_REG_OFFSET 0x0000B100
#define QM_NORMAL_RMT_FIFO_DATA_REG_RAM_CNT 32

#define QM_NON_DELAYED_RMT_FIFO_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_NON_DELAYED_RMT_FIFO_DATA_DATA_FIELD_WIDTH 32
#define QM_NON_DELAYED_RMT_FIFO_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_NON_DELAYED_RMT_FIFO_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec QM_NON_DELAYED_RMT_FIFO_DATA_REG;
#define QM_NON_DELAYED_RMT_FIFO_DATA_REG_OFFSET 0x0000B200
#define QM_NON_DELAYED_RMT_FIFO_DATA_REG_RAM_CNT 32

#define QM_EGRESS_DATA_FIFO_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_EGRESS_DATA_FIFO_DATA_DATA_FIELD_WIDTH 32
#define QM_EGRESS_DATA_FIFO_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_EGRESS_DATA_FIFO_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec QM_EGRESS_DATA_FIFO_DATA_REG;
#define QM_EGRESS_DATA_FIFO_DATA_REG_OFFSET 0x0000B300
#define QM_EGRESS_DATA_FIFO_DATA_REG_RAM_CNT 8

#define QM_EGRESS_RR_FIFO_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_EGRESS_RR_FIFO_DATA_DATA_FIELD_WIDTH 32
#define QM_EGRESS_RR_FIFO_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_EGRESS_RR_FIFO_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec QM_EGRESS_RR_FIFO_DATA_REG;
#define QM_EGRESS_RR_FIFO_DATA_REG_OFFSET 0x0000B400
#define QM_EGRESS_RR_FIFO_DATA_REG_RAM_CNT 2

#define QM_EGRESS_BB_INPUT_FIFO_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_EGRESS_BB_INPUT_FIFO_DATA_DATA_FIELD_WIDTH 32
#define QM_EGRESS_BB_INPUT_FIFO_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_EGRESS_BB_INPUT_FIFO_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec QM_EGRESS_BB_INPUT_FIFO_DATA_REG;
#define QM_EGRESS_BB_INPUT_FIFO_DATA_REG_OFFSET 0x0000B500
#define QM_EGRESS_BB_INPUT_FIFO_DATA_REG_RAM_CNT 8

#define QM_EGRESS_BB_OUTPUT_FIFO_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_EGRESS_BB_OUTPUT_FIFO_DATA_DATA_FIELD_WIDTH 32
#define QM_EGRESS_BB_OUTPUT_FIFO_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_EGRESS_BB_OUTPUT_FIFO_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec QM_EGRESS_BB_OUTPUT_FIFO_DATA_REG;
#define QM_EGRESS_BB_OUTPUT_FIFO_DATA_REG_OFFSET 0x0000B600
#define QM_EGRESS_BB_OUTPUT_FIFO_DATA_REG_RAM_CNT 32

#define QM_BB_OUTPUT_FIFO_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_BB_OUTPUT_FIFO_DATA_DATA_FIELD_WIDTH 32
#define QM_BB_OUTPUT_FIFO_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB_OUTPUT_FIFO_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec QM_BB_OUTPUT_FIFO_DATA_REG;
#define QM_BB_OUTPUT_FIFO_DATA_REG_OFFSET 0x0000B700
#define QM_BB_OUTPUT_FIFO_DATA_REG_RAM_CNT 32

#define QM_NON_DELAYED_OUT_FIFO_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_NON_DELAYED_OUT_FIFO_DATA_DATA_FIELD_WIDTH 32
#define QM_NON_DELAYED_OUT_FIFO_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_NON_DELAYED_OUT_FIFO_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec QM_NON_DELAYED_OUT_FIFO_DATA_REG;
#define QM_NON_DELAYED_OUT_FIFO_DATA_REG_OFFSET 0x0000B800
#define QM_NON_DELAYED_OUT_FIFO_DATA_REG_RAM_CNT 32

#define QM_BB0_EGR_MSG_OUT_FIFO_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_BB0_EGR_MSG_OUT_FIFO_DATA_DATA_FIELD_WIDTH 32
#define QM_BB0_EGR_MSG_OUT_FIFO_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_BB0_EGR_MSG_OUT_FIFO_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec QM_BB0_EGR_MSG_OUT_FIFO_DATA_REG;
#define QM_BB0_EGR_MSG_OUT_FIFO_DATA_REG_OFFSET 0x0000B900
#define QM_BB0_EGR_MSG_OUT_FIFO_DATA_REG_RAM_CNT 4

#define QM_CLK_GATE_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_MASK 0x00000001
#define QM_CLK_GATE_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_WIDTH 1
#define QM_CLK_GATE_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CLK_GATE_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD;
#endif
#define QM_CLK_GATE_CLK_GATE_CNTRL_TIMER_VAL_FIELD_MASK 0x0000FF00
#define QM_CLK_GATE_CLK_GATE_CNTRL_TIMER_VAL_FIELD_WIDTH 8
#define QM_CLK_GATE_CLK_GATE_CNTRL_TIMER_VAL_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CLK_GATE_CLK_GATE_CNTRL_TIMER_VAL_FIELD;
#endif
#define QM_CLK_GATE_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_MASK 0x00010000
#define QM_CLK_GATE_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_WIDTH 1
#define QM_CLK_GATE_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CLK_GATE_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD;
#endif
#define QM_CLK_GATE_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_MASK 0x00700000
#define QM_CLK_GATE_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_WIDTH 3
#define QM_CLK_GATE_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CLK_GATE_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD;
#endif
#define QM_CLK_GATE_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_MASK 0xFF000000
#define QM_CLK_GATE_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_WIDTH 8
#define QM_CLK_GATE_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_CLK_GATE_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD;
#endif
extern const ru_reg_rec QM_CLK_GATE_CLK_GATE_CNTRL_REG;
#define QM_CLK_GATE_CLK_GATE_CNTRL_REG_OFFSET 0x00000500

#define QM_GLOBAL_EGRESS_DROP_COUNTER_COUNTER_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_GLOBAL_EGRESS_DROP_COUNTER_COUNTER_DATA_FIELD_WIDTH 32
#define QM_GLOBAL_EGRESS_DROP_COUNTER_COUNTER_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_EGRESS_DROP_COUNTER_COUNTER_DATA_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_EGRESS_DROP_COUNTER_COUNTER_REG;
#define QM_GLOBAL_EGRESS_DROP_COUNTER_COUNTER_REG_OFFSET 0x00001F00

#define QM_GLOBAL_EGRESS_AQM_DROP_COUNTER_COUNTER_DATA_FIELD_MASK 0xFFFFFFFF
#define QM_GLOBAL_EGRESS_AQM_DROP_COUNTER_COUNTER_DATA_FIELD_WIDTH 32
#define QM_GLOBAL_EGRESS_AQM_DROP_COUNTER_COUNTER_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec QM_GLOBAL_EGRESS_AQM_DROP_COUNTER_COUNTER_DATA_FIELD;
#endif
extern const ru_reg_rec QM_GLOBAL_EGRESS_AQM_DROP_COUNTER_COUNTER_REG;
#define QM_GLOBAL_EGRESS_AQM_DROP_COUNTER_COUNTER_REG_OFFSET 0x00001F10

extern const ru_block_rec QM_BLOCK;

#endif
