Source Block: hdl/library/xilinx/common/ad_serdes_clk.v@87:106@HdlStmIf
  assign up_drp_rdata[31:16] = 'd0;

  // instantiations

  generate
  if (CLKIN_DS_OR_SE_N == 1'b1) begin
  IBUFGDS i_clk_in_ibuf (
    .I (clk_in_p),
    .IB (clk_in_n),
    .O (clk_in_s));
  end else begin
  IBUF IBUF_inst (
      .O(clk_in_s),
      .I(clk_in_p));
  end
  endgenerate

  generate
  if (MMCM_OR_BUFR_N == 1) begin
  ad_mmcm_drp #(

Diff Content:
- 92   if (CLKIN_DS_OR_SE_N == 1'b1) begin
- 93   IBUFGDS i_clk_in_ibuf (
- 94     .I (clk_in_p),
- 95     .IB (clk_in_n),
- 96     .O (clk_in_s));
- 98   IBUF IBUF_inst (
- 99       .O(clk_in_s),
- 100       .I(clk_in_p));
+ 96   if (CLKIN_DS_OR_SE_N == 1) begin
+ 96     IBUFGDS i_clk_in_ibuf (
+ 96       .I (clk_in_p),
+ 96       .IB (clk_in_n),
+ 96       .O (clk_in_s));
+ 100     IBUF IBUF_inst (
+ 100         .O(clk_in_s),
+ 100         .I(clk_in_p));

Clone Blocks:
