{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558912664666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558912664674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 20:17:44 2019 " "Processing started: Sun May 26 20:17:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558912664674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912664674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912664674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558912665874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558912665874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank/regbank_mainblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_bank/regbank_mainblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regbank_mainBlock " "Found entity 1: regbank_mainBlock" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912679985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912679985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank/regbank_16bregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_bank/regbank_16bregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regbank_16bRegister " "Found entity 1: regbank_16bRegister" {  } { { "REGISTER_BANK/regbank_16bRegister.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_16bRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912679992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912679992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank/regbank_16bmux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_bank/regbank_16bmux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regbank_16bMUX " "Found entity 1: regbank_16bMUX" {  } { { "REGISTER_BANK/regbank_16bMUX.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_16bMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912679998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912679998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank/regbank_16bff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_bank/regbank_16bff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regbank_16bFF " "Found entity 1: regbank_16bFF" {  } { { "REGISTER_BANK/regbank_16bFF.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_16bFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank/lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_bank/lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "REGISTER_BANK/lpm_decode0.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/lpm_decode0.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680511 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "REGISTER_BANK/lpm_decode0.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/lpm_mux1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680519 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/RegisterBank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/z_ffff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/z_ffff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 z_ffff " "Found entity 1: z_ffff" {  } { { "ALU/z_ffff.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/z_ffff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/z_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/z_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 z_1 " "Found entity 1: z_1" {  } { { "ALU/z_1.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/z_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/z_0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/z_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 z_0 " "Found entity 1: z_0" {  } { { "ALU/z_0.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/z_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/maintest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/maintest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maintest " "Found entity 1: maintest" {  } { { "ALU/maintest.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/maintest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/atonota.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/atonota.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 atonota " "Found entity 1: atonota" {  } { { "ALU/atonota.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/atonota.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/atoa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/atoa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 atoa " "Found entity 1: atoa" {  } { { "ALU/atoa.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/atoa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/aorb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/aorb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aorb " "Found entity 1: aorb" {  } { { "ALU/aorb.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aorb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/amasb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/amasb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 amasb " "Found entity 1: amasb" {  } { { "ALU/amasb.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/amasb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/aandb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/aandb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aandb " "Found entity 1: aandb" {  } { { "ALU/aandb.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aandb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter16bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter16bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter16Bits " "Found entity 1: shifter16Bits" {  } { { "shifter16Bits.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/shifter16Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_16bff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_16bff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_16bFF " "Found entity 1: latch_16bFF" {  } { { "latch_16bFF.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/latch_16bFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2in_16b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2in_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2in_16b " "Found entity 1: mux_2in_16b" {  } { { "mux_2in_16b.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/mux_2in_16b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_counter " "Found entity 1: PC_counter" {  } { { "PC_counter.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PC_counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_program.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_program.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_program " "Found entity 1: ROM_program" {  } { { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IFU_block " "Found entity 1: IFU_block" {  } { { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/bloque_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ifu/bloque_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOQUE_1 " "Found entity 1: BLOQUE_1" {  } { { "IFU/BLOQUE_1.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/BLOQUE_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_mux_y.v 1 1 " "Found 1 design units, including 1 entities, in source file x_mux_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 X_mux_Y " "Found entity 1: X_mux_Y" {  } { { "X_mux_Y.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/X_mux_Y.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_decoder " "Found entity 1: INSTRUCTION_decoder" {  } { { "INSTRUCTION_decoder.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/INSTRUCTION_decoder.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xy_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xy_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XY_mux " "Found entity 1: XY_mux" {  } { { "XY_mux.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/XY_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xy_inmux.v 1 1 " "Found 1 design units, including 1 entities, in source file xy_inmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 XY_inMUX " "Found entity 1: XY_inMUX" {  } { { "XY_inMUX.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/XY_inMUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram/data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram/data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_RAM " "Found entity 1: DATA_RAM" {  } { { "DATA_RAM/DATA_RAM.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/DATA_RAM/DATA_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/bloque1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/bloque1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BLOQUE1_MUX " "Found entity 1: BLOQUE1_MUX" {  } { { "PIPELINE/BLOQUE1_MUX.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/BLOQUE1_MUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/uc2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/uc2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC2 " "Found entity 1: UC2" {  } { { "PIPELINE/UC2.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/uc2_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/uc2_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC2_decoder " "Found entity 1: UC2_decoder" {  } { { "PIPELINE/UC2_decoder.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2_decoder.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_BUS " "Found entity 1: TEST_BUS" {  } { { "TEST_BUS.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/TEST_BUS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank/bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank/bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_MUX " "Found entity 1: BUS_MUX" {  } { { "REGISTER_BANK/BUS_MUX.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/BUS_MUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_carry.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_carry.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_carry " "Found entity 1: mux_carry" {  } { { "ALU/mux_carry.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_carry.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/addercarry.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/addercarry.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderCarry " "Found entity 1: adderCarry" {  } { { "ALU/adderCarry.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/adderCarry.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Found entity 1: mux_1" {  } { { "ALU/mux_1.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912680785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912680785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558912681158 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "sel " "Pin \"sel\" overlaps another pin, block, or symbol" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -256 184 200 -88 "sel" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1558912681162 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "latch_16bFF inst7 " "Block or symbol \"latch_16bFF\" of instance \"inst7\" overlaps another block or symbol" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 136 368 544 232 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1558912681162 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -376 208 256 -376 "" "" } { -696 512 832 -696 "" "" } { -696 832 832 -552 "" "" } { -584 952 952 -552 "" "" } { -568 832 952 -551 "MIR\[9..3\]" "" } { -648 608 608 -488 "" "" } { -648 560 560 -456 "" "" } { -648 536 536 -440 "" "" } { -648 632 632 -504 "" "" } { -648 584 584 -472 "" "" } { -648 488 488 -408 "" "" } { -648 464 464 -392 "" "" } { -648 608 632 -648 "" "" } { -648 512 536 -648 "" "" } { -648 536 560 -648 "" "" } { -648 560 584 -648 "" "" } { -648 584 608 -648 "" "" } { -648 488 512 -648 "" "" } { -648 464 488 -648 "" "" } { -552 952 952 -520 "" "" } { -520 952 952 -504 "" "" } { -504 952 952 -488 "" "" } { -488 952 952 -472 "" "" } { -472 952 952 -456 "" "" } { -456 952 952 -440 "" "" } { -696 512 512 -648 "" "" } { -648 512 512 -424 "" "" } { -664 176 240 -647 "ROM\[62..0\]" "" } { -648 191 208 -376 "ROM\[44..10\]" "" } { -664 208 464 -647 "ROM\[62..0\]" "" } { -520 632 703 -503 "ROM\[62..59\]" "" } { -504 608 705 -487 "ROM\[58..57\]" "" } { -488 584 708 -471 "ROM\[56..51\]" "" } { -472 560 704 -455 "ROM\[50..45\]" "" } { -456 536 696 -439 "ROM\[0\]" "" } { -440 512 696 -423 "ROM\[9..3\]" "" } { -424 488 696 -407 "ROM\[2\]" "" } { -408 464 696 -391 "ROM\[1\]" "" } { -536 912 979 -519 "MIR\[44..10\]" "" } { -520 912 979 -503 "MIR\[58..57\]" "" } { -424 912 974 -407 "MIR\[50..45\]" "" } { -440 912 977 -423 "MIR\[56..51\]" "" } { -440 952 952 -424 "" "" } { -408 912 975 -391 "MIR\[72..63\]" "" } { -424 952 952 -408 "" "" } { -408 952 952 -392 "" "" } { -472 912 954 -455 "MIR\[1\]" "" } { -456 912 956 -439 "MIR\[2\]" "" } { -608 952 1128 -584 "MIR\[72..0\]" "" } { -504 912 953 -487 "MIR\[0\]" "" } { -488 912 976 -471 "MIR\[62..59\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1558912681163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline Pipeline:inst5 " "Elaborating entity \"Pipeline\" for hierarchy \"Pipeline:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -552 696 912 -296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681181 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 128 112 112 160 "" "" } { 160 112 112 192 "" "" } { 224 112 112 256 "" "" } { 256 112 112 288 "" "" } { 288 112 112 320 "" "" } { 192 112 112 224 "" "" } { 96 112 112 128 "" "" } { 240 152 152 664 "" "" } { 240 72 152 240 "" "" } { 224 72 72 240 "" "" } { 176 168 168 648 "" "" } { 176 72 168 176 "" "" } { 160 72 72 176 "" "" } { 144 72 184 144 "" "" } { 128 72 72 144 "" "" } { 224 56 72 224 "" "" } { 208 58 112 225 "data\[9..3\]" "" } { 160 56 72 160 "" "" } { 144 58 114 161 "data\[50..45\]" "" } { 128 56 72 128 "" "" } { 112 58 114 129 "data\[56..51\]" "" } { 632 184 1408 632 "" "" } { 648 168 1408 648 "" "" } { 664 152 1408 664 "" "" } { 16 56 122 33 "data\[72..63\]" "" } { 32 112 112 64 "" "" } { 64 112 112 96 "" "" } { 48 56 122 65 "data\[62..59\]" "" } { 80 56 122 97 "data\[58..57\]" "" } { 176 56 114 193 "data\[44..10\]" "" } { 240 56 112 257 "data\[2\]" "" } { 272 56 112 289 "data\[1\]" "" } { 304 56 120 321 "data\[0\]" "" } { 144 184 184 632 "" "" } { 208 112 216 225 "data\[72..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1558912681183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2 Pipeline:inst5\|UC2:inst4 " "Elaborating entity \"UC2\" for hierarchy \"Pipeline:inst5\|UC2:inst4\"" {  } { { "PIPELINE/Pipeline.bdf" "inst4" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 600 1408 1552 792 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681188 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "HOLD " "Pin \"HOLD\" is missing source" {  } { { "PIPELINE/UC2.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf" { { -224 1096 1272 -208 "HOLD" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558912681189 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "C3 " "Pin \"C3\" not connected" {  } { { "PIPELINE/UC2.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf" { { 488 56 224 504 "C3\[34..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1558912681189 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "C4 " "Pin \"C4\" not connected" {  } { { "PIPELINE/UC2.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf" { { 520 56 224 536 "C4\[34..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1558912681189 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "C5 " "Pin \"C5\" not connected" {  } { { "PIPELINE/UC2.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf" { { 552 56 224 568 "C5\[34..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1558912681189 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "T2 " "Pin \"T2\" not connected" {  } { { "PIPELINE/UC2.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf" { { -216 32 200 -200 "T2\[6..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1558912681189 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "T3 " "Pin \"T3\" not connected" {  } { { "PIPELINE/UC2.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf" { { -184 32 200 -168 "T3\[6..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1558912681190 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "T4 " "Pin \"T4\" not connected" {  } { { "PIPELINE/UC2.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf" { { -152 32 200 -136 "T4\[6..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1558912681190 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "T5 " "Pin \"T5\" not connected" {  } { { "PIPELINE/UC2.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf" { { -112 32 200 -96 "T5\[6..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1558912681190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2_decoder Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst " "Elaborating entity \"UC2_decoder\" for hierarchy \"Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst\"" {  } { { "PIPELINE/UC2.bdf" "inst" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf" { { -512 -504 -376 112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "PIPELINE/UC2_decoder.v" "LPM_DECODE_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2_decoder.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst\|lpm_decode:LPM_DECODE_component\"" {  } { { "PIPELINE/UC2_decoder.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2_decoder.v" 200 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 64 " "Parameter \"lpm_decodes\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681305 ""}  } { { "PIPELINE/UC2_decoder.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2_decoder.v" 200 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912681305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3df.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3df.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3df " "Found entity 1: decode_3df" {  } { { "db/decode_3df.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/decode_3df.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912681395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912681395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3df Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst\|lpm_decode:LPM_DECODE_component\|decode_3df:auto_generated " "Elaborating entity \"decode_3df\" for hierarchy \"Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst\|lpm_decode:LPM_DECODE_component\|decode_3df:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF Pipeline:inst5\|LPM_FF:inst1 " "Elaborating entity \"LPM_FF\" for hierarchy \"Pipeline:inst5\|LPM_FF:inst1\"" {  } { { "PIPELINE/Pipeline.bdf" "inst1" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 152 216 392 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:inst5\|LPM_FF:inst1 " "Elaborated megafunction instantiation \"Pipeline:inst5\|LPM_FF:inst1\"" {  } { { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 152 216 392 296 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:inst5\|LPM_FF:inst1 " "Instantiated megafunction \"Pipeline:inst5\|LPM_FF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 73 " "Parameter \"LPM_WIDTH\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681523 ""}  } { { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 152 216 392 296 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912681523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF Pipeline:inst5\|LPM_FF:inst2 " "Elaborating entity \"LPM_FF\" for hierarchy \"Pipeline:inst5\|LPM_FF:inst2\"" {  } { { "PIPELINE/Pipeline.bdf" "inst2" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 104 1080 1256 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:inst5\|LPM_FF:inst2 " "Elaborated megafunction instantiation \"Pipeline:inst5\|LPM_FF:inst2\"" {  } { { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 104 1080 1256 248 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:inst5\|LPM_FF:inst2 " "Instantiated megafunction \"Pipeline:inst5\|LPM_FF:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 73 " "Parameter \"LPM_WIDTH\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681540 ""}  } { { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 104 1080 1256 248 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912681540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLOQUE1_MUX Pipeline:inst5\|BLOQUE1_MUX:inst7 " "Elaborating entity \"BLOQUE1_MUX\" for hierarchy \"Pipeline:inst5\|BLOQUE1_MUX:inst7\"" {  } { { "PIPELINE/Pipeline.bdf" "inst7" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 128 832 976 208 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component\"" {  } { { "PIPELINE/BLOQUE1_MUX.v" "LPM_MUX_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/BLOQUE1_MUX.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component\"" {  } { { "PIPELINE/BLOQUE1_MUX.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/BLOQUE1_MUX.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 73 " "Parameter \"lpm_width\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681654 ""}  } { { "PIPELINE/BLOQUE1_MUX.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/BLOQUE1_MUX.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912681654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_0tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912681740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912681740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0tc Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component\|mux_0tc:auto_generated " "Elaborating entity \"mux_0tc\" for hierarchy \"Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component\|mux_0tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681745 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom_cs.v 1 1 " "Using design file rom_cs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_CS " "Found entity 1: ROM_CS" {  } { { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912681819 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1558912681819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_CS ROM_CS:inst1 " "Elaborating entity \"ROM_CS\" for hierarchy \"ROM_CS:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_CS:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_CS:inst1\|altsyncram:altsyncram_component\"" {  } { { "rom_cs.v" "altsyncram_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_CS:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_CS:inst1\|altsyncram:altsyncram_component\"" {  } { { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912681963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_CS:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_CS:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/Rodrigo/Documents/GitHub/TP2/Control Store/control_store.mif " "Parameter \"init_file\" = \"C:/Users/Rodrigo/Documents/GitHub/TP2/Control Store/control_store.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 63 " "Parameter \"width_a\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912681963 ""}  } { { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912681963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_20f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_20f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_20f1 " "Found entity 1: altsyncram_20f1" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912682065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912682065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_20f1 ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated " "Elaborating entity \"altsyncram_20f1\" for hierarchy \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFU_block IFU_block:BLOQUE_CON_PC " "Elaborating entity \"IFU_block\" for hierarchy \"IFU_block:BLOQUE_CON_PC\"" {  } { { "main.bdf" "BLOQUE_CON_PC" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -360 -200 -552 "BLOQUE_CON_PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_program IFU_block:BLOQUE_CON_PC\|ROM_program:inst1 " "Elaborating entity \"ROM_program\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\"" {  } { { "IFU/IFU_block.bdf" "inst1" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\"" {  } { { "ROM_program.v" "altsyncram_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\"" {  } { { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Program MIF/Empty program.mif " "Parameter \"init_file\" = \"./Program MIF/Empty program.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682325 ""}  } { { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912682325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40c1 " "Found entity 1: altsyncram_40c1" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_40c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912682421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912682421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40c1 IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated " "Elaborating entity \"altsyncram_40c1\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_counter IFU_block:BLOQUE_CON_PC\|PC_counter:inst " "Elaborating entity \"PC_counter\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|PC_counter:inst\"" {  } { { "IFU/IFU_block.bdf" "inst" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 120 312 456 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "PC_counter.v" "LPM_COUNTER_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PC_counter.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "PC_counter.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PC_counter.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682615 ""}  } { { "PC_counter.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PC_counter.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912682615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sej " "Found entity 1: cntr_sej" {  } { { "db/cntr_sej.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/cntr_sej.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912682712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912682712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sej IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_sej:auto_generated " "Elaborating entity \"cntr_sej\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_sej:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLOQUE_1 IFU_block:BLOQUE_CON_PC\|BLOQUE_1:inst4 " "Elaborating entity \"BLOQUE_1\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|BLOQUE_1:inst4\"" {  } { { "IFU/IFU_block.bdf" "inst4" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 344 96 256 472 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbank_mainBlock regbank_mainBlock:inst11 " "Elaborating entity \"regbank_mainBlock\" for hierarchy \"regbank_mainBlock:inst11\"" {  } { { "main.bdf" "inst11" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 0 -144 32 128 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682750 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R10\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R10\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2184 640 760 2201 "TOMUX_R10\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682759 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R12\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R12\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2456 640 760 2473 "TOMUX_R12\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682759 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R13\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R13\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2600 640 760 2617 "TOMUX_R13\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682759 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R14\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R14\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2744 640 760 2761 "TOMUX_R14\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682759 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R15\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R15\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2880 640 760 2897 "TOMUX_R15\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682759 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R16\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R16\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3024 640 760 3041 "TOMUX_R16\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682759 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R17\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R17\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3168 640 760 3185 "TOMUX_R17\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682759 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R19\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R19\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3456 640 760 3473 "TOMUX_R19\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682759 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R18\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R18\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3312 640 760 3329 "TOMUX_R18\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682760 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R20\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R20\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3600 640 760 3617 "TOMUX_R20\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682760 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R22\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R22\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3872 640 760 3889 "TOMUX_R22\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682760 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R23\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R23\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4016 640 760 4033 "TOMUX_R23\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682760 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R24\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R24\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4160 640 760 4177 "TOMUX_R24\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682760 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R25\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R25\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4296 640 760 4313 "TOMUX_R25\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682760 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R26\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R26\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4440 640 760 4457 "TOMUX_R26\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682760 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R27\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R27\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4584 640 760 4601 "TOMUX_R27\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682760 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R28\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R28\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4728 640 760 4745 "TOMUX_R28\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682760 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R29\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R29\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4872 640 760 4889 "TOMUX_R29\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682760 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R30\[15..0\] TOMUX_R3 " "Bus \"TOMUX_R30\[15..0\]\" found using same base name as \"TOMUX_R3\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 5016 640 760 5033 "TOMUX_R30\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682760 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R30\[15..0\] TOMUX_R3 " "Bus \"TOMUX_R30\[15..0\]\" found using same base name as \"TOMUX_R3\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1840 1376 1468 1857 "TOMUX_R30\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682761 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R29\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R29\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1856 1376 1468 1873 "TOMUX_R29\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682761 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R28\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R28\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1872 1376 1468 1889 "TOMUX_R28\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682761 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R27\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R27\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1888 1376 1468 1905 "TOMUX_R27\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682761 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R26\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R26\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1904 1376 1468 1921 "TOMUX_R26\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682761 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R25\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R25\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1920 1376 1468 1937 "TOMUX_R25\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682761 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R24\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R24\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1936 1376 1468 1953 "TOMUX_R24\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682761 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R23\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R23\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1952 1376 1468 1969 "TOMUX_R23\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682761 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R22\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R22\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1968 1376 1468 1985 "TOMUX_R22\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682761 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R20\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R20\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2000 1376 1468 2017 "TOMUX_R20\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682761 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R19\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R19\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2016 1376 1468 2033 "TOMUX_R19\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682761 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R18\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R18\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2032 1376 1468 2049 "TOMUX_R18\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682761 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R17\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R17\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2048 1376 1468 2065 "TOMUX_R17\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682761 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R16\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R16\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2064 1376 1468 2081 "TOMUX_R16\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682761 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R15\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R15\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2080 1376 1468 2097 "TOMUX_R15\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682762 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R14\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R14\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2096 1376 1468 2113 "TOMUX_R14\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682762 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R13\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R13\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2112 1376 1468 2129 "TOMUX_R13\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682762 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R12\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R12\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2128 1376 1468 2145 "TOMUX_R12\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682762 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R10\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R10\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2160 1376 1468 2177 "TOMUX_R10\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682762 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R10\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R10\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1160 1496 1588 1177 "TOMUX_R10\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682762 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R12\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R12\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1128 1496 1588 1145 "TOMUX_R12\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682762 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R13\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R13\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1112 1496 1588 1129 "TOMUX_R13\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682762 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R14\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R14\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1096 1496 1588 1113 "TOMUX_R14\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682762 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R15\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R15\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1080 1496 1588 1097 "TOMUX_R15\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682762 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R16\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R16\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1064 1496 1588 1081 "TOMUX_R16\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682763 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R17\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R17\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1048 1496 1588 1065 "TOMUX_R17\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682763 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R18\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R18\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1032 1496 1588 1049 "TOMUX_R18\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682763 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R19\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R19\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1016 1496 1588 1033 "TOMUX_R19\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682763 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R20\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R20\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1000 1488 1580 1017 "TOMUX_R20\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682763 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R22\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R22\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 968 1496 1588 985 "TOMUX_R22\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682763 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R23\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R23\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 952 1496 1588 969 "TOMUX_R23\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682763 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R24\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R24\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 936 1496 1588 953 "TOMUX_R24\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682763 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R25\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R25\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 920 1496 1588 937 "TOMUX_R25\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682763 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R26\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R26\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 904 1496 1588 921 "TOMUX_R26\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682763 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R27\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R27\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 888 1496 1588 905 "TOMUX_R27\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682763 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R28\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R28\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 872 1496 1588 889 "TOMUX_R28\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682763 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R29\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R29\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 856 1496 1588 873 "TOMUX_R29\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682763 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R30\[15..0\] TOMUX_R3 " "Bus \"TOMUX_R30\[15..0\]\" found using same base name as \"TOMUX_R3\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 840 1488 1588 857 "TOMUX_R30\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558912682764 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R1 " "Converted elements in bus name \"TOMUX_R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R1\[15..0\] TOMUX_R115..0 " "Converted element name(s) from \"TOMUX_R1\[15..0\]\" to \"TOMUX_R115..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 904 640 760 921 "TOMUX_R1\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682768 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R1\[15..0\] TOMUX_R115..0 " "Converted element name(s) from \"TOMUX_R1\[15..0\]\" to \"TOMUX_R115..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2304 1376 1462 2321 "TOMUX_R1\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682768 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R1\[15..0\] TOMUX_R115..0 " "Converted element name(s) from \"TOMUX_R1\[15..0\]\" to \"TOMUX_R115..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1304 1496 1582 1321 "TOMUX_R1\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682768 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 904 640 760 921 "TOMUX_R1\[15..0\]" "" } { 2304 1376 1462 2321 "TOMUX_R1\[15..0\]" "" } { 1304 1496 1582 1321 "TOMUX_R1\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682768 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R10 " "Converted elements in bus name \"TOMUX_R10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R10\[15..0\] TOMUX_R1015..0 " "Converted element name(s) from \"TOMUX_R10\[15..0\]\" to \"TOMUX_R1015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2184 640 760 2201 "TOMUX_R10\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682768 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R10\[15..0\] TOMUX_R1015..0 " "Converted element name(s) from \"TOMUX_R10\[15..0\]\" to \"TOMUX_R1015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2160 1376 1468 2177 "TOMUX_R10\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682768 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R10\[15..0\] TOMUX_R1015..0 " "Converted element name(s) from \"TOMUX_R10\[15..0\]\" to \"TOMUX_R1015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1160 1496 1588 1177 "TOMUX_R10\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682768 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2184 640 760 2201 "TOMUX_R10\[15..0\]" "" } { 2160 1376 1468 2177 "TOMUX_R10\[15..0\]" "" } { 1160 1496 1588 1177 "TOMUX_R10\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682768 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R12 " "Converted elements in bus name \"TOMUX_R12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R12\[15..0\] TOMUX_R1215..0 " "Converted element name(s) from \"TOMUX_R12\[15..0\]\" to \"TOMUX_R1215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2456 640 760 2473 "TOMUX_R12\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682768 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R12\[15..0\] TOMUX_R1215..0 " "Converted element name(s) from \"TOMUX_R12\[15..0\]\" to \"TOMUX_R1215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2128 1376 1468 2145 "TOMUX_R12\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682768 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R12\[15..0\] TOMUX_R1215..0 " "Converted element name(s) from \"TOMUX_R12\[15..0\]\" to \"TOMUX_R1215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1128 1496 1588 1145 "TOMUX_R12\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682768 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2456 640 760 2473 "TOMUX_R12\[15..0\]" "" } { 2128 1376 1468 2145 "TOMUX_R12\[15..0\]" "" } { 1128 1496 1588 1145 "TOMUX_R12\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682768 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R13 " "Converted elements in bus name \"TOMUX_R13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R13\[15..0\] TOMUX_R1315..0 " "Converted element name(s) from \"TOMUX_R13\[15..0\]\" to \"TOMUX_R1315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2600 640 760 2617 "TOMUX_R13\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682768 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R13\[15..0\] TOMUX_R1315..0 " "Converted element name(s) from \"TOMUX_R13\[15..0\]\" to \"TOMUX_R1315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2112 1376 1468 2129 "TOMUX_R13\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682768 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R13\[15..0\] TOMUX_R1315..0 " "Converted element name(s) from \"TOMUX_R13\[15..0\]\" to \"TOMUX_R1315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1112 1496 1588 1129 "TOMUX_R13\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682768 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2600 640 760 2617 "TOMUX_R13\[15..0\]" "" } { 2112 1376 1468 2129 "TOMUX_R13\[15..0\]" "" } { 1112 1496 1588 1129 "TOMUX_R13\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682768 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R14 " "Converted elements in bus name \"TOMUX_R14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R14\[15..0\] TOMUX_R1415..0 " "Converted element name(s) from \"TOMUX_R14\[15..0\]\" to \"TOMUX_R1415..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2744 640 760 2761 "TOMUX_R14\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682768 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R14\[15..0\] TOMUX_R1415..0 " "Converted element name(s) from \"TOMUX_R14\[15..0\]\" to \"TOMUX_R1415..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2096 1376 1468 2113 "TOMUX_R14\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682768 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R14\[15..0\] TOMUX_R1415..0 " "Converted element name(s) from \"TOMUX_R14\[15..0\]\" to \"TOMUX_R1415..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1096 1496 1588 1113 "TOMUX_R14\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682768 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2744 640 760 2761 "TOMUX_R14\[15..0\]" "" } { 2096 1376 1468 2113 "TOMUX_R14\[15..0\]" "" } { 1096 1496 1588 1113 "TOMUX_R14\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682768 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R15 " "Converted elements in bus name \"TOMUX_R15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R15\[15..0\] TOMUX_R1515..0 " "Converted element name(s) from \"TOMUX_R15\[15..0\]\" to \"TOMUX_R1515..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2880 640 760 2897 "TOMUX_R15\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682769 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R15\[15..0\] TOMUX_R1515..0 " "Converted element name(s) from \"TOMUX_R15\[15..0\]\" to \"TOMUX_R1515..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2080 1376 1468 2097 "TOMUX_R15\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682769 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R15\[15..0\] TOMUX_R1515..0 " "Converted element name(s) from \"TOMUX_R15\[15..0\]\" to \"TOMUX_R1515..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1080 1496 1588 1097 "TOMUX_R15\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682769 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2880 640 760 2897 "TOMUX_R15\[15..0\]" "" } { 2080 1376 1468 2097 "TOMUX_R15\[15..0\]" "" } { 1080 1496 1588 1097 "TOMUX_R15\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682769 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R16 " "Converted elements in bus name \"TOMUX_R16\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R16\[15..0\] TOMUX_R1615..0 " "Converted element name(s) from \"TOMUX_R16\[15..0\]\" to \"TOMUX_R1615..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3024 640 760 3041 "TOMUX_R16\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682769 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R16\[15..0\] TOMUX_R1615..0 " "Converted element name(s) from \"TOMUX_R16\[15..0\]\" to \"TOMUX_R1615..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2064 1376 1468 2081 "TOMUX_R16\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682769 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R16\[15..0\] TOMUX_R1615..0 " "Converted element name(s) from \"TOMUX_R16\[15..0\]\" to \"TOMUX_R1615..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1064 1496 1588 1081 "TOMUX_R16\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682769 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3024 640 760 3041 "TOMUX_R16\[15..0\]" "" } { 2064 1376 1468 2081 "TOMUX_R16\[15..0\]" "" } { 1064 1496 1588 1081 "TOMUX_R16\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682769 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R17 " "Converted elements in bus name \"TOMUX_R17\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R17\[15..0\] TOMUX_R1715..0 " "Converted element name(s) from \"TOMUX_R17\[15..0\]\" to \"TOMUX_R1715..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3168 640 760 3185 "TOMUX_R17\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682769 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R17\[15..0\] TOMUX_R1715..0 " "Converted element name(s) from \"TOMUX_R17\[15..0\]\" to \"TOMUX_R1715..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2048 1376 1468 2065 "TOMUX_R17\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682769 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R17\[15..0\] TOMUX_R1715..0 " "Converted element name(s) from \"TOMUX_R17\[15..0\]\" to \"TOMUX_R1715..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1048 1496 1588 1065 "TOMUX_R17\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682769 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3168 640 760 3185 "TOMUX_R17\[15..0\]" "" } { 2048 1376 1468 2065 "TOMUX_R17\[15..0\]" "" } { 1048 1496 1588 1065 "TOMUX_R17\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682769 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R18 " "Converted elements in bus name \"TOMUX_R18\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R18\[15..0\] TOMUX_R1815..0 " "Converted element name(s) from \"TOMUX_R18\[15..0\]\" to \"TOMUX_R1815..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3312 640 760 3329 "TOMUX_R18\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682769 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R18\[15..0\] TOMUX_R1815..0 " "Converted element name(s) from \"TOMUX_R18\[15..0\]\" to \"TOMUX_R1815..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2032 1376 1468 2049 "TOMUX_R18\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682769 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R18\[15..0\] TOMUX_R1815..0 " "Converted element name(s) from \"TOMUX_R18\[15..0\]\" to \"TOMUX_R1815..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1032 1496 1588 1049 "TOMUX_R18\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682769 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3312 640 760 3329 "TOMUX_R18\[15..0\]" "" } { 2032 1376 1468 2049 "TOMUX_R18\[15..0\]" "" } { 1032 1496 1588 1049 "TOMUX_R18\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682769 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R19 " "Converted elements in bus name \"TOMUX_R19\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R19\[15..0\] TOMUX_R1915..0 " "Converted element name(s) from \"TOMUX_R19\[15..0\]\" to \"TOMUX_R1915..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3456 640 760 3473 "TOMUX_R19\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682769 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R19\[15..0\] TOMUX_R1915..0 " "Converted element name(s) from \"TOMUX_R19\[15..0\]\" to \"TOMUX_R1915..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2016 1376 1468 2033 "TOMUX_R19\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682769 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R19\[15..0\] TOMUX_R1915..0 " "Converted element name(s) from \"TOMUX_R19\[15..0\]\" to \"TOMUX_R1915..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1016 1496 1588 1033 "TOMUX_R19\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682769 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3456 640 760 3473 "TOMUX_R19\[15..0\]" "" } { 2016 1376 1468 2033 "TOMUX_R19\[15..0\]" "" } { 1016 1496 1588 1033 "TOMUX_R19\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682769 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R2 " "Converted elements in bus name \"TOMUX_R2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R2\[15..0\] TOMUX_R215..0 " "Converted element name(s) from \"TOMUX_R2\[15..0\]\" to \"TOMUX_R215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1040 640 760 1057 "TOMUX_R2\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682770 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R2\[15..0\] TOMUX_R215..0 " "Converted element name(s) from \"TOMUX_R2\[15..0\]\" to \"TOMUX_R215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2288 1376 1462 2305 "TOMUX_R2\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682770 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R2\[15..0\] TOMUX_R215..0 " "Converted element name(s) from \"TOMUX_R2\[15..0\]\" to \"TOMUX_R215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1288 1496 1582 1305 "TOMUX_R2\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682770 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1040 640 760 1057 "TOMUX_R2\[15..0\]" "" } { 2288 1376 1462 2305 "TOMUX_R2\[15..0\]" "" } { 1288 1496 1582 1305 "TOMUX_R2\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682770 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R20 " "Converted elements in bus name \"TOMUX_R20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R20\[15..0\] TOMUX_R2015..0 " "Converted element name(s) from \"TOMUX_R20\[15..0\]\" to \"TOMUX_R2015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3600 640 760 3617 "TOMUX_R20\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682770 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R20\[15..0\] TOMUX_R2015..0 " "Converted element name(s) from \"TOMUX_R20\[15..0\]\" to \"TOMUX_R2015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2000 1376 1468 2017 "TOMUX_R20\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682770 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R20\[15..0\] TOMUX_R2015..0 " "Converted element name(s) from \"TOMUX_R20\[15..0\]\" to \"TOMUX_R2015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1000 1488 1580 1017 "TOMUX_R20\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682770 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3600 640 760 3617 "TOMUX_R20\[15..0\]" "" } { 2000 1376 1468 2017 "TOMUX_R20\[15..0\]" "" } { 1000 1488 1580 1017 "TOMUX_R20\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682770 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R22 " "Converted elements in bus name \"TOMUX_R22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R22\[15..0\] TOMUX_R2215..0 " "Converted element name(s) from \"TOMUX_R22\[15..0\]\" to \"TOMUX_R2215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3872 640 760 3889 "TOMUX_R22\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682770 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R22\[15..0\] TOMUX_R2215..0 " "Converted element name(s) from \"TOMUX_R22\[15..0\]\" to \"TOMUX_R2215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1968 1376 1468 1985 "TOMUX_R22\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682770 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R22\[15..0\] TOMUX_R2215..0 " "Converted element name(s) from \"TOMUX_R22\[15..0\]\" to \"TOMUX_R2215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 968 1496 1588 985 "TOMUX_R22\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682770 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3872 640 760 3889 "TOMUX_R22\[15..0\]" "" } { 1968 1376 1468 1985 "TOMUX_R22\[15..0\]" "" } { 968 1496 1588 985 "TOMUX_R22\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682770 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R23 " "Converted elements in bus name \"TOMUX_R23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R23\[15..0\] TOMUX_R2315..0 " "Converted element name(s) from \"TOMUX_R23\[15..0\]\" to \"TOMUX_R2315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4016 640 760 4033 "TOMUX_R23\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R23\[15..0\] TOMUX_R2315..0 " "Converted element name(s) from \"TOMUX_R23\[15..0\]\" to \"TOMUX_R2315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1952 1376 1468 1969 "TOMUX_R23\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R23\[15..0\] TOMUX_R2315..0 " "Converted element name(s) from \"TOMUX_R23\[15..0\]\" to \"TOMUX_R2315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 952 1496 1588 969 "TOMUX_R23\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682771 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4016 640 760 4033 "TOMUX_R23\[15..0\]" "" } { 1952 1376 1468 1969 "TOMUX_R23\[15..0\]" "" } { 952 1496 1588 969 "TOMUX_R23\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682771 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R24 " "Converted elements in bus name \"TOMUX_R24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R24\[15..0\] TOMUX_R2415..0 " "Converted element name(s) from \"TOMUX_R24\[15..0\]\" to \"TOMUX_R2415..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4160 640 760 4177 "TOMUX_R24\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R24\[15..0\] TOMUX_R2415..0 " "Converted element name(s) from \"TOMUX_R24\[15..0\]\" to \"TOMUX_R2415..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1936 1376 1468 1953 "TOMUX_R24\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R24\[15..0\] TOMUX_R2415..0 " "Converted element name(s) from \"TOMUX_R24\[15..0\]\" to \"TOMUX_R2415..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 936 1496 1588 953 "TOMUX_R24\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682771 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4160 640 760 4177 "TOMUX_R24\[15..0\]" "" } { 1936 1376 1468 1953 "TOMUX_R24\[15..0\]" "" } { 936 1496 1588 953 "TOMUX_R24\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682771 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R25 " "Converted elements in bus name \"TOMUX_R25\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R25\[15..0\] TOMUX_R2515..0 " "Converted element name(s) from \"TOMUX_R25\[15..0\]\" to \"TOMUX_R2515..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4296 640 760 4313 "TOMUX_R25\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R25\[15..0\] TOMUX_R2515..0 " "Converted element name(s) from \"TOMUX_R25\[15..0\]\" to \"TOMUX_R2515..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1920 1376 1468 1937 "TOMUX_R25\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682771 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R25\[15..0\] TOMUX_R2515..0 " "Converted element name(s) from \"TOMUX_R25\[15..0\]\" to \"TOMUX_R2515..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 920 1496 1588 937 "TOMUX_R25\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682771 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4296 640 760 4313 "TOMUX_R25\[15..0\]" "" } { 1920 1376 1468 1937 "TOMUX_R25\[15..0\]" "" } { 920 1496 1588 937 "TOMUX_R25\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682771 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R26 " "Converted elements in bus name \"TOMUX_R26\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R26\[15..0\] TOMUX_R2615..0 " "Converted element name(s) from \"TOMUX_R26\[15..0\]\" to \"TOMUX_R2615..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4440 640 760 4457 "TOMUX_R26\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682772 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R26\[15..0\] TOMUX_R2615..0 " "Converted element name(s) from \"TOMUX_R26\[15..0\]\" to \"TOMUX_R2615..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1904 1376 1468 1921 "TOMUX_R26\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682772 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R26\[15..0\] TOMUX_R2615..0 " "Converted element name(s) from \"TOMUX_R26\[15..0\]\" to \"TOMUX_R2615..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 904 1496 1588 921 "TOMUX_R26\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682772 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4440 640 760 4457 "TOMUX_R26\[15..0\]" "" } { 1904 1376 1468 1921 "TOMUX_R26\[15..0\]" "" } { 904 1496 1588 921 "TOMUX_R26\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682772 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R27 " "Converted elements in bus name \"TOMUX_R27\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R27\[15..0\] TOMUX_R2715..0 " "Converted element name(s) from \"TOMUX_R27\[15..0\]\" to \"TOMUX_R2715..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4584 640 760 4601 "TOMUX_R27\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682772 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R27\[15..0\] TOMUX_R2715..0 " "Converted element name(s) from \"TOMUX_R27\[15..0\]\" to \"TOMUX_R2715..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1888 1376 1468 1905 "TOMUX_R27\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682772 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R27\[15..0\] TOMUX_R2715..0 " "Converted element name(s) from \"TOMUX_R27\[15..0\]\" to \"TOMUX_R2715..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 888 1496 1588 905 "TOMUX_R27\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682772 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4584 640 760 4601 "TOMUX_R27\[15..0\]" "" } { 1888 1376 1468 1905 "TOMUX_R27\[15..0\]" "" } { 888 1496 1588 905 "TOMUX_R27\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682772 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R28 " "Converted elements in bus name \"TOMUX_R28\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R28\[15..0\] TOMUX_R2815..0 " "Converted element name(s) from \"TOMUX_R28\[15..0\]\" to \"TOMUX_R2815..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4728 640 760 4745 "TOMUX_R28\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682772 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R28\[15..0\] TOMUX_R2815..0 " "Converted element name(s) from \"TOMUX_R28\[15..0\]\" to \"TOMUX_R2815..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1872 1376 1468 1889 "TOMUX_R28\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682772 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R28\[15..0\] TOMUX_R2815..0 " "Converted element name(s) from \"TOMUX_R28\[15..0\]\" to \"TOMUX_R2815..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 872 1496 1588 889 "TOMUX_R28\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682772 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4728 640 760 4745 "TOMUX_R28\[15..0\]" "" } { 1872 1376 1468 1889 "TOMUX_R28\[15..0\]" "" } { 872 1496 1588 889 "TOMUX_R28\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682772 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R29 " "Converted elements in bus name \"TOMUX_R29\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R29\[15..0\] TOMUX_R2915..0 " "Converted element name(s) from \"TOMUX_R29\[15..0\]\" to \"TOMUX_R2915..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4872 640 760 4889 "TOMUX_R29\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682773 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R29\[15..0\] TOMUX_R2915..0 " "Converted element name(s) from \"TOMUX_R29\[15..0\]\" to \"TOMUX_R2915..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1856 1376 1468 1873 "TOMUX_R29\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682773 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R29\[15..0\] TOMUX_R2915..0 " "Converted element name(s) from \"TOMUX_R29\[15..0\]\" to \"TOMUX_R2915..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 856 1496 1588 873 "TOMUX_R29\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682773 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4872 640 760 4889 "TOMUX_R29\[15..0\]" "" } { 1856 1376 1468 1873 "TOMUX_R29\[15..0\]" "" } { 856 1496 1588 873 "TOMUX_R29\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682773 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R3 " "Converted elements in bus name \"TOMUX_R3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R3\[15..0\] TOMUX_R315..0 " "Converted element name(s) from \"TOMUX_R3\[15..0\]\" to \"TOMUX_R315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1184 640 760 1201 "TOMUX_R3\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682773 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R3\[15..0\] TOMUX_R315..0 " "Converted element name(s) from \"TOMUX_R3\[15..0\]\" to \"TOMUX_R315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2272 1376 1462 2289 "TOMUX_R3\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682773 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R3\[15..0\] TOMUX_R315..0 " "Converted element name(s) from \"TOMUX_R3\[15..0\]\" to \"TOMUX_R315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1272 1496 1582 1289 "TOMUX_R3\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682773 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1184 640 760 1201 "TOMUX_R3\[15..0\]" "" } { 2272 1376 1462 2289 "TOMUX_R3\[15..0\]" "" } { 1272 1496 1582 1289 "TOMUX_R3\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682773 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R30 " "Converted elements in bus name \"TOMUX_R30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R30\[15..0\] TOMUX_R3015..0 " "Converted element name(s) from \"TOMUX_R30\[15..0\]\" to \"TOMUX_R3015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 5016 640 760 5033 "TOMUX_R30\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682774 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R30\[15..0\] TOMUX_R3015..0 " "Converted element name(s) from \"TOMUX_R30\[15..0\]\" to \"TOMUX_R3015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1840 1376 1468 1857 "TOMUX_R30\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682774 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R30\[15..0\] TOMUX_R3015..0 " "Converted element name(s) from \"TOMUX_R30\[15..0\]\" to \"TOMUX_R3015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 840 1488 1588 857 "TOMUX_R30\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682774 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 5016 640 760 5033 "TOMUX_R30\[15..0\]" "" } { 1840 1376 1468 1857 "TOMUX_R30\[15..0\]" "" } { 840 1488 1588 857 "TOMUX_R30\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558912682774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_MUX regbank_mainBlock:inst11\|BUS_MUX:muxA " "Elaborating entity \"BUS_MUX\" for hierarchy \"regbank_mainBlock:inst11\|BUS_MUX:muxA\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "muxA" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 672 1568 1712 1360 "muxA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component\"" {  } { { "REGISTER_BANK/BUS_MUX.v" "LPM_MUX_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/BUS_MUX.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component\"" {  } { { "REGISTER_BANK/BUS_MUX.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/BUS_MUX.v" 180 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 40 " "Parameter \"lpm_size\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 6 " "Parameter \"lpm_widths\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912682828 ""}  } { { "REGISTER_BANK/BUS_MUX.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/BUS_MUX.v" 180 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912682828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kuc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kuc " "Found entity 1: mux_kuc" {  } { { "db/mux_kuc.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_kuc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912682966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912682966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kuc regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component\|mux_kuc:auto_generated " "Elaborating entity \"mux_kuc\" for hierarchy \"regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component\|mux_kuc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912682973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbank_16bRegister regbank_mainBlock:inst11\|regbank_16bRegister:R0 " "Elaborating entity \"regbank_16bRegister\" for hierarchy \"regbank_mainBlock:inst11\|regbank_16bRegister:R0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "R0" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 752 440 640 848 "R0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbank_16bFF regbank_mainBlock:inst11\|regbank_16bRegister:R0\|regbank_16bFF:inst " "Elaborating entity \"regbank_16bFF\" for hierarchy \"regbank_mainBlock:inst11\|regbank_16bRegister:R0\|regbank_16bFF:inst\"" {  } { { "REGISTER_BANK/regbank_16bRegister.bdf" "inst" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_16bRegister.bdf" { { 88 248 424 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF regbank_mainBlock:inst11\|regbank_16bRegister:R0\|regbank_16bFF:inst\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"regbank_mainBlock:inst11\|regbank_16bRegister:R0\|regbank_16bFF:inst\|LPM_FF:inst\"" {  } { { "REGISTER_BANK/regbank_16bFF.bdf" "inst" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_16bFF.bdf" { { 144 304 480 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regbank_mainBlock:inst11\|regbank_16bRegister:R0\|regbank_16bFF:inst\|LPM_FF:inst " "Elaborated megafunction instantiation \"regbank_mainBlock:inst11\|regbank_16bRegister:R0\|regbank_16bFF:inst\|LPM_FF:inst\"" {  } { { "REGISTER_BANK/regbank_16bFF.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_16bFF.bdf" { { 144 304 480 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regbank_mainBlock:inst11\|regbank_16bRegister:R0\|regbank_16bFF:inst\|LPM_FF:inst " "Instantiated megafunction \"regbank_mainBlock:inst11\|regbank_16bRegister:R0\|regbank_16bFF:inst\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683029 ""}  } { { "REGISTER_BANK/regbank_16bFF.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_16bFF.bdf" { { 144 304 480 288 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912683029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_16bFF latch_16bFF:inst9 " "Elaborating entity \"latch_16bFF\" for hierarchy \"latch_16bFF:inst9\"" {  } { { "main.bdf" "inst9" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 368 72 248 464 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter16Bits shifter16Bits:inst " "Elaborating entity \"shifter16Bits\" for hierarchy \"shifter16Bits:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 368 376 544 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT " "Elaborating entity \"lpm_mux1\" for hierarchy \"shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\"" {  } { { "shifter16Bits.bdf" "MUX_4IN_1OUT" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/shifter16Bits.bdf" { { 240 2056 2200 352 "MUX_4IN_1OUT" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.vhd" "LPM_MUX_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/lpm_mux1.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/lpm_mux1.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683490 ""}  } { { "lpm_mux1.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/lpm_mux1.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912683490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b9e " "Found entity 1: mux_b9e" {  } { { "db/mux_b9e.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_b9e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912683578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912683578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b9e shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component\|mux_b9e:auto_generated " "Elaborating entity \"mux_b9e\" for hierarchy \"shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component\|mux_b9e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst4 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 56 680 848 184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_carry ALU:inst4\|mux_carry:inst10 " "Elaborating entity \"mux_carry\" for hierarchy \"ALU:inst4\|mux_carry:inst10\"" {  } { { "ALU/ALU.bdf" "inst10" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 816 1712 1792 1072 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU/mux_carry.v" "LPM_MUX_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_carry.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU/mux_carry.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_carry.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 13 " "Parameter \"lpm_size\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683625 ""}  } { { "ALU/mux_carry.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_carry.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912683625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912683715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912683715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ssc ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component\|mux_ssc:auto_generated " "Elaborating entity \"mux_ssc\" for hierarchy \"ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component\|mux_ssc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amasb ALU:inst4\|amasb:AplusBplusCARRY " "Elaborating entity \"amasb\" for hierarchy \"ALU:inst4\|amasb:AplusBplusCARRY\"" {  } { { "ALU/ALU.bdf" "AplusBplusCARRY" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 960 1152 1304 1056 "AplusBplusCARRY" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderCarry ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst " "Elaborating entity \"adderCarry\" for hierarchy \"ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\"" {  } { { "ALU/amasb.bdf" "inst" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/amasb.bdf" { { 256 608 768 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU/adderCarry.v" "LPM_ADD_SUB_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/adderCarry.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU/adderCarry.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/adderCarry.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912683872 ""}  } { { "ALU/adderCarry.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/adderCarry.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912683872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vci " "Found entity 1: add_sub_vci" {  } { { "db/add_sub_vci.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/add_sub_vci.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912683977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912683977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vci ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_vci:auto_generated " "Elaborating entity \"add_sub_vci\" for hierarchy \"ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_vci:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912683983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1 ALU:inst4\|mux_1:inst11 " "Elaborating entity \"mux_1\" for hierarchy \"ALU:inst4\|mux_1:inst11\"" {  } { { "ALU/ALU.bdf" "inst11" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 648 1424 1568 904 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU/mux_1.v" "LPM_MUX_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_1.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU/mux_1.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_1.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 13 " "Parameter \"lpm_size\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684083 ""}  } { { "ALU/mux_1.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_1.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912684083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iuc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iuc " "Found entity 1: mux_iuc" {  } { { "db/mux_iuc.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_iuc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912684181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912684181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iuc ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component\|mux_iuc:auto_generated " "Elaborating entity \"mux_iuc\" for hierarchy \"ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component\|mux_iuc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atoa ALU:inst4\|atoa:WIRE_A " "Elaborating entity \"atoa\" for hierarchy \"ALU:inst4\|atoa:WIRE_A\"" {  } { { "ALU/ALU.bdf" "WIRE_A" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 440 1152 1296 536 "WIRE_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_ffff ALU:inst4\|z_ffff:inst4 " "Elaborating entity \"z_ffff\" for hierarchy \"ALU:inst4\|z_ffff:inst4\"" {  } { { "ALU/ALU.bdf" "inst4" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 1504 1152 1296 1600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atonota ALU:inst4\|atonota:inst " "Elaborating entity \"atonota\" for hierarchy \"ALU:inst4\|atonota:inst\"" {  } { { "ALU/ALU.bdf" "inst" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 656 1152 1304 752 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aorb ALU:inst4\|aorb:AORB " "Elaborating entity \"aorb\" for hierarchy \"ALU:inst4\|aorb:AORB\"" {  } { { "ALU/ALU.bdf" "AORB" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 1072 1152 1296 1168 "AORB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR ALU:inst4\|aorb:AORB\|LPM_OR:OR_DOS " "Elaborating entity \"LPM_OR\" for hierarchy \"ALU:inst4\|aorb:AORB\|LPM_OR:OR_DOS\"" {  } { { "ALU/aorb.bdf" "OR_DOS" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aorb.bdf" { { 240 808 928 296 "OR_DOS" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst4\|aorb:AORB\|LPM_OR:OR_DOS " "Elaborated megafunction instantiation \"ALU:inst4\|aorb:AORB\|LPM_OR:OR_DOS\"" {  } { { "ALU/aorb.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aorb.bdf" { { 240 808 928 296 "OR_DOS" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst4\|aorb:AORB\|LPM_OR:OR_DOS " "Instantiated megafunction \"ALU:inst4\|aorb:AORB\|LPM_OR:OR_DOS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684293 ""}  } { { "ALU/aorb.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aorb.bdf" { { 240 808 928 296 "OR_DOS" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912684293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aandb ALU:inst4\|aandb:AANDB " "Elaborating entity \"aandb\" for hierarchy \"ALU:inst4\|aandb:AANDB\"" {  } { { "ALU/ALU.bdf" "AANDB" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 1192 1152 1296 1288 "AANDB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND ALU:inst4\|aandb:AANDB\|LPM_AND:AND_DOS " "Elaborating entity \"LPM_AND\" for hierarchy \"ALU:inst4\|aandb:AANDB\|LPM_AND:AND_DOS\"" {  } { { "ALU/aandb.bdf" "AND_DOS" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aandb.bdf" { { 264 816 936 320 "AND_DOS" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst4\|aandb:AANDB\|LPM_AND:AND_DOS " "Elaborated megafunction instantiation \"ALU:inst4\|aandb:AANDB\|LPM_AND:AND_DOS\"" {  } { { "ALU/aandb.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aandb.bdf" { { 264 816 936 320 "AND_DOS" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst4\|aandb:AANDB\|LPM_AND:AND_DOS " "Instantiated megafunction \"ALU:inst4\|aandb:AANDB\|LPM_AND:AND_DOS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684373 ""}  } { { "ALU/aandb.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aandb.bdf" { { 264 816 936 320 "AND_DOS" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912684373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_0 ALU:inst4\|z_0:inst2 " "Elaborating entity \"z_0\" for hierarchy \"ALU:inst4\|z_0:inst2\"" {  } { { "ALU/ALU.bdf" "inst2" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 1296 1152 1296 1392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_1 ALU:inst4\|z_1:inst3 " "Elaborating entity \"z_1\" for hierarchy \"ALU:inst4\|z_1:inst3\"" {  } { { "ALU/ALU.bdf" "inst3" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 1400 1152 1296 1496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2in_16b mux_2in_16b:XKMmuxY " "Elaborating entity \"mux_2in_16b\" for hierarchy \"mux_2in_16b:XKMmuxY\"" {  } { { "main.bdf" "XKMmuxY" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -8 152 296 72 "XKMmuxY" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_2in_16b.v" "LPM_MUX_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/mux_2in_16b.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_2in_16b.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/mux_2in_16b.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684436 ""}  } { { "mux_2in_16b.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/mux_2in_16b.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912684436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912684524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912684524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XY_mux XY_mux:inst3 " "Elaborating entity \"XY_mux\" for hierarchy \"XY_mux:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -408 256 424 -280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_mux_Y XY_mux:inst3\|X_mux_Y:inst1 " "Elaborating entity \"X_mux_Y\" for hierarchy \"XY_mux:inst3\|X_mux_Y:inst1\"" {  } { { "XY_mux.bdf" "inst1" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/XY_mux.bdf" { { 88 608 752 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component\"" {  } { { "X_mux_Y.v" "LPM_MUX_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/X_mux_Y.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component\"" {  } { { "X_mux_Y.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/X_mux_Y.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 35 " "Parameter \"lpm_width\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684588 ""}  } { { "X_mux_Y.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/X_mux_Y.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912684588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_usc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912684676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912684676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_usc XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component\|mux_usc:auto_generated " "Elaborating entity \"mux_usc\" for hierarchy \"XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component\|mux_usc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_decoder XY_mux:inst3\|INSTRUCTION_decoder:inst5 " "Elaborating entity \"INSTRUCTION_decoder\" for hierarchy \"XY_mux:inst3\|INSTRUCTION_decoder:inst5\"" {  } { { "XY_mux.bdf" "inst5" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/XY_mux.bdf" { { 136 32 160 696 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component\"" {  } { { "INSTRUCTION_decoder.v" "LPM_DECODE_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/INSTRUCTION_decoder.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component\"" {  } { { "INSTRUCTION_decoder.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/INSTRUCTION_decoder.v" 184 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558912684721 ""}  } { { "INSTRUCTION_decoder.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/INSTRUCTION_decoder.v" 184 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558912684721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tcf " "Found entity 1: decode_tcf" {  } { { "db/decode_tcf.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/decode_tcf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558912684809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912684809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tcf XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component\|decode_tcf:auto_generated " "Elaborating entity \"decode_tcf\" for hierarchy \"XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component\|decode_tcf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912684815 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[0\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[1\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[2\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[3\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[4\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[5\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[6\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[7\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[8\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[9\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[10\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[11\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[12\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[13\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[14\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[15\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[16\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[17\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[18\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[19\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[20\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[21\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[22\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[23\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[24\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[25\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[26\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[27\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[28\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[29\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[30\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[31\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[32\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[33\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[34\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 782 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[35\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[36\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[37\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[38\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 870 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[39\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 892 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[40\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 914 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[41\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 936 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[42\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 958 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[43\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 980 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[44\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[45\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1024 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[46\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1046 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[47\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[48\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1090 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[49\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[50\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[51\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[52\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[53\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[54\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[55\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[56\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[57\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[58\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[59\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1332 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[60\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[61\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1376 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[62\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_20f1:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_20f1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_20f1.tdf" 1398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685481 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_20f1:auto_generated|ram_block1a62"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558912685481 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558912685481 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[0\] " "Synthesized away node \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_40c1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } } { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -360 -200 -552 "BLOQUE_CON_PC" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685487 "|main|IFU_block:BLOQUE_CON_PC|ROM_program:inst1|altsyncram:altsyncram_component|altsyncram_40c1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[1\] " "Synthesized away node \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_40c1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } } { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -360 -200 -552 "BLOQUE_CON_PC" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685487 "|main|IFU_block:BLOQUE_CON_PC|ROM_program:inst1|altsyncram:altsyncram_component|altsyncram_40c1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[2\] " "Synthesized away node \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_40c1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } } { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -360 -200 -552 "BLOQUE_CON_PC" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685487 "|main|IFU_block:BLOQUE_CON_PC|ROM_program:inst1|altsyncram:altsyncram_component|altsyncram_40c1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[3\] " "Synthesized away node \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_40c1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } } { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -360 -200 -552 "BLOQUE_CON_PC" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685487 "|main|IFU_block:BLOQUE_CON_PC|ROM_program:inst1|altsyncram:altsyncram_component|altsyncram_40c1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[4\] " "Synthesized away node \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_40c1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } } { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -360 -200 -552 "BLOQUE_CON_PC" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685487 "|main|IFU_block:BLOQUE_CON_PC|ROM_program:inst1|altsyncram:altsyncram_component|altsyncram_40c1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[5\] " "Synthesized away node \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_40c1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } } { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -360 -200 -552 "BLOQUE_CON_PC" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685487 "|main|IFU_block:BLOQUE_CON_PC|ROM_program:inst1|altsyncram:altsyncram_component|altsyncram_40c1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[6\] " "Synthesized away node \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_40c1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } } { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -360 -200 -552 "BLOQUE_CON_PC" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685487 "|main|IFU_block:BLOQUE_CON_PC|ROM_program:inst1|altsyncram:altsyncram_component|altsyncram_40c1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[7\] " "Synthesized away node \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_40c1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } } { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -360 -200 -552 "BLOQUE_CON_PC" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685487 "|main|IFU_block:BLOQUE_CON_PC|ROM_program:inst1|altsyncram:altsyncram_component|altsyncram_40c1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[8\] " "Synthesized away node \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_40c1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } } { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -360 -200 -552 "BLOQUE_CON_PC" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685487 "|main|IFU_block:BLOQUE_CON_PC|ROM_program:inst1|altsyncram:altsyncram_component|altsyncram_40c1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[9\] " "Synthesized away node \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_40c1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } } { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -360 -200 -552 "BLOQUE_CON_PC" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685487 "|main|IFU_block:BLOQUE_CON_PC|ROM_program:inst1|altsyncram:altsyncram_component|altsyncram_40c1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[10\] " "Synthesized away node \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_40c1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } } { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -360 -200 -552 "BLOQUE_CON_PC" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685487 "|main|IFU_block:BLOQUE_CON_PC|ROM_program:inst1|altsyncram:altsyncram_component|altsyncram_40c1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[11\] " "Synthesized away node \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_40c1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } } { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -360 -200 -552 "BLOQUE_CON_PC" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685487 "|main|IFU_block:BLOQUE_CON_PC|ROM_program:inst1|altsyncram:altsyncram_component|altsyncram_40c1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[12\] " "Synthesized away node \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_40c1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } } { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -360 -200 -552 "BLOQUE_CON_PC" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685487 "|main|IFU_block:BLOQUE_CON_PC|ROM_program:inst1|altsyncram:altsyncram_component|altsyncram_40c1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[13\] " "Synthesized away node \"IFU_block:BLOQUE_CON_PC\|ROM_program:inst1\|altsyncram:altsyncram_component\|altsyncram_40c1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_40c1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 81 0 0 } } { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -360 -200 -552 "BLOQUE_CON_PC" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912685487 "|main|IFU_block:BLOQUE_CON_PC|ROM_program:inst1|altsyncram:altsyncram_component|altsyncram_40c1:auto_generated|ram_block1a13"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558912685487 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558912685487 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HOLD GND " "Pin \"HOLD\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -384 912 1088 -368 "HOLD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558912686113 "|main|HOLD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558912686113 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "653 " "653 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558912686124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558912686850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558912686850 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "40 " "Design contains 40 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -496 -392 -224 -480 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_1 " "No output dependent on input pin \"CLOCK_1\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -656 -528 -360 -640 "CLOCK_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|CLOCK_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HOLD_1 " "No output dependent on input pin \"HOLD_1\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -640 -528 -360 -624 "HOLD_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|HOLD_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CY " "No output dependent on input pin \"CY\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -624 -528 -360 -608 "CY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|CY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 40 -416 -248 56 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TUMAMA3 " "No output dependent on input pin \"TUMAMA3\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 288 459 328 "TUMAMA3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|TUMAMA3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EN " "No output dependent on input pin \"EN\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 560 264 432 576 "EN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|EN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CYin " "No output dependent on input pin \"CYin\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 128 256 424 144 "CYin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|CYin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TUVIEJA " "No output dependent on input pin \"TUVIEJA\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -96 128 296 -80 "TUVIEJA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|TUVIEJA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EN10 " "No output dependent on input pin \"EN10\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -80 128 296 -64 "EN10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|EN10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel " "No output dependent on input pin \"sel\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -256 184 200 -88 "sel" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|sel"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[15\] " "No output dependent on input pin \"data0x\[15\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[14\] " "No output dependent on input pin \"data0x\[14\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[13\] " "No output dependent on input pin \"data0x\[13\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[12\] " "No output dependent on input pin \"data0x\[12\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[11\] " "No output dependent on input pin \"data0x\[11\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[10\] " "No output dependent on input pin \"data0x\[10\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[9\] " "No output dependent on input pin \"data0x\[9\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[8\] " "No output dependent on input pin \"data0x\[8\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[7\] " "No output dependent on input pin \"data0x\[7\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[6\] " "No output dependent on input pin \"data0x\[6\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[5\] " "No output dependent on input pin \"data0x\[5\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[4\] " "No output dependent on input pin \"data0x\[4\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[3\] " "No output dependent on input pin \"data0x\[3\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[2\] " "No output dependent on input pin \"data0x\[2\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[1\] " "No output dependent on input pin \"data0x\[1\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data0x\[0\] " "No output dependent on input pin \"data0x\[0\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -40 -88 80 -24 "data0x" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|data0x[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TUVIEJOCHO " "No output dependent on input pin \"TUVIEJOCHO\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 176 200 368 192 "TUVIEJOCHO" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|TUVIEJOCHO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EN8 " "No output dependent on input pin \"EN8\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 192 200 368 208 "EN8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|EN8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CTRL_ALU\[3\] " "No output dependent on input pin \"CTRL_ALU\[3\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 112 448 624 128 "CTRL_ALU" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|CTRL_ALU[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CTRL_ALU\[2\] " "No output dependent on input pin \"CTRL_ALU\[2\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 112 448 624 128 "CTRL_ALU" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|CTRL_ALU[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CTRL_ALU\[1\] " "No output dependent on input pin \"CTRL_ALU\[1\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 112 448 624 128 "CTRL_ALU" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|CTRL_ALU[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CTRL_ALU\[0\] " "No output dependent on input pin \"CTRL_ALU\[0\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 112 448 624 128 "CTRL_ALU" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|CTRL_ALU[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CTRL6\[3\] " "No output dependent on input pin \"CTRL6\[3\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 144 136 304 160 "CTRL6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|CTRL6[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CTRL6\[2\] " "No output dependent on input pin \"CTRL6\[2\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 144 136 304 160 "CTRL6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|CTRL6[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CTRL6\[1\] " "No output dependent on input pin \"CTRL6\[1\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 144 136 304 160 "CTRL6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|CTRL6[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CTRL6\[0\] " "No output dependent on input pin \"CTRL6\[0\]\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 144 136 304 160 "CTRL6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|CTRL6[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TULULULU " "No output dependent on input pin \"TULULULU\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -336 528 696 -320 "TULULULU" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|TULULULU"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TUVIYUYIO " "No output dependent on input pin \"TUVIYUYIO\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -368 528 696 -352 "TUVIYUYIO" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|TUVIYUYIO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TUHHHJ " "No output dependent on input pin \"TUHHHJ\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -352 528 696 -336 "TUHHHJ" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558912686981 "|main|TUHHHJ"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558912686981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558912686982 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558912686982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558912686982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 283 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 283 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558912687030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 20:18:07 2019 " "Processing ended: Sun May 26 20:18:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558912687030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558912687030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558912687030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558912687030 ""}
