<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />
<import file="nv50_defs.xml" />
<import file="memory/nv50_vm.xml" />
<import file="display/nv_vga.xml" />
<import file="bus/pci.xml" />

<group name="nv_pci">
	<use-group name="pci_config_head"/>
	<use-group name="pci_config_normal"/>
	<reg32 offset="0x40" name="SUBSYSTEM_ID_WR">
		<bitfield low="0" high="15" name="VENDOR"/>
		<bitfield low="16" high="31" name="SUBSYSTEM"/>
	</reg32>
	<stripe offset="0x44">
		<use-group name="pci_config_agp"/>
	</stripe>
	<reg32 offset="0x50" name="ROM_SHADOW_ENABLE"/>
	<reg32 offset="0x54" name="VGA_ENABLE"/>
	<reg32 offset="0x5c" name="OVERRIDE">
		<bitfield pos="4" name="DEVID_WR" variants="NV40-"/>
		<bitfield pos="5" name="DEVID_RD" variants="NV40-"/>
		<bitfield pos="6" name="REV_WR" variants="NV40-"/>
		<bitfield pos="7" name="REV_RD" variants="NV40-"/>
		<bitfield pos="8" name="AGP_CAP_DIS" variants="NV40:NV41"/> <!-- maybe NV4A? -->
	</reg32>
	<stripe offset="0x60">
		<use-group name="pci_config_pm"/>
	</stripe>
	<stripe offset="0x68" variants="NV41-">
		<use-group name="pci_config_msi64_nomask"/>
	</stripe>
	<stripe offset="0x78" variants="NV41-">
		<use-group name="pci_config_exp_endpoint"/>
	</stripe>
	<array offset="0xb4" name="MSG" stride="0x14" length="1" variants="NVA3-">
		<reg32 offset="0x00" name="HEAD">
			<bitfield low="0" high="7" name="CAP_ID">
				<value value="0x09" name="VENDOR"/>
			</bitfield>
			<bitfield low="8" high="15" name="NEXT_CAP_PTR"/>
			<bitfield low="16" high="23" name="LENGTH"/> <!-- always 0x14 -->
			<bitfield low="24" high="31" name="UNK24"/> <!-- always 1 -->
		</reg32>
		<reg32 offset="0x04" name="COMMAND">
			<bitfield low="0" high="30" name="CMD"/>
			<bitfield pos="31" name="INTR"/> <!-- not a trigger - INTR bit 1 is *aliased* here -->
		</reg32>
		<reg32 offset="0x08" name="DATA" length="2"/>
		<reg32 offset="0x10" name="MUTEX_TOKEN"/> <!-- works like PDAEMON's MUTEX_TOKEN, except 0x01-0xff are valid locked values -->
	</array>
	<!-- XXX: NV98/NVA0 also have some regs here, but different, and don't seem to work -->
	<reg32 offset="0x0f4" name="FAKEFB_BASE" shr="12" align="0x100" variants="NVAA:NVC0"/> <!-- ie. has effective 1MB alignment -->
	<reg32 offset="0x0f8" name="FAKEFB_SIZE" shr="12" align="0x100" variants="NVAA:NVC0"/>
	<!-- XXX: 100+ VC cap -->
	<stripe offset="0x128" variants="NV41-">
		<use-group name="pci_config_pwr_bdgt"/>
	</stripe>
	<!-- PWR_BDGT underlying storage, rw -->
	<reg32 offset="0x15c" name="PWR_BDGT_DATA_BACK" length="6" type="pci_config_pwr_bdgt_data" variants="NV41-"/>
	<reg32 offset="0x198" name="P2P_OUT_WRITE_SETUP_ADDR_LOW" stride="8" length="3" variants="NV50:NVC0"/>
	<reg32 offset="0x19c" name="P2P_OUT_WRITE_SETUP_ADDR_HIGH" stride="8" length="3" variants="NV50:NVC0"/>
	<reg32 offset="0x1b0" name="P2P_OUT_WRITE_WINDOW_ADDR_LOW" stride="8" length="3" variants="NV50:NVC0"/>
	<reg32 offset="0x1b4" name="P2P_OUT_WRITE_WINDOW_ADDR_HIGH" stride="8" length="3" variants="NV50:NVC0"/>
	<bitset name="nv84_pci_intr" inline="yes">
		<bitfield pos="0" name="UNK0"/>
		<bitfield pos="1" name="MSG" variants="NVA3-"/>
		<bitfield pos="2" name="UNK2" variants="NVA3-"/>
		<!-- XXX: following variants not certain -->
		<bitfield pos="3" name="UNK3" variants="NVC0-"/>
		<bitfield pos="4" name="UNK4" variants="NVC0-"/>
		<bitfield pos="5" name="UNK5" variants="NVD9-"/>
		<bitfield pos="8" name="UNK8" variants="NVE4-"/>
		<bitfield pos="9" name="UNK9" variants="NVE4-"/>
	</bitset>
	<reg32 offset="0x41c" name="CONFIG" variants="NV84-">
		<bitfield pos="8" name="AER_EN"/>
		<bitfield pos="9" name="UNK9"/> <!-- goes to 60c bit 1 -->
		<bitfield pos="10" name="UNK600_CAP_EN"/>
		<bitfield low="11" high="12" name="GEN2_DIS">
			<doc>Set to 3 to disable gen2</doc>
			<!-- XXX: figure it out -->
		</bitfield>
		<bitfield pos="17" name="MSG_CAP_EN" variants="NVA3-"/>
		<bitfield pos="18" name="CLKPM" variants="NVA3-"/> <!-- goes to EXP_LNK_CAP -->
		<bitfield low="19" high="21" name="L1_LAT" variants="NVA3-"/> <!-- goes to EXP_DEV_CAP -->
		<bitfield pos="23" name="INTR_ROUTE" variants="NVA3-">
			<value value="0" name="PMC"/>
			<value value="1" name="DAEMON"/>
		</bitfield>
	</reg32>
	<!-- XXX: 420+ is AER -->
	<reg32 offset="0x480" name="INTR" variants="NV84-" type="nv84_pci_intr"/>
	<reg32 offset="0x484" name="INTR_EN" variants="NV84-" type="nv84_pci_intr"/>
	<!-- XXX: 600+ is another vendor-specific cap -->
	<reg32 offset="0x700" name="GPU_RESET" variants="NVA3-">
		<!-- this thing resets *everything* -->
		<bitfield pos="0" name="TRIGGER"/>
		<bitfield low="1" high="11" name="TIME"/>
	</reg32>
</group>

<group name="nv_pci_hda">
	<use-group name="pci_config_head"/>
	<use-group name="pci_config_normal"/>
	<reg32 offset="0x40" name="SUBSYSTEM_ID_WR">
		<bitfield low="0" high="15" name="VENDOR"/>
		<bitfield low="16" high="31" name="SUBSYSTEM"/>
	</reg32>
	<stripe offset="0x60">
		<use-group name="pci_config_pm"/>
	</stripe>
	<stripe offset="0x68">
		<use-group name="pci_config_msi64_nomask"/>
	</stripe>
	<stripe offset="0x78">
		<use-group name="pci_config_exp_endpoint"/>
	</stripe>

	<!-- XXX: 100+ AER cap -->

	<reg32 offset="0x41c" name="CONFIG">
		<bitfield pos="8" name="AER_EN"/>
		<bitfield low="19" high="21" name="L1_LAT"/>
	</reg32>
</group>

<domain name="NV_PCI" varset="chipset">
	<use-group name="nv_pci"/>
</domain>

<domain name="NV_PCI_HDA" varset="chipset">
	<use-group name="nv_pci_hda"/>
</domain>

<domain name="NV_MMIO" bare="yes" prefix="chipset">
	<array offset="0x88000" name="PPCI" stride="0x1000" length="1" variants="NV40-">
		<use-group name="nv_pci"/>
	</array>

	<array offset="0x8a000" name="PPCI_HDA" stride="0x1000" length="1" variants="NVA3-">
		<use-group name="nv_pci_hda"/>
	</array>

	<array offset="0x2ff000" name="PBRIDGE_PCI" stride="0x1000" length="1" variants="NVAA NVAC NVAF">
	</array>

</domain>

</database>
