{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584162360737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584162360743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 14 13:06:00 2020 " "Processing started: Sat Mar 14 13:06:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584162360743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584162360743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iic_ctrl -c iic_ctrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off iic_ctrl -c iic_ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584162360743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1584162361028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_project/project/alteraprj/iic_ctrl/sor/key_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_project/project/alteraprj/iic_ctrl/sor/key_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_ctrl " "Found entity 1: key_ctrl" {  } { { "../sor/key_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/key_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162367941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162367941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_project/project/alteraprj/iic_ctrl/sor/iic_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_project/project/alteraprj/iic_ctrl/sor/iic_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_top " "Found entity 1: iic_top" {  } { { "../sor/iic_top.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162367943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162367943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "iic_ctrl.v(412) " "Verilog HDL information at iic_ctrl.v(412): always construct contains both blocking and non-blocking assignments" {  } { { "../sor/iic_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_ctrl.v" 412 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1584162367945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_project/project/alteraprj/iic_ctrl/sor/iic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_project/project/alteraprj/iic_ctrl/sor/iic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_ctrl " "Found entity 1: iic_ctrl" {  } { { "../sor/iic_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162367945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162367945 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iic_top " "Elaborating entity \"iic_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584162368010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_ctrl key_ctrl:key_ctrl_inst " "Elaborating entity \"key_ctrl\" for hierarchy \"key_ctrl:key_ctrl_inst\"" {  } { { "../sor/iic_top.v" "key_ctrl_inst" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584162368018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_ctrl iic_ctrl:iic_ctrl_inst " "Elaborating entity \"iic_ctrl\" for hierarchy \"iic_ctrl:iic_ctrl_inst\"" {  } { { "../sor/iic_top.v" "iic_ctrl_inst" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584162368028 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "iic_ctrl.v(64) " "Verilog HDL Case Statement information at iic_ctrl.v(64): all case item expressions in this case statement are onehot" {  } { { "../sor/iic_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_ctrl.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1584162368029 "|iic_top|iic_ctrl:iic_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "iic_ctrl.v(482) " "Verilog HDL Case Statement information at iic_ctrl.v(482): all case item expressions in this case statement are onehot" {  } { { "../sor/iic_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_ctrl.v" 482 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1584162368032 "|iic_top|iic_ctrl:iic_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_sda iic_ctrl.v(482) " "Verilog HDL Always Construct warning at iic_ctrl.v(482): inferring latch(es) for variable \"rx_sda\", which holds its previous value in one or more paths through the always construct" {  } { { "../sor/iic_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_ctrl.v" 482 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1584162368033 "|iic_top|iic_ctrl:iic_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_sda iic_ctrl.v(482) " "Inferred latch for \"rx_sda\" at iic_ctrl.v(482)" {  } { { "../sor/iic_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_ctrl.v" 482 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584162368035 "|iic_top|iic_ctrl:iic_ctrl_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_ppo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_ppo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_ppo " "Found entity 1: sld_ela_trigger_ppo" {  } { { "db/sld_ela_trigger_ppo.tdf" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/sld_ela_trigger_ppo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162368814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162368814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_iic_ctrl_auto_signaltap_0_1_786a.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_iic_ctrl_auto_signaltap_0_1_786a.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_iic_ctrl_auto_signaltap_0_1_786a " "Found entity 1: sld_reserved_iic_ctrl_auto_signaltap_0_1_786a" {  } { { "db/sld_reserved_iic_ctrl_auto_signaltap_0_1_786a.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/sld_reserved_iic_ctrl_auto_signaltap_0_1_786a.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162368837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162368837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_i9l " "Found entity 1: cmpr_i9l" {  } { { "db/cmpr_i9l.tdf" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cmpr_i9l.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162368908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162368908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9l " "Found entity 1: cmpr_g9l" {  } { { "db/cmpr_g9l.tdf" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cmpr_g9l.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162368957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162368957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e124 " "Found entity 1: altsyncram_e124" {  } { { "db/altsyncram_e124.tdf" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/altsyncram_e124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162369210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162369210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162369328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162369328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162369394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162369394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cntr_mgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162369484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162369484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162369528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162369528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162369581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162369581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162369675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162369675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162369716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162369716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162369772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162369772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162369812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162369812 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584162369983 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1584162370005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.14.13:06:12 Progress: Loading sld86d241de/alt_sld_fab_wrapper_hw.tcl " "2020.03.14.13:06:12 Progress: Loading sld86d241de/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584162372964 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584162376264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584162376366 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584162383094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584162383109 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584162383126 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584162383156 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584162383162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1584162383163 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1584162383827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld86d241de/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld86d241de/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld86d241de/alt_sld_fab.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/ip/sld86d241de/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162383909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162383909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162383926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162383926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162383927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162383927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162383934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162383934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162383957 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162383957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162383957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/db/ip/sld86d241de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584162383965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584162383965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iic_ctrl:iic_ctrl_inst\|rx_sda " "Latch iic_ctrl:iic_ctrl_inst\|rx_sda has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iic_ctrl:iic_ctrl_inst\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal iic_ctrl:iic_ctrl_inst\|state\[4\]" {  } { { "../sor/iic_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_ctrl.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1584162384774 ""}  } { { "../sor/iic_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_ctrl.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1584162384774 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../sor/iic_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_ctrl.v" 8 -1 0 } } { "../sor/iic_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_ctrl.v" 32 -1 0 } } { "../sor/iic_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_ctrl.v" 34 -1 0 } } { "../sor/iic_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_ctrl.v" 33 -1 0 } } { "../sor/iic_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_ctrl.v" 64 -1 0 } } { "../sor/key_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/key_ctrl.v" 24 -1 0 } } { "../sor/key_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/key_ctrl.v" 19 -1 0 } } { "../sor/key_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/key_ctrl.v" 18 -1 0 } } { "../sor/key_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/key_ctrl.v" 23 -1 0 } } { "../sor/iic_ctrl.v" "" { Text "E:/GIT_Project/project/Alteraprj/iic_ctrl/sor/iic_ctrl.v" 52 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1584162384776 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1584162384776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584162384926 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/GIT_Project/project/Alteraprj/iic_ctrl/db/output_files/iic_ctrl.map.smsg " "Generated suppressed messages file E:/GIT_Project/project/Alteraprj/iic_ctrl/db/output_files/iic_ctrl.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1584162385397 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 111 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 111 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1584162385639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1584162385663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584162385663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1169 " "Implemented 1169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1584162385788 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1584162385788 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1584162385788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1111 " "Implemented 1111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1584162385788 ""} { "Info" "ICUT_CUT_TM_RAMS" "39 " "Implemented 39 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1584162385788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1584162385788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584162385830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 14 13:06:25 2020 " "Processing ended: Sat Mar 14 13:06:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584162385830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584162385830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584162385830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584162385830 ""}
