# TFLM Project Generator for ASIP Designer

## Usage

```
python gner_prx <name of processor model> <path to lib of processor model>
```

## Compile

```
chessmk -j12 tflm.prx
```

## Example

```
python gen_prx.py trv32p3 usr/cad/synopsys/asip/V-2023.12/linux64/examples/trv/trv32p3/lib
chessmk -12 tflm.prx
```
