<?xml version="1.0" ?>
<!--
  Copyright 2023 NXP

  SPDX-License-Identifier: BSD-3-Clause
-->
<regs>
	<register offset="0x0" width="32" name="ConfigOption0" reversed="False" description="FlexSPI NOR Configuration Option 0">
		<bit_field offset="0x0" width="4" name="MaxFreq" access="R/W" reset_value="0x0" description="The maximum work frequency for specified Flash device; 0 - Don't change FlexSPI clock setting"/>
		<bit_field offset="0x4" width="4" name="Misc" access="R/W" reset_value="0x0" description="Specify miscellaneous mode for selected flash type; Experimental feature, do not use in products, keep it as 0.">
			<bit_field_value name="NotEnabled" value="0b0000" description="Miscellaneous mode is not enabled"/>
			<bit_field_value name="Mode0-4-4" value="0b0001" description="Enable 0-4-4 mode for High Random Read performance"/>
      <bit_field_value name="SwappedMode" value="0b0011" description=" Data Order Swapped mode (for MXIC OctaFlash only)"/>
			<bit_field_value name="InternalLoopBack" value="0b0101" description=" Select the FlexSPI data sample source as internal loop back, more details please refer FlexSPI usage"/>
			<bit_field_value name="StandSpiMode" value="0b0110" description=" Config the FlexSPI NOR flash running at stand SPI mode"/>
		</bit_field>
		<bit_field offset="0x8" width="4" name="QuadEnableType" access="R/W" reset_value="0b0000" description="Specify the Quad Enable sequence, only applicable for device that only JESD216 compliant, this field is ignored if device support JESD216A or later version. This field will be effective only if device is compliant with JESD216 only (9 longword SDFP table)">
			<bit_field_value name="QeBitIsBit6InStatusReg1" value="0b0001" description="QE bit is bit6 in StatusReg1"/>
			<bit_field_value name="QeBitIsBit1InStatusReg2" value="0b0010" description="QE bit is bit1 in StatusReg2"/>
      <bit_field_value name="QeBitIsBit7InStatusReg2" value="0b0011" description="QE bit is bit7 in StatusReg2"/>
      <bit_field_value name="QeBitIsBit1InStatusReg2EnableCommandIs0x31" value="0b0100" description="QE bit is bit1 in StatusReg2, enable command is 0x31"/>
		</bit_field>
		<bit_field offset="0x0c" width="4" name="CMDPad(s)" access="R/W" reset_value="0b0000" description="Commands pads for the Flash device (1/4/8), for device that works under 1-1-4,1-4-4,1-1-8 or 1-8-8 mode, CMD pad(s) value is always 0x0, for devices that only support 4-4-4 mode for high performance, CMD pads value is 2, for devices that only support 8-8-8 mode for high performance, CMD pads value is 3">
      <bit_field_value name="1" value="0b0000" description="1 bit"/>
      <bit_field_value name="4" value="0b0010" description="4 bits"/>
      <bit_field_value name="8" value="0b0011" description="8 bits"/>
		</bit_field>
    <bit_field offset="0x10" width="4" name="Query CMDPad(s)" access="R/W" reset_value="0b0000" description="Command pads (1/4/8) for the SFDP command">
      <bit_field_value name="1" value="0b0000" description="1 bit"/>
      <bit_field_value name="4" value="0b0010" description="4 bits"/>
      <bit_field_value name="8" value="0b0011" description="8 bits"/>
		</bit_field>
		<bit_field offset="0x14" width="4" name="Device Detection Type" access="R/W" reset_value="0b0000" description="SW defined device types used for config block autodetection">
			<bit_field_value name="QuadSPI_SDR" value="0b0000" description="QuadSPI SDR"/>
			<bit_field_value name="QuadSPI_DDR" value="0b0001" description="QuadSPI DDR"/>
			<bit_field_value name="HyperFLASH_1V8" value="0b0010" description="HyperFLASH 1V8"/>
			<bit_field_value name="HyperFLASH_3V" value="0b0011" description="HyperFLASH 3V"/>
			<bit_field_value name="MXICOPI_DDR" value="0b0100" description="MXICOPI DDR"/>
			<bit_field_value name="MicronOPI_DDR" value="0b0110" description="MicronOPI DDR"/>
			<bit_field_value name="AdestoOPI_DDR" value="0b1000" description="AdestoOPI DDR"/>
		</bit_field>
		<bit_field offset="0x18" width="4" name="OptionSize" access="R/W" reset_value="0b0000" description="Option Size">
			<bit_field_value name="OptionSize1" value="0b0000" description="Option words = 1"/>
			<bit_field_value name="OptionSize2" value="0b0001" description="Option words = 2"/>
		</bit_field>
		<reserved_bit_field offset="0x1c" width="4" name="Tag" access="R/W" reset_value="0b1100" description="Tag, fixed value 0xC"/>
	</register>
	<register offset="0x4" width="32" name="ConfigOption1" reversed="False" description="FlexSPI NOR Flash Configuration Option 1 - Optional">
		<bit_field offset="0x0" width="8" name="DummyCycles" access="R/W" reset_value="0x00" description="User provided dummy cycles for SDR/DDR read command: 0 - Auto detection, Others - Specified dummy cycles"/>
		<bit_field offset="0x8" width="8" name="StatusOverride" access="R/W" reset_value="0x00" description="Override status register value during device mode configuration"/>
		<bit_field offset="0x10" width="4" name="PinMuxGroup" access="R/W" reset_value="0b0000" description="Pin multiplexer group selection"/>
		<bit_field offset="0x14" width="4" name="DqsPinMuxGroup" access="R/W" reset_value="0b0000" description="DQS Pin multiplexer group selection"/>
		<bit_field offset="0x18" width="4" name="PinDriveStrength" access="R/W" reset_value="0b0000" description="The Drive Strength of FlexSPI Pads"/>
    <bit_field offset="0x1c" width="4" name="FlashConnection" access="R/W" reset_value="0b0000" description="Select the FlexSPI Port A/B">
			<bit_field_value name="SingleFlashPort_A" value="0b0000" description="Single Flash connected to port A"/>
			<bit_field_value name="ParallelMode" value="0b0001" description="Parallel mode"/>
      <bit_field_value name="SingleFlashPort_B" value="0b0010" description="Single Flash connected to port B"/>
		</bit_field>
	</register>
</regs>
