Net "clk" LOC=V10 | IOSTANDARD=LVCMOS33; 
Net "clk" TNM_NET = sys_clk_pin; 
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz; 
///////////////////////////////////////
# Clock
NET "clk" LOC = "V10" | IOSTANDARD = "LVCMOS33";  # Clock input pin (adjust to actual pin of your FPGA)

# UART RX and TX Pins
NET "rx" LOC = "N17" | IOSTANDARD = "LVCMOS33";   # UART RX Pin
NET "tx" LOC = "N18" | IOSTANDARD = "LVCMOS33";   # UART TX Pin

