INFO-FLOW: Workspace /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1 opened at Mon Oct 16 16:26:50 CST 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
Execute       create_platform xcu250-figd2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: /users/cad/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /users/cad/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
Command       create_platform done; 3.71 sec.
Execute       source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.39 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.14 sec.
Execute     create_clock -period 15 
INFO: [HLS 200-1510] Running: create_clock -period 15 
Execute       ap_set_clock -name default -period 15 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.42 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 35.97 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 26.35 seconds. CPU system time: 1.87 seconds. Elapsed time: 35.97 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Skipped source file 'stage0_parameters.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Analyzing design file 'ReLU.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ReLU.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang ReLU.cpp -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /users/cad/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.cpp.clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.cpp.clang.err.log 
Command         ap_eval done; 1.35 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.4 seconds per iteration
Execute         set_directive_top kernel_stage0 -name=kernel_stage0 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.56 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/.systemc_flag -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.9 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/all.directive.json -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.46 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.58 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp.clang-tidy.loop-label.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.72 sec.
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.09 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.76 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.bc -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp.clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.47 sec.
INFO: [HLS 200-10] Analyzing design file 'Pointwise_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Pointwise_conv.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang Pointwise_conv.cpp -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /users/cad/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.cpp.clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top kernel_stage0 -name=kernel_stage0 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.53 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/.systemc_flag -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.51 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/all.directive.json -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.56 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.53 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.68 sec.
Command         clang_tidy done; 5.02 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.39 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.bc -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp.clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.54 sec.
INFO: [HLS 200-10] Analyzing design file 'DW_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling DW_conv.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang DW_conv.cpp -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /users/cad/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.cpp.clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top kernel_stage0 -name=kernel_stage0 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.42 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/.systemc_flag -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.6 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/all.directive.json -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.59 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.58 sec.
Command         clang_tidy done; 4.92 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.51 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.bc -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp.clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.52 sec.
INFO: [HLS 200-10] Analyzing design file 'BatchNorm.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling BatchNorm.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang BatchNorm.cpp -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /users/cad/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.cpp.clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top kernel_stage0 -name=kernel_stage0 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.43 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/.systemc_flag -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.6 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/all.directive.json -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.6 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.55 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp.clang-tidy.loop-label.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.76 sec.
Command         clang_tidy done; 5.11 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.45 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.bc -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp.clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.44 sec.
INFO: [HLS 200-10] Analyzing design file 'kernel_stage0.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling kernel_stage0.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang kernel_stage0.cpp -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /users/cad/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.cpp.clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top kernel_stage0 -name=kernel_stage0 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.49 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/.systemc_flag -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/all.directive.json -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.9 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.48 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp.clang-tidy.loop-label.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.91 sec.
Command         clang_tidy done; 5.28 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.38 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.bc -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp.clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.46 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 95.18 seconds. CPU system time: 6.69 seconds. Elapsed time: 105.1 seconds; current allocated memory: 776.172 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.0.bc -args  "/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.g.bc" "/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.g.bc" "/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.g.bc" "/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.g.bc" "/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.g.bc"  
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/ReLU.g.bc /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv.g.bc /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv.g.bc /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm.g.bc /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.g.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.0.bc > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.1.lower.bc > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 0.91 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.91 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.2.m1.bc > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.79 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.79 sec.
Execute         run_link_or_opt -opt -out /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_stage0 -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_stage0 -reflow-float-conversion -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.71 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.71 sec.
Execute         run_link_or_opt -out /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.4.m2.bc > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_stage0 
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_stage0 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_stage0 -mllvm -hls-db-dir -mllvm /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.51 sec.
INFO: [HLS 214-178] Inlining function 'Compute_mean' into 'kernel_stage0' (kernel_stage0.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'ReLU' into 'kernel_stage0' (kernel_stage0.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'Sigmoid(float*, float*, int*)' into 'kernel_stage0' (kernel_stage0.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'Compute_mul(float*, float*, float*, int*)' into 'kernel_stage0' (kernel_stage0.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'Pointwise_conv.9.17.18' into 'kernel_stage0' (kernel_stage0.cpp:73:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_16_4'(BatchNorm.cpp:16:34) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (BatchNorm.cpp:16:34)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_16_4'(BatchNorm.cpp:16:34) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (BatchNorm.cpp:16:34)
INFO: [HLS 214-115] Multiple burst reads of length 24 and bit width 32 in loop 'In_Channel'(Pointwise_conv.cpp:28:21) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Pointwise_conv.cpp:28:21)
INFO: [HLS 214-115] Multiple burst reads of length 301056 and bit width 32 in loop 'VITIS_LOOP_15_2'(kernel_stage0.cpp:15:26) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:15:26)
INFO: [HLS 214-115] Multiple burst reads of length 24 and bit width 32 in loop 'VITIS_LOOP_34_2'(kernel_stage0.cpp:34:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:34:26)
INFO: [HLS 214-115] Multiple burst writes of length 24 and bit width 32 in loop 'VITIS_LOOP_34_2'(kernel_stage0.cpp:34:26) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:34:26)
INFO: [HLS 214-115] Multiple burst reads of length 301056 and bit width 32 in loop 'VITIS_LOOP_54_2'(kernel_stage0.cpp:54:26) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:54:26)
INFO: [HLS 214-115] Multiple burst writes of length 301056 and bit width 32 in loop 'VITIS_LOOP_54_2'(kernel_stage0.cpp:54:26) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:54:26)
INFO: [HLS 214-115] Multiple burst reads of length 24 and bit width 32 in loop 'VITIS_LOOP_54_2'(kernel_stage0.cpp:54:26) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_stage0.cpp:54:26)
INFO: [HLS 214-115] Multiple burst reads of length 576 and bit width 32 in loop 'Output_Channel'(Pointwise_conv.cpp:25:17) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Pointwise_conv.cpp:25:17)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.77 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.172 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_stage0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.0.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.1.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.2.prechk.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 776.172 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.g.1.bc to /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.o.1.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Output_Channel' (Pointwise_conv.cpp:25) in function 'Pointwise_conv.9.10.15.16.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (DW_conv.cpp:25) in function 'DW_conv.1.2.3.12.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Kernel_Col' (DW_conv.cpp:47) in function 'DW_conv.1.2.14.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_4' (BatchNorm.cpp:16) in function 'BatchNorm.4.5.6.7.11.13.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_4' (kernel_stage0.cpp:16) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (ReLU.cpp:7) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (kernel_stage0.cpp:34) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_4' (kernel_stage0.cpp:57) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Output_Channel' (Pointwise_conv.cpp:25) in function 'kernel_stage0' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Output_Channel' (Pointwise_conv.cpp:25) in function 'kernel_stage0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Output_Channel' (Pointwise_conv.cpp:25) in function 'Pointwise_conv.9.10.15.16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Kernel_Col' (DW_conv.cpp:47) in function 'DW_conv.1.2.14.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'In_Channel' (Pointwise_conv.cpp:28) in function 'kernel_stage0' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'In_Channel' (Pointwise_conv.cpp:28) in function 'Pointwise_conv.9.10.15.16.1' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Output_Channel' (DW_conv.cpp:49) in function 'DW_conv.1.2.14.1' completely with a factor of 24.
INFO: [XFORM 203-102] Partitioning array 'msp_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_norm_num' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 112 for loop 'VITIS_LOOP_16_4' in function 'BatchNorm.4.5.6.7.11.13.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 112 for loop 'VITIS_LOOP_16_4' in function 'BatchNorm.4.5.6.7.11.13.1'.
Command           transform done; 0.35 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.o.1.tmp.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 776.172 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.o.2.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_3' (kernel_stage0.cpp:16:19) in function 'kernel_stage0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_2' (kernel_stage0.cpp:15:35) in function 'kernel_stage0' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_3' (kernel_stage0.cpp:56:39) in function 'kernel_stage0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_2' (kernel_stage0.cpp:54:35) in function 'kernel_stage0' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (Pointwise_conv.cpp:22:22) in function 'kernel_stage0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (Pointwise_conv.cpp:19:18) in function 'kernel_stage0'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (DW_conv.cpp:49:29) in function 'DW_conv.1.2.3.12.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Kernel_Col' (DW_conv.cpp:42:21) in function 'DW_conv.1.2.3.12.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (DW_conv.cpp:42:21) in function 'DW_conv.1.2.3.12.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (DW_conv.cpp:40:22) in function 'DW_conv.1.2.3.12.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (DW_conv.cpp:37:18) in function 'DW_conv.1.2.3.12.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (DW_conv.cpp:44:26) in function 'DW_conv.1.2.14.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (DW_conv.cpp:40:22) in function 'DW_conv.1.2.14.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (DW_conv.cpp:37:18) in function 'DW_conv.1.2.14.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_15_3' (BatchNorm.cpp:15:39) in function 'BatchNorm.4.5.6.7.11.13.1' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (BatchNorm.cpp:14:35) in function 'BatchNorm.4.5.6.7.11.13.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (BatchNorm.cpp:13:30) in function 'BatchNorm.4.5.6.7.11.13.1'.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 24 on port 'gmem2' (kernel_stage0.cpp:22:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 24 on port 'gmem3' (Pointwise_conv.cpp:30:133). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 24 on port 'gmem3' (Pointwise_conv.cpp:33:133). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command           transform done; 0.65 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 904.172 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.74 sec.
Command       elaborate done; 112.62 sec.
Execute       ap_eval exec zip -j /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_stage0' ...
Execute         ap_set_top_model kernel_stage0 
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.1.2.3.12.1_Pipeline_In_Channel' to 'DW_conv_1_2_3_12_1_Pipeline_In_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.1.2.3.12.1' to 'DW_conv_1_2_3_12_1'.
WARNING: [SYN 201-103] Legalizing function name 'BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4' to 'BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4'.
WARNING: [SYN 201-103] Legalizing function name 'BatchNorm.4.5.6.7.11.13.1' to 'BatchNorm_4_5_6_7_11_13_1'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.1.2.14.1' to 'DW_conv_1_2_14_1'.
WARNING: [SYN 201-103] Legalizing function name 'Pointwise_conv.9.10.15.16.1' to 'Pointwise_conv_9_10_15_16_1'.
Command         ap_set_top_model done; 0.15 sec.
Execute         get_model_list kernel_stage0 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel_stage0 
Execute         preproc_iomode -model kernel_stage0_Pipeline_Output_Channel 
Execute         preproc_iomode -model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute         preproc_iomode -model kernel_stage0_Pipeline_VITIS_LOOP_34_2 
Execute         preproc_iomode -model kernel_stage0_Pipeline_VITIS_LOOP_7_1 
Execute         preproc_iomode -model Pointwise_conv.9.10.15.16.1 
Execute         preproc_iomode -model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 
Execute         preproc_iomode -model DW_conv.1.2.14.1 
Execute         preproc_iomode -model BatchNorm.4.5.6.7.11.13.1 
Execute         preproc_iomode -model BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 
Execute         preproc_iomode -model DW_conv.1.2.3.12.1 
Execute         preproc_iomode -model DW_conv.1.2.3.12.1_Pipeline_In_Channel 
Execute         get_model_list kernel_stage0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: DW_conv.1.2.3.12.1_Pipeline_In_Channel DW_conv.1.2.3.12.1 BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 BatchNorm.4.5.6.7.11.13.1 DW_conv.1.2.14.1 kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 Pointwise_conv.9.10.15.16.1 kernel_stage0_Pipeline_VITIS_LOOP_7_1 kernel_stage0_Pipeline_VITIS_LOOP_34_2 kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 kernel_stage0_Pipeline_Output_Channel kernel_stage0
INFO-FLOW: Configuring Module : DW_conv.1.2.3.12.1_Pipeline_In_Channel ...
Execute         set_default_model DW_conv.1.2.3.12.1_Pipeline_In_Channel 
Execute         apply_spec_resource_limit DW_conv.1.2.3.12.1_Pipeline_In_Channel 
INFO-FLOW: Configuring Module : DW_conv.1.2.3.12.1 ...
Execute         set_default_model DW_conv.1.2.3.12.1 
Execute         apply_spec_resource_limit DW_conv.1.2.3.12.1 
INFO-FLOW: Configuring Module : BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 ...
Execute         set_default_model BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 
Execute         apply_spec_resource_limit BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 
INFO-FLOW: Configuring Module : BatchNorm.4.5.6.7.11.13.1 ...
Execute         set_default_model BatchNorm.4.5.6.7.11.13.1 
Execute         apply_spec_resource_limit BatchNorm.4.5.6.7.11.13.1 
INFO-FLOW: Configuring Module : DW_conv.1.2.14.1 ...
Execute         set_default_model DW_conv.1.2.14.1 
Execute         apply_spec_resource_limit DW_conv.1.2.14.1 
INFO-FLOW: Configuring Module : kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 ...
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 
Execute         apply_spec_resource_limit kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 
INFO-FLOW: Configuring Module : Pointwise_conv.9.10.15.16.1 ...
Execute         set_default_model Pointwise_conv.9.10.15.16.1 
Execute         apply_spec_resource_limit Pointwise_conv.9.10.15.16.1 
INFO-FLOW: Configuring Module : kernel_stage0_Pipeline_VITIS_LOOP_7_1 ...
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_7_1 
Execute         apply_spec_resource_limit kernel_stage0_Pipeline_VITIS_LOOP_7_1 
INFO-FLOW: Configuring Module : kernel_stage0_Pipeline_VITIS_LOOP_34_2 ...
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_34_2 
Execute         apply_spec_resource_limit kernel_stage0_Pipeline_VITIS_LOOP_34_2 
INFO-FLOW: Configuring Module : kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 ...
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute         apply_spec_resource_limit kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
INFO-FLOW: Configuring Module : kernel_stage0_Pipeline_Output_Channel ...
Execute         set_default_model kernel_stage0_Pipeline_Output_Channel 
Execute         apply_spec_resource_limit kernel_stage0_Pipeline_Output_Channel 
INFO-FLOW: Configuring Module : kernel_stage0 ...
Execute         set_default_model kernel_stage0 
Execute         apply_spec_resource_limit kernel_stage0 
INFO-FLOW: Model list for preprocess: DW_conv.1.2.3.12.1_Pipeline_In_Channel DW_conv.1.2.3.12.1 BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 BatchNorm.4.5.6.7.11.13.1 DW_conv.1.2.14.1 kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 Pointwise_conv.9.10.15.16.1 kernel_stage0_Pipeline_VITIS_LOOP_7_1 kernel_stage0_Pipeline_VITIS_LOOP_34_2 kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 kernel_stage0_Pipeline_Output_Channel kernel_stage0
INFO-FLOW: Preprocessing Module: DW_conv.1.2.3.12.1_Pipeline_In_Channel ...
Execute         set_default_model DW_conv.1.2.3.12.1_Pipeline_In_Channel 
Execute         cdfg_preprocess -model DW_conv.1.2.3.12.1_Pipeline_In_Channel 
Execute         rtl_gen_preprocess DW_conv.1.2.3.12.1_Pipeline_In_Channel 
INFO-FLOW: Preprocessing Module: DW_conv.1.2.3.12.1 ...
Execute         set_default_model DW_conv.1.2.3.12.1 
Execute         cdfg_preprocess -model DW_conv.1.2.3.12.1 
Execute         rtl_gen_preprocess DW_conv.1.2.3.12.1 
INFO-FLOW: Preprocessing Module: BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 ...
Execute         set_default_model BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 
Execute         cdfg_preprocess -model BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 
Execute         rtl_gen_preprocess BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 
INFO-FLOW: Preprocessing Module: BatchNorm.4.5.6.7.11.13.1 ...
Execute         set_default_model BatchNorm.4.5.6.7.11.13.1 
Execute         cdfg_preprocess -model BatchNorm.4.5.6.7.11.13.1 
Execute         rtl_gen_preprocess BatchNorm.4.5.6.7.11.13.1 
INFO-FLOW: Preprocessing Module: DW_conv.1.2.14.1 ...
Execute         set_default_model DW_conv.1.2.14.1 
Execute         cdfg_preprocess -model DW_conv.1.2.14.1 
Command         cdfg_preprocess done; 0.16 sec.
Execute         rtl_gen_preprocess DW_conv.1.2.14.1 
INFO-FLOW: Preprocessing Module: kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 ...
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 
Execute         cdfg_preprocess -model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 
Execute         rtl_gen_preprocess kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 
INFO-FLOW: Preprocessing Module: Pointwise_conv.9.10.15.16.1 ...
Execute         set_default_model Pointwise_conv.9.10.15.16.1 
Execute         cdfg_preprocess -model Pointwise_conv.9.10.15.16.1 
Execute         rtl_gen_preprocess Pointwise_conv.9.10.15.16.1 
INFO-FLOW: Preprocessing Module: kernel_stage0_Pipeline_VITIS_LOOP_7_1 ...
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_7_1 
Execute         cdfg_preprocess -model kernel_stage0_Pipeline_VITIS_LOOP_7_1 
Execute         rtl_gen_preprocess kernel_stage0_Pipeline_VITIS_LOOP_7_1 
INFO-FLOW: Preprocessing Module: kernel_stage0_Pipeline_VITIS_LOOP_34_2 ...
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_34_2 
Execute         cdfg_preprocess -model kernel_stage0_Pipeline_VITIS_LOOP_34_2 
Execute         rtl_gen_preprocess kernel_stage0_Pipeline_VITIS_LOOP_34_2 
INFO-FLOW: Preprocessing Module: kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 ...
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute         cdfg_preprocess -model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute         rtl_gen_preprocess kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
INFO-FLOW: Preprocessing Module: kernel_stage0_Pipeline_Output_Channel ...
Execute         set_default_model kernel_stage0_Pipeline_Output_Channel 
Execute         cdfg_preprocess -model kernel_stage0_Pipeline_Output_Channel 
Execute         rtl_gen_preprocess kernel_stage0_Pipeline_Output_Channel 
INFO-FLOW: Preprocessing Module: kernel_stage0 ...
Execute         set_default_model kernel_stage0 
Execute         cdfg_preprocess -model kernel_stage0 
Execute         rtl_gen_preprocess kernel_stage0 
INFO-FLOW: Model list for synthesis: DW_conv.1.2.3.12.1_Pipeline_In_Channel DW_conv.1.2.3.12.1 BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 BatchNorm.4.5.6.7.11.13.1 DW_conv.1.2.14.1 kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 Pointwise_conv.9.10.15.16.1 kernel_stage0_Pipeline_VITIS_LOOP_7_1 kernel_stage0_Pipeline_VITIS_LOOP_34_2 kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 kernel_stage0_Pipeline_Output_Channel kernel_stage0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_1_2_3_12_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DW_conv.1.2.3.12.1_Pipeline_In_Channel 
Execute         schedule -model DW_conv.1.2.3.12.1_Pipeline_In_Channel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln66', DW_conv.cpp:66)) in the first pipeline iteration (II = 35 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 36, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 904.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1_Pipeline_In_Channel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1_Pipeline_In_Channel.sched.adb -f 
INFO-FLOW: Finish scheduling DW_conv.1.2.3.12.1_Pipeline_In_Channel.
Execute         set_default_model DW_conv.1.2.3.12.1_Pipeline_In_Channel 
Execute         bind -model DW_conv.1.2.3.12.1_Pipeline_In_Channel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 904.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1_Pipeline_In_Channel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1_Pipeline_In_Channel.bind.adb -f 
INFO-FLOW: Finish binding DW_conv.1.2.3.12.1_Pipeline_In_Channel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_1_2_3_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DW_conv.1.2.3.12.1 
Execute         schedule -model DW_conv.1.2.3.12.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 904.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1.sched.adb -f 
INFO-FLOW: Finish scheduling DW_conv.1.2.3.12.1.
Execute         set_default_model DW_conv.1.2.3.12.1 
Execute         bind -model DW_conv.1.2.3.12.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 904.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1.bind.adb -f 
INFO-FLOW: Finish binding DW_conv.1.2.3.12.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 
Execute         schedule -model BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_16_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 904.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4.sched.adb -f 
INFO-FLOW: Finish scheduling BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4.
Execute         set_default_model BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 
Execute         bind -model BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 904.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4.bind.adb -f 
INFO-FLOW: Finish binding BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BatchNorm_4_5_6_7_11_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model BatchNorm.4.5.6.7.11.13.1 
Execute         schedule -model BatchNorm.4.5.6.7.11.13.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 904.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1.sched.adb -f 
INFO-FLOW: Finish scheduling BatchNorm.4.5.6.7.11.13.1.
Execute         set_default_model BatchNorm.4.5.6.7.11.13.1 
Execute         bind -model BatchNorm.4.5.6.7.11.13.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 904.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1.bind.adb -f 
INFO-FLOW: Finish binding BatchNorm.4.5.6.7.11.13.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_1_2_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DW_conv.1.2.14.1 
Execute         schedule -model DW_conv.1.2.14.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Out_Row_Kernel_Row_Kernel_Col'.
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_2_14_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem3_addr_resp', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64) and bus request operation ('gmem3_load_req', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64).
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_2_14_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem3_addr_resp', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64) and bus request operation ('gmem3_load_req', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64).
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_2_14_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem3_addr_resp', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64) and bus request operation ('gmem3_load_req', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64).
WARNING: [HLS 200-880] The II Violation in module 'DW_conv_1_2_14_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem3_addr_resp', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64) and bus request operation ('gmem3_load_req', DW_conv.cpp:64) on port 'gmem3' (DW_conv.cpp:64).
WARNING: [HLS 200-885] The II Violation in module 'DW_conv_1_2_14_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to schedule bus request operation ('gmem2_load_19_req', DW_conv.cpp:64) on port 'gmem2' (DW_conv.cpp:64) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'DW_conv_1_2_14_1' (loop 'Out_Row_Kernel_Row_Kernel_Col'): Unable to schedule bus request operation ('gmem2_load_23_req', DW_conv.cpp:64) on port 'gmem2' (DW_conv.cpp:64) due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 426, loop 'Out_Row_Kernel_Row_Kernel_Col'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.69 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_14_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.06 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_14_1.sched.adb -f 
INFO-FLOW: Finish scheduling DW_conv.1.2.14.1.
Execute         set_default_model DW_conv.1.2.14.1 
Execute         bind -model DW_conv.1.2.14.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.85 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.98 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_14_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.85 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_14_1.bind.adb -f 
INFO-FLOW: Finish binding DW_conv.1.2.14.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 
Execute         schedule -model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_3_VITIS_LOOP_18_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_17_3_VITIS_LOOP_18_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4.
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 
Execute         bind -model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4.bind.adb -f 
INFO-FLOW: Finish binding kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pointwise_conv_9_10_15_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Pointwise_conv.9.10.15.16.1 
Execute         schedule -model Pointwise_conv.9.10.15.16.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Output_Channel'.
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_9_10_15_16_1' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem2_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) and bus read operation ('gmem2_addr_read', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_9_10_15_16_1' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem2_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) and bus read operation ('gmem2_addr_read', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_9_10_15_16_1' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem2_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) and bus read operation ('gmem2_addr_read', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_9_10_15_16_1' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem2_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) and bus read operation ('gmem2_addr_read', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_9_10_15_16_1' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem2_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) and bus read operation ('gmem2_addr_read', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'Pointwise_conv_9_10_15_16_1' (loop 'Output_Channel'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem2_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30) and bus read operation ('gmem2_addr_read', Pointwise_conv.cpp:30) on port 'gmem2' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-885] The II Violation in module 'Pointwise_conv_9_10_15_16_1' (loop 'Output_Channel'): Unable to schedule bus request operation ('gmem_load_req', Pointwise_conv.cpp:33) on port 'gmem' (Pointwise_conv.cpp:33) due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 62, loop 'Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.72 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv_9_10_15_16_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv_9_10_15_16_1.sched.adb -f 
INFO-FLOW: Finish scheduling Pointwise_conv.9.10.15.16.1.
Execute         set_default_model Pointwise_conv.9.10.15.16.1 
Execute         bind -model Pointwise_conv.9.10.15.16.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv_9_10_15_16_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv_9_10_15_16_1.bind.adb -f 
INFO-FLOW: Finish binding Pointwise_conv.9.10.15.16.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_7_1 
Execute         schedule -model kernel_stage0_Pipeline_VITIS_LOOP_7_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_7_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_7_1.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_stage0_Pipeline_VITIS_LOOP_7_1.
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_7_1 
Execute         bind -model kernel_stage0_Pipeline_VITIS_LOOP_7_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_7_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_7_1.bind.adb -f 
INFO-FLOW: Finish binding kernel_stage0_Pipeline_VITIS_LOOP_7_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_34_2 
Execute         schedule -model kernel_stage0_Pipeline_VITIS_LOOP_34_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_34_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_34_2.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_stage0_Pipeline_VITIS_LOOP_34_2.
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_34_2 
Execute         bind -model kernel_stage0_Pipeline_VITIS_LOOP_34_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_34_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_34_2.bind.adb -f 
INFO-FLOW: Finish binding kernel_stage0_Pipeline_VITIS_LOOP_34_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute         schedule -model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3_VITIS_LOOP_57_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_56_3_VITIS_LOOP_57_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.
Execute         set_default_model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute         bind -model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.bind.adb -f 
INFO-FLOW: Finish binding kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_stage0_Pipeline_Output_Channel 
Execute         schedule -model kernel_stage0_Pipeline_Output_Channel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_59) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Out_Row_Out_Column_Output_Channel'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'kernel_stage0_Pipeline_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_23', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30) and bus read operation ('gmem_addr_read', Pointwise_conv.cpp:30) on port 'gmem' (Pointwise_conv.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 68, loop 'Out_Row_Out_Column_Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.94 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_Output_Channel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_Output_Channel.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_stage0_Pipeline_Output_Channel.
Execute         set_default_model kernel_stage0_Pipeline_Output_Channel 
Execute         bind -model kernel_stage0_Pipeline_Output_Channel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_Output_Channel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_Output_Channel.bind.adb -f 
INFO-FLOW: Finish binding kernel_stage0_Pipeline_Output_Channel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_stage0 
Execute         schedule -model kernel_stage0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_stage0.
Execute         set_default_model kernel_stage0 
Execute         bind -model kernel_stage0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.48 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 968.172 MB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.11 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.bind.adb -f 
INFO-FLOW: Finish binding kernel_stage0.
Execute         get_model_list kernel_stage0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess DW_conv.1.2.3.12.1_Pipeline_In_Channel 
Execute         rtl_gen_preprocess DW_conv.1.2.3.12.1 
Execute         rtl_gen_preprocess BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 
Execute         rtl_gen_preprocess BatchNorm.4.5.6.7.11.13.1 
Execute         rtl_gen_preprocess DW_conv.1.2.14.1 
Execute         rtl_gen_preprocess kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 
Execute         rtl_gen_preprocess Pointwise_conv.9.10.15.16.1 
Execute         rtl_gen_preprocess kernel_stage0_Pipeline_VITIS_LOOP_7_1 
Execute         rtl_gen_preprocess kernel_stage0_Pipeline_VITIS_LOOP_34_2 
Execute         rtl_gen_preprocess kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute         rtl_gen_preprocess kernel_stage0_Pipeline_Output_Channel 
Execute         rtl_gen_preprocess kernel_stage0 
INFO-FLOW: Model list for RTL generation: DW_conv.1.2.3.12.1_Pipeline_In_Channel DW_conv.1.2.3.12.1 BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 BatchNorm.4.5.6.7.11.13.1 DW_conv.1.2.14.1 kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 Pointwise_conv.9.10.15.16.1 kernel_stage0_Pipeline_VITIS_LOOP_7_1 kernel_stage0_Pipeline_VITIS_LOOP_34_2 kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 kernel_stage0_Pipeline_Output_Channel kernel_stage0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_1_2_3_12_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model DW_conv.1.2.3.12.1_Pipeline_In_Channel -top_prefix kernel_stage0_ -sub_prefix kernel_stage0_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1_Pipeline_In_Channel.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_17ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_3ns_3_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_1_2_3_12_1_Pipeline_In_Channel'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 968.172 MB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.rtl_wrap.cfg.tcl 
Execute         gen_rtl DW_conv.1.2.3.12.1_Pipeline_In_Channel -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/vhdl/kernel_stage0_DW_conv_1_2_3_12_1_Pipeline_In_Channel 
Execute         gen_rtl DW_conv.1.2.3.12.1_Pipeline_In_Channel -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/verilog/kernel_stage0_DW_conv_1_2_3_12_1_Pipeline_In_Channel 
Execute         syn_report -csynth -model DW_conv.1.2.3.12.1_Pipeline_In_Channel -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/DW_conv_1_2_3_12_1_Pipeline_In_Channel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model DW_conv.1.2.3.12.1_Pipeline_In_Channel -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/DW_conv_1_2_3_12_1_Pipeline_In_Channel_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model DW_conv.1.2.3.12.1_Pipeline_In_Channel -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1_Pipeline_In_Channel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model DW_conv.1.2.3.12.1_Pipeline_In_Channel -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1_Pipeline_In_Channel.adb 
Execute         db_write -model DW_conv.1.2.3.12.1_Pipeline_In_Channel -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DW_conv.1.2.3.12.1_Pipeline_In_Channel -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1_Pipeline_In_Channel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_1_2_3_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model DW_conv.1.2.3.12.1 -top_prefix kernel_stage0_ -sub_prefix kernel_stage0_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_1_2_3_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 968.172 MB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.rtl_wrap.cfg.tcl 
Execute         gen_rtl DW_conv.1.2.3.12.1 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/vhdl/kernel_stage0_DW_conv_1_2_3_12_1 
Execute         gen_rtl DW_conv.1.2.3.12.1 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/verilog/kernel_stage0_DW_conv_1_2_3_12_1 
Execute         syn_report -csynth -model DW_conv.1.2.3.12.1 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/DW_conv_1_2_3_12_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model DW_conv.1.2.3.12.1 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/DW_conv_1_2_3_12_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model DW_conv.1.2.3.12.1 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.34 sec.
Execute         db_write -model DW_conv.1.2.3.12.1 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1.adb 
Execute         db_write -model DW_conv.1.2.3.12.1 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DW_conv.1.2.3.12.1 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 -top_prefix kernel_stage0_ -sub_prefix kernel_stage0_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4' pipeline 'VITIS_LOOP_16_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4'.
Command         create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 968.172 MB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.rtl_wrap.cfg.tcl 
Execute         gen_rtl BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/vhdl/kernel_stage0_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4 
Execute         gen_rtl BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/verilog/kernel_stage0_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4 
Execute         syn_report -csynth -model BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4.adb 
Execute         db_write -model BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BatchNorm_4_5_6_7_11_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model BatchNorm.4.5.6.7.11.13.1 -top_prefix kernel_stage0_ -sub_prefix kernel_stage0_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BatchNorm_4_5_6_7_11_13_1'.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 968.172 MB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.rtl_wrap.cfg.tcl 
Execute         gen_rtl BatchNorm.4.5.6.7.11.13.1 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/vhdl/kernel_stage0_BatchNorm_4_5_6_7_11_13_1 
Execute         gen_rtl BatchNorm.4.5.6.7.11.13.1 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/verilog/kernel_stage0_BatchNorm_4_5_6_7_11_13_1 
Execute         syn_report -csynth -model BatchNorm.4.5.6.7.11.13.1 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/BatchNorm_4_5_6_7_11_13_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model BatchNorm.4.5.6.7.11.13.1 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/BatchNorm_4_5_6_7_11_13_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model BatchNorm.4.5.6.7.11.13.1 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model BatchNorm.4.5.6.7.11.13.1 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1.adb 
Execute         db_write -model BatchNorm.4.5.6.7.11.13.1 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info BatchNorm.4.5.6.7.11.13.1 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_1_2_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model DW_conv.1.2.14.1 -top_prefix kernel_stage0_ -sub_prefix kernel_stage0_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_14_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DW_conv_1_2_14_1' pipeline 'Out_Row_Kernel_Row_Kernel_Col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_1_2_14_1'.
Command         create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 968.172 MB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.rtl_wrap.cfg.tcl 
Execute         gen_rtl DW_conv.1.2.14.1 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/vhdl/kernel_stage0_DW_conv_1_2_14_1 
Execute         gen_rtl DW_conv.1.2.14.1 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/verilog/kernel_stage0_DW_conv_1_2_14_1 
Execute         syn_report -csynth -model DW_conv.1.2.14.1 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/DW_conv_1_2_14_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.63 sec.
Execute         syn_report -rtlxml -model DW_conv.1.2.14.1 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/DW_conv_1_2_14_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         syn_report -verbosereport -model DW_conv.1.2.14.1 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_14_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.17 sec.
Execute         db_write -model DW_conv.1.2.14.1 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_14_1.adb 
Command         db_write done; 0.41 sec.
Execute         db_write -model DW_conv.1.2.14.1 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DW_conv.1.2.14.1 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_14_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 -top_prefix kernel_stage0_ -sub_prefix kernel_stage0_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4' pipeline 'VITIS_LOOP_17_3_VITIS_LOOP_18_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.09 seconds; current allocated memory: 968.172 MB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/vhdl/kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 
Execute         gen_rtl kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/verilog/kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 
Execute         syn_report -csynth -model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4.adb 
Execute         db_write -model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pointwise_conv_9_10_15_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Pointwise_conv.9.10.15.16.1 -top_prefix kernel_stage0_ -sub_prefix kernel_stage0_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv_9_10_15_16_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pointwise_conv_9_10_15_16_1'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 968.172 MB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.rtl_wrap.cfg.tcl 
Execute         gen_rtl Pointwise_conv.9.10.15.16.1 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/vhdl/kernel_stage0_Pointwise_conv_9_10_15_16_1 
Execute         gen_rtl Pointwise_conv.9.10.15.16.1 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/verilog/kernel_stage0_Pointwise_conv_9_10_15_16_1 
Execute         syn_report -csynth -model Pointwise_conv.9.10.15.16.1 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/Pointwise_conv_9_10_15_16_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Pointwise_conv.9.10.15.16.1 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/Pointwise_conv_9_10_15_16_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Pointwise_conv.9.10.15.16.1 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv_9_10_15_16_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.27 sec.
Execute         db_write -model Pointwise_conv.9.10.15.16.1 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv_9_10_15_16_1.adb 
Execute         db_write -model Pointwise_conv.9.10.15.16.1 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Pointwise_conv.9.10.15.16.1 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv_9_10_15_16_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_stage0_Pipeline_VITIS_LOOP_7_1 -top_prefix kernel_stage0_ -sub_prefix kernel_stage0_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_7_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_7_1'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 968.172 MB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_stage0_Pipeline_VITIS_LOOP_7_1 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/vhdl/kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_7_1 
Execute         gen_rtl kernel_stage0_Pipeline_VITIS_LOOP_7_1 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/verilog/kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_7_1 
Execute         syn_report -csynth -model kernel_stage0_Pipeline_VITIS_LOOP_7_1 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/kernel_stage0_Pipeline_VITIS_LOOP_7_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel_stage0_Pipeline_VITIS_LOOP_7_1 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/kernel_stage0_Pipeline_VITIS_LOOP_7_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel_stage0_Pipeline_VITIS_LOOP_7_1 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_7_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel_stage0_Pipeline_VITIS_LOOP_7_1 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_7_1.adb 
Execute         db_write -model kernel_stage0_Pipeline_VITIS_LOOP_7_1 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_stage0_Pipeline_VITIS_LOOP_7_1 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_7_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_stage0_Pipeline_VITIS_LOOP_34_2 -top_prefix kernel_stage0_ -sub_prefix kernel_stage0_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_34_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_VITIS_LOOP_34_2' pipeline 'VITIS_LOOP_34_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_34_2/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_34_2'.
Command         create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 968.172 MB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_stage0_Pipeline_VITIS_LOOP_34_2 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/vhdl/kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_34_2 
Execute         gen_rtl kernel_stage0_Pipeline_VITIS_LOOP_34_2 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/verilog/kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_34_2 
Execute         syn_report -csynth -model kernel_stage0_Pipeline_VITIS_LOOP_34_2 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/kernel_stage0_Pipeline_VITIS_LOOP_34_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel_stage0_Pipeline_VITIS_LOOP_34_2 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/kernel_stage0_Pipeline_VITIS_LOOP_34_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel_stage0_Pipeline_VITIS_LOOP_34_2 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_34_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel_stage0_Pipeline_VITIS_LOOP_34_2 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_34_2.adb 
Execute         db_write -model kernel_stage0_Pipeline_VITIS_LOOP_34_2 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_stage0_Pipeline_VITIS_LOOP_34_2 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_34_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -top_prefix kernel_stage0_ -sub_prefix kernel_stage0_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4' pipeline 'VITIS_LOOP_56_3_VITIS_LOOP_57_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4/m_axi_gmem3_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.008 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/vhdl/kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute         gen_rtl kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/verilog/kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute         syn_report -csynth -model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.adb 
Execute         db_write -model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_stage0_Pipeline_Output_Channel -top_prefix kernel_stage0_ -sub_prefix kernel_stage0_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_Output_Channel.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage0_Pipeline_Output_Channel' pipeline 'Out_Row_Out_Column_Output_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_14ns_15s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0_Pipeline_Output_Channel'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.008 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_stage0_Pipeline_Output_Channel -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/vhdl/kernel_stage0_kernel_stage0_Pipeline_Output_Channel 
Execute         gen_rtl kernel_stage0_Pipeline_Output_Channel -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/verilog/kernel_stage0_kernel_stage0_Pipeline_Output_Channel 
Execute         syn_report -csynth -model kernel_stage0_Pipeline_Output_Channel -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/kernel_stage0_Pipeline_Output_Channel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         syn_report -rtlxml -model kernel_stage0_Pipeline_Output_Channel -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/kernel_stage0_Pipeline_Output_Channel_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model kernel_stage0_Pipeline_Output_Channel -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_Output_Channel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.45 sec.
Execute         db_write -model kernel_stage0_Pipeline_Output_Channel -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_Output_Channel.adb 
Command         db_write done; 0.14 sec.
Execute         db_write -model kernel_stage0_Pipeline_Output_Channel -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_stage0_Pipeline_Output_Channel -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_Output_Channel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_stage0 -top_prefix  -sub_prefix kernel_stage0_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/X_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_conv_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_conv_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_norm_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_norm_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_norm_running_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/msp_norm_running_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/dw_conv_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/norm_1_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/norm_1_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/norm_1_running_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/norm_1_running_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/se_conv_reduce_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/se_conv_reduce_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/se_conv_expand_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/se_conv_expand_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/proj_conv_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_msp_conv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_msp_norm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_dw_conv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_dw_norm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_dw_act' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_reduce' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_relu' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_expand' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_sigmoid' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_se' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage0/Y_proj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_stage0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'X_data', 'msp_conv_weight', 'msp_conv_bias', 'msp_norm_weight', 'msp_norm_bias', 'msp_norm_running_mean', 'msp_norm_running_var', 'dw_conv_weight', 'norm_1_weight', 'norm_1_bias', 'norm_1_running_mean', 'norm_1_running_var', 'se_conv_reduce_weight', 'se_conv_reduce_bias', 'se_conv_expand_weight', 'se_conv_expand_bias', 'proj_conv_weight', 'Y_msp_conv', 'Y_msp_norm', 'Y_dw_conv', 'Y_dw_norm', 'Y_dw_act', 'Y_mean', 'Y_reduce', 'Y_relu', 'Y_expand', 'Y_sigmoid', 'Y_se' and 'Y_proj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage0'.
Command         create_rtl_model done; 1.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.42 seconds; current allocated memory: 1.008 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_stage0 -istop -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/vhdl/kernel_stage0 
Execute         gen_rtl kernel_stage0 -istop -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/verilog/kernel_stage0 
Execute         syn_report -csynth -model kernel_stage0 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/kernel_stage0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel_stage0 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/kernel_stage0_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel_stage0 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.15 sec.
Execute         db_write -model kernel_stage0 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.adb 
Execute         db_write -model kernel_stage0 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_stage0 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0 
Execute         export_constraint_db -f -tool general -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.constraint.tcl 
Execute         syn_report -designview -model kernel_stage0 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.design.xml 
Command         syn_report done; 1.29 sec.
Execute         syn_report -csynthDesign -model kernel_stage0 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model kernel_stage0 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel_stage0 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks kernel_stage0 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain kernel_stage0 
INFO-FLOW: Model list for RTL component generation: DW_conv.1.2.3.12.1_Pipeline_In_Channel DW_conv.1.2.3.12.1 BatchNorm.4.5.6.7.11.13.1_Pipeline_VITIS_LOOP_16_4 BatchNorm.4.5.6.7.11.13.1 DW_conv.1.2.14.1 kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 Pointwise_conv.9.10.15.16.1 kernel_stage0_Pipeline_VITIS_LOOP_7_1 kernel_stage0_Pipeline_VITIS_LOOP_34_2 kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 kernel_stage0_Pipeline_Output_Channel kernel_stage0
INFO-FLOW: Handling components in module [DW_conv_1_2_3_12_1_Pipeline_In_Channel] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1_Pipeline_In_Channel.compgen.tcl 
INFO-FLOW: Found component kernel_stage0_mul_62s_17ns_62_1_1.
INFO-FLOW: Append model kernel_stage0_mul_62s_17ns_62_1_1
INFO-FLOW: Found component kernel_stage0_srem_32ns_3ns_3_36_1.
INFO-FLOW: Append model kernel_stage0_srem_32ns_3ns_3_36_1
INFO-FLOW: Handling components in module [DW_conv_1_2_3_12_1] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1.compgen.tcl 
INFO-FLOW: Handling components in module [BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4.compgen.tcl 
INFO-FLOW: Found component kernel_stage0_fsub_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model kernel_stage0_fsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component kernel_stage0_fptrunc_64ns_32_1_no_dsp_1.
INFO-FLOW: Append model kernel_stage0_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: Found component kernel_stage0_fpext_32ns_64_1_no_dsp_1.
INFO-FLOW: Append model kernel_stage0_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: Found component kernel_stage0_dmul_64ns_64ns_64_2_max_dsp_1.
INFO-FLOW: Append model kernel_stage0_dmul_64ns_64ns_64_2_max_dsp_1
INFO-FLOW: Found component kernel_stage0_ddiv_64ns_64ns_64_9_no_dsp_1.
INFO-FLOW: Append model kernel_stage0_ddiv_64ns_64ns_64_9_no_dsp_1
INFO-FLOW: Found component kernel_stage0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_stage0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [BatchNorm_4_5_6_7_11_13_1] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1.compgen.tcl 
INFO-FLOW: Found component kernel_stage0_dadd_64ns_64ns_64_2_full_dsp_1.
INFO-FLOW: Append model kernel_stage0_dadd_64ns_64ns_64_2_full_dsp_1
INFO-FLOW: Found component kernel_stage0_dsqrt_64ns_64ns_64_8_no_dsp_1.
INFO-FLOW: Append model kernel_stage0_dsqrt_64ns_64ns_64_8_no_dsp_1
INFO-FLOW: Handling components in module [DW_conv_1_2_14_1] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_14_1.compgen.tcl 
INFO-FLOW: Found component kernel_stage0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_stage0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4.compgen.tcl 
INFO-FLOW: Found component kernel_stage0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_stage0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Pointwise_conv_9_10_15_16_1] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv_9_10_15_16_1.compgen.tcl 
INFO-FLOW: Handling components in module [kernel_stage0_Pipeline_VITIS_LOOP_7_1] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_7_1.compgen.tcl 
INFO-FLOW: Found component kernel_stage0_fcmp_32ns_32ns_1_1_no_dsp_1.
INFO-FLOW: Append model kernel_stage0_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: Found component kernel_stage0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_stage0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_stage0_Pipeline_VITIS_LOOP_34_2] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_34_2.compgen.tcl 
INFO-FLOW: Found component kernel_stage0_dexp_64ns_64ns_64_6_full_dsp_1.
INFO-FLOW: Append model kernel_stage0_dexp_64ns_64ns_64_6_full_dsp_1
INFO-FLOW: Found component kernel_stage0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_stage0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.compgen.tcl 
INFO-FLOW: Found component kernel_stage0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_stage0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_stage0_Pipeline_Output_Channel] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_Output_Channel.compgen.tcl 
INFO-FLOW: Found component kernel_stage0_mac_muladd_5ns_14ns_15s_20_4_1.
INFO-FLOW: Append model kernel_stage0_mac_muladd_5ns_14ns_15s_20_4_1
INFO-FLOW: Found component kernel_stage0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_stage0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_stage0] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.compgen.tcl 
INFO-FLOW: Found component kernel_stage0_fdiv_32ns_32ns_32_5_no_dsp_1.
INFO-FLOW: Append model kernel_stage0_fdiv_32ns_32ns_32_5_no_dsp_1
INFO-FLOW: Found component kernel_stage0_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model kernel_stage0_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component kernel_stage0_fadd_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model kernel_stage0_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component kernel_stage0_gmem0_m_axi.
INFO-FLOW: Append model kernel_stage0_gmem0_m_axi
INFO-FLOW: Found component kernel_stage0_gmem_m_axi.
INFO-FLOW: Append model kernel_stage0_gmem_m_axi
INFO-FLOW: Found component kernel_stage0_gmem1_m_axi.
INFO-FLOW: Append model kernel_stage0_gmem1_m_axi
INFO-FLOW: Found component kernel_stage0_gmem2_m_axi.
INFO-FLOW: Append model kernel_stage0_gmem2_m_axi
INFO-FLOW: Found component kernel_stage0_gmem3_m_axi.
INFO-FLOW: Append model kernel_stage0_gmem3_m_axi
INFO-FLOW: Found component kernel_stage0_control_s_axi.
INFO-FLOW: Append model kernel_stage0_control_s_axi
INFO-FLOW: Append model DW_conv_1_2_3_12_1_Pipeline_In_Channel
INFO-FLOW: Append model DW_conv_1_2_3_12_1
INFO-FLOW: Append model BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4
INFO-FLOW: Append model BatchNorm_4_5_6_7_11_13_1
INFO-FLOW: Append model DW_conv_1_2_14_1
INFO-FLOW: Append model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4
INFO-FLOW: Append model Pointwise_conv_9_10_15_16_1
INFO-FLOW: Append model kernel_stage0_Pipeline_VITIS_LOOP_7_1
INFO-FLOW: Append model kernel_stage0_Pipeline_VITIS_LOOP_34_2
INFO-FLOW: Append model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4
INFO-FLOW: Append model kernel_stage0_Pipeline_Output_Channel
INFO-FLOW: Append model kernel_stage0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_stage0_mul_62s_17ns_62_1_1 kernel_stage0_srem_32ns_3ns_3_36_1 kernel_stage0_fsub_32ns_32ns_32_2_full_dsp_1 kernel_stage0_fptrunc_64ns_32_1_no_dsp_1 kernel_stage0_fpext_32ns_64_1_no_dsp_1 kernel_stage0_dmul_64ns_64ns_64_2_max_dsp_1 kernel_stage0_ddiv_64ns_64ns_64_9_no_dsp_1 kernel_stage0_flow_control_loop_pipe_sequential_init kernel_stage0_dadd_64ns_64ns_64_2_full_dsp_1 kernel_stage0_dsqrt_64ns_64ns_64_8_no_dsp_1 kernel_stage0_flow_control_loop_pipe_sequential_init kernel_stage0_flow_control_loop_pipe_sequential_init kernel_stage0_fcmp_32ns_32ns_1_1_no_dsp_1 kernel_stage0_flow_control_loop_pipe_sequential_init kernel_stage0_dexp_64ns_64ns_64_6_full_dsp_1 kernel_stage0_flow_control_loop_pipe_sequential_init kernel_stage0_flow_control_loop_pipe_sequential_init kernel_stage0_mac_muladd_5ns_14ns_15s_20_4_1 kernel_stage0_flow_control_loop_pipe_sequential_init kernel_stage0_fdiv_32ns_32ns_32_5_no_dsp_1 kernel_stage0_fmul_32ns_32ns_32_2_max_dsp_1 kernel_stage0_fadd_32ns_32ns_32_2_full_dsp_1 kernel_stage0_gmem0_m_axi kernel_stage0_gmem_m_axi kernel_stage0_gmem1_m_axi kernel_stage0_gmem2_m_axi kernel_stage0_gmem3_m_axi kernel_stage0_control_s_axi DW_conv_1_2_3_12_1_Pipeline_In_Channel DW_conv_1_2_3_12_1 BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4 BatchNorm_4_5_6_7_11_13_1 DW_conv_1_2_14_1 kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 Pointwise_conv_9_10_15_16_1 kernel_stage0_Pipeline_VITIS_LOOP_7_1 kernel_stage0_Pipeline_VITIS_LOOP_34_2 kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 kernel_stage0_Pipeline_Output_Channel kernel_stage0
INFO-FLOW: Generating /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_stage0_mul_62s_17ns_62_1_1
INFO-FLOW: To file: write model kernel_stage0_srem_32ns_3ns_3_36_1
INFO-FLOW: To file: write model kernel_stage0_fsub_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model kernel_stage0_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: To file: write model kernel_stage0_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: To file: write model kernel_stage0_dmul_64ns_64ns_64_2_max_dsp_1
INFO-FLOW: To file: write model kernel_stage0_ddiv_64ns_64ns_64_9_no_dsp_1
INFO-FLOW: To file: write model kernel_stage0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_stage0_dadd_64ns_64ns_64_2_full_dsp_1
INFO-FLOW: To file: write model kernel_stage0_dsqrt_64ns_64ns_64_8_no_dsp_1
INFO-FLOW: To file: write model kernel_stage0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_stage0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_stage0_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: To file: write model kernel_stage0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_stage0_dexp_64ns_64ns_64_6_full_dsp_1
INFO-FLOW: To file: write model kernel_stage0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_stage0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_stage0_mac_muladd_5ns_14ns_15s_20_4_1
INFO-FLOW: To file: write model kernel_stage0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_stage0_fdiv_32ns_32ns_32_5_no_dsp_1
INFO-FLOW: To file: write model kernel_stage0_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model kernel_stage0_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model kernel_stage0_gmem0_m_axi
INFO-FLOW: To file: write model kernel_stage0_gmem_m_axi
INFO-FLOW: To file: write model kernel_stage0_gmem1_m_axi
INFO-FLOW: To file: write model kernel_stage0_gmem2_m_axi
INFO-FLOW: To file: write model kernel_stage0_gmem3_m_axi
INFO-FLOW: To file: write model kernel_stage0_control_s_axi
INFO-FLOW: To file: write model DW_conv_1_2_3_12_1_Pipeline_In_Channel
INFO-FLOW: To file: write model DW_conv_1_2_3_12_1
INFO-FLOW: To file: write model BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4
INFO-FLOW: To file: write model BatchNorm_4_5_6_7_11_13_1
INFO-FLOW: To file: write model DW_conv_1_2_14_1
INFO-FLOW: To file: write model kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4
INFO-FLOW: To file: write model Pointwise_conv_9_10_15_16_1
INFO-FLOW: To file: write model kernel_stage0_Pipeline_VITIS_LOOP_7_1
INFO-FLOW: To file: write model kernel_stage0_Pipeline_VITIS_LOOP_34_2
INFO-FLOW: To file: write model kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4
INFO-FLOW: To file: write model kernel_stage0_Pipeline_Output_Channel
INFO-FLOW: To file: write model kernel_stage0
INFO-FLOW: Generating /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/global.setting.tcl
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=15.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/vhdl' dstVlogDir='/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/vlog' tclDir='/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db' modelList='kernel_stage0_mul_62s_17ns_62_1_1
kernel_stage0_srem_32ns_3ns_3_36_1
kernel_stage0_fsub_32ns_32ns_32_2_full_dsp_1
kernel_stage0_fptrunc_64ns_32_1_no_dsp_1
kernel_stage0_fpext_32ns_64_1_no_dsp_1
kernel_stage0_dmul_64ns_64ns_64_2_max_dsp_1
kernel_stage0_ddiv_64ns_64ns_64_9_no_dsp_1
kernel_stage0_flow_control_loop_pipe_sequential_init
kernel_stage0_dadd_64ns_64ns_64_2_full_dsp_1
kernel_stage0_dsqrt_64ns_64ns_64_8_no_dsp_1
kernel_stage0_flow_control_loop_pipe_sequential_init
kernel_stage0_flow_control_loop_pipe_sequential_init
kernel_stage0_fcmp_32ns_32ns_1_1_no_dsp_1
kernel_stage0_flow_control_loop_pipe_sequential_init
kernel_stage0_dexp_64ns_64ns_64_6_full_dsp_1
kernel_stage0_flow_control_loop_pipe_sequential_init
kernel_stage0_flow_control_loop_pipe_sequential_init
kernel_stage0_mac_muladd_5ns_14ns_15s_20_4_1
kernel_stage0_flow_control_loop_pipe_sequential_init
kernel_stage0_fdiv_32ns_32ns_32_5_no_dsp_1
kernel_stage0_fmul_32ns_32ns_32_2_max_dsp_1
kernel_stage0_fadd_32ns_32ns_32_2_full_dsp_1
kernel_stage0_gmem0_m_axi
kernel_stage0_gmem_m_axi
kernel_stage0_gmem1_m_axi
kernel_stage0_gmem2_m_axi
kernel_stage0_gmem3_m_axi
kernel_stage0_control_s_axi
DW_conv_1_2_3_12_1_Pipeline_In_Channel
DW_conv_1_2_3_12_1
BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4
BatchNorm_4_5_6_7_11_13_1
DW_conv_1_2_14_1
kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4
Pointwise_conv_9_10_15_16_1
kernel_stage0_Pipeline_VITIS_LOOP_7_1
kernel_stage0_Pipeline_VITIS_LOOP_34_2
kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4
kernel_stage0_Pipeline_Output_Channel
kernel_stage0
' expOnly='0'
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1_Pipeline_In_Channel.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_14_1.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv_9_10_15_16_1.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_7_1.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_34_2.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_Output_Channel.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.5 seconds; current allocated memory: 1.008 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_stage0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_stage0_mul_62s_17ns_62_1_1
kernel_stage0_srem_32ns_3ns_3_36_1
kernel_stage0_fsub_32ns_32ns_32_2_full_dsp_1
kernel_stage0_fptrunc_64ns_32_1_no_dsp_1
kernel_stage0_fpext_32ns_64_1_no_dsp_1
kernel_stage0_dmul_64ns_64ns_64_2_max_dsp_1
kernel_stage0_ddiv_64ns_64ns_64_9_no_dsp_1
kernel_stage0_flow_control_loop_pipe_sequential_init
kernel_stage0_dadd_64ns_64ns_64_2_full_dsp_1
kernel_stage0_dsqrt_64ns_64ns_64_8_no_dsp_1
kernel_stage0_flow_control_loop_pipe_sequential_init
kernel_stage0_flow_control_loop_pipe_sequential_init
kernel_stage0_fcmp_32ns_32ns_1_1_no_dsp_1
kernel_stage0_flow_control_loop_pipe_sequential_init
kernel_stage0_dexp_64ns_64ns_64_6_full_dsp_1
kernel_stage0_flow_control_loop_pipe_sequential_init
kernel_stage0_flow_control_loop_pipe_sequential_init
kernel_stage0_mac_muladd_5ns_14ns_15s_20_4_1
kernel_stage0_flow_control_loop_pipe_sequential_init
kernel_stage0_fdiv_32ns_32ns_32_5_no_dsp_1
kernel_stage0_fmul_32ns_32ns_32_2_max_dsp_1
kernel_stage0_fadd_32ns_32ns_32_2_full_dsp_1
kernel_stage0_gmem0_m_axi
kernel_stage0_gmem_m_axi
kernel_stage0_gmem1_m_axi
kernel_stage0_gmem2_m_axi
kernel_stage0_gmem3_m_axi
kernel_stage0_control_s_axi
DW_conv_1_2_3_12_1_Pipeline_In_Channel
DW_conv_1_2_3_12_1
BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4
BatchNorm_4_5_6_7_11_13_1
DW_conv_1_2_14_1
kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4
Pointwise_conv_9_10_15_16_1
kernel_stage0_Pipeline_VITIS_LOOP_7_1
kernel_stage0_Pipeline_VITIS_LOOP_34_2
kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4
kernel_stage0_Pipeline_Output_Channel
kernel_stage0
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.compgen.dataonly.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.compgen.dataonly.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.rtl_wrap.cfg.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1_Pipeline_In_Channel.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_3_12_1.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/BatchNorm_4_5_6_7_11_13_1.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/DW_conv_1_2_14_1.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/Pointwise_conv_9_10_15_16_1.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_7_1.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_34_2.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0_Pipeline_Output_Channel.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/kernel_stage0.constraint.tcl 
Execute         sc_get_clocks kernel_stage0 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/impl/misc/kernel_stage0_dadd_64ns_64ns_64_2_full_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/impl/misc/kernel_stage0_ddiv_64ns_64ns_64_9_no_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/impl/misc/kernel_stage0_dexp_64ns_64ns_64_6_full_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/impl/misc/kernel_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/impl/misc/kernel_stage0_dsqrt_64ns_64ns_64_8_no_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/impl/misc/kernel_stage0_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/impl/misc/kernel_stage0_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/impl/misc/kernel_stage0_fdiv_32ns_32ns_32_5_no_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/impl/misc/kernel_stage0_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/impl/misc/kernel_stage0_fpext_32ns_64_1_no_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/impl/misc/kernel_stage0_fptrunc_64ns_32_1_no_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_stage0/vitis_hls_stage0/proj_stage0_kernel/solution1/impl/misc/kernel_stage0_fsub_32ns_32ns_32_2_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE kernel_stage0 LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE kernel_stage0 LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE kernel_stage0 LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE kernel_stage0 LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE kernel_stage0 LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} MODULE kernel_stage0 LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST kernel_stage0 MODULE2INSTS {kernel_stage0 kernel_stage0 DW_conv_1_2_3_12_1 grp_DW_conv_1_2_3_12_1_fu_468 DW_conv_1_2_3_12_1_Pipeline_In_Channel grp_DW_conv_1_2_3_12_1_Pipeline_In_Channel_fu_332 BatchNorm_4_5_6_7_11_13_1 grp_BatchNorm_4_5_6_7_11_13_1_fu_486 BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4 grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212 DW_conv_1_2_14_1 grp_DW_conv_1_2_14_1_fu_504 kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517 Pointwise_conv_9_10_15_16_1 grp_Pointwise_conv_9_10_15_16_1_fu_525 kernel_stage0_Pipeline_VITIS_LOOP_7_1 grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541 kernel_stage0_Pipeline_VITIS_LOOP_34_2 grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551 kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561 kernel_stage0_Pipeline_Output_Channel grp_kernel_stage0_Pipeline_Output_Channel_fu_572} INST2MODULE {kernel_stage0 kernel_stage0 grp_DW_conv_1_2_3_12_1_fu_468 DW_conv_1_2_3_12_1 grp_DW_conv_1_2_3_12_1_Pipeline_In_Channel_fu_332 DW_conv_1_2_3_12_1_Pipeline_In_Channel grp_BatchNorm_4_5_6_7_11_13_1_fu_486 BatchNorm_4_5_6_7_11_13_1 grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212 BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4 grp_DW_conv_1_2_14_1_fu_504 DW_conv_1_2_14_1 grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517 kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 grp_Pointwise_conv_9_10_15_16_1_fu_525 Pointwise_conv_9_10_15_16_1 grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541 kernel_stage0_Pipeline_VITIS_LOOP_7_1 grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551 kernel_stage0_Pipeline_VITIS_LOOP_34_2 grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561 kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 grp_kernel_stage0_Pipeline_Output_Channel_fu_572 kernel_stage0_Pipeline_Output_Channel} INSTDATA {kernel_stage0 {DEPTH 1 CHILDREN {grp_DW_conv_1_2_3_12_1_fu_468 grp_BatchNorm_4_5_6_7_11_13_1_fu_486 grp_DW_conv_1_2_14_1_fu_504 grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517 grp_Pointwise_conv_9_10_15_16_1_fu_525 grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541 grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551 grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561 grp_kernel_stage0_Pipeline_Output_Channel_fu_572}} grp_DW_conv_1_2_3_12_1_fu_468 {DEPTH 2 CHILDREN grp_DW_conv_1_2_3_12_1_Pipeline_In_Channel_fu_332} grp_DW_conv_1_2_3_12_1_Pipeline_In_Channel_fu_332 {DEPTH 3 CHILDREN {}} grp_BatchNorm_4_5_6_7_11_13_1_fu_486 {DEPTH 2 CHILDREN grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212} grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212 {DEPTH 3 CHILDREN {}} grp_DW_conv_1_2_14_1_fu_504 {DEPTH 2 CHILDREN {}} grp_kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4_fu_517 {DEPTH 2 CHILDREN {}} grp_Pointwise_conv_9_10_15_16_1_fu_525 {DEPTH 2 CHILDREN {}} grp_kernel_stage0_Pipeline_VITIS_LOOP_7_1_fu_541 {DEPTH 2 CHILDREN {}} grp_kernel_stage0_Pipeline_VITIS_LOOP_34_2_fu_551 {DEPTH 2 CHILDREN {}} grp_kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_561 {DEPTH 2 CHILDREN {}} grp_kernel_stage0_Pipeline_Output_Channel_fu_572 {DEPTH 2 CHILDREN {}}} MODULEDATA {DW_conv_1_2_3_12_1_Pipeline_In_Channel {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_246_p2 SOURCE DW_conv.cpp:65 VARIABLE add_ln65 LOOP In_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_62s_17ns_62_1_1_U3 SOURCE DW_conv.cpp:62 VARIABLE mul_ln62 LOOP In_Channel BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_3_fu_262_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_3 LOOP In_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_291_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64 LOOP In_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_335_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_1 LOOP In_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_384_p2 SOURCE DW_conv.cpp:66 VARIABLE add_ln66 LOOP In_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_370_p0 SOURCE DW_conv.cpp:66 VARIABLE add_ln66_1 LOOP In_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 0 URAM 0}} DW_conv_1_2_3_12_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_443_p2 SOURCE DW_conv.cpp:37 VARIABLE empty LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_473_p2 SOURCE {} VARIABLE tmp LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_164_fu_483_p2 SOURCE DW_conv.cpp:40 VARIABLE empty_164 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_165_fu_501_p2 SOURCE DW_conv.cpp:44 VARIABLE empty_165 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_166_fu_527_p2 SOURCE DW_conv.cpp:40 VARIABLE empty_166 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_539_p2 SOURCE DW_conv.cpp:37 VARIABLE add_ln37 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_565_p2 SOURCE DW_conv.cpp:37 VARIABLE add_ln37_1 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid174_fu_595_p2 SOURCE DW_conv.cpp:37 VARIABLE p_mid174 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid196_fu_645_p2 SOURCE DW_conv.cpp:40 VARIABLE p_mid196 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1116_fu_679_p2 SOURCE DW_conv.cpp:40 VARIABLE p_mid1116 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_731_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid134_fu_791_p2 SOURCE DW_conv.cpp:37 VARIABLE p_mid134 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid154_fu_833_p2 SOURCE DW_conv.cpp:37 VARIABLE p_mid154 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_865_p2 SOURCE DW_conv.cpp:44 VARIABLE add_ln44 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_899_p2 SOURCE DW_conv.cpp:40 VARIABLE p_mid1 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid113_fu_925_p2 SOURCE DW_conv.cpp:44 VARIABLE p_mid113 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid115_fu_963_p2 SOURCE DW_conv.cpp:40 VARIABLE p_mid115 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_989_p2 SOURCE DW_conv.cpp:52 VARIABLE add_ln52_1 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_999_p2 SOURCE DW_conv.cpp:52 VARIABLE add_ln52 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_1029_p2 SOURCE DW_conv.cpp:62 VARIABLE add_ln62 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_1040_p2 SOURCE DW_conv.cpp:55 VARIABLE add_ln55 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_1046_p2 SOURCE DW_conv.cpp:55 VARIABLE add_ln55_1 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_1058_p2 SOURCE DW_conv.cpp:71 VARIABLE add_ln71 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME in_ch_fu_1084_p2 SOURCE DW_conv.cpp:60 VARIABLE in_ch LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_168_fu_1106_p2 SOURCE DW_conv.cpp:57 VARIABLE empty_168 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_1231_p2 SOURCE DW_conv.cpp:70 VARIABLE add_ln70 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_1287_p2 SOURCE DW_conv.cpp:71 VARIABLE add_ln71_1 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_1306_p2 SOURCE DW_conv.cpp:72 VARIABLE add_ln72 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_1132_p2 SOURCE DW_conv.cpp:47 VARIABLE add_ln47 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_1137_p2 SOURCE DW_conv.cpp:44 VARIABLE add_ln44_1 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_1150_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_1 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 0 URAM 0}} BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_206_p2 SOURCE BatchNorm.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_16_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_2_full_dsp_1_U26 SOURCE BatchNorm.cpp:17 VARIABLE sub LOOP VITIS_LOOP_16_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_9_no_dsp_1_U31 SOURCE BatchNorm.cpp:17 VARIABLE div LOOP VITIS_LOOP_16_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U30 SOURCE BatchNorm.cpp:17 VARIABLE mul LOOP VITIS_LOOP_16_4 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 DISPNAME {bind_op dmul}}} AREA {DSP 10 BRAM 0 URAM 0}} BatchNorm_4_5_6_7_11_13_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_327_p2 SOURCE BatchNorm.cpp:6 VARIABLE empty LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_175_fu_332_p2 SOURCE BatchNorm.cpp:6 VARIABLE empty_175 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_176_fu_337_p2 SOURCE BatchNorm.cpp:6 VARIABLE empty_176 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_177_fu_342_p2 SOURCE BatchNorm.cpp:6 VARIABLE empty_177 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3_fu_371_p2 SOURCE {} VARIABLE tmp3 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_423_p2 SOURCE BatchNorm.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_503_p2 SOURCE BatchNorm.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid118_fu_535_p2 SOURCE BatchNorm.cpp:14 VARIABLE p_mid118 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid120_fu_540_p2 SOURCE BatchNorm.cpp:14 VARIABLE p_mid120 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid122_fu_545_p2 SOURCE BatchNorm.cpp:14 VARIABLE p_mid122 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid124_fu_550_p2 SOURCE BatchNorm.cpp:14 VARIABLE p_mid124 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3_mid1_fu_579_p2 SOURCE BatchNorm.cpp:14 VARIABLE tmp3_mid1 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U47 SOURCE BatchNorm.cpp:14 VARIABLE add_mid2 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_179_fu_717_p2 SOURCE BatchNorm.cpp:14 VARIABLE empty_179 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_180_fu_743_p2 SOURCE BatchNorm.cpp:14 VARIABLE empty_180 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_181_fu_761_p2 SOURCE BatchNorm.cpp:14 VARIABLE empty_181 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_182_fu_766_p2 SOURCE BatchNorm.cpp:14 VARIABLE empty_182 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_8_no_dsp_1_U48 SOURCE BatchNorm.cpp:17 VARIABLE tmp LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_791_p2 SOURCE BatchNorm.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_1_fu_797_p2 SOURCE BatchNorm.cpp:14 VARIABLE add_ln14_1 LOOP VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 13 BRAM 0 URAM 0}} DW_conv_1_2_14_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln57_fu_1477_p2 SOURCE DW_conv.cpp:57 VARIABLE sub_ln57 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_29_0_fu_1487_p2 SOURCE DW_conv.cpp:57 VARIABLE add_ln57_29_0 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_1497_p2 SOURCE {} VARIABLE tmp LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1507_p2 SOURCE DW_conv.cpp:37 VARIABLE empty LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_fu_1531_p2 SOURCE DW_conv.cpp:63 VARIABLE sub_ln63 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_170_fu_1557_p2 SOURCE DW_conv.cpp:37 VARIABLE empty_170 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_1569_p2 SOURCE DW_conv.cpp:37 VARIABLE add_ln37 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_2_fu_1598_p2 SOURCE DW_conv.cpp:37 VARIABLE add_ln37_2 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln57_1_fu_1644_p2 SOURCE DW_conv.cpp:57 VARIABLE sub_ln57_1 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid11525_fu_1666_p2 SOURCE DW_conv.cpp:37 VARIABLE p_mid11525 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid11551_fu_1714_p2 SOURCE DW_conv.cpp:37 VARIABLE p_mid11551 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_1758_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_29_0_mid1_fu_1794_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln57_29_0_mid1 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_2_fu_1820_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_2 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_3_fu_3829_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_3 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_4_fu_3846_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_4 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_5_fu_4519_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_5 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_6_fu_4537_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_6 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_7_fu_4571_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_7 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_8_fu_4588_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_8 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_9_fu_4622_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_9 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_10_fu_4639_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_10 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_11_fu_4676_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_11 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_12_fu_4694_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_12 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_13_fu_4728_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_13 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_14_fu_4745_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_14 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_15_fu_4779_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_15 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_16_fu_4796_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_16 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_17_fu_4830_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_17 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_18_fu_4847_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_18 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_19_fu_4881_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_19 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_20_fu_4898_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_20 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_21_fu_4935_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_21 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_22_fu_4953_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_22 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_23_fu_4987_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_23 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_24_fu_5004_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_24 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_25_fu_5038_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_25 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_26_fu_5055_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_26 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_27_fu_5089_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_27 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_28_fu_5106_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_28 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_29_fu_5140_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_29 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_30_fu_5157_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_30 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_31_fu_5191_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_31 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_32_fu_5208_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_32 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_33_fu_5242_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_33 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_34_fu_5259_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_34 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_35_fu_5293_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_35 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_36_fu_5314_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_36 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_37_fu_5348_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_37 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_38_fu_5369_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_38 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_39_fu_5403_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_39 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_40_fu_5424_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_40 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_41_fu_5461_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_41 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_42_fu_5479_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_42 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_43_fu_5513_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_43 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_44_fu_5530_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_44 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_45_fu_5564_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_45 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_46_fu_5581_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_46 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_47_fu_5615_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_47 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_48_fu_5632_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_48 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid11067_fu_1839_p2 SOURCE DW_conv.cpp:37 VARIABLE p_mid11067 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid11093_fu_1895_p2 SOURCE DW_conv.cpp:37 VARIABLE p_mid11093 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_1927_p2 SOURCE DW_conv.cpp:44 VARIABLE add_ln44 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_1961_p2 SOURCE DW_conv.cpp:40 VARIABLE p_mid1 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln63_1_fu_2001_p2 SOURCE DW_conv.cpp:63 VARIABLE sub_ln63_1 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1858_fu_2035_p2 SOURCE DW_conv.cpp:40 VARIABLE p_mid1858 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_2057_p2 SOURCE DW_conv.cpp:51 VARIABLE add_ln51 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_2067_p2 SOURCE DW_conv.cpp:51 VARIABLE add_ln51_1 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_2119_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_24_fu_2137_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_24 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_25_fu_2162_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_25 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_26_fu_2180_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_26 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_27_fu_2280_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_27 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_2297_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_1 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_28_fu_2322_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_28 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_29_fu_2339_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_29 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_30_fu_2367_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_30 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_31_fu_2385_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_31 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_32_fu_2410_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_32 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_33_fu_2427_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_33 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_34_fu_2455_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_34 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_3_fu_2472_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_3 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_35_fu_2497_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_35 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_36_fu_2515_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_36 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_37_fu_2540_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_37 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_4_fu_2557_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_4 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_38_fu_2582_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_38 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_39_fu_2599_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_39 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_40_fu_2627_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_40 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_5_fu_2645_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_5 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_41_fu_2670_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_41 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_42_fu_2687_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_42 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_43_fu_2715_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_43 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_6_fu_2732_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_6 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_44_fu_2757_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_44 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_45_fu_2775_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_45 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_46_fu_2800_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_46 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_7_fu_2817_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_7 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_47_fu_2842_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_47 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_48_fu_2859_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_48 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_49_fu_2884_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_49 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_8_fu_2901_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_8 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_50_fu_2926_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_50 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_51_fu_2943_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_51 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_52_fu_2976_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_52 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_9_fu_2997_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_9 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_53_fu_3022_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_53 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_54_fu_3039_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_54 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_55_fu_3075_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_55 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_10_fu_3093_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_10 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_56_fu_3118_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_56 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_57_fu_3135_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_57 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_58_fu_3172_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_58 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_11_fu_3189_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_11 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_59_fu_3214_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_59 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_60_fu_3231_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_60 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_61_fu_3264_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_61 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_12_fu_3281_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_12 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_62_fu_3306_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_62 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_63_fu_3323_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_63 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_64_fu_3361_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_64 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_13_fu_3378_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_13 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_65_fu_3403_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_65 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_66_fu_3424_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_66 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_67_fu_3460_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_67 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_14_fu_3477_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_14 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_68_fu_3502_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_68 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_69_fu_3520_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_69 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_70_fu_3553_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_70 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_15_fu_3570_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_15 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_71_fu_3595_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_71 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_72_fu_3612_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_72 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_73_fu_3645_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_73 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_16_fu_3666_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_16 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_74_fu_3691_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_74 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_75_fu_3708_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_75 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_76_fu_3741_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_76 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_17_fu_3762_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_17 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_77_fu_3787_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_77 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_78_fu_3804_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_78 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_79_fu_3879_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_79 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_18_fu_3900_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_18 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_80_fu_3925_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_80 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_81_fu_3942_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_81 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_82_fu_3975_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_82 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_19_fu_3996_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_19 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_83_fu_4021_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_83 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_84_fu_4038_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_84 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_85_fu_4074_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_85 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_20_fu_4092_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_20 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_86_fu_4117_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_86 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_87_fu_4134_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_87 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_88_fu_4167_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_88 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_21_fu_4184_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_21 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_89_fu_4209_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_89 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_90_fu_4226_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_90 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_91_fu_4259_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_91 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_22_fu_4276_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_22 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_92_fu_4301_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_92 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_93_fu_4318_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_93 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_94_fu_4351_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_94 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_23_fu_4368_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_23 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_95_fu_4393_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_95 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_96_fu_4410_p2 SOURCE DW_conv.cpp:64 VARIABLE add_ln64_96 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_2211_p2 SOURCE DW_conv.cpp:47 VARIABLE add_ln47 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_2_fu_2217_p2 SOURCE DW_conv.cpp:44 VARIABLE add_ln44_2 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_49_fu_2231_p2 SOURCE DW_conv.cpp:40 VARIABLE add_ln40_49 LOOP Out_Row_Kernel_Row_Kernel_Col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_109_p2 SOURCE kernel_stage0.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_3_VITIS_LOOP_18_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Pointwise_conv_9_10_15_16_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_625_p2 SOURCE Pointwise_conv.cpp:25 VARIABLE add_ln25 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_162_fu_655_p2 SOURCE Pointwise_conv.cpp:25 VARIABLE empty_162 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_665_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_2_fu_685_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_2 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_1 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_1 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_3_fu_700_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_3 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_2 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_2 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_4_fu_715_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_4 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_3 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_3 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_5_fu_730_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_5 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_4 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_4 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_6_fu_745_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_6 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_5 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_5 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_7_fu_760_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_7 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_6 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_6 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_8_fu_775_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_8 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_7 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_7 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_9_fu_790_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_9 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_8 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_8 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_10_fu_814_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_10 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_9 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_9 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_11_fu_838_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_11 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_s LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_s LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_12_fu_866_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_12 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_10 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_10 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_13_fu_890_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_13 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_11 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_11 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_14_fu_914_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_14 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_12 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_12 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_15_fu_938_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_15 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_13 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_13 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_16_fu_962_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_16 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_14 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_14 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_17_fu_986_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_17 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_15 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_15 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_18_fu_1010_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_18 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_16 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_16 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_19_fu_1034_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_19 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_17 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_17 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_20_fu_1058_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_20 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_18 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_18 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_21_fu_1082_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_21 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_19 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_19 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_22_fu_1106_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_22 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_20 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_20 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_23_fu_1130_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_23 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_21 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_21 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_24_fu_1145_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_24 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U73 SOURCE Pointwise_conv.cpp:30 VARIABLE mul_22 LOOP Output_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:30 VARIABLE add1_22 LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_1181_p2 SOURCE Pointwise_conv.cpp:33 VARIABLE add_ln33 LOOP Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U72 SOURCE Pointwise_conv.cpp:33 VARIABLE add LOOP Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} kernel_stage0_Pipeline_VITIS_LOOP_7_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_171_p2 SOURCE ReLU.cpp:8 VARIABLE add_ln8 LOOP VITIS_LOOP_7_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_1_fu_197_p2 SOURCE ReLU.cpp:8 VARIABLE add_ln8_1 LOOP VITIS_LOOP_7_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_fu_223_p2 SOURCE ReLU.cpp:7 VARIABLE add_ln7 LOOP VITIS_LOOP_7_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_stage0_Pipeline_VITIS_LOOP_34_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_136_p2 SOURCE kernel_stage0.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE dexp PRAGMA {} RTLNAME dexp_64ns_64ns_64_6_full_dsp_1_U91 SOURCE kernel_stage0.cpp:39 VARIABLE tmp LOOP VITIS_LOOP_34_2 BUNDLEDNAME {} DSP 26 BRAM 0 URAM 0 DISPNAME {bind_op dexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_2_full_dsp_1_U89 SOURCE kernel_stage0.cpp:39 VARIABLE add33_i LOOP VITIS_LOOP_34_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_9_no_dsp_1_U90 SOURCE kernel_stage0.cpp:39 VARIABLE div_i1 LOOP VITIS_LOOP_34_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}}} AREA {DSP 29 BRAM 0 URAM 0}} kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_127_p2 SOURCE kernel_stage0.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_56_3_VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_stage0_Pipeline_Output_Channel {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_656_p2 SOURCE Pointwise_conv.cpp:19 VARIABLE empty LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_666_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_678_p2 SOURCE Pointwise_conv.cpp:19 VARIABLE add_ln19 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_1_fu_710_p2 SOURCE Pointwise_conv.cpp:19 VARIABLE add_ln19_1 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1_fu_740_p2 SOURCE Pointwise_conv.cpp:19 VARIABLE p_mid1 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_788_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_826_p2 SOURCE Pointwise_conv.cpp:30 VARIABLE add_ln30_1 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_1_fu_852_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_1 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_2_fu_935_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_2 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_3_fu_952_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_3 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_4_fu_983_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_4 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_5_fu_1001_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_5 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_6_fu_1029_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_6 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_7_fu_1046_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_7 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_8_fu_1113_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_8 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_9_fu_1130_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_9 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_10_fu_1158_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_10 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_11_fu_1176_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_11 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_12_fu_1201_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_12 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_13_fu_1218_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_13 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_14_fu_1243_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_14 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_15_fu_1260_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_15 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_16_fu_1285_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_16 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_17_fu_1302_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_17 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_18_fu_1327_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_18 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_19_fu_1344_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_19 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_20_fu_1381_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_20 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_21_fu_1399_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_21 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_22_fu_1433_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_22 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_23_fu_1450_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_23 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_24_fu_1484_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_24 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_25_fu_1501_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_25 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_26_fu_1539_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_26 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_27_fu_1556_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_27 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_28_fu_1590_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_28 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_29_fu_1607_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_29 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_30_fu_1641_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_30 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_31_fu_1658_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_31 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_32_fu_1692_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_32 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_33_fu_1709_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_33 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_34_fu_1743_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_34 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_35_fu_1764_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_35 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_36_fu_1798_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_36 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_37_fu_1819_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_37 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_38_fu_1853_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_38 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_39_fu_1874_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_39 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_40_fu_1911_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_40 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_41_fu_1929_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_41 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_42_fu_1963_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_42 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_43_fu_1980_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_43 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_44_fu_2014_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_44 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_45_fu_2031_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_45 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_46_fu_2050_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_46 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_47_fu_2067_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_47 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_14ns_15s_20_4_1_U105 SOURCE Pointwise_conv.cpp:22 VARIABLE empty_59 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_14ns_15s_20_4_1_U105 SOURCE Pointwise_conv.cpp:19 VARIABLE tmp1 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_60_fu_1065_p2 SOURCE Pointwise_conv.cpp:19 VARIABLE empty_60 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_1082_p2 SOURCE Pointwise_conv.cpp:19 VARIABLE empty_61 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_884_p2 SOURCE Pointwise_conv.cpp:25 VARIABLE add_ln25 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_48_fu_890_p2 SOURCE Pointwise_conv.cpp:22 VARIABLE add_ln22_48 LOOP Out_Row_Out_Column_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} kernel_stage0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_644_p2 SOURCE kernel_stage0.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_5_no_dsp_1_U113 SOURCE kernel_stage0.cpp:22 VARIABLE div_i LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_735_p2 SOURCE kernel_stage0.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_54_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 57 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.14 seconds; current allocated memory: 1.008 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_stage0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_stage0.
Execute         syn_report -model kernel_stage0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
Command       autosyn done; 36.94 sec.
Command     csynth_design done; 149.61 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 130.19 seconds. CPU system time: 7.56 seconds. Elapsed time: 149.61 seconds; current allocated memory: 256.000 MB.
Execute     cleanup_all 
