
#ifndef __HDMIREG__H
#define __HDMIREG__H

// HDMI MAC
// HDMI Register Address
//
#define TMDS_MSR0                                                     0x1800f000
#define TMDS_MSR0_reg_addr                                            "0xb800f000"
#define TMDS_MSR0_reg                                                 0xb800f000
#define TMDS_MSR0_inst_addr                                           "0x0000"
#define TMDS_MSR0_inst                                                0x0000
#define TMDS_MSR0_tmm_shift                                           (7)
#define TMDS_MSR0_mt_shift                                            (4)
#define TMDS_MSR0_ncp_shift                                           (0)
#define TMDS_MSR0_tmm_mask                                            (0x00000080)
#define TMDS_MSR0_mt_mask                                             (0x00000070)
#define TMDS_MSR0_ncp_mask                                            (0x0000000F)
#define TMDS_MSR0_tmm(data)                                           (0x00000080&((data)<<7))
#define TMDS_MSR0_mt(data)                                            (0x00000070&((data)<<4))
#define TMDS_MSR0_ncp(data)                                           (0x0000000F&(data))
#define TMDS_MSR0_get_tmm(data)                                       ((0x00000080&(data))>>7)
#define TMDS_MSR0_get_mt(data)                                        ((0x00000070&(data))>>4)
#define TMDS_MSR0_get_ncp(data)                                       (0x0000000F&(data))


#define TMDS_MSR1                                                     0x1800f004
#define TMDS_MSR1_reg_addr                                            "0xb800f004"
#define TMDS_MSR1_reg                                                 0xb800f004
#define TMDS_MSR1_inst_addr                                           "0x0001"
#define TMDS_MSR1_inst                                                0x0001
#define TMDS_MSR1_tms_shift                                           (12)
#define TMDS_MSR1_mrs_shift                                           (10)
#define TMDS_MSR1_ms_shift                                            (8)
#define TMDS_MSR1_ctc_shift                                           (7)
#define TMDS_MSR1_vmr_shift                                           (0)
#define TMDS_MSR1_tms_mask                                            (0x00001000)
#define TMDS_MSR1_mrs_mask                                            (0x00000C00)
#define TMDS_MSR1_ms_mask                                             (0x00000300)
#define TMDS_MSR1_ctc_mask                                            (0x00000080)
#define TMDS_MSR1_vmr_mask                                            (0x0000007F)
#define TMDS_MSR1_tms(data)                                           (0x00001000&((data)<<12))
#define TMDS_MSR1_mrs(data)                                           (0x00000C00&((data)<<10))
#define TMDS_MSR1_ms(data)                                            (0x00000300&((data)<<8))
#define TMDS_MSR1_ctc(data)                                           (0x00000080&((data)<<7))
#define TMDS_MSR1_vmr(data)                                           (0x0000007F&(data))
#define TMDS_MSR1_get_tms(data)                                       ((0x00001000&(data))>>12)
#define TMDS_MSR1_get_mrs(data)                                       ((0x00000C00&(data))>>10)
#define TMDS_MSR1_get_ms(data)                                        ((0x00000300&(data))>>8)
#define TMDS_MSR1_get_ctc(data)                                       ((0x00000080&(data))>>7)
#define TMDS_MSR1_get_vmr(data)                                       (0x0000007F&(data))


#define TMDS_CRCC                                                     0x1800f008
#define TMDS_CRCC_reg_addr                                            "0xb800f008"
#define TMDS_CRCC_reg                                                 0xb800f008
#define TMDS_CRCC_inst_addr                                           "0x0002"
#define TMDS_CRCC_inst                                                0x0002
#define TMDS_CRCC_crc_done_shift                                      (4)
#define TMDS_CRCC_crc_nonstable_shift                                 (3)
#define TMDS_CRCC_crcts_shift                                         (1)
#define TMDS_CRCC_crcc_shift                                          (0)
#define TMDS_CRCC_crc_done_mask                                       (0x00000010)
#define TMDS_CRCC_crc_nonstable_mask                                  (0x00000008)
#define TMDS_CRCC_crcts_mask                                          (0x00000006)
#define TMDS_CRCC_crcc_mask                                           (0x00000001)
#define TMDS_CRCC_crc_done(data)                                      (0x00000010&((data)<<4))
#define TMDS_CRCC_crc_nonstable(data)                                 (0x00000008&((data)<<3))
#define TMDS_CRCC_crcts(data)                                         (0x00000006&((data)<<1))
#define TMDS_CRCC_crcc(data)                                          (0x00000001&(data))
#define TMDS_CRCC_get_crc_done(data)                                  ((0x00000010&(data))>>4)
#define TMDS_CRCC_get_crc_nonstable(data)                             ((0x00000008&(data))>>3)
#define TMDS_CRCC_get_crcts(data)                                     ((0x00000006&(data))>>1)
#define TMDS_CRCC_get_crcc(data)                                      (0x00000001&(data))


#define TMDS_CRCO0                                                    0x1800f00c
#define TMDS_CRCO0_reg_addr                                           "0xb800f00c"
#define TMDS_CRCO0_reg                                                0xb800f00c
#define TMDS_CRCO0_inst_addr                                          "0x0003"
#define TMDS_CRCO0_inst                                               0x0003
#define TMDS_CRCO0_crcob2_3_shift                                     (16)
#define TMDS_CRCO0_crcob2_2_shift                                     (8)
#define TMDS_CRCO0_crcob2_1_shift                                     (0)
#define TMDS_CRCO0_crcob2_3_mask                                      (0x00FF0000)
#define TMDS_CRCO0_crcob2_2_mask                                      (0x0000FF00)
#define TMDS_CRCO0_crcob2_1_mask                                      (0x000000FF)
#define TMDS_CRCO0_crcob2_3(data)                                     (0x00FF0000&((data)<<16))
#define TMDS_CRCO0_crcob2_2(data)                                     (0x0000FF00&((data)<<8))
#define TMDS_CRCO0_crcob2_1(data)                                     (0x000000FF&(data))
#define TMDS_CRCO0_get_crcob2_3(data)                                 ((0x00FF0000&(data))>>16)
#define TMDS_CRCO0_get_crcob2_2(data)                                 ((0x0000FF00&(data))>>8)
#define TMDS_CRCO0_get_crcob2_1(data)                                 (0x000000FF&(data))


#define TMDS_CRCO1                                                    0x1800f010
#define TMDS_CRCO1_reg_addr                                           "0xb800f010"
#define TMDS_CRCO1_reg                                                0xb800f010
#define TMDS_CRCO1_inst_addr                                          "0x0004"
#define TMDS_CRCO1_inst                                               0x0004
#define TMDS_CRCO1_crcob2_6_shift                                     (16)
#define TMDS_CRCO1_crcob2_5_shift                                     (8)
#define TMDS_CRCO1_crcob2_4_shift                                     (0)
#define TMDS_CRCO1_crcob2_6_mask                                      (0x00FF0000)
#define TMDS_CRCO1_crcob2_5_mask                                      (0x0000FF00)
#define TMDS_CRCO1_crcob2_4_mask                                      (0x000000FF)
#define TMDS_CRCO1_crcob2_6(data)                                     (0x00FF0000&((data)<<16))
#define TMDS_CRCO1_crcob2_5(data)                                     (0x0000FF00&((data)<<8))
#define TMDS_CRCO1_crcob2_4(data)                                     (0x000000FF&(data))
#define TMDS_CRCO1_get_crcob2_6(data)                                 ((0x00FF0000&(data))>>16)
#define TMDS_CRCO1_get_crcob2_5(data)                                 ((0x0000FF00&(data))>>8)
#define TMDS_CRCO1_get_crcob2_4(data)                                 (0x000000FF&(data))


#define TMDS_CTRL                                                     0x1800f014
#define TMDS_CTRL_reg_addr                                            "0xb800f014"
#define TMDS_CTRL_reg                                                 0xb800f014
#define TMDS_CTRL_inst_addr                                           "0x0005"
#define TMDS_CTRL_inst                                                0x0005
#define TMDS_CTRL_bcd_shift                                           (7)
#define TMDS_CTRL_gcd_shift                                           (6)
#define TMDS_CTRL_rcd_shift                                           (5)
#define TMDS_CTRL_ho_shift                                            (4)
#define TMDS_CTRL_yo_shift                                            (3)
#define TMDS_CTRL_dummy1800d014_2_0_shift                             (0)
#define TMDS_CTRL_bcd_mask                                            (0x00000080)
#define TMDS_CTRL_gcd_mask                                            (0x00000040)
#define TMDS_CTRL_rcd_mask                                            (0x00000020)
#define TMDS_CTRL_ho_mask                                             (0x00000010)
#define TMDS_CTRL_yo_mask                                             (0x00000008)
#define TMDS_CTRL_dummy1800d014_2_0_mask                              (0x00000007)
#define TMDS_CTRL_bcd(data)                                           (0x00000080&((data)<<7))
#define TMDS_CTRL_gcd(data)                                           (0x00000040&((data)<<6))
#define TMDS_CTRL_rcd(data)                                           (0x00000020&((data)<<5))
#define TMDS_CTRL_ho(data)                                            (0x00000010&((data)<<4))
#define TMDS_CTRL_yo(data)                                            (0x00000008&((data)<<3))
#define TMDS_CTRL_dummy1800d014_2_0(data)                             (0x00000007&(data))
#define TMDS_CTRL_get_bcd(data)                                       ((0x00000080&(data))>>7)
#define TMDS_CTRL_get_gcd(data)                                       ((0x00000040&(data))>>6)
#define TMDS_CTRL_get_rcd(data)                                       ((0x00000020&(data))>>5)
#define TMDS_CTRL_get_ho(data)                                        ((0x00000010&(data))>>4)
#define TMDS_CTRL_get_yo(data)                                        ((0x00000008&(data))>>3)
#define TMDS_CTRL_get_dummy1800d014_2_0(data)                         (0x00000007&(data))


#define TMDS_OUTCTL                                                   0x1800f018
#define TMDS_OUTCTL_reg_addr                                          "0xb800f018"
#define TMDS_OUTCTL_reg                                               0xb800f018
#define TMDS_OUTCTL_inst_addr                                         "0x0006"
#define TMDS_OUTCTL_inst                                              0x0006
#define TMDS_OUTCTL_trcoe_r_shift                                     (13)
#define TMDS_OUTCTL_tgcoe_r_shift                                     (12)
#define TMDS_OUTCTL_tbcoe_r_shift                                     (11)
#define TMDS_OUTCTL_ocke_r_shift                                      (10)
#define TMDS_OUTCTL_aoe_shift                                         (9)
#define TMDS_OUTCTL_trcoe_shift                                       (8)
#define TMDS_OUTCTL_tgcoe_shift                                       (7)
#define TMDS_OUTCTL_tbcoe_shift                                       (6)
#define TMDS_OUTCTL_ocke_shift                                        (5)
#define TMDS_OUTCTL_ockie_shift                                       (4)
#define TMDS_OUTCTL_dummy1800d018_3_shift                             (3)
#define TMDS_OUTCTL_clk25xinv_r_shift                                 (2)
#define TMDS_OUTCTL_clk25xinv_g_shift                                 (1)
#define TMDS_OUTCTL_clk25xinv_b_shift                                 (0)
#define TMDS_OUTCTL_trcoe_r_mask                                      (0x00002000)
#define TMDS_OUTCTL_tgcoe_r_mask                                      (0x00001000)
#define TMDS_OUTCTL_tbcoe_r_mask                                      (0x00000800)
#define TMDS_OUTCTL_ocke_r_mask                                       (0x00000400)
#define TMDS_OUTCTL_aoe_mask                                          (0x00000200)
#define TMDS_OUTCTL_trcoe_mask                                        (0x00000100)
#define TMDS_OUTCTL_tgcoe_mask                                        (0x00000080)
#define TMDS_OUTCTL_tbcoe_mask                                        (0x00000040)
#define TMDS_OUTCTL_ocke_mask                                         (0x00000020)
#define TMDS_OUTCTL_ockie_mask                                        (0x00000010)
#define TMDS_OUTCTL_dummy1800d018_3_mask                              (0x00000008)
#define TMDS_OUTCTL_clk25xinv_r_mask                                  (0x00000004)
#define TMDS_OUTCTL_clk25xinv_g_mask                                  (0x00000002)
#define TMDS_OUTCTL_clk25xinv_b_mask                                  (0x00000001)
#define TMDS_OUTCTL_trcoe_r(data)                                     (0x00002000&((data)<<13))
#define TMDS_OUTCTL_tgcoe_r(data)                                     (0x00001000&((data)<<12))
#define TMDS_OUTCTL_tbcoe_r(data)                                     (0x00000800&((data)<<11))
#define TMDS_OUTCTL_ocke_r(data)                                      (0x00000400&((data)<<10))
#define TMDS_OUTCTL_aoe(data)                                         (0x00000200&((data)<<9))
#define TMDS_OUTCTL_trcoe(data)                                       (0x00000100&((data)<<8))
#define TMDS_OUTCTL_tgcoe(data)                                       (0x00000080&((data)<<7))
#define TMDS_OUTCTL_tbcoe(data)                                       (0x00000040&((data)<<6))
#define TMDS_OUTCTL_ocke(data)                                        (0x00000020&((data)<<5))
#define TMDS_OUTCTL_ockie(data)                                       (0x00000010&((data)<<4))
#define TMDS_OUTCTL_dummy1800d018_3(data)                             (0x00000008&((data)<<3))
#define TMDS_OUTCTL_clk25xinv_r(data)                                 (0x00000004&((data)<<2))
#define TMDS_OUTCTL_clk25xinv_g(data)                                 (0x00000002&((data)<<1))
#define TMDS_OUTCTL_clk25xinv_b(data)                                 (0x00000001&(data))
#define TMDS_OUTCTL_get_trcoe_r(data)                                 ((0x00002000&(data))>>13)
#define TMDS_OUTCTL_get_tgcoe_r(data)                                 ((0x00001000&(data))>>12)
#define TMDS_OUTCTL_get_tbcoe_r(data)                                 ((0x00000800&(data))>>11)
#define TMDS_OUTCTL_get_ocke_r(data)                                  ((0x00000400&(data))>>10)
#define TMDS_OUTCTL_get_aoe(data)                                     ((0x00000200&(data))>>9)
#define TMDS_OUTCTL_get_trcoe(data)                                   ((0x00000100&(data))>>8)
#define TMDS_OUTCTL_get_tgcoe(data)                                   ((0x00000080&(data))>>7)
#define TMDS_OUTCTL_get_tbcoe(data)                                   ((0x00000040&(data))>>6)
#define TMDS_OUTCTL_get_ocke(data)                                    ((0x00000020&(data))>>5)
#define TMDS_OUTCTL_get_ockie(data)                                   ((0x00000010&(data))>>4)
#define TMDS_OUTCTL_get_dummy1800d018_3(data)                         ((0x00000008&(data))>>3)
#define TMDS_OUTCTL_get_clk25xinv_r(data)                             ((0x00000004&(data))>>2)
#define TMDS_OUTCTL_get_clk25xinv_g(data)                             ((0x00000002&(data))>>1)
#define TMDS_OUTCTL_get_clk25xinv_b(data)                             (0x00000001&(data))


#define TMDS_PWDCTL                                                   0x1800f01c
#define TMDS_PWDCTL_reg_addr                                          "0xb800f01c"
#define TMDS_PWDCTL_reg                                               0xb800f01c
#define TMDS_PWDCTL_inst_addr                                         "0x0007"
#define TMDS_PWDCTL_inst                                              0x0007
#define TMDS_PWDCTL_ecc_r_shift                                       (31)
#define TMDS_PWDCTL_erip_r_shift                                      (30)
#define TMDS_PWDCTL_egip_r_shift                                      (29)
#define TMDS_PWDCTL_ebip_r_shift                                      (28)
#define TMDS_PWDCTL_dummy1800d01c_27_10_shift                         (10)
#define TMDS_PWDCTL_video_preamble_off_en_shift                       (9)
#define TMDS_PWDCTL_hs_width_sel_shift                                (8)
#define TMDS_PWDCTL_deo_shift                                         (7)
#define TMDS_PWDCTL_brcw_shift                                        (6)
#define TMDS_PWDCTL_pnsw_shift                                        (5)
#define TMDS_PWDCTL_iccaf_shift                                       (4)
#define TMDS_PWDCTL_ecc_shift                                         (3)
#define TMDS_PWDCTL_erip_shift                                        (2)
#define TMDS_PWDCTL_egip_shift                                        (1)
#define TMDS_PWDCTL_ebip_shift                                        (0)
#define TMDS_PWDCTL_ecc_r_mask                                        (0x80000000)
#define TMDS_PWDCTL_erip_r_mask                                       (0x40000000)
#define TMDS_PWDCTL_egip_r_mask                                       (0x20000000)
#define TMDS_PWDCTL_ebip_r_mask                                       (0x10000000)
#define TMDS_PWDCTL_dummy1800d01c_27_10_mask                          (0x0FFFFC00)
#define TMDS_PWDCTL_video_preamble_off_en_mask                        (0x00000200)
#define TMDS_PWDCTL_hs_width_sel_mask                                 (0x00000100)
#define TMDS_PWDCTL_deo_mask                                          (0x00000080)
#define TMDS_PWDCTL_brcw_mask                                         (0x00000040)
#define TMDS_PWDCTL_pnsw_mask                                         (0x00000020)
#define TMDS_PWDCTL_iccaf_mask                                        (0x00000010)
#define TMDS_PWDCTL_ecc_mask                                          (0x00000008)
#define TMDS_PWDCTL_erip_mask                                         (0x00000004)
#define TMDS_PWDCTL_egip_mask                                         (0x00000002)
#define TMDS_PWDCTL_ebip_mask                                         (0x00000001)
#define TMDS_PWDCTL_ecc_r(data)                                       (0x80000000&((data)<<31))
#define TMDS_PWDCTL_erip_r(data)                                      (0x40000000&((data)<<30))
#define TMDS_PWDCTL_egip_r(data)                                      (0x20000000&((data)<<29))
#define TMDS_PWDCTL_ebip_r(data)                                      (0x10000000&((data)<<28))
#define TMDS_PWDCTL_dummy1800d01c_27_10(data)                         (0x0FFFFC00&((data)<<10))
#define TMDS_PWDCTL_video_preamble_off_en(data)                       (0x00000200&((data)<<9))
#define TMDS_PWDCTL_hs_width_sel(data)                                (0x00000100&((data)<<8))
#define TMDS_PWDCTL_deo(data)                                         (0x00000080&((data)<<7))
#define TMDS_PWDCTL_brcw(data)                                        (0x00000040&((data)<<6))
#define TMDS_PWDCTL_pnsw(data)                                        (0x00000020&((data)<<5))
#define TMDS_PWDCTL_iccaf(data)                                       (0x00000010&((data)<<4))
#define TMDS_PWDCTL_ecc(data)                                         (0x00000008&((data)<<3))
#define TMDS_PWDCTL_erip(data)                                        (0x00000004&((data)<<2))
#define TMDS_PWDCTL_egip(data)                                        (0x00000002&((data)<<1))
#define TMDS_PWDCTL_ebip(data)                                        (0x00000001&(data))
#define TMDS_PWDCTL_get_ecc_r(data)                                   ((0x80000000&(data))>>31)
#define TMDS_PWDCTL_get_erip_r(data)                                  ((0x40000000&(data))>>30)
#define TMDS_PWDCTL_get_egip_r(data)                                  ((0x20000000&(data))>>29)
#define TMDS_PWDCTL_get_ebip_r(data)                                  ((0x10000000&(data))>>28)
#define TMDS_PWDCTL_get_dummy1800d01c_27_10(data)                     ((0x0FFFFC00&(data))>>10)
#define TMDS_PWDCTL_get_video_preamble_off_en(data)                   ((0x00000200&(data))>>9)
#define TMDS_PWDCTL_get_hs_width_sel(data)                            ((0x00000100&(data))>>8)
#define TMDS_PWDCTL_get_deo(data)                                     ((0x00000080&(data))>>7)
#define TMDS_PWDCTL_get_brcw(data)                                    ((0x00000040&(data))>>6)
#define TMDS_PWDCTL_get_pnsw(data)                                    ((0x00000020&(data))>>5)
#define TMDS_PWDCTL_get_iccaf(data)                                   ((0x00000010&(data))>>4)
#define TMDS_PWDCTL_get_ecc(data)                                     ((0x00000008&(data))>>3)
#define TMDS_PWDCTL_get_erip(data)                                    ((0x00000004&(data))>>2)
#define TMDS_PWDCTL_get_egip(data)                                    ((0x00000002&(data))>>1)
#define TMDS_PWDCTL_get_ebip(data)                                    (0x00000001&(data))


#define TMDS_Z0CC                                                     0x1800f020
#define TMDS_Z0CC_reg_addr                                            "0xb800f020"
#define TMDS_Z0CC_reg                                                 0xb800f020
#define TMDS_Z0CC_inst_addr                                           "0x0008"
#define TMDS_Z0CC_inst                                                0x0008
#define TMDS_Z0CC_hde_shift                                           (0)
#define TMDS_Z0CC_hde_mask                                            (0x00000001)
#define TMDS_Z0CC_hde(data)                                           (0x00000001&(data))
#define TMDS_Z0CC_get_hde(data)                                       (0x00000001&(data))


#define TMDS_CPS                                                      0x1800f024
#define TMDS_CPS_reg_addr                                             "0xb800f024"
#define TMDS_CPS_reg                                                  0xb800f024
#define TMDS_CPS_inst_addr                                            "0x0009"
#define TMDS_CPS_inst                                                 0x0009
#define TMDS_CPS_pll_div2_en_shift                                    (9)
#define TMDS_CPS_no_clk_in_shift                                      (8)
#define TMDS_CPS_clkv_meas_sel_shift                                  (6)
#define TMDS_CPS_de_inv_disable_shift                                 (5)
#define TMDS_CPS_de_err_pulse_en_shift                                (4)
#define TMDS_CPS_clr_infoframe_dvi_shift                              (3)
#define TMDS_CPS_auto_dvi2hdmi_shift                                  (2)
#define TMDS_CPS_dummy1800d024_1_0_shift                              (0)
#define TMDS_CPS_pll_div2_en_mask                                     (0x00000200)
#define TMDS_CPS_no_clk_in_mask                                       (0x00000100)
#define TMDS_CPS_clkv_meas_sel_mask                                   (0x000000C0)
#define TMDS_CPS_de_inv_disable_mask                                  (0x00000020)
#define TMDS_CPS_de_err_pulse_en_mask                                 (0x00000010)
#define TMDS_CPS_clr_infoframe_dvi_mask                               (0x00000008)
#define TMDS_CPS_auto_dvi2hdmi_mask                                   (0x00000004)
#define TMDS_CPS_dummy1800d024_1_0_mask                               (0x00000003)
#define TMDS_CPS_pll_div2_en(data)                                    (0x00000200&((data)<<9))
#define TMDS_CPS_no_clk_in(data)                                      (0x00000100&((data)<<8))
#define TMDS_CPS_clkv_meas_sel(data)                                  (0x000000C0&((data)<<6))
#define TMDS_CPS_de_inv_disable(data)                                 (0x00000020&((data)<<5))
#define TMDS_CPS_de_err_pulse_en(data)                                (0x00000010&((data)<<4))
#define TMDS_CPS_clr_infoframe_dvi(data)                              (0x00000008&((data)<<3))
#define TMDS_CPS_auto_dvi2hdmi(data)                                  (0x00000004&((data)<<2))
#define TMDS_CPS_dummy1800d024_1_0(data)                              (0x00000003&(data))
#define TMDS_CPS_get_pll_div2_en(data)                                ((0x00000200&(data))>>9)
#define TMDS_CPS_get_no_clk_in(data)                                  ((0x00000100&(data))>>8)
#define TMDS_CPS_get_clkv_meas_sel(data)                              ((0x000000C0&(data))>>6)
#define TMDS_CPS_get_de_inv_disable(data)                             ((0x00000020&(data))>>5)
#define TMDS_CPS_get_de_err_pulse_en(data)                            ((0x00000010&(data))>>4)
#define TMDS_CPS_get_clr_infoframe_dvi(data)                          ((0x00000008&(data))>>3)
#define TMDS_CPS_get_auto_dvi2hdmi(data)                              ((0x00000004&(data))>>2)
#define TMDS_CPS_get_dummy1800d024_1_0(data)                          (0x00000003&(data))


#define TMDS_UDC                                                      0x1800f028
#define TMDS_UDC_reg_addr                                             "0xb800f028"
#define TMDS_UDC_reg                                                  0xb800f028
#define TMDS_UDC_inst_addr                                            "0x000A"
#define TMDS_UDC_inst                                                 0x000A
#define TMDS_UDC_debug_sel_shift                                      (4)
#define TMDS_UDC_dummy1800d028_3_shift                                (3)
#define TMDS_UDC_cptest_shift                                         (2)
#define TMDS_UDC_hmtm_shift                                           (0)
#define TMDS_UDC_debug_sel_mask                                       (0x000003F0)
#define TMDS_UDC_dummy1800d028_3_mask                                 (0x00000008)
#define TMDS_UDC_cptest_mask                                          (0x00000004)
#define TMDS_UDC_hmtm_mask                                            (0x00000003)
#define TMDS_UDC_debug_sel(data)                                      (0x000003F0&((data)<<4))
#define TMDS_UDC_dummy1800d028_3(data)                                (0x00000008&((data)<<3))
#define TMDS_UDC_cptest(data)                                         (0x00000004&((data)<<2))
#define TMDS_UDC_hmtm(data)                                           (0x00000003&(data))
#define TMDS_UDC_get_debug_sel(data)                                  ((0x000003F0&(data))>>4)
#define TMDS_UDC_get_dummy1800d028_3(data)                            ((0x00000008&(data))>>3)
#define TMDS_UDC_get_cptest(data)                                     ((0x00000004&(data))>>2)
#define TMDS_UDC_get_hmtm(data)                                       (0x00000003&(data))


#define TMDS_ERRC                                                     0x1800f02c
#define TMDS_ERRC_reg_addr                                            "0xb800f02c"
#define TMDS_ERRC_reg                                                 0xb800f02c
#define TMDS_ERRC_inst_addr                                           "0x000B"
#define TMDS_ERRC_inst                                                0x000B
#define TMDS_ERRC_nl_shift                                            (0)
#define TMDS_ERRC_nl_mask                                             (0x00000007)
#define TMDS_ERRC_nl(data)                                            (0x00000007&(data))
#define TMDS_ERRC_get_nl(data)                                        (0x00000007&(data))


#define TMDS_OUT_CTRL                                                 0x1800f030
#define TMDS_OUT_CTRL_reg_addr                                        "0xb800f030"
#define TMDS_OUT_CTRL_reg                                             0xb800f030
#define TMDS_OUT_CTRL_inst_addr                                       "0x000C"
#define TMDS_OUT_CTRL_inst                                            0x000C
#define TMDS_OUT_CTRL_tmds_bypass_shift                               (7)
#define TMDS_OUT_CTRL_dummy1800d030_6_0_shift                         (0)
#define TMDS_OUT_CTRL_tmds_bypass_mask                                (0x00000080)
#define TMDS_OUT_CTRL_dummy1800d030_6_0_mask                          (0x0000007F)
#define TMDS_OUT_CTRL_tmds_bypass(data)                               (0x00000080&((data)<<7))
#define TMDS_OUT_CTRL_dummy1800d030_6_0(data)                         (0x0000007F&(data))
#define TMDS_OUT_CTRL_get_tmds_bypass(data)                           ((0x00000080&(data))>>7)
#define TMDS_OUT_CTRL_get_dummy1800d030_6_0(data)                     (0x0000007F&(data))


#define TMDS_ROUT                                                     0x1800f034
#define TMDS_ROUT_reg_addr                                            "0xb800f034"
#define TMDS_ROUT_reg                                                 0xb800f034
#define TMDS_ROUT_inst_addr                                           "0x000D"
#define TMDS_ROUT_inst                                                0x000D
#define TMDS_ROUT_tmds_rout_h_shift                                   (8)
#define TMDS_ROUT_tmds_rout_l_shift                                   (0)
#define TMDS_ROUT_tmds_rout_h_mask                                    (0x0000FF00)
#define TMDS_ROUT_tmds_rout_l_mask                                    (0x000000FF)
#define TMDS_ROUT_tmds_rout_h(data)                                   (0x0000FF00&((data)<<8))
#define TMDS_ROUT_tmds_rout_l(data)                                   (0x000000FF&(data))
#define TMDS_ROUT_get_tmds_rout_h(data)                               ((0x0000FF00&(data))>>8)
#define TMDS_ROUT_get_tmds_rout_l(data)                               (0x000000FF&(data))


#define TMDS_GOUT                                                     0x1800f038
#define TMDS_GOUT_reg_addr                                            "0xb800f038"
#define TMDS_GOUT_reg                                                 0xb800f038
#define TMDS_GOUT_inst_addr                                           "0x000E"
#define TMDS_GOUT_inst                                                0x000E
#define TMDS_GOUT_tmds_gout_h_shift                                   (8)
#define TMDS_GOUT_tmds_gout_l_shift                                   (0)
#define TMDS_GOUT_tmds_gout_h_mask                                    (0x0000FF00)
#define TMDS_GOUT_tmds_gout_l_mask                                    (0x000000FF)
#define TMDS_GOUT_tmds_gout_h(data)                                   (0x0000FF00&((data)<<8))
#define TMDS_GOUT_tmds_gout_l(data)                                   (0x000000FF&(data))
#define TMDS_GOUT_get_tmds_gout_h(data)                               ((0x0000FF00&(data))>>8)
#define TMDS_GOUT_get_tmds_gout_l(data)                               (0x000000FF&(data))


#define TMDS_BOUT                                                     0x1800f03c
#define TMDS_BOUT_reg_addr                                            "0xb800f03c"
#define TMDS_BOUT_reg                                                 0xb800f03c
#define TMDS_BOUT_inst_addr                                           "0x000F"
#define TMDS_BOUT_inst                                                0x000F
#define TMDS_BOUT_tmds_bout_h_shift                                   (8)
#define TMDS_BOUT_tmds_bout_l_shift                                   (0)
#define TMDS_BOUT_tmds_bout_h_mask                                    (0x0000FF00)
#define TMDS_BOUT_tmds_bout_l_mask                                    (0x000000FF)
#define TMDS_BOUT_tmds_bout_h(data)                                   (0x0000FF00&((data)<<8))
#define TMDS_BOUT_tmds_bout_l(data)                                   (0x000000FF&(data))
#define TMDS_BOUT_get_tmds_bout_h(data)                               ((0x0000FF00&(data))>>8)
#define TMDS_BOUT_get_tmds_bout_l(data)                               (0x000000FF&(data))


#define TMDS_DPC0                                                     0x1800f040
#define TMDS_DPC0_reg_addr                                            "0xb800f040"
#define TMDS_DPC0_reg                                                 0xb800f040
#define TMDS_DPC0_inst_addr                                           "0x0010"
#define TMDS_DPC0_inst                                                0x0010
#define TMDS_DPC0_dpc_pp_valid_shift                                  (9)
#define TMDS_DPC0_dpc_default_ph_shift                                (8)
#define TMDS_DPC0_dpc_pp_shift                                        (4)
#define TMDS_DPC0_dpc_cd_shift                                        (0)
#define TMDS_DPC0_dpc_pp_valid_mask                                   (0x00000200)
#define TMDS_DPC0_dpc_default_ph_mask                                 (0x00000100)
#define TMDS_DPC0_dpc_pp_mask                                         (0x000000F0)
#define TMDS_DPC0_dpc_cd_mask                                         (0x0000000F)
#define TMDS_DPC0_dpc_pp_valid(data)                                  (0x00000200&((data)<<9))
#define TMDS_DPC0_dpc_default_ph(data)                                (0x00000100&((data)<<8))
#define TMDS_DPC0_dpc_pp(data)                                        (0x000000F0&((data)<<4))
#define TMDS_DPC0_dpc_cd(data)                                        (0x0000000F&(data))
#define TMDS_DPC0_get_dpc_pp_valid(data)                              ((0x00000200&(data))>>9)
#define TMDS_DPC0_get_dpc_default_ph(data)                            ((0x00000100&(data))>>8)
#define TMDS_DPC0_get_dpc_pp(data)                                    ((0x000000F0&(data))>>4)
#define TMDS_DPC0_get_dpc_cd(data)                                    (0x0000000F&(data))


#define TMDS_DPC1                                                     0x1800f044
#define TMDS_DPC1_reg_addr                                            "0xb800f044"
#define TMDS_DPC1_reg                                                 0xb800f044
#define TMDS_DPC1_inst_addr                                           "0x0011"
#define TMDS_DPC1_inst                                                0x0011
#define TMDS_DPC1_dpc_cd_chg_flag_shift                               (18)
#define TMDS_DPC1_dpc_cd_chg_wd_en_shift                              (17)
#define TMDS_DPC1_dpc_cd_chg_int_en_shift                             (16)
#define TMDS_DPC1_dummy1800d044_15_11_shift                           (11)
#define TMDS_DPC1_dpc_auto_shift                                      (10)
#define TMDS_DPC1_dpc_pp_valid_fw_shift                               (9)
#define TMDS_DPC1_dpc_default_ph_fw_shift                             (8)
#define TMDS_DPC1_dpc_pp_fw_shift                                     (4)
#define TMDS_DPC1_dpc_cd_fw_shift                                     (0)
#define TMDS_DPC1_dpc_cd_chg_flag_mask                                (0x00040000)
#define TMDS_DPC1_dpc_cd_chg_wd_en_mask                               (0x00020000)
#define TMDS_DPC1_dpc_cd_chg_int_en_mask                              (0x00010000)
#define TMDS_DPC1_dummy1800d044_15_11_mask                            (0x0000F800)
#define TMDS_DPC1_dpc_auto_mask                                       (0x00000400)
#define TMDS_DPC1_dpc_pp_valid_fw_mask                                (0x00000200)
#define TMDS_DPC1_dpc_default_ph_fw_mask                              (0x00000100)
#define TMDS_DPC1_dpc_pp_fw_mask                                      (0x000000F0)
#define TMDS_DPC1_dpc_cd_fw_mask                                      (0x0000000F)
#define TMDS_DPC1_dpc_cd_chg_flag(data)                               (0x00040000&((data)<<18))
#define TMDS_DPC1_dpc_cd_chg_wd_en(data)                              (0x00020000&((data)<<17))
#define TMDS_DPC1_dpc_cd_chg_int_en(data)                             (0x00010000&((data)<<16))
#define TMDS_DPC1_dummy1800d044_15_11(data)                           (0x0000F800&((data)<<11))
#define TMDS_DPC1_dpc_auto(data)                                      (0x00000400&((data)<<10))
#define TMDS_DPC1_dpc_pp_valid_fw(data)                               (0x00000200&((data)<<9))
#define TMDS_DPC1_dpc_default_ph_fw(data)                             (0x00000100&((data)<<8))
#define TMDS_DPC1_dpc_pp_fw(data)                                     (0x000000F0&((data)<<4))
#define TMDS_DPC1_dpc_cd_fw(data)                                     (0x0000000F&(data))
#define TMDS_DPC1_get_dpc_cd_chg_flag(data)                           ((0x00040000&(data))>>18)
#define TMDS_DPC1_get_dpc_cd_chg_wd_en(data)                          ((0x00020000&(data))>>17)
#define TMDS_DPC1_get_dpc_cd_chg_int_en(data)                         ((0x00010000&(data))>>16)
#define TMDS_DPC1_get_dummy1800d044_15_11(data)                       ((0x0000F800&(data))>>11)
#define TMDS_DPC1_get_dpc_auto(data)                                  ((0x00000400&(data))>>10)
#define TMDS_DPC1_get_dpc_pp_valid_fw(data)                           ((0x00000200&(data))>>9)
#define TMDS_DPC1_get_dpc_default_ph_fw(data)                         ((0x00000100&(data))>>8)
#define TMDS_DPC1_get_dpc_pp_fw(data)                                 ((0x000000F0&(data))>>4)
#define TMDS_DPC1_get_dpc_cd_fw(data)                                 (0x0000000F&(data))


#define TMDS_DPC_SET0                                                 0x1800f048
#define TMDS_DPC_SET0_reg_addr                                        "0xb800f048"
#define TMDS_DPC_SET0_reg                                             0xb800f048
#define TMDS_DPC_SET0_inst_addr                                       "0x0012"
#define TMDS_DPC_SET0_inst                                            0x0012
#define TMDS_DPC_SET0_dpc_bypass_dis_shift                            (8)
#define TMDS_DPC_SET0_dpc_en_shift                                    (7)
#define TMDS_DPC_SET0_phase_errcnt_in_shift                           (4)
#define TMDS_DPC_SET0_phase_clrcnt_in_shift                           (1)
#define TMDS_DPC_SET0_phase_clr_sel_shift                             (0)
#define TMDS_DPC_SET0_dpc_bypass_dis_mask                             (0x00000100)
#define TMDS_DPC_SET0_dpc_en_mask                                     (0x00000080)
#define TMDS_DPC_SET0_phase_errcnt_in_mask                            (0x00000070)
#define TMDS_DPC_SET0_phase_clrcnt_in_mask                            (0x0000000E)
#define TMDS_DPC_SET0_phase_clr_sel_mask                              (0x00000001)
#define TMDS_DPC_SET0_dpc_bypass_dis(data)                            (0x00000100&((data)<<8))
#define TMDS_DPC_SET0_dpc_en(data)                                    (0x00000080&((data)<<7))
#define TMDS_DPC_SET0_phase_errcnt_in(data)                           (0x00000070&((data)<<4))
#define TMDS_DPC_SET0_phase_clrcnt_in(data)                           (0x0000000E&((data)<<1))
#define TMDS_DPC_SET0_phase_clr_sel(data)                             (0x00000001&(data))
#define TMDS_DPC_SET0_get_dpc_bypass_dis(data)                        ((0x00000100&(data))>>8)
#define TMDS_DPC_SET0_get_dpc_en(data)                                ((0x00000080&(data))>>7)
#define TMDS_DPC_SET0_get_phase_errcnt_in(data)                       ((0x00000070&(data))>>4)
#define TMDS_DPC_SET0_get_phase_clrcnt_in(data)                       ((0x0000000E&(data))>>1)
#define TMDS_DPC_SET0_get_phase_clr_sel(data)                         (0x00000001&(data))


#define TMDS_DPC_SET1                                                 0x1800f04c
#define TMDS_DPC_SET1_reg_addr                                        "0xb800f04c"
#define TMDS_DPC_SET1_reg                                             0xb800f04c
#define TMDS_DPC_SET1_inst_addr                                       "0x0013"
#define TMDS_DPC_SET1_inst                                            0x0013
#define TMDS_DPC_SET1_set_full_noti_shift                             (4)
#define TMDS_DPC_SET1_set_empty_noti_shift                            (0)
#define TMDS_DPC_SET1_set_full_noti_mask                              (0x000000F0)
#define TMDS_DPC_SET1_set_empty_noti_mask                             (0x0000000F)
#define TMDS_DPC_SET1_set_full_noti(data)                             (0x000000F0&((data)<<4))
#define TMDS_DPC_SET1_set_empty_noti(data)                            (0x0000000F&(data))
#define TMDS_DPC_SET1_get_set_full_noti(data)                         ((0x000000F0&(data))>>4)
#define TMDS_DPC_SET1_get_set_empty_noti(data)                        (0x0000000F&(data))


#define TMDS_DPC_SET2                                                 0x1800f050
#define TMDS_DPC_SET2_reg_addr                                        "0xb800f050"
#define TMDS_DPC_SET2_reg                                             0xb800f050
#define TMDS_DPC_SET2_inst_addr                                       "0x0014"
#define TMDS_DPC_SET2_inst                                            0x0014
#define TMDS_DPC_SET2_fifo_errcnt_in_shift                            (5)
#define TMDS_DPC_SET2_clr_phase_flag_shift                            (4)
#define TMDS_DPC_SET2_clr_fifo_flag_shift                             (3)
#define TMDS_DPC_SET2_dpc_phase_ok_shift                              (2)
#define TMDS_DPC_SET2_dpc_phase_err_flag_shift                        (1)
#define TMDS_DPC_SET2_dpc_fifo_err_flag_shift                         (0)
#define TMDS_DPC_SET2_fifo_errcnt_in_mask                             (0x000000E0)
#define TMDS_DPC_SET2_clr_phase_flag_mask                             (0x00000010)
#define TMDS_DPC_SET2_clr_fifo_flag_mask                              (0x00000008)
#define TMDS_DPC_SET2_dpc_phase_ok_mask                               (0x00000004)
#define TMDS_DPC_SET2_dpc_phase_err_flag_mask                         (0x00000002)
#define TMDS_DPC_SET2_dpc_fifo_err_flag_mask                          (0x00000001)
#define TMDS_DPC_SET2_fifo_errcnt_in(data)                            (0x000000E0&((data)<<5))
#define TMDS_DPC_SET2_clr_phase_flag(data)                            (0x00000010&((data)<<4))
#define TMDS_DPC_SET2_clr_fifo_flag(data)                             (0x00000008&((data)<<3))
#define TMDS_DPC_SET2_dpc_phase_ok(data)                              (0x00000004&((data)<<2))
#define TMDS_DPC_SET2_dpc_phase_err_flag(data)                        (0x00000002&((data)<<1))
#define TMDS_DPC_SET2_dpc_fifo_err_flag(data)                         (0x00000001&(data))
#define TMDS_DPC_SET2_get_fifo_errcnt_in(data)                        ((0x000000E0&(data))>>5)
#define TMDS_DPC_SET2_get_clr_phase_flag(data)                        ((0x00000010&(data))>>4)
#define TMDS_DPC_SET2_get_clr_fifo_flag(data)                         ((0x00000008&(data))>>3)
#define TMDS_DPC_SET2_get_dpc_phase_ok(data)                          ((0x00000004&(data))>>2)
#define TMDS_DPC_SET2_get_dpc_phase_err_flag(data)                    ((0x00000002&(data))>>1)
#define TMDS_DPC_SET2_get_dpc_fifo_err_flag(data)                     (0x00000001&(data))


#define TMDS_DPC_SET3                                                 0x1800f054
#define TMDS_DPC_SET3_reg_addr                                        "0xb800f054"
#define TMDS_DPC_SET3_reg                                             0xb800f054
#define TMDS_DPC_SET3_inst_addr                                       "0x0015"
#define TMDS_DPC_SET3_inst                                            0x0015
#define TMDS_DPC_SET3_dpc_fifo_over_flag_shift                        (7)
#define TMDS_DPC_SET3_dpc_fifo_under_flag_shift                       (6)
#define TMDS_DPC_SET3_dpc_fifo_over_xflag_shift                       (5)
#define TMDS_DPC_SET3_dpc_fifo_under_xflag_shift                      (4)
#define TMDS_DPC_SET3_dpc_fifo_over_flag_mask                         (0x00000080)
#define TMDS_DPC_SET3_dpc_fifo_under_flag_mask                        (0x00000040)
#define TMDS_DPC_SET3_dpc_fifo_over_xflag_mask                        (0x00000020)
#define TMDS_DPC_SET3_dpc_fifo_under_xflag_mask                       (0x00000010)
#define TMDS_DPC_SET3_dpc_fifo_over_flag(data)                        (0x00000080&((data)<<7))
#define TMDS_DPC_SET3_dpc_fifo_under_flag(data)                       (0x00000040&((data)<<6))
#define TMDS_DPC_SET3_dpc_fifo_over_xflag(data)                       (0x00000020&((data)<<5))
#define TMDS_DPC_SET3_dpc_fifo_under_xflag(data)                      (0x00000010&((data)<<4))
#define TMDS_DPC_SET3_get_dpc_fifo_over_flag(data)                    ((0x00000080&(data))>>7)
#define TMDS_DPC_SET3_get_dpc_fifo_under_flag(data)                   ((0x00000040&(data))>>6)
#define TMDS_DPC_SET3_get_dpc_fifo_over_xflag(data)                   ((0x00000020&(data))>>5)
#define TMDS_DPC_SET3_get_dpc_fifo_under_xflag(data)                  ((0x00000010&(data))>>4)


#define TMDS_DET_CTL                                                  0x1800f058
#define TMDS_DET_CTL_reg_addr                                         "0xb800f058"
#define TMDS_DET_CTL_reg                                              0xb800f058
#define TMDS_DET_CTL_inst_addr                                        "0x0016"
#define TMDS_DET_CTL_inst                                             0x0016
#define TMDS_DET_CTL_de_sel_shift                                     (28)
#define TMDS_DET_CTL_tran_err_thrd_shift                              (24)
#define TMDS_DET_CTL_neg_de_err_thrd_shift                            (20)
#define TMDS_DET_CTL_pos_de_err_thrd_shift                            (16)
#define TMDS_DET_CTL_dummy1800d058_15_shift                           (15)
#define TMDS_DET_CTL_neg_de_lowbd_shift                               (8)
#define TMDS_DET_CTL_dummy1800d058_7_6_shift                          (6)
#define TMDS_DET_CTL_pos_de_lowbd_shift                               (0)
#define TMDS_DET_CTL_de_sel_mask                                      (0x10000000)
#define TMDS_DET_CTL_tran_err_thrd_mask                               (0x0F000000)
#define TMDS_DET_CTL_neg_de_err_thrd_mask                             (0x00F00000)
#define TMDS_DET_CTL_pos_de_err_thrd_mask                             (0x000F0000)
#define TMDS_DET_CTL_dummy1800d058_15_mask                            (0x00008000)
#define TMDS_DET_CTL_neg_de_lowbd_mask                                (0x00007F00)
#define TMDS_DET_CTL_dummy1800d058_7_6_mask                           (0x000000C0)
#define TMDS_DET_CTL_pos_de_lowbd_mask                                (0x0000003F)
#define TMDS_DET_CTL_de_sel(data)                                     (0x10000000&((data)<<28))
#define TMDS_DET_CTL_tran_err_thrd(data)                              (0x0F000000&((data)<<24))
#define TMDS_DET_CTL_neg_de_err_thrd(data)                            (0x00F00000&((data)<<20))
#define TMDS_DET_CTL_pos_de_err_thrd(data)                            (0x000F0000&((data)<<16))
#define TMDS_DET_CTL_dummy1800d058_15(data)                           (0x00008000&((data)<<15))
#define TMDS_DET_CTL_neg_de_lowbd(data)                               (0x00007F00&((data)<<8))
#define TMDS_DET_CTL_dummy1800d058_7_6(data)                          (0x000000C0&((data)<<6))
#define TMDS_DET_CTL_pos_de_lowbd(data)                               (0x0000003F&(data))
#define TMDS_DET_CTL_get_de_sel(data)                                 ((0x10000000&(data))>>28)
#define TMDS_DET_CTL_get_tran_err_thrd(data)                          ((0x0F000000&(data))>>24)
#define TMDS_DET_CTL_get_neg_de_err_thrd(data)                        ((0x00F00000&(data))>>20)
#define TMDS_DET_CTL_get_pos_de_err_thrd(data)                        ((0x000F0000&(data))>>16)
#define TMDS_DET_CTL_get_dummy1800d058_15(data)                       ((0x00008000&(data))>>15)
#define TMDS_DET_CTL_get_neg_de_lowbd(data)                           ((0x00007F00&(data))>>8)
#define TMDS_DET_CTL_get_dummy1800d058_7_6(data)                      ((0x000000C0&(data))>>6)
#define TMDS_DET_CTL_get_pos_de_lowbd(data)                           (0x0000003F&(data))


#define TMDS_DET_STS                                                  0x1800f05c
#define TMDS_DET_STS_reg_addr                                         "0xb800f05c"
#define TMDS_DET_STS_reg                                              0xb800f05c
#define TMDS_DET_STS_inst_addr                                        "0x0017"
#define TMDS_DET_STS_inst                                             0x0017
#define TMDS_DET_STS_red_tran_err_flag_shift                          (8)
#define TMDS_DET_STS_grn_tran_err_flag_shift                          (7)
#define TMDS_DET_STS_blu_tran_err_flag_shift                          (6)
#define TMDS_DET_STS_red_pos_de_err_flag_shift                        (5)
#define TMDS_DET_STS_grn_pos_de_err_flag_shift                        (4)
#define TMDS_DET_STS_blu_pos_de_err_flag_shift                        (3)
#define TMDS_DET_STS_red_neg_de_err_flag_shift                        (2)
#define TMDS_DET_STS_grn_neg_de_err_flag_shift                        (1)
#define TMDS_DET_STS_blu_neg_de_err_flag_shift                        (0)
#define TMDS_DET_STS_red_tran_err_flag_mask                           (0x00000100)
#define TMDS_DET_STS_grn_tran_err_flag_mask                           (0x00000080)
#define TMDS_DET_STS_blu_tran_err_flag_mask                           (0x00000040)
#define TMDS_DET_STS_red_pos_de_err_flag_mask                         (0x00000020)
#define TMDS_DET_STS_grn_pos_de_err_flag_mask                         (0x00000010)
#define TMDS_DET_STS_blu_pos_de_err_flag_mask                         (0x00000008)
#define TMDS_DET_STS_red_neg_de_err_flag_mask                         (0x00000004)
#define TMDS_DET_STS_grn_neg_de_err_flag_mask                         (0x00000002)
#define TMDS_DET_STS_blu_neg_de_err_flag_mask                         (0x00000001)
#define TMDS_DET_STS_red_tran_err_flag(data)                          (0x00000100&((data)<<8))
#define TMDS_DET_STS_grn_tran_err_flag(data)                          (0x00000080&((data)<<7))
#define TMDS_DET_STS_blu_tran_err_flag(data)                          (0x00000040&((data)<<6))
#define TMDS_DET_STS_red_pos_de_err_flag(data)                        (0x00000020&((data)<<5))
#define TMDS_DET_STS_grn_pos_de_err_flag(data)                        (0x00000010&((data)<<4))
#define TMDS_DET_STS_blu_pos_de_err_flag(data)                        (0x00000008&((data)<<3))
#define TMDS_DET_STS_red_neg_de_err_flag(data)                        (0x00000004&((data)<<2))
#define TMDS_DET_STS_grn_neg_de_err_flag(data)                        (0x00000002&((data)<<1))
#define TMDS_DET_STS_blu_neg_de_err_flag(data)                        (0x00000001&(data))
#define TMDS_DET_STS_get_red_tran_err_flag(data)                      ((0x00000100&(data))>>8)
#define TMDS_DET_STS_get_grn_tran_err_flag(data)                      ((0x00000080&(data))>>7)
#define TMDS_DET_STS_get_blu_tran_err_flag(data)                      ((0x00000040&(data))>>6)
#define TMDS_DET_STS_get_red_pos_de_err_flag(data)                    ((0x00000020&(data))>>5)
#define TMDS_DET_STS_get_grn_pos_de_err_flag(data)                    ((0x00000010&(data))>>4)
#define TMDS_DET_STS_get_blu_pos_de_err_flag(data)                    ((0x00000008&(data))>>3)
#define TMDS_DET_STS_get_red_neg_de_err_flag(data)                    ((0x00000004&(data))>>2)
#define TMDS_DET_STS_get_grn_neg_de_err_flag(data)                    ((0x00000002&(data))>>1)
#define TMDS_DET_STS_get_blu_neg_de_err_flag(data)                    (0x00000001&(data))


#define VIDEO_BIT_ERR_DET                                             0x1800f060
#define VIDEO_BIT_ERR_DET_reg_addr                                    "0xb800f060"
#define VIDEO_BIT_ERR_DET_reg                                         0xb800f060
#define VIDEO_BIT_ERR_DET_inst_addr                                   "0x0018"
#define VIDEO_BIT_ERR_DET_inst                                        0x0018
#define VIDEO_BIT_ERR_DET_thd_shift                                   (16)
#define VIDEO_BIT_ERR_DET_irq_en_shift                                (11)
#define VIDEO_BIT_ERR_DET_reset_shift                                 (10)
#define VIDEO_BIT_ERR_DET_period_shift                                (4)
#define VIDEO_BIT_ERR_DET_ch_sel_shift                                (2)
#define VIDEO_BIT_ERR_DET_mode_shift                                  (1)
#define VIDEO_BIT_ERR_DET_en_shift                                    (0)
#define VIDEO_BIT_ERR_DET_thd_mask                                    (0xFFFF0000)
#define VIDEO_BIT_ERR_DET_irq_en_mask                                 (0x00000800)
#define VIDEO_BIT_ERR_DET_reset_mask                                  (0x00000400)
#define VIDEO_BIT_ERR_DET_period_mask                                 (0x000003F0)
#define VIDEO_BIT_ERR_DET_ch_sel_mask                                 (0x0000000C)
#define VIDEO_BIT_ERR_DET_mode_mask                                   (0x00000002)
#define VIDEO_BIT_ERR_DET_en_mask                                     (0x00000001)
#define VIDEO_BIT_ERR_DET_thd(data)                                   (0xFFFF0000&((data)<<16))
#define VIDEO_BIT_ERR_DET_irq_en(data)                                (0x00000800&((data)<<11))
#define VIDEO_BIT_ERR_DET_reset(data)                                 (0x00000400&((data)<<10))
#define VIDEO_BIT_ERR_DET_period(data)                                (0x000003F0&((data)<<4))
#define VIDEO_BIT_ERR_DET_ch_sel(data)                                (0x0000000C&((data)<<2))
#define VIDEO_BIT_ERR_DET_mode(data)                                  (0x00000002&((data)<<1))
#define VIDEO_BIT_ERR_DET_en(data)                                    (0x00000001&(data))
#define VIDEO_BIT_ERR_DET_get_thd(data)                               ((0xFFFF0000&(data))>>16)
#define VIDEO_BIT_ERR_DET_get_irq_en(data)                            ((0x00000800&(data))>>11)
#define VIDEO_BIT_ERR_DET_get_reset(data)                             ((0x00000400&(data))>>10)
#define VIDEO_BIT_ERR_DET_get_period(data)                            ((0x000003F0&(data))>>4)
#define VIDEO_BIT_ERR_DET_get_ch_sel(data)                            ((0x0000000C&(data))>>2)
#define VIDEO_BIT_ERR_DET_get_mode(data)                              ((0x00000002&(data))>>1)
#define VIDEO_BIT_ERR_DET_get_en(data)                                (0x00000001&(data))


#define VIDEO_BIT_ERR_STATUS                                          0x1800f064
#define VIDEO_BIT_ERR_STATUS_reg_addr                                 "0xb800f064"
#define VIDEO_BIT_ERR_STATUS_reg                                      0xb800f064
#define VIDEO_BIT_ERR_STATUS_inst_addr                                "0x0019"
#define VIDEO_BIT_ERR_STATUS_inst                                     0x0019
#define VIDEO_BIT_ERR_STATUS_ad_max_shift                             (25)
#define VIDEO_BIT_ERR_STATUS_ad_min_shift                             (20)
#define VIDEO_BIT_ERR_STATUS_no_dis_reset_shift                       (19)
#define VIDEO_BIT_ERR_STATUS_bit_err_thd_shift                        (18)
#define VIDEO_BIT_ERR_STATUS_bit_err_shift                            (17)
#define VIDEO_BIT_ERR_STATUS_bit_err_cnt_of_shift                     (16)
#define VIDEO_BIT_ERR_STATUS_bit_err_cnt_shift                        (0)
#define VIDEO_BIT_ERR_STATUS_ad_max_mask                              (0x3E000000)
#define VIDEO_BIT_ERR_STATUS_ad_min_mask                              (0x01F00000)
#define VIDEO_BIT_ERR_STATUS_no_dis_reset_mask                        (0x00080000)
#define VIDEO_BIT_ERR_STATUS_bit_err_thd_mask                         (0x00040000)
#define VIDEO_BIT_ERR_STATUS_bit_err_mask                             (0x00020000)
#define VIDEO_BIT_ERR_STATUS_bit_err_cnt_of_mask                      (0x00010000)
#define VIDEO_BIT_ERR_STATUS_bit_err_cnt_mask                         (0x0000FFFF)
#define VIDEO_BIT_ERR_STATUS_ad_max(data)                             (0x3E000000&((data)<<25))
#define VIDEO_BIT_ERR_STATUS_ad_min(data)                             (0x01F00000&((data)<<20))
#define VIDEO_BIT_ERR_STATUS_no_dis_reset(data)                       (0x00080000&((data)<<19))
#define VIDEO_BIT_ERR_STATUS_bit_err_thd(data)                        (0x00040000&((data)<<18))
#define VIDEO_BIT_ERR_STATUS_bit_err(data)                            (0x00020000&((data)<<17))
#define VIDEO_BIT_ERR_STATUS_bit_err_cnt_of(data)                     (0x00010000&((data)<<16))
#define VIDEO_BIT_ERR_STATUS_bit_err_cnt(data)                        (0x0000FFFF&(data))
#define VIDEO_BIT_ERR_STATUS_get_ad_max(data)                         ((0x3E000000&(data))>>25)
#define VIDEO_BIT_ERR_STATUS_get_ad_min(data)                         ((0x01F00000&(data))>>20)
#define VIDEO_BIT_ERR_STATUS_get_no_dis_reset(data)                   ((0x00080000&(data))>>19)
#define VIDEO_BIT_ERR_STATUS_get_bit_err_thd(data)                    ((0x00040000&(data))>>18)
#define VIDEO_BIT_ERR_STATUS_get_bit_err(data)                        ((0x00020000&(data))>>17)
#define VIDEO_BIT_ERR_STATUS_get_bit_err_cnt_of(data)                 ((0x00010000&(data))>>16)
#define VIDEO_BIT_ERR_STATUS_get_bit_err_cnt(data)                    (0x0000FFFF&(data))


#define HDMI_SR                                                       0x1800f080
#define HDMI_SR_reg_addr                                              "0xb800f080"
#define HDMI_SR_reg                                                   0xb800f080
#define HDMI_SR_inst_addr                                             "0x0020"
#define HDMI_SR_inst                                                  0x0020
#define HDMI_SR_avmute_bg_shift                                       (7)
#define HDMI_SR_avmute_shift                                          (6)
#define HDMI_SR_vic_shift                                             (5)
#define HDMI_SR_spdiftype_shift                                       (4)
#define HDMI_SR_pllsts_shift                                          (3)
#define HDMI_SR_afifoof_shift                                         (2)
#define HDMI_SR_afifouf_shift                                         (1)
#define HDMI_SR_mode_shift                                            (0)
#define HDMI_SR_avmute_bg_mask                                        (0x00000080)
#define HDMI_SR_avmute_mask                                           (0x00000040)
#define HDMI_SR_vic_mask                                              (0x00000020)
#define HDMI_SR_spdiftype_mask                                        (0x00000010)
#define HDMI_SR_pllsts_mask                                           (0x00000008)
#define HDMI_SR_afifoof_mask                                          (0x00000004)
#define HDMI_SR_afifouf_mask                                          (0x00000002)
#define HDMI_SR_mode_mask                                             (0x00000001)
#define HDMI_SR_avmute_bg(data)                                       (0x00000080&((data)<<7))
#define HDMI_SR_avmute(data)                                          (0x00000040&((data)<<6))
#define HDMI_SR_vic(data)                                             (0x00000020&((data)<<5))
#define HDMI_SR_spdiftype(data)                                       (0x00000010&((data)<<4))
#define HDMI_SR_pllsts(data)                                          (0x00000008&((data)<<3))
#define HDMI_SR_afifoof(data)                                         (0x00000004&((data)<<2))
#define HDMI_SR_afifouf(data)                                         (0x00000002&((data)<<1))
#define HDMI_SR_mode(data)                                            (0x00000001&(data))
#define HDMI_SR_get_avmute_bg(data)                                   ((0x00000080&(data))>>7)
#define HDMI_SR_get_avmute(data)                                      ((0x00000040&(data))>>6)
#define HDMI_SR_get_vic(data)                                         ((0x00000020&(data))>>5)
#define HDMI_SR_get_spdiftype(data)                                   ((0x00000010&(data))>>4)
#define HDMI_SR_get_pllsts(data)                                      ((0x00000008&(data))>>3)
#define HDMI_SR_get_afifoof(data)                                     ((0x00000004&(data))>>2)
#define HDMI_SR_get_afifouf(data)                                     ((0x00000002&(data))>>1)
#define HDMI_SR_get_mode(data)                                        (0x00000001&(data))


#define HDMI_GPVS                                                     0x1800f084
#define HDMI_GPVS_reg_addr                                            "0xb800f084"
#define HDMI_GPVS_reg                                                 0xb800f084
#define HDMI_GPVS_inst_addr                                           "0x0021"
#define HDMI_GPVS_inst                                                0x0021
#define HDMI_GPVS_gmps_v_shift                                        (13)
#define HDMI_GPVS_vsps_v_shift                                        (12)
#define HDMI_GPVS_gmps_shift                                          (11)
#define HDMI_GPVS_vsps_shift                                          (10)
#define HDMI_GPVS_nps_shift                                           (9)
#define HDMI_GPVS_pis_8_shift                                         (8)
#define HDMI_GPVS_pis_7_shift                                         (7)
#define HDMI_GPVS_pis_6_shift                                         (6)
#define HDMI_GPVS_pis_5_shift                                         (5)
#define HDMI_GPVS_pvs_4_shift                                         (4)
#define HDMI_GPVS_pvs_3_shift                                         (3)
#define HDMI_GPVS_pvs_2_shift                                         (2)
#define HDMI_GPVS_pvs_1_shift                                         (1)
#define HDMI_GPVS_pvs_0_shift                                         (0)
#define HDMI_GPVS_gmps_v_mask                                         (0x00002000)
#define HDMI_GPVS_vsps_v_mask                                         (0x00001000)
#define HDMI_GPVS_gmps_mask                                           (0x00000800)
#define HDMI_GPVS_vsps_mask                                           (0x00000400)
#define HDMI_GPVS_nps_mask                                            (0x00000200)
#define HDMI_GPVS_pis_8_mask                                          (0x00000100)
#define HDMI_GPVS_pis_7_mask                                          (0x00000080)
#define HDMI_GPVS_pis_6_mask                                          (0x00000040)
#define HDMI_GPVS_pis_5_mask                                          (0x00000020)
#define HDMI_GPVS_pvs_4_mask                                          (0x00000010)
#define HDMI_GPVS_pvs_3_mask                                          (0x00000008)
#define HDMI_GPVS_pvs_2_mask                                          (0x00000004)
#define HDMI_GPVS_pvs_1_mask                                          (0x00000002)
#define HDMI_GPVS_pvs_0_mask                                          (0x00000001)
#define HDMI_GPVS_gmps_v(data)                                        (0x00002000&((data)<<13))
#define HDMI_GPVS_vsps_v(data)                                        (0x00001000&((data)<<12))
#define HDMI_GPVS_gmps(data)                                          (0x00000800&((data)<<11))
#define HDMI_GPVS_vsps(data)                                          (0x00000400&((data)<<10))
#define HDMI_GPVS_nps(data)                                           (0x00000200&((data)<<9))
#define HDMI_GPVS_pis_8(data)                                         (0x00000100&((data)<<8))
#define HDMI_GPVS_pis_7(data)                                         (0x00000080&((data)<<7))
#define HDMI_GPVS_pis_6(data)                                         (0x00000040&((data)<<6))
#define HDMI_GPVS_pis_5(data)                                         (0x00000020&((data)<<5))
#define HDMI_GPVS_pvs_4(data)                                         (0x00000010&((data)<<4))
#define HDMI_GPVS_pvs_3(data)                                         (0x00000008&((data)<<3))
#define HDMI_GPVS_pvs_2(data)                                         (0x00000004&((data)<<2))
#define HDMI_GPVS_pvs_1(data)                                         (0x00000002&((data)<<1))
#define HDMI_GPVS_pvs_0(data)                                         (0x00000001&(data))
#define HDMI_GPVS_get_gmps_v(data)                                    ((0x00002000&(data))>>13)
#define HDMI_GPVS_get_vsps_v(data)                                    ((0x00001000&(data))>>12)
#define HDMI_GPVS_get_gmps(data)                                      ((0x00000800&(data))>>11)
#define HDMI_GPVS_get_vsps(data)                                      ((0x00000400&(data))>>10)
#define HDMI_GPVS_get_nps(data)                                       ((0x00000200&(data))>>9)
#define HDMI_GPVS_get_pis_8(data)                                     ((0x00000100&(data))>>8)
#define HDMI_GPVS_get_pis_7(data)                                     ((0x00000080&(data))>>7)
#define HDMI_GPVS_get_pis_6(data)                                     ((0x00000040&(data))>>6)
#define HDMI_GPVS_get_pis_5(data)                                     ((0x00000020&(data))>>5)
#define HDMI_GPVS_get_pvs_4(data)                                     ((0x00000010&(data))>>4)
#define HDMI_GPVS_get_pvs_3(data)                                     ((0x00000008&(data))>>3)
#define HDMI_GPVS_get_pvs_2(data)                                     ((0x00000004&(data))>>2)
#define HDMI_GPVS_get_pvs_1(data)                                     ((0x00000002&(data))>>1)
#define HDMI_GPVS_get_pvs_0(data)                                     (0x00000001&(data))


#define HDMI_PSAP                                                     0x1800f088
#define HDMI_PSAP_reg_addr                                            "0xb800f088"
#define HDMI_PSAP_reg                                                 0xb800f088
#define HDMI_PSAP_inst_addr                                           "0x0022"
#define HDMI_PSAP_inst                                                0x0022
#define HDMI_PSAP_apss_shift                                          (0)
#define HDMI_PSAP_apss_mask                                           (0x000000FF)
#define HDMI_PSAP_apss(data)                                          (0x000000FF&(data))
#define HDMI_PSAP_get_apss(data)                                      (0x000000FF&(data))


#define HDMI_PSDP                                                     0x1800f08c
#define HDMI_PSDP_reg_addr                                            "0xb800f08c"
#define HDMI_PSDP_reg                                                 0xb800f08c
#define HDMI_PSDP_inst_addr                                           "0x0023"
#define HDMI_PSDP_inst                                                0x0023
#define HDMI_PSDP_dpss_shift                                          (0)
#define HDMI_PSDP_dpss_mask                                           (0x000000FF)
#define HDMI_PSDP_dpss(data)                                          (0x000000FF&(data))
#define HDMI_PSDP_get_dpss(data)                                      (0x000000FF&(data))


#define HDMI_SCR                                                      0x1800f090
#define HDMI_SCR_reg_addr                                             "0xb800f090"
#define HDMI_SCR_reg                                                  0xb800f090
#define HDMI_SCR_inst_addr                                            "0x0024"
#define HDMI_SCR_inst                                                 0x0024
#define HDMI_SCR_nval_shift                                           (8)
#define HDMI_SCR_dvi_reset_ds_cm_en_shift                             (5)
#define HDMI_SCR_packet_ignore_shift                                  (4)
#define HDMI_SCR_mode_shift                                           (3)
#define HDMI_SCR_msmode_shift                                         (2)
#define HDMI_SCR_cabs_shift                                           (1)
#define HDMI_SCR_fcddip_shift                                         (0)
#define HDMI_SCR_nval_mask                                            (0x0000FF00)
#define HDMI_SCR_dvi_reset_ds_cm_en_mask                              (0x00000020)
#define HDMI_SCR_packet_ignore_mask                                   (0x00000010)
#define HDMI_SCR_mode_mask                                            (0x00000008)
#define HDMI_SCR_msmode_mask                                          (0x00000004)
#define HDMI_SCR_cabs_mask                                            (0x00000002)
#define HDMI_SCR_fcddip_mask                                          (0x00000001)
#define HDMI_SCR_nval(data)                                           (0x0000FF00&((data)<<8))
#define HDMI_SCR_dvi_reset_ds_cm_en(data)                             (0x00000020&((data)<<5))
#define HDMI_SCR_packet_ignore(data)                                  (0x00000010&((data)<<4))
#define HDMI_SCR_mode(data)                                           (0x00000008&((data)<<3))
#define HDMI_SCR_msmode(data)                                         (0x00000004&((data)<<2))
#define HDMI_SCR_cabs(data)                                           (0x00000002&((data)<<1))
#define HDMI_SCR_fcddip(data)                                         (0x00000001&(data))
#define HDMI_SCR_get_nval(data)                                       ((0x0000FF00&(data))>>8)
#define HDMI_SCR_get_dvi_reset_ds_cm_en(data)                         ((0x00000020&(data))>>5)
#define HDMI_SCR_get_packet_ignore(data)                              ((0x00000010&(data))>>4)
#define HDMI_SCR_get_mode(data)                                       ((0x00000008&(data))>>3)
#define HDMI_SCR_get_msmode(data)                                     ((0x00000004&(data))>>2)
#define HDMI_SCR_get_cabs(data)                                       ((0x00000002&(data))>>1)
#define HDMI_SCR_get_fcddip(data)                                     (0x00000001&(data))


#define HDMI_BCHCR                                                    0x1800f094
#define HDMI_BCHCR_reg_addr                                           "0xb800f094"
#define HDMI_BCHCR_reg                                                0xb800f094
#define HDMI_BCHCR_inst_addr                                          "0x0025"
#define HDMI_BCHCR_inst                                               0x0025
#define HDMI_BCHCR_spcss_shift                                        (5)
#define HDMI_BCHCR_enrwe_shift                                        (4)
#define HDMI_BCHCR_bche_shift                                         (3)
#define HDMI_BCHCR_bches_shift                                        (2)
#define HDMI_BCHCR_bches2_shift                                       (1)
#define HDMI_BCHCR_pe_shift                                           (0)
#define HDMI_BCHCR_spcss_mask                                         (0x00000020)
#define HDMI_BCHCR_enrwe_mask                                         (0x00000010)
#define HDMI_BCHCR_bche_mask                                          (0x00000008)
#define HDMI_BCHCR_bches_mask                                         (0x00000004)
#define HDMI_BCHCR_bches2_mask                                        (0x00000002)
#define HDMI_BCHCR_pe_mask                                            (0x00000001)
#define HDMI_BCHCR_spcss(data)                                        (0x00000020&((data)<<5))
#define HDMI_BCHCR_enrwe(data)                                        (0x00000010&((data)<<4))
#define HDMI_BCHCR_bche(data)                                         (0x00000008&((data)<<3))
#define HDMI_BCHCR_bches(data)                                        (0x00000004&((data)<<2))
#define HDMI_BCHCR_bches2(data)                                       (0x00000002&((data)<<1))
#define HDMI_BCHCR_pe(data)                                           (0x00000001&(data))
#define HDMI_BCHCR_get_spcss(data)                                    ((0x00000020&(data))>>5)
#define HDMI_BCHCR_get_enrwe(data)                                    ((0x00000010&(data))>>4)
#define HDMI_BCHCR_get_bche(data)                                     ((0x00000008&(data))>>3)
#define HDMI_BCHCR_get_bches(data)                                    ((0x00000004&(data))>>2)
#define HDMI_BCHCR_get_bches2(data)                                   ((0x00000002&(data))>>1)
#define HDMI_BCHCR_get_pe(data)                                       (0x00000001&(data))


#define HDMI_AVMCR                                                    0x1800f098
#define HDMI_AVMCR_reg_addr                                           "0xb800f098"
#define HDMI_AVMCR_reg                                                0xb800f098
#define HDMI_AVMCR_inst_addr                                          "0x0026"
#define HDMI_AVMCR_inst                                               0x0026
#define HDMI_AVMCR_wd_vclk_en_shift                                   (9)
#define HDMI_AVMCR_avmute_flag_shift                                  (8)
#define HDMI_AVMCR_avmute_win_en_shift                                (7)
#define HDMI_AVMCR_aoc_shift                                          (6)
#define HDMI_AVMCR_aomc_shift                                         (5)
#define HDMI_AVMCR_awd_shift                                          (4)
#define HDMI_AVMCR_ve_shift                                           (3)
#define HDMI_AVMCR_ampic_shift                                        (2)
#define HDMI_AVMCR_vdpic_shift                                        (1)
#define HDMI_AVMCR_nfpss_shift                                        (0)
#define HDMI_AVMCR_wd_vclk_en_mask                                    (0x00000200)
#define HDMI_AVMCR_avmute_flag_mask                                   (0x00000100)
#define HDMI_AVMCR_avmute_win_en_mask                                 (0x00000080)
#define HDMI_AVMCR_aoc_mask                                           (0x00000040)
#define HDMI_AVMCR_aomc_mask                                          (0x00000020)
#define HDMI_AVMCR_awd_mask                                           (0x00000010)
#define HDMI_AVMCR_ve_mask                                            (0x00000008)
#define HDMI_AVMCR_ampic_mask                                         (0x00000004)
#define HDMI_AVMCR_vdpic_mask                                         (0x00000002)
#define HDMI_AVMCR_nfpss_mask                                         (0x00000001)
#define HDMI_AVMCR_wd_vclk_en(data)                                   (0x00000200&((data)<<9))
#define HDMI_AVMCR_avmute_flag(data)                                  (0x00000100&((data)<<8))
#define HDMI_AVMCR_avmute_win_en(data)                                (0x00000080&((data)<<7))
#define HDMI_AVMCR_aoc(data)                                          (0x00000040&((data)<<6))
#define HDMI_AVMCR_aomc(data)                                         (0x00000020&((data)<<5))
#define HDMI_AVMCR_awd(data)                                          (0x00000010&((data)<<4))
#define HDMI_AVMCR_ve(data)                                           (0x00000008&((data)<<3))
#define HDMI_AVMCR_ampic(data)                                        (0x00000004&((data)<<2))
#define HDMI_AVMCR_vdpic(data)                                        (0x00000002&((data)<<1))
#define HDMI_AVMCR_nfpss(data)                                        (0x00000001&(data))
#define HDMI_AVMCR_get_wd_vclk_en(data)                               ((0x00000200&(data))>>9)
#define HDMI_AVMCR_get_avmute_flag(data)                              ((0x00000100&(data))>>8)
#define HDMI_AVMCR_get_avmute_win_en(data)                            ((0x00000080&(data))>>7)
#define HDMI_AVMCR_get_aoc(data)                                      ((0x00000040&(data))>>6)
#define HDMI_AVMCR_get_aomc(data)                                     ((0x00000020&(data))>>5)
#define HDMI_AVMCR_get_awd(data)                                      ((0x00000010&(data))>>4)
#define HDMI_AVMCR_get_ve(data)                                       ((0x00000008&(data))>>3)
#define HDMI_AVMCR_get_ampic(data)                                    ((0x00000004&(data))>>2)
#define HDMI_AVMCR_get_vdpic(data)                                    ((0x00000002&(data))>>1)
#define HDMI_AVMCR_get_nfpss(data)                                    (0x00000001&(data))


#define HDMI_WDCR0                                                    0x1800f09c
#define HDMI_WDCR0_reg_addr                                           "0xb800f09c"
#define HDMI_WDCR0_reg                                                0xb800f09c
#define HDMI_WDCR0_inst_addr                                          "0x0027"
#define HDMI_WDCR0_inst                                               0x0027
#define HDMI_WDCR0_vwdap_shift                                        (23)
#define HDMI_WDCR0_vwdlf_shift                                        (22)
#define HDMI_WDCR0_vwdafo_shift                                       (21)
#define HDMI_WDCR0_vwdafu_shift                                       (20)
#define HDMI_WDCR0_yv_shift                                           (16)
#define HDMI_WDCR0_awdck_shift                                        (15)
#define HDMI_WDCR0_awdlf_shift                                        (14)
#define HDMI_WDCR0_ch_st_sel_shift                                    (13)
#define HDMI_WDCR0_vwdact_shift                                       (12)
#define HDMI_WDCR0_xv_shift                                           (8)
#define HDMI_WDCR0_asmfe_shift                                        (7)
#define HDMI_WDCR0_load_d_shift                                       (6)
#define HDMI_WDCR0_bt_track_en_shift                                  (5)
#define HDMI_WDCR0_awdct_shift                                        (4)
#define HDMI_WDCR0_awdap_shift                                        (3)
#define HDMI_WDCR0_awdfo_shift                                        (2)
#define HDMI_WDCR0_awdfu_shift                                        (1)
#define HDMI_WDCR0_ct_shift                                           (0)
#define HDMI_WDCR0_vwdap_mask                                         (0x00800000)
#define HDMI_WDCR0_vwdlf_mask                                         (0x00400000)
#define HDMI_WDCR0_vwdafo_mask                                        (0x00200000)
#define HDMI_WDCR0_vwdafu_mask                                        (0x00100000)
#define HDMI_WDCR0_yv_mask                                            (0x000F0000)
#define HDMI_WDCR0_awdck_mask                                         (0x00008000)
#define HDMI_WDCR0_awdlf_mask                                         (0x00004000)
#define HDMI_WDCR0_ch_st_sel_mask                                     (0x00002000)
#define HDMI_WDCR0_vwdact_mask                                        (0x00001000)
#define HDMI_WDCR0_xv_mask                                            (0x00000F00)
#define HDMI_WDCR0_asmfe_mask                                         (0x00000080)
#define HDMI_WDCR0_load_d_mask                                        (0x00000040)
#define HDMI_WDCR0_bt_track_en_mask                                   (0x00000020)
#define HDMI_WDCR0_awdct_mask                                         (0x00000010)
#define HDMI_WDCR0_awdap_mask                                         (0x00000008)
#define HDMI_WDCR0_awdfo_mask                                         (0x00000004)
#define HDMI_WDCR0_awdfu_mask                                         (0x00000002)
#define HDMI_WDCR0_ct_mask                                            (0x00000001)
#define HDMI_WDCR0_vwdap(data)                                        (0x00800000&((data)<<23))
#define HDMI_WDCR0_vwdlf(data)                                        (0x00400000&((data)<<22))
#define HDMI_WDCR0_vwdafo(data)                                       (0x00200000&((data)<<21))
#define HDMI_WDCR0_vwdafu(data)                                       (0x00100000&((data)<<20))
#define HDMI_WDCR0_yv(data)                                           (0x000F0000&((data)<<16))
#define HDMI_WDCR0_awdck(data)                                        (0x00008000&((data)<<15))
#define HDMI_WDCR0_awdlf(data)                                        (0x00004000&((data)<<14))
#define HDMI_WDCR0_ch_st_sel(data)                                    (0x00002000&((data)<<13))
#define HDMI_WDCR0_vwdact(data)                                       (0x00001000&((data)<<12))
#define HDMI_WDCR0_xv(data)                                           (0x00000F00&((data)<<8))
#define HDMI_WDCR0_asmfe(data)                                        (0x00000080&((data)<<7))
#define HDMI_WDCR0_load_d(data)                                       (0x00000040&((data)<<6))
#define HDMI_WDCR0_bt_track_en(data)                                  (0x00000020&((data)<<5))
#define HDMI_WDCR0_awdct(data)                                        (0x00000010&((data)<<4))
#define HDMI_WDCR0_awdap(data)                                        (0x00000008&((data)<<3))
#define HDMI_WDCR0_awdfo(data)                                        (0x00000004&((data)<<2))
#define HDMI_WDCR0_awdfu(data)                                        (0x00000002&((data)<<1))
#define HDMI_WDCR0_ct(data)                                           (0x00000001&(data))
#define HDMI_WDCR0_get_vwdap(data)                                    ((0x00800000&(data))>>23)
#define HDMI_WDCR0_get_vwdlf(data)                                    ((0x00400000&(data))>>22)
#define HDMI_WDCR0_get_vwdafo(data)                                   ((0x00200000&(data))>>21)
#define HDMI_WDCR0_get_vwdafu(data)                                   ((0x00100000&(data))>>20)
#define HDMI_WDCR0_get_yv(data)                                       ((0x000F0000&(data))>>16)
#define HDMI_WDCR0_get_awdck(data)                                    ((0x00008000&(data))>>15)
#define HDMI_WDCR0_get_awdlf(data)                                    ((0x00004000&(data))>>14)
#define HDMI_WDCR0_get_ch_st_sel(data)                                ((0x00002000&(data))>>13)
#define HDMI_WDCR0_get_vwdact(data)                                   ((0x00001000&(data))>>12)
#define HDMI_WDCR0_get_xv(data)                                       ((0x00000F00&(data))>>8)
#define HDMI_WDCR0_get_asmfe(data)                                    ((0x00000080&(data))>>7)
#define HDMI_WDCR0_get_load_d(data)                                   ((0x00000040&(data))>>6)
#define HDMI_WDCR0_get_bt_track_en(data)                              ((0x00000020&(data))>>5)
#define HDMI_WDCR0_get_awdct(data)                                    ((0x00000010&(data))>>4)
#define HDMI_WDCR0_get_awdap(data)                                    ((0x00000008&(data))>>3)
#define HDMI_WDCR0_get_awdfo(data)                                    ((0x00000004&(data))>>2)
#define HDMI_WDCR0_get_awdfu(data)                                    ((0x00000002&(data))>>1)
#define HDMI_WDCR0_get_ct(data)                                       (0x00000001&(data))


#define HDMI_DBCR                                                     0x1800f0a0
#define HDMI_DBCR_reg_addr                                            "0xb800f0a0"
#define HDMI_DBCR_reg                                                 0xb800f0a0
#define HDMI_DBCR_inst_addr                                           "0x0028"
#define HDMI_DBCR_inst                                                0x0028
#define HDMI_DBCR_aldbfv_shift                                        (3)
#define HDMI_DBCR_aldbfo_shift                                        (2)
#define HDMI_DBCR_aldbfu_shift                                        (1)
#define HDMI_DBCR_aldbpn_shift                                        (0)
#define HDMI_DBCR_aldbfv_mask                                         (0x00000008)
#define HDMI_DBCR_aldbfo_mask                                         (0x00000004)
#define HDMI_DBCR_aldbfu_mask                                         (0x00000002)
#define HDMI_DBCR_aldbpn_mask                                         (0x00000001)
#define HDMI_DBCR_aldbfv(data)                                        (0x00000008&((data)<<3))
#define HDMI_DBCR_aldbfo(data)                                        (0x00000004&((data)<<2))
#define HDMI_DBCR_aldbfu(data)                                        (0x00000002&((data)<<1))
#define HDMI_DBCR_aldbpn(data)                                        (0x00000001&(data))
#define HDMI_DBCR_get_aldbfv(data)                                    ((0x00000008&(data))>>3)
#define HDMI_DBCR_get_aldbfo(data)                                    ((0x00000004&(data))>>2)
#define HDMI_DBCR_get_aldbfu(data)                                    ((0x00000002&(data))>>1)
#define HDMI_DBCR_get_aldbpn(data)                                    (0x00000001&(data))


#define HDMI_AWDSR                                                    0x1800f0a4
#define HDMI_AWDSR_reg_addr                                           "0xb800f0a4"
#define HDMI_AWDSR_reg                                                0xb800f0a4
#define HDMI_AWDSR_inst_addr                                          "0x0029"
#define HDMI_AWDSR_inst                                               0x0029
#define HDMI_AWDSR_awdpvsb_shift                                      (0)
#define HDMI_AWDSR_awdpvsb_mask                                       (0x0000007F)
#define HDMI_AWDSR_awdpvsb(data)                                      (0x0000007F&(data))
#define HDMI_AWDSR_get_awdpvsb(data)                                  (0x0000007F&(data))


#define HDMI_VWDSR                                                    0x1800f0a8
#define HDMI_VWDSR_reg_addr                                           "0xb800f0a8"
#define HDMI_VWDSR_reg                                                0xb800f0a8
#define HDMI_VWDSR_inst_addr                                          "0x002A"
#define HDMI_VWDSR_inst                                               0x002A
#define HDMI_VWDSR_vwdpvsb_shift                                      (0)
#define HDMI_VWDSR_vwdpvsb_mask                                       (0x0000007F)
#define HDMI_VWDSR_vwdpvsb(data)                                      (0x0000007F&(data))
#define HDMI_VWDSR_get_vwdpvsb(data)                                  (0x0000007F&(data))


#define HDMI_PAMICR                                                   0x1800f0ac
#define HDMI_PAMICR_reg_addr                                          "0xb800f0ac"
#define HDMI_PAMICR_reg                                               0xb800f0ac
#define HDMI_PAMICR_inst_addr                                         "0x002B"
#define HDMI_PAMICR_inst                                              0x002B
#define HDMI_PAMICR_icpvsb_shift                                      (0)
#define HDMI_PAMICR_icpvsb_mask                                       (0x0000007F)
#define HDMI_PAMICR_icpvsb(data)                                      (0x0000007F&(data))
#define HDMI_PAMICR_get_icpvsb(data)                                  (0x0000007F&(data))


#define HDMI_PTRSV1                                                   0x1800f0b0
#define HDMI_PTRSV1_reg_addr                                          "0xb800f0b0"
#define HDMI_PTRSV1_reg                                               0xb800f0b0
#define HDMI_PTRSV1_inst_addr                                         "0x002C"
#define HDMI_PTRSV1_inst                                              0x002C
#define HDMI_PTRSV1_pt4_shift                                         (24)
#define HDMI_PTRSV1_pt3_shift                                         (16)
#define HDMI_PTRSV1_pt2_shift                                         (8)
#define HDMI_PTRSV1_pt1_shift                                         (0)
#define HDMI_PTRSV1_pt4_mask                                          (0xFF000000)
#define HDMI_PTRSV1_pt3_mask                                          (0x00FF0000)
#define HDMI_PTRSV1_pt2_mask                                          (0x0000FF00)
#define HDMI_PTRSV1_pt1_mask                                          (0x000000FF)
#define HDMI_PTRSV1_pt4(data)                                         (0xFF000000&((data)<<24))
#define HDMI_PTRSV1_pt3(data)                                         (0x00FF0000&((data)<<16))
#define HDMI_PTRSV1_pt2(data)                                         (0x0000FF00&((data)<<8))
#define HDMI_PTRSV1_pt1(data)                                         (0x000000FF&(data))
#define HDMI_PTRSV1_get_pt4(data)                                     ((0xFF000000&(data))>>24)
#define HDMI_PTRSV1_get_pt3(data)                                     ((0x00FF0000&(data))>>16)
#define HDMI_PTRSV1_get_pt2(data)                                     ((0x0000FF00&(data))>>8)
#define HDMI_PTRSV1_get_pt1(data)                                     (0x000000FF&(data))


#define HDMI_PVGCR0                                                   0x1800f0b4
#define HDMI_PVGCR0_reg_addr                                          "0xb800f0b4"
#define HDMI_PVGCR0_reg                                               0xb800f0b4
#define HDMI_PVGCR0_inst_addr                                         "0x002D"
#define HDMI_PVGCR0_inst                                              0x002D
#define HDMI_PVGCR0_pvsef_shift                                       (0)
#define HDMI_PVGCR0_pvsef_mask                                        (0xFFFFFFFF)
#define HDMI_PVGCR0_pvsef(data)                                       (0xFFFFFFFF&(data))
#define HDMI_PVGCR0_get_pvsef(data)                                   (0xFFFFFFFF&(data))


#define HDMI_PVSR0                                                    0x1800f0b8
#define HDMI_PVSR0_reg_addr                                           "0xb800f0b8"
#define HDMI_PVSR0_reg                                                0xb800f0b8
#define HDMI_PVSR0_inst_addr                                          "0x002E"
#define HDMI_PVSR0_inst                                               0x002E
#define HDMI_PVSR0_pvs_shift                                          (0)
#define HDMI_PVSR0_pvs_mask                                           (0xFFFFFFFF)
#define HDMI_PVSR0_pvs(data)                                          (0xFFFFFFFF&(data))
#define HDMI_PVSR0_get_pvs(data)                                      (0xFFFFFFFF&(data))


#define HDMI_VCR                                                      0x1800f0bc
#define HDMI_VCR_reg_addr                                             "0xb800f0bc"
#define HDMI_VCR_reg                                                  0xb800f0bc
#define HDMI_VCR_inst_addr                                            "0x002F"
#define HDMI_VCR_inst                                                 0x002F
#define HDMI_VCR_cbus_ddc_chsel_shift                                 (28)
#define HDMI_VCR_hdmi_field_shift                                     (27)
#define HDMI_VCR_int_pro_chg_flag_shift                               (26)
#define HDMI_VCR_int_pro_chg_wd_en_shift                              (25)
#define HDMI_VCR_int_pro_chg_int_en_shift                             (24)
#define HDMI_VCR_hdcp_ddc_chsel_shift                                 (22)
#define HDMI_VCR_iclk_sel_shift                                       (20)
#define HDMI_VCR_csc_r_shift                                          (18)
#define HDMI_VCR_hdirq_shift                                          (17)
#define HDMI_VCR_csam_shift                                           (16)
#define HDMI_VCR_csc_shift                                            (14)
#define HDMI_VCR_field_decide_sel_shift                               (13)
#define HDMI_VCR_prdsam_shift                                         (12)
#define HDMI_VCR_dsc_r_shift                                          (8)
#define HDMI_VCR_eoi_shift                                            (7)
#define HDMI_VCR_eot_shift                                            (6)
#define HDMI_VCR_se_shift                                             (5)
#define HDMI_VCR_rs_shift                                             (4)
#define HDMI_VCR_dsc_shift                                            (0)
#define HDMI_VCR_cbus_ddc_chsel_mask                                  (0x10000000)
#define HDMI_VCR_hdmi_field_mask                                      (0x08000000)
#define HDMI_VCR_int_pro_chg_flag_mask                                (0x04000000)
#define HDMI_VCR_int_pro_chg_wd_en_mask                               (0x02000000)
#define HDMI_VCR_int_pro_chg_int_en_mask                              (0x01000000)
#define HDMI_VCR_hdcp_ddc_chsel_mask                                  (0x00C00000)
#define HDMI_VCR_iclk_sel_mask                                        (0x00300000)
#define HDMI_VCR_csc_r_mask                                           (0x000C0000)
#define HDMI_VCR_hdirq_mask                                           (0x00020000)
#define HDMI_VCR_csam_mask                                            (0x00010000)
#define HDMI_VCR_csc_mask                                             (0x0000C000)
#define HDMI_VCR_field_decide_sel_mask                                (0x00002000)
#define HDMI_VCR_prdsam_mask                                          (0x00001000)
#define HDMI_VCR_dsc_r_mask                                           (0x00000F00)
#define HDMI_VCR_eoi_mask                                             (0x00000080)
#define HDMI_VCR_eot_mask                                             (0x00000040)
#define HDMI_VCR_se_mask                                              (0x00000020)
#define HDMI_VCR_rs_mask                                              (0x00000010)
#define HDMI_VCR_dsc_mask                                             (0x0000000F)
#define HDMI_VCR_cbus_ddc_chsel(data)                                 (0x10000000&((data)<<28))
#define HDMI_VCR_hdmi_field(data)                                     (0x08000000&((data)<<27))
#define HDMI_VCR_int_pro_chg_flag(data)                               (0x04000000&((data)<<26))
#define HDMI_VCR_int_pro_chg_wd_en(data)                              (0x02000000&((data)<<25))
#define HDMI_VCR_int_pro_chg_int_en(data)                             (0x01000000&((data)<<24))
#define HDMI_VCR_hdcp_ddc_chsel(data)                                 (0x00C00000&((data)<<22))
#define HDMI_VCR_iclk_sel(data)                                       (0x00300000&((data)<<20))
#define HDMI_VCR_csc_r(data)                                          (0x000C0000&((data)<<18))
#define HDMI_VCR_hdirq(data)                                          (0x00020000&((data)<<17))
#define HDMI_VCR_csam(data)                                           (0x00010000&((data)<<16))
#define HDMI_VCR_csc(data)                                            (0x0000C000&((data)<<14))
#define HDMI_VCR_field_decide_sel(data)                               (0x00002000&((data)<<13))
#define HDMI_VCR_prdsam(data)                                         (0x00001000&((data)<<12))
#define HDMI_VCR_dsc_r(data)                                          (0x00000F00&((data)<<8))
#define HDMI_VCR_eoi(data)                                            (0x00000080&((data)<<7))
#define HDMI_VCR_eot(data)                                            (0x00000040&((data)<<6))
#define HDMI_VCR_se(data)                                             (0x00000020&((data)<<5))
#define HDMI_VCR_rs(data)                                             (0x00000010&((data)<<4))
#define HDMI_VCR_dsc(data)                                            (0x0000000F&(data))
#define HDMI_VCR_get_cbus_ddc_chsel(data)                             ((0x10000000&(data))>>28)
#define HDMI_VCR_get_hdmi_field(data)                                 ((0x08000000&(data))>>27)
#define HDMI_VCR_get_int_pro_chg_flag(data)                           ((0x04000000&(data))>>26)
#define HDMI_VCR_get_int_pro_chg_wd_en(data)                          ((0x02000000&(data))>>25)
#define HDMI_VCR_get_int_pro_chg_int_en(data)                         ((0x01000000&(data))>>24)
#define HDMI_VCR_get_hdcp_ddc_chsel(data)                             ((0x00C00000&(data))>>22)
#define HDMI_VCR_get_iclk_sel(data)                                   ((0x00300000&(data))>>20)
#define HDMI_VCR_get_csc_r(data)                                      ((0x000C0000&(data))>>18)
#define HDMI_VCR_get_hdirq(data)                                      ((0x00020000&(data))>>17)
#define HDMI_VCR_get_csam(data)                                       ((0x00010000&(data))>>16)
#define HDMI_VCR_get_csc(data)                                        ((0x0000C000&(data))>>14)
#define HDMI_VCR_get_field_decide_sel(data)                           ((0x00002000&(data))>>13)
#define HDMI_VCR_get_prdsam(data)                                     ((0x00001000&(data))>>12)
#define HDMI_VCR_get_dsc_r(data)                                      ((0x00000F00&(data))>>8)
#define HDMI_VCR_get_eoi(data)                                        ((0x00000080&(data))>>7)
#define HDMI_VCR_get_eot(data)                                        ((0x00000040&(data))>>6)
#define HDMI_VCR_get_se(data)                                         ((0x00000020&(data))>>5)
#define HDMI_VCR_get_rs(data)                                         ((0x00000010&(data))>>4)
#define HDMI_VCR_get_dsc(data)                                        (0x0000000F&(data))


#define HDMI_ACRCR                                                    0x1800f0c0
#define HDMI_ACRCR_reg_addr                                           "0xb800f0c0"
#define HDMI_ACRCR_reg                                                0xb800f0c0
#define HDMI_ACRCR_inst_addr                                          "0x0030"
#define HDMI_ACRCR_inst                                               0x0030
#define HDMI_ACRCR_pucnr_shift                                        (1)
#define HDMI_ACRCR_pucsr_shift                                        (0)
#define HDMI_ACRCR_pucnr_mask                                         (0x00000002)
#define HDMI_ACRCR_pucsr_mask                                         (0x00000001)
#define HDMI_ACRCR_pucnr(data)                                        (0x00000002&((data)<<1))
#define HDMI_ACRCR_pucsr(data)                                        (0x00000001&(data))
#define HDMI_ACRCR_get_pucnr(data)                                    ((0x00000002&(data))>>1)
#define HDMI_ACRCR_get_pucsr(data)                                    (0x00000001&(data))


#define HDMI_ACRSR0                                                   0x1800f0c4
#define HDMI_ACRSR0_reg_addr                                          "0xb800f0c4"
#define HDMI_ACRSR0_reg                                               0xb800f0c4
#define HDMI_ACRSR0_inst_addr                                         "0x0031"
#define HDMI_ACRSR0_inst                                              0x0031
#define HDMI_ACRSR0_cts_shift                                         (0)
#define HDMI_ACRSR0_cts_mask                                          (0x000FFFFF)
#define HDMI_ACRSR0_cts(data)                                         (0x000FFFFF&(data))
#define HDMI_ACRSR0_get_cts(data)                                     (0x000FFFFF&(data))


#define HDMI_ACRSR1                                                   0x1800f0c8
#define HDMI_ACRSR1_reg_addr                                          "0xb800f0c8"
#define HDMI_ACRSR1_reg                                               0xb800f0c8
#define HDMI_ACRSR1_inst_addr                                         "0x0032"
#define HDMI_ACRSR1_inst                                              0x0032
#define HDMI_ACRSR1_n_shift                                           (0)
#define HDMI_ACRSR1_n_mask                                            (0x000FFFFF)
#define HDMI_ACRSR1_n(data)                                           (0x000FFFFF&(data))
#define HDMI_ACRSR1_get_n(data)                                       (0x000FFFFF&(data))


#define HDMI_ACS0                                                     0x1800f0cc
#define HDMI_ACS0_reg_addr                                            "0xb800f0cc"
#define HDMI_ACS0_reg                                                 0xb800f0cc
#define HDMI_ACS0_inst_addr                                           "0x0033"
#define HDMI_ACS0_inst                                                0x0033
#define HDMI_ACS0_cs_shift                                            (0)
#define HDMI_ACS0_cs_mask                                             (0x0000FFFF)
#define HDMI_ACS0_cs(data)                                            (0x0000FFFF&(data))
#define HDMI_ACS0_get_cs(data)                                        (0x0000FFFF&(data))


#define HDMI_ACS1                                                     0x1800f0d0
#define HDMI_ACS1_reg_addr                                            "0xb800f0d0"
#define HDMI_ACS1_reg                                                 0xb800f0d0
#define HDMI_ACS1_inst_addr                                           "0x0034"
#define HDMI_ACS1_inst                                                0x0034
#define HDMI_ACS1_cs_shift                                            (0)
#define HDMI_ACS1_cs_mask                                             (0x00FFFFFF)
#define HDMI_ACS1_cs(data)                                            (0x00FFFFFF&(data))
#define HDMI_ACS1_get_cs(data)                                        (0x00FFFFFF&(data))


#define HDMI_INTCR                                                    0x1800f0d4
#define HDMI_INTCR_reg_addr                                           "0xb800f0d4"
#define HDMI_INTCR_reg                                                0xb800f0d4
#define HDMI_INTCR_inst_addr                                          "0x0035"
#define HDMI_INTCR_inst                                               0x0035
#define HDMI_INTCR_pending_shift                                      (7)
#define HDMI_INTCR_avmute_shift                                       (6)
#define HDMI_INTCR_fifod_shift                                        (5)
#define HDMI_INTCR_act_shift                                          (4)
#define HDMI_INTCR_apll_shift                                         (3)
#define HDMI_INTCR_afifoo_shift                                       (2)
#define HDMI_INTCR_afifou_shift                                       (1)
#define HDMI_INTCR_vc_shift                                           (0)
#define HDMI_INTCR_pending_mask                                       (0x00000080)
#define HDMI_INTCR_avmute_mask                                        (0x00000040)
#define HDMI_INTCR_fifod_mask                                         (0x00000020)
#define HDMI_INTCR_act_mask                                           (0x00000010)
#define HDMI_INTCR_apll_mask                                          (0x00000008)
#define HDMI_INTCR_afifoo_mask                                        (0x00000004)
#define HDMI_INTCR_afifou_mask                                        (0x00000002)
#define HDMI_INTCR_vc_mask                                            (0x00000001)
#define HDMI_INTCR_pending(data)                                      (0x00000080&((data)<<7))
#define HDMI_INTCR_avmute(data)                                       (0x00000040&((data)<<6))
#define HDMI_INTCR_fifod(data)                                        (0x00000020&((data)<<5))
#define HDMI_INTCR_act(data)                                          (0x00000010&((data)<<4))
#define HDMI_INTCR_apll(data)                                         (0x00000008&((data)<<3))
#define HDMI_INTCR_afifoo(data)                                       (0x00000004&((data)<<2))
#define HDMI_INTCR_afifou(data)                                       (0x00000002&((data)<<1))
#define HDMI_INTCR_vc(data)                                           (0x00000001&(data))
#define HDMI_INTCR_get_pending(data)                                  ((0x00000080&(data))>>7)
#define HDMI_INTCR_get_avmute(data)                                   ((0x00000040&(data))>>6)
#define HDMI_INTCR_get_fifod(data)                                    ((0x00000020&(data))>>5)
#define HDMI_INTCR_get_act(data)                                      ((0x00000010&(data))>>4)
#define HDMI_INTCR_get_apll(data)                                     ((0x00000008&(data))>>3)
#define HDMI_INTCR_get_afifoo(data)                                   ((0x00000004&(data))>>2)
#define HDMI_INTCR_get_afifou(data)                                   ((0x00000002&(data))>>1)
#define HDMI_INTCR_get_vc(data)                                       (0x00000001&(data))


#define HDMI_ALCR                                                     0x1800f0d8
#define HDMI_ALCR_reg_addr                                            "0xb800f0d8"
#define HDMI_ALCR_reg                                                 0xb800f0d8
#define HDMI_ALCR_inst_addr                                           "0x0036"
#define HDMI_ALCR_inst                                                0x0036
#define HDMI_ALCR_lo1_shift                                           (6)
#define HDMI_ALCR_lo2_shift                                           (4)
#define HDMI_ALCR_lo3_shift                                           (2)
#define HDMI_ALCR_lo4_shift                                           (0)
#define HDMI_ALCR_lo1_mask                                            (0x000000C0)
#define HDMI_ALCR_lo2_mask                                            (0x00000030)
#define HDMI_ALCR_lo3_mask                                            (0x0000000C)
#define HDMI_ALCR_lo4_mask                                            (0x00000003)
#define HDMI_ALCR_lo1(data)                                           (0x000000C0&((data)<<6))
#define HDMI_ALCR_lo2(data)                                           (0x00000030&((data)<<4))
#define HDMI_ALCR_lo3(data)                                           (0x0000000C&((data)<<2))
#define HDMI_ALCR_lo4(data)                                           (0x00000003&(data))
#define HDMI_ALCR_get_lo1(data)                                       ((0x000000C0&(data))>>6)
#define HDMI_ALCR_get_lo2(data)                                       ((0x00000030&(data))>>4)
#define HDMI_ALCR_get_lo3(data)                                       ((0x0000000C&(data))>>2)
#define HDMI_ALCR_get_lo4(data)                                       (0x00000003&(data))


#define HDMI_AOCR                                                     0x1800f0dc
#define HDMI_AOCR_reg_addr                                            "0xb800f0dc"
#define HDMI_AOCR_reg                                                 0xb800f0dc
#define HDMI_AOCR_inst_addr                                           "0x0037"
#define HDMI_AOCR_inst                                                0x0037
#define HDMI_AOCR_i2s_clk_en_dvi_shift                                (8)
#define HDMI_AOCR_spdifo1_shift                                       (7)
#define HDMI_AOCR_spdifo2_shift                                       (6)
#define HDMI_AOCR_spdifo3_shift                                       (5)
#define HDMI_AOCR_spdifo4_shift                                       (4)
#define HDMI_AOCR_i2so1_shift                                         (3)
#define HDMI_AOCR_i2so2_shift                                         (2)
#define HDMI_AOCR_i2so3_shift                                         (1)
#define HDMI_AOCR_i2so4_shift                                         (0)
#define HDMI_AOCR_i2s_clk_en_dvi_mask                                 (0x00000100)
#define HDMI_AOCR_spdifo1_mask                                        (0x00000080)
#define HDMI_AOCR_spdifo2_mask                                        (0x00000040)
#define HDMI_AOCR_spdifo3_mask                                        (0x00000020)
#define HDMI_AOCR_spdifo4_mask                                        (0x00000010)
#define HDMI_AOCR_i2so1_mask                                          (0x00000008)
#define HDMI_AOCR_i2so2_mask                                          (0x00000004)
#define HDMI_AOCR_i2so3_mask                                          (0x00000002)
#define HDMI_AOCR_i2so4_mask                                          (0x00000001)
#define HDMI_AOCR_i2s_clk_en_dvi(data)                                (0x00000100&((data)<<8))
#define HDMI_AOCR_spdifo1(data)                                       (0x00000080&((data)<<7))
#define HDMI_AOCR_spdifo2(data)                                       (0x00000040&((data)<<6))
#define HDMI_AOCR_spdifo3(data)                                       (0x00000020&((data)<<5))
#define HDMI_AOCR_spdifo4(data)                                       (0x00000010&((data)<<4))
#define HDMI_AOCR_i2so1(data)                                         (0x00000008&((data)<<3))
#define HDMI_AOCR_i2so2(data)                                         (0x00000004&((data)<<2))
#define HDMI_AOCR_i2so3(data)                                         (0x00000002&((data)<<1))
#define HDMI_AOCR_i2so4(data)                                         (0x00000001&(data))
#define HDMI_AOCR_get_i2s_clk_en_dvi(data)                            ((0x00000100&(data))>>8)
#define HDMI_AOCR_get_spdifo1(data)                                   ((0x00000080&(data))>>7)
#define HDMI_AOCR_get_spdifo2(data)                                   ((0x00000040&(data))>>6)
#define HDMI_AOCR_get_spdifo3(data)                                   ((0x00000020&(data))>>5)
#define HDMI_AOCR_get_spdifo4(data)                                   ((0x00000010&(data))>>4)
#define HDMI_AOCR_get_i2so1(data)                                     ((0x00000008&(data))>>3)
#define HDMI_AOCR_get_i2so2(data)                                     ((0x00000004&(data))>>2)
#define HDMI_AOCR_get_i2so3(data)                                     ((0x00000002&(data))>>1)
#define HDMI_AOCR_get_i2so4(data)                                     (0x00000001&(data))


#define HDMI_BCSR                                                     0x1800f0e0
#define HDMI_BCSR_reg_addr                                            "0xb800f0e0"
#define HDMI_BCSR_reg                                                 0xb800f0e0
#define HDMI_BCSR_inst_addr                                           "0x0038"
#define HDMI_BCSR_inst                                                0x0038
#define HDMI_BCSR_nvlgb_shift                                         (5)
#define HDMI_BCSR_nalgb_shift                                         (4)
#define HDMI_BCSR_natgb_shift                                         (3)
#define HDMI_BCSR_ngb_shift                                           (2)
#define HDMI_BCSR_pe_shift                                            (1)
#define HDMI_BCSR_gcp_shift                                           (0)
#define HDMI_BCSR_nvlgb_mask                                          (0x00000020)
#define HDMI_BCSR_nalgb_mask                                          (0x00000010)
#define HDMI_BCSR_natgb_mask                                          (0x00000008)
#define HDMI_BCSR_ngb_mask                                            (0x00000004)
#define HDMI_BCSR_pe_mask                                             (0x00000002)
#define HDMI_BCSR_gcp_mask                                            (0x00000001)
#define HDMI_BCSR_nvlgb(data)                                         (0x00000020&((data)<<5))
#define HDMI_BCSR_nalgb(data)                                         (0x00000010&((data)<<4))
#define HDMI_BCSR_natgb(data)                                         (0x00000008&((data)<<3))
#define HDMI_BCSR_ngb(data)                                           (0x00000004&((data)<<2))
#define HDMI_BCSR_pe(data)                                            (0x00000002&((data)<<1))
#define HDMI_BCSR_gcp(data)                                           (0x00000001&(data))
#define HDMI_BCSR_get_nvlgb(data)                                     ((0x00000020&(data))>>5)
#define HDMI_BCSR_get_nalgb(data)                                     ((0x00000010&(data))>>4)
#define HDMI_BCSR_get_natgb(data)                                     ((0x00000008&(data))>>3)
#define HDMI_BCSR_get_ngb(data)                                       ((0x00000004&(data))>>2)
#define HDMI_BCSR_get_pe(data)                                        ((0x00000002&(data))>>1)
#define HDMI_BCSR_get_gcp(data)                                       (0x00000001&(data))


#define HDMI_ASR0                                                     0x1800f0e4
#define HDMI_ASR0_reg_addr                                            "0xb800f0e4"
#define HDMI_ASR0_reg                                                 0xb800f0e4
#define HDMI_ASR0_inst_addr                                           "0x0039"
#define HDMI_ASR0_inst                                                0x0039
#define HDMI_ASR0_fsre_shift                                          (2)
#define HDMI_ASR0_fsif_shift                                          (1)
#define HDMI_ASR0_fscs_shift                                          (0)
#define HDMI_ASR0_fsre_mask                                           (0x00000004)
#define HDMI_ASR0_fsif_mask                                           (0x00000002)
#define HDMI_ASR0_fscs_mask                                           (0x00000001)
#define HDMI_ASR0_fsre(data)                                          (0x00000004&((data)<<2))
#define HDMI_ASR0_fsif(data)                                          (0x00000002&((data)<<1))
#define HDMI_ASR0_fscs(data)                                          (0x00000001&(data))
#define HDMI_ASR0_get_fsre(data)                                      ((0x00000004&(data))>>2)
#define HDMI_ASR0_get_fsif(data)                                      ((0x00000002&(data))>>1)
#define HDMI_ASR0_get_fscs(data)                                      (0x00000001&(data))


#define HDMI_ASR1                                                     0x1800f0e8
#define HDMI_ASR1_reg_addr                                            "0xb800f0e8"
#define HDMI_ASR1_reg                                                 0xb800f0e8
#define HDMI_ASR1_inst_addr                                           "0x003A"
#define HDMI_ASR1_inst                                                0x003A
#define HDMI_ASR1_fbif_shift                                          (4)
#define HDMI_ASR1_fbcs_shift                                          (0)
#define HDMI_ASR1_fbif_mask                                           (0x00000070)
#define HDMI_ASR1_fbcs_mask                                           (0x0000000F)
#define HDMI_ASR1_fbif(data)                                          (0x00000070&((data)<<4))
#define HDMI_ASR1_fbcs(data)                                          (0x0000000F&(data))
#define HDMI_ASR1_get_fbif(data)                                      ((0x00000070&(data))>>4)
#define HDMI_ASR1_get_fbcs(data)                                      (0x0000000F&(data))


#define HDMI_VIDEO_FORMAT                                             0x1800f0ec
#define HDMI_VIDEO_FORMAT_reg_addr                                    "0xb800f0ec"
#define HDMI_VIDEO_FORMAT_reg                                         0xb800f0ec
#define HDMI_VIDEO_FORMAT_inst_addr                                   "0x003B"
#define HDMI_VIDEO_FORMAT_inst                                        0x003B
#define HDMI_VIDEO_FORMAT_hvf_shift                                   (8)
#define HDMI_VIDEO_FORMAT_hdmi_vic_shift                              (0)
#define HDMI_VIDEO_FORMAT_hvf_mask                                    (0x00000700)
#define HDMI_VIDEO_FORMAT_hdmi_vic_mask                               (0x000000FF)
#define HDMI_VIDEO_FORMAT_hvf(data)                                   (0x00000700&((data)<<8))
#define HDMI_VIDEO_FORMAT_hdmi_vic(data)                              (0x000000FF&(data))
#define HDMI_VIDEO_FORMAT_get_hvf(data)                               ((0x00000700&(data))>>8)
#define HDMI_VIDEO_FORMAT_get_hdmi_vic(data)                          (0x000000FF&(data))


#define HDMI_3D_FORMAT                                                0x1800f0f0
#define HDMI_3D_FORMAT_reg_addr                                       "0xb800f0f0"
#define HDMI_3D_FORMAT_reg                                            0xb800f0f0
#define HDMI_3D_FORMAT_inst_addr                                      "0x003C"
#define HDMI_3D_FORMAT_inst                                           0x003C
#define HDMI_3D_FORMAT_3d_ext_data_shift                              (12)
#define HDMI_3D_FORMAT_3d_metadata_type_shift                         (9)
#define HDMI_3D_FORMAT_3d_structure_shift                             (4)
#define HDMI_3D_FORMAT_3d_meta_present_shift                          (3)
#define HDMI_3D_FORMAT_3d_ext_data_mask                               (0x0000F000)
#define HDMI_3D_FORMAT_3d_metadata_type_mask                          (0x00000E00)
#define HDMI_3D_FORMAT_3d_structure_mask                              (0x000000F0)
#define HDMI_3D_FORMAT_3d_meta_present_mask                           (0x00000008)
#define HDMI_3D_FORMAT_3d_ext_data(data)                              (0x0000F000&((data)<<12))
#define HDMI_3D_FORMAT_3d_metadata_type(data)                         (0x00000E00&((data)<<9))
#define HDMI_3D_FORMAT_3d_structure(data)                             (0x000000F0&((data)<<4))
#define HDMI_3D_FORMAT_3d_meta_present(data)                          (0x00000008&((data)<<3))
#define HDMI_3D_FORMAT_get_3d_ext_data(data)                          ((0x0000F000&(data))>>12)
#define HDMI_3D_FORMAT_get_3d_metadata_type(data)                     ((0x00000E00&(data))>>9)
#define HDMI_3D_FORMAT_get_3d_structure(data)                         ((0x000000F0&(data))>>4)
#define HDMI_3D_FORMAT_get_3d_meta_present(data)                      ((0x00000008&(data))>>3)


#define AUDIO_SAMPLE_RATE_CHANGE_IRQ                                  0x1800f100
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_reg_addr                         "0xb800f100"
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_reg                              0xb800f100
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_inst_addr                        "0x0040"
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_inst                             0x0040
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_en_ncts_chg_irq_shift            (3)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_ncts_chg_irq_shift               (2)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_en_ch_status_chg_irq_shift       (1)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_ch_status_chg_irq_shift          (0)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_en_ncts_chg_irq_mask             (0x00000008)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_ncts_chg_irq_mask                (0x00000004)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_en_ch_status_chg_irq_mask        (0x00000002)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_ch_status_chg_irq_mask           (0x00000001)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_en_ncts_chg_irq(data)            (0x00000008&((data)<<3))
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_ncts_chg_irq(data)               (0x00000004&((data)<<2))
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_en_ch_status_chg_irq(data)       (0x00000002&((data)<<1))
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_ch_status_chg_irq(data)          (0x00000001&(data))
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_get_en_ncts_chg_irq(data)        ((0x00000008&(data))>>3)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_get_ncts_chg_irq(data)           ((0x00000004&(data))>>2)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_get_en_ch_status_chg_irq(data)   ((0x00000002&(data))>>1)
#define AUDIO_SAMPLE_RATE_CHANGE_IRQ_get_ch_status_chg_irq(data)      (0x00000001&(data))


#define HIGH_BIT_RATE_AUDIO_PACKET                                    0x1800f104
#define HIGH_BIT_RATE_AUDIO_PACKET_reg_addr                           "0xb800f104"
#define HIGH_BIT_RATE_AUDIO_PACKET_reg                                0xb800f104
#define HIGH_BIT_RATE_AUDIO_PACKET_inst_addr                          "0x0041"
#define HIGH_BIT_RATE_AUDIO_PACKET_inst                               0x0041
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_manual_shift        (2)
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_fw_shift            (1)
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_shift               (0)
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_manual_mask         (0x00000004)
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_fw_mask             (0x00000002)
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_mask                (0x00000001)
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_manual(data)        (0x00000004&((data)<<2))
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode_fw(data)            (0x00000002&((data)<<1))
#define HIGH_BIT_RATE_AUDIO_PACKET_hbr_audio_mode(data)               (0x00000001&(data))
#define HIGH_BIT_RATE_AUDIO_PACKET_get_hbr_audio_mode_manual(data)    ((0x00000004&(data))>>2)
#define HIGH_BIT_RATE_AUDIO_PACKET_get_hbr_audio_mode_fw(data)        ((0x00000002&(data))>>1)
#define HIGH_BIT_RATE_AUDIO_PACKET_get_hbr_audio_mode(data)           (0x00000001&(data))


#define HDMI_AFCR                                                     0x1800f108
#define HDMI_AFCR_reg_addr                                            "0xb800f108"
#define HDMI_AFCR_reg                                                 0xb800f108
#define HDMI_AFCR_inst_addr                                           "0x0042"
#define HDMI_AFCR_inst                                                0x0042
#define HDMI_AFCR_dummy1800d108_31_14_shift                           (14)
#define HDMI_AFCR_gain_bypass_en_shift                                (13)
#define HDMI_AFCR_afifof_shift                                        (12)
#define HDMI_AFCR_afifoe_shift                                        (11)
#define HDMI_AFCR_afifowe_r_shift                                     (10)
#define HDMI_AFCR_afifore_r_shift                                     (8)
#define HDMI_AFCR_tst_i2s_sw_shift                                    (7)
#define HDMI_AFCR_aoem_shift                                          (6)
#define HDMI_AFCR_aoc_shift                                           (5)
#define HDMI_AFCR_audio_test_enable_shift                             (4)
#define HDMI_AFCR_mgc_shift                                           (3)
#define HDMI_AFCR_afifowe_shift                                       (2)
#define HDMI_AFCR_afifore_shift                                       (0)
#define HDMI_AFCR_dummy1800d108_31_14_mask                            (0xFFFFC000)
#define HDMI_AFCR_gain_bypass_en_mask                                 (0x00002000)
#define HDMI_AFCR_afifof_mask                                         (0x00001000)
#define HDMI_AFCR_afifoe_mask                                         (0x00000800)
#define HDMI_AFCR_afifowe_r_mask                                      (0x00000400)
#define HDMI_AFCR_afifore_r_mask                                      (0x00000300)
#define HDMI_AFCR_tst_i2s_sw_mask                                     (0x00000080)
#define HDMI_AFCR_aoem_mask                                           (0x00000040)
#define HDMI_AFCR_aoc_mask                                            (0x00000020)
#define HDMI_AFCR_audio_test_enable_mask                              (0x00000010)
#define HDMI_AFCR_mgc_mask                                            (0x00000008)
#define HDMI_AFCR_afifowe_mask                                        (0x00000004)
#define HDMI_AFCR_afifore_mask                                        (0x00000003)
#define HDMI_AFCR_dummy1800d108_31_14(data)                           (0xFFFFC000&((data)<<14))
#define HDMI_AFCR_gain_bypass_en(data)                                (0x00002000&((data)<<13))
#define HDMI_AFCR_afifof(data)                                        (0x00001000&((data)<<12))
#define HDMI_AFCR_afifoe(data)                                        (0x00000800&((data)<<11))
#define HDMI_AFCR_afifowe_r(data)                                     (0x00000400&((data)<<10))
#define HDMI_AFCR_afifore_r(data)                                     (0x00000300&((data)<<8))
#define HDMI_AFCR_tst_i2s_sw(data)                                    (0x00000080&((data)<<7))
#define HDMI_AFCR_aoem(data)                                          (0x00000040&((data)<<6))
#define HDMI_AFCR_aoc(data)                                           (0x00000020&((data)<<5))
#define HDMI_AFCR_audio_test_enable(data)                             (0x00000010&((data)<<4))
#define HDMI_AFCR_mgc(data)                                           (0x00000008&((data)<<3))
#define HDMI_AFCR_afifowe(data)                                       (0x00000004&((data)<<2))
#define HDMI_AFCR_afifore(data)                                       (0x00000003&(data))
#define HDMI_AFCR_get_dummy1800d108_31_14(data)                       ((0xFFFFC000&(data))>>14)
#define HDMI_AFCR_get_gain_bypass_en(data)                            ((0x00002000&(data))>>13)
#define HDMI_AFCR_get_afifof(data)                                    ((0x00001000&(data))>>12)
#define HDMI_AFCR_get_afifoe(data)                                    ((0x00000800&(data))>>11)
#define HDMI_AFCR_get_afifowe_r(data)                                 ((0x00000400&(data))>>10)
#define HDMI_AFCR_get_afifore_r(data)                                 ((0x00000300&(data))>>8)
#define HDMI_AFCR_get_tst_i2s_sw(data)                                ((0x00000080&(data))>>7)
#define HDMI_AFCR_get_aoem(data)                                      ((0x00000040&(data))>>6)
#define HDMI_AFCR_get_aoc(data)                                       ((0x00000020&(data))>>5)
#define HDMI_AFCR_get_audio_test_enable(data)                         ((0x00000010&(data))>>4)
#define HDMI_AFCR_get_mgc(data)                                       ((0x00000008&(data))>>3)
#define HDMI_AFCR_get_afifowe(data)                                   ((0x00000004&(data))>>2)
#define HDMI_AFCR_get_afifore(data)                                   (0x00000003&(data))


#define HDMI_AFSR                                                     0x1800f10c
#define HDMI_AFSR_reg_addr                                            "0xb800f10c"
#define HDMI_AFSR_reg                                                 0xb800f10c
#define HDMI_AFSR_inst_addr                                           "0x0043"
#define HDMI_AFSR_inst                                                0x0043
#define HDMI_AFSR_audio_bist_clksel_shift                             (0)
#define HDMI_AFSR_audio_bist_clksel_mask                              (0x00000001)
#define HDMI_AFSR_audio_bist_clksel(data)                             (0x00000001&(data))
#define HDMI_AFSR_get_audio_bist_clksel(data)                         (0x00000001&(data))


#define HDMI_MAGCR0                                                   0x1800f110
#define HDMI_MAGCR0_reg_addr                                          "0xb800f110"
#define HDMI_MAGCR0_reg                                               0xb800f110
#define HDMI_MAGCR0_inst_addr                                         "0x0044"
#define HDMI_MAGCR0_inst                                              0x0044
#define HDMI_MAGCR0_agi_shift                                         (13)
#define HDMI_MAGCR0_agd_shift                                         (8)
#define HDMI_MAGCR0_mg_shift                                          (0)
#define HDMI_MAGCR0_agi_mask                                          (0x0000E000)
#define HDMI_MAGCR0_agd_mask                                          (0x00001F00)
#define HDMI_MAGCR0_mg_mask                                           (0x000000FF)
#define HDMI_MAGCR0_agi(data)                                         (0x0000E000&((data)<<13))
#define HDMI_MAGCR0_agd(data)                                         (0x00001F00&((data)<<8))
#define HDMI_MAGCR0_mg(data)                                          (0x000000FF&(data))
#define HDMI_MAGCR0_get_agi(data)                                     ((0x0000E000&(data))>>13)
#define HDMI_MAGCR0_get_agd(data)                                     ((0x00001F00&(data))>>8)
#define HDMI_MAGCR0_get_mg(data)                                      (0x000000FF&(data))


#define HDMI_MAG_M_FINAL                                              0x1800f114
#define HDMI_MAG_M_FINAL_reg_addr                                     "0xb800f114"
#define HDMI_MAG_M_FINAL_reg                                          0xb800f114
#define HDMI_MAG_M_FINAL_inst_addr                                    "0x0045"
#define HDMI_MAG_M_FINAL_inst                                         0x0045
#define HDMI_MAG_M_FINAL_ldp_time_shift                               (21)
#define HDMI_MAG_M_FINAL_ldp_time_mode_shift                          (20)
#define HDMI_MAG_M_FINAL_fg_r_shift                                   (12)
#define HDMI_MAG_M_FINAL_fg_l_shift                                   (4)
#define HDMI_MAG_M_FINAL_auto_dly_mod_shift                           (3)
#define HDMI_MAG_M_FINAL_fg_en_shift                                  (2)
#define HDMI_MAG_M_FINAL_ffg_l_shift                                  (1)
#define HDMI_MAG_M_FINAL_ffg_r_shift                                  (0)
#define HDMI_MAG_M_FINAL_ldp_time_mask                                (0x7FE00000)
#define HDMI_MAG_M_FINAL_ldp_time_mode_mask                           (0x00100000)
#define HDMI_MAG_M_FINAL_fg_r_mask                                    (0x000FF000)
#define HDMI_MAG_M_FINAL_fg_l_mask                                    (0x00000FF0)
#define HDMI_MAG_M_FINAL_auto_dly_mod_mask                            (0x00000008)
#define HDMI_MAG_M_FINAL_fg_en_mask                                   (0x00000004)
#define HDMI_MAG_M_FINAL_ffg_l_mask                                   (0x00000002)
#define HDMI_MAG_M_FINAL_ffg_r_mask                                   (0x00000001)
#define HDMI_MAG_M_FINAL_ldp_time(data)                               (0x7FE00000&((data)<<21))
#define HDMI_MAG_M_FINAL_ldp_time_mode(data)                          (0x00100000&((data)<<20))
#define HDMI_MAG_M_FINAL_fg_r(data)                                   (0x000FF000&((data)<<12))
#define HDMI_MAG_M_FINAL_fg_l(data)                                   (0x00000FF0&((data)<<4))
#define HDMI_MAG_M_FINAL_auto_dly_mod(data)                           (0x00000008&((data)<<3))
#define HDMI_MAG_M_FINAL_fg_en(data)                                  (0x00000004&((data)<<2))
#define HDMI_MAG_M_FINAL_ffg_l(data)                                  (0x00000002&((data)<<1))
#define HDMI_MAG_M_FINAL_ffg_r(data)                                  (0x00000001&(data))
#define HDMI_MAG_M_FINAL_get_ldp_time(data)                           ((0x7FE00000&(data))>>21)
#define HDMI_MAG_M_FINAL_get_ldp_time_mode(data)                      ((0x00100000&(data))>>20)
#define HDMI_MAG_M_FINAL_get_fg_r(data)                               ((0x000FF000&(data))>>12)
#define HDMI_MAG_M_FINAL_get_fg_l(data)                               ((0x00000FF0&(data))>>4)
#define HDMI_MAG_M_FINAL_get_auto_dly_mod(data)                       ((0x00000008&(data))>>3)
#define HDMI_MAG_M_FINAL_get_fg_en(data)                              ((0x00000004&(data))>>2)
#define HDMI_MAG_M_FINAL_get_ffg_l(data)                              ((0x00000002&(data))>>1)
#define HDMI_MAG_M_FINAL_get_ffg_r(data)                              (0x00000001&(data))


#define ZCD_CTRL                                                      0x1800f118
#define ZCD_CTRL_reg_addr                                             "0xb800f118"
#define ZCD_CTRL_reg                                                  0xb800f118
#define ZCD_CTRL_inst_addr                                            "0x0046"
#define ZCD_CTRL_inst                                                 0x0046
#define ZCD_CTRL_zcd_ch7_done_shift                                   (23)
#define ZCD_CTRL_zcd_ch6_done_shift                                   (22)
#define ZCD_CTRL_zcd_ch5_done_shift                                   (21)
#define ZCD_CTRL_zcd_ch4_done_shift                                   (20)
#define ZCD_CTRL_zcd_ch3_done_shift                                   (19)
#define ZCD_CTRL_zcd_ch2_done_shift                                   (18)
#define ZCD_CTRL_zcd_ch1_done_shift                                   (17)
#define ZCD_CTRL_zcd_ch0_done_shift                                   (16)
#define ZCD_CTRL_zcd_timeout_shift                                    (8)
#define ZCD_CTRL_zcd_en_shift                                         (7)
#define ZCD_CTRL_zcd_sep_8ch_shift                                    (6)
#define ZCD_CTRL_zcd_sep_st_shift                                     (5)
#define ZCD_CTRL_dummy1800d118_4_0_shift                              (0)
#define ZCD_CTRL_zcd_ch7_done_mask                                    (0x00800000)
#define ZCD_CTRL_zcd_ch6_done_mask                                    (0x00400000)
#define ZCD_CTRL_zcd_ch5_done_mask                                    (0x00200000)
#define ZCD_CTRL_zcd_ch4_done_mask                                    (0x00100000)
#define ZCD_CTRL_zcd_ch3_done_mask                                    (0x00080000)
#define ZCD_CTRL_zcd_ch2_done_mask                                    (0x00040000)
#define ZCD_CTRL_zcd_ch1_done_mask                                    (0x00020000)
#define ZCD_CTRL_zcd_ch0_done_mask                                    (0x00010000)
#define ZCD_CTRL_zcd_timeout_mask                                     (0x00007F00)
#define ZCD_CTRL_zcd_en_mask                                          (0x00000080)
#define ZCD_CTRL_zcd_sep_8ch_mask                                     (0x00000040)
#define ZCD_CTRL_zcd_sep_st_mask                                      (0x00000020)
#define ZCD_CTRL_dummy1800d118_4_0_mask                               (0x0000001F)
#define ZCD_CTRL_zcd_ch7_done(data)                                   (0x00800000&((data)<<23))
#define ZCD_CTRL_zcd_ch6_done(data)                                   (0x00400000&((data)<<22))
#define ZCD_CTRL_zcd_ch5_done(data)                                   (0x00200000&((data)<<21))
#define ZCD_CTRL_zcd_ch4_done(data)                                   (0x00100000&((data)<<20))
#define ZCD_CTRL_zcd_ch3_done(data)                                   (0x00080000&((data)<<19))
#define ZCD_CTRL_zcd_ch2_done(data)                                   (0x00040000&((data)<<18))
#define ZCD_CTRL_zcd_ch1_done(data)                                   (0x00020000&((data)<<17))
#define ZCD_CTRL_zcd_ch0_done(data)                                   (0x00010000&((data)<<16))
#define ZCD_CTRL_zcd_timeout(data)                                    (0x00007F00&((data)<<8))
#define ZCD_CTRL_zcd_en(data)                                         (0x00000080&((data)<<7))
#define ZCD_CTRL_zcd_sep_8ch(data)                                    (0x00000040&((data)<<6))
#define ZCD_CTRL_zcd_sep_st(data)                                     (0x00000020&((data)<<5))
#define ZCD_CTRL_dummy1800d118_4_0(data)                              (0x0000001F&(data))
#define ZCD_CTRL_get_zcd_ch7_done(data)                               ((0x00800000&(data))>>23)
#define ZCD_CTRL_get_zcd_ch6_done(data)                               ((0x00400000&(data))>>22)
#define ZCD_CTRL_get_zcd_ch5_done(data)                               ((0x00200000&(data))>>21)
#define ZCD_CTRL_get_zcd_ch4_done(data)                               ((0x00100000&(data))>>20)
#define ZCD_CTRL_get_zcd_ch3_done(data)                               ((0x00080000&(data))>>19)
#define ZCD_CTRL_get_zcd_ch2_done(data)                               ((0x00040000&(data))>>18)
#define ZCD_CTRL_get_zcd_ch1_done(data)                               ((0x00020000&(data))>>17)
#define ZCD_CTRL_get_zcd_ch0_done(data)                               ((0x00010000&(data))>>16)
#define ZCD_CTRL_get_zcd_timeout(data)                                ((0x00007F00&(data))>>8)
#define ZCD_CTRL_get_zcd_en(data)                                     ((0x00000080&(data))>>7)
#define ZCD_CTRL_get_zcd_sep_8ch(data)                                ((0x00000040&(data))>>6)
#define ZCD_CTRL_get_zcd_sep_st(data)                                 ((0x00000020&(data))>>5)
#define ZCD_CTRL_get_dummy1800d118_4_0(data)                          (0x0000001F&(data))


#define AUDIO_FREQDET                                                 0x1800f11c
#define AUDIO_FREQDET_reg_addr                                        "0xb800f11c"
#define AUDIO_FREQDET_reg                                             0xb800f11c
#define AUDIO_FREQDET_inst_addr                                       "0x0047"
#define AUDIO_FREQDET_inst                                            0x0047
#define AUDIO_FREQDET_xtal_div_shift                                  (24)
#define AUDIO_FREQDET_afreq_meas_result_shift                         (12)
#define AUDIO_FREQDET_afreq_meas_range_shift                          (9)
#define AUDIO_FREQDET_popup_afreq_meas_result_shift                   (8)
#define AUDIO_FREQDET_audio_freq_detect_shift                         (7)
#define AUDIO_FREQDET_auto_load_scode_shift                           (6)
#define AUDIO_FREQDET_awd_by_freqchange_shift                         (5)
#define AUDIO_FREQDET_awd_by_noaudio_shift                            (4)
#define AUDIO_FREQDET_irq_by_freqchange_shift                         (3)
#define AUDIO_FREQDET_irq_by_noaudio_shift                            (2)
#define AUDIO_FREQDET_freqchange_shift                                (1)
#define AUDIO_FREQDET_noaudio_shift                                   (0)
#define AUDIO_FREQDET_xtal_div_mask                                   (0xFF000000)
#define AUDIO_FREQDET_afreq_meas_result_mask                          (0x00FFF000)
#define AUDIO_FREQDET_afreq_meas_range_mask                           (0x00000E00)
#define AUDIO_FREQDET_popup_afreq_meas_result_mask                    (0x00000100)
#define AUDIO_FREQDET_audio_freq_detect_mask                          (0x00000080)
#define AUDIO_FREQDET_auto_load_scode_mask                            (0x00000040)
#define AUDIO_FREQDET_awd_by_freqchange_mask                          (0x00000020)
#define AUDIO_FREQDET_awd_by_noaudio_mask                             (0x00000010)
#define AUDIO_FREQDET_irq_by_freqchange_mask                          (0x00000008)
#define AUDIO_FREQDET_irq_by_noaudio_mask                             (0x00000004)
#define AUDIO_FREQDET_freqchange_mask                                 (0x00000002)
#define AUDIO_FREQDET_noaudio_mask                                    (0x00000001)
#define AUDIO_FREQDET_xtal_div(data)                                  (0xFF000000&((data)<<24))
#define AUDIO_FREQDET_afreq_meas_result(data)                         (0x00FFF000&((data)<<12))
#define AUDIO_FREQDET_afreq_meas_range(data)                          (0x00000E00&((data)<<9))
#define AUDIO_FREQDET_popup_afreq_meas_result(data)                   (0x00000100&((data)<<8))
#define AUDIO_FREQDET_audio_freq_detect(data)                         (0x00000080&((data)<<7))
#define AUDIO_FREQDET_auto_load_scode(data)                           (0x00000040&((data)<<6))
#define AUDIO_FREQDET_awd_by_freqchange(data)                         (0x00000020&((data)<<5))
#define AUDIO_FREQDET_awd_by_noaudio(data)                            (0x00000010&((data)<<4))
#define AUDIO_FREQDET_irq_by_freqchange(data)                         (0x00000008&((data)<<3))
#define AUDIO_FREQDET_irq_by_noaudio(data)                            (0x00000004&((data)<<2))
#define AUDIO_FREQDET_freqchange(data)                                (0x00000002&((data)<<1))
#define AUDIO_FREQDET_noaudio(data)                                   (0x00000001&(data))
#define AUDIO_FREQDET_get_xtal_div(data)                              ((0xFF000000&(data))>>24)
#define AUDIO_FREQDET_get_afreq_meas_result(data)                     ((0x00FFF000&(data))>>12)
#define AUDIO_FREQDET_get_afreq_meas_range(data)                      ((0x00000E00&(data))>>9)
#define AUDIO_FREQDET_get_popup_afreq_meas_result(data)               ((0x00000100&(data))>>8)
#define AUDIO_FREQDET_get_audio_freq_detect(data)                     ((0x00000080&(data))>>7)
#define AUDIO_FREQDET_get_auto_load_scode(data)                       ((0x00000040&(data))>>6)
#define AUDIO_FREQDET_get_awd_by_freqchange(data)                     ((0x00000020&(data))>>5)
#define AUDIO_FREQDET_get_awd_by_noaudio(data)                        ((0x00000010&(data))>>4)
#define AUDIO_FREQDET_get_irq_by_freqchange(data)                     ((0x00000008&(data))>>3)
#define AUDIO_FREQDET_get_irq_by_noaudio(data)                        ((0x00000004&(data))>>2)
#define AUDIO_FREQDET_get_freqchange(data)                            ((0x00000002&(data))>>1)
#define AUDIO_FREQDET_get_noaudio(data)                               (0x00000001&(data))


#define RANGE0_1                                                      0x1800f120
#define RANGE0_1_reg_addr                                             "0xb800f120"
#define RANGE0_1_reg                                                  0xb800f120
#define RANGE0_1_inst_addr                                            "0x0048"
#define RANGE0_1_inst                                                 0x0048
#define RANGE0_1_range0_th_shift                                      (12)
#define RANGE0_1_range1_th_shift                                      (0)
#define RANGE0_1_range0_th_mask                                       (0x00FFF000)
#define RANGE0_1_range1_th_mask                                       (0x00000FFF)
#define RANGE0_1_range0_th(data)                                      (0x00FFF000&((data)<<12))
#define RANGE0_1_range1_th(data)                                      (0x00000FFF&(data))
#define RANGE0_1_get_range0_th(data)                                  ((0x00FFF000&(data))>>12)
#define RANGE0_1_get_range1_th(data)                                  (0x00000FFF&(data))


#define RANGE2_3                                                      0x1800f124
#define RANGE2_3_reg_addr                                             "0xb800f124"
#define RANGE2_3_reg                                                  0xb800f124
#define RANGE2_3_inst_addr                                            "0x0049"
#define RANGE2_3_inst                                                 0x0049
#define RANGE2_3_range2_th_shift                                      (12)
#define RANGE2_3_range3_th_shift                                      (0)
#define RANGE2_3_range2_th_mask                                       (0x00FFF000)
#define RANGE2_3_range3_th_mask                                       (0x00000FFF)
#define RANGE2_3_range2_th(data)                                      (0x00FFF000&((data)<<12))
#define RANGE2_3_range3_th(data)                                      (0x00000FFF&(data))
#define RANGE2_3_get_range2_th(data)                                  ((0x00FFF000&(data))>>12)
#define RANGE2_3_get_range3_th(data)                                  (0x00000FFF&(data))


#define RANGE4_5                                                      0x1800f128
#define RANGE4_5_reg_addr                                             "0xb800f128"
#define RANGE4_5_reg                                                  0xb800f128
#define RANGE4_5_inst_addr                                            "0x004A"
#define RANGE4_5_inst                                                 0x004A
#define RANGE4_5_range4_th_shift                                      (12)
#define RANGE4_5_range5_th_shift                                      (0)
#define RANGE4_5_range4_th_mask                                       (0x00FFF000)
#define RANGE4_5_range5_th_mask                                       (0x00000FFF)
#define RANGE4_5_range4_th(data)                                      (0x00FFF000&((data)<<12))
#define RANGE4_5_range5_th(data)                                      (0x00000FFF&(data))
#define RANGE4_5_get_range4_th(data)                                  ((0x00FFF000&(data))>>12)
#define RANGE4_5_get_range5_th(data)                                  (0x00000FFF&(data))


#define PRESET_S_CODE0                                                0x1800f12c
#define PRESET_S_CODE0_reg_addr                                       "0xb800f12c"
#define PRESET_S_CODE0_reg                                            0xb800f12c
#define PRESET_S_CODE0_inst_addr                                      "0x004B"
#define PRESET_S_CODE0_inst                                           0x004B
#define PRESET_S_CODE0_pre_set_s1_code3_shift                         (31)
#define PRESET_S_CODE0_pre_set_s_code3_shift                          (24)
#define PRESET_S_CODE0_pre_set_s1_code2_shift                         (23)
#define PRESET_S_CODE0_pre_set_s_code2_shift                          (16)
#define PRESET_S_CODE0_pre_set_s1_code1_shift                         (15)
#define PRESET_S_CODE0_pre_set_s_code1_shift                          (8)
#define PRESET_S_CODE0_pre_set_s1_code0_shift                         (7)
#define PRESET_S_CODE0_pre_set_s_code0_shift                          (0)
#define PRESET_S_CODE0_pre_set_s1_code3_mask                          (0x80000000)
#define PRESET_S_CODE0_pre_set_s_code3_mask                           (0x7F000000)
#define PRESET_S_CODE0_pre_set_s1_code2_mask                          (0x00800000)
#define PRESET_S_CODE0_pre_set_s_code2_mask                           (0x007F0000)
#define PRESET_S_CODE0_pre_set_s1_code1_mask                          (0x00008000)
#define PRESET_S_CODE0_pre_set_s_code1_mask                           (0x00007F00)
#define PRESET_S_CODE0_pre_set_s1_code0_mask                          (0x00000080)
#define PRESET_S_CODE0_pre_set_s_code0_mask                           (0x0000007F)
#define PRESET_S_CODE0_pre_set_s1_code3(data)                         (0x80000000&((data)<<31))
#define PRESET_S_CODE0_pre_set_s_code3(data)                          (0x7F000000&((data)<<24))
#define PRESET_S_CODE0_pre_set_s1_code2(data)                         (0x00800000&((data)<<23))
#define PRESET_S_CODE0_pre_set_s_code2(data)                          (0x007F0000&((data)<<16))
#define PRESET_S_CODE0_pre_set_s1_code1(data)                         (0x00008000&((data)<<15))
#define PRESET_S_CODE0_pre_set_s_code1(data)                          (0x00007F00&((data)<<8))
#define PRESET_S_CODE0_pre_set_s1_code0(data)                         (0x00000080&((data)<<7))
#define PRESET_S_CODE0_pre_set_s_code0(data)                          (0x0000007F&(data))
#define PRESET_S_CODE0_get_pre_set_s1_code3(data)                     ((0x80000000&(data))>>31)
#define PRESET_S_CODE0_get_pre_set_s_code3(data)                      ((0x7F000000&(data))>>24)
#define PRESET_S_CODE0_get_pre_set_s1_code2(data)                     ((0x00800000&(data))>>23)
#define PRESET_S_CODE0_get_pre_set_s_code2(data)                      ((0x007F0000&(data))>>16)
#define PRESET_S_CODE0_get_pre_set_s1_code1(data)                     ((0x00008000&(data))>>15)
#define PRESET_S_CODE0_get_pre_set_s_code1(data)                      ((0x00007F00&(data))>>8)
#define PRESET_S_CODE0_get_pre_set_s1_code0(data)                     ((0x00000080&(data))>>7)
#define PRESET_S_CODE0_get_pre_set_s_code0(data)                      (0x0000007F&(data))


#define PRESET_S_CODE1                                                0x1800f130
#define PRESET_S_CODE1_reg_addr                                       "0xb800f130"
#define PRESET_S_CODE1_reg                                            0xb800f130
#define PRESET_S_CODE1_inst_addr                                      "0x004C"
#define PRESET_S_CODE1_inst                                           0x004C
#define PRESET_S_CODE1_dp_abuf_wr_mod_en_shift                        (23)
#define PRESET_S_CODE1_auto_stop_trk_en_shift                         (22)
#define PRESET_S_CODE1_trk_mod_en_shift                               (21)
#define PRESET_S_CODE1_afsm_mod_en_shift                              (20)
#define PRESET_S_CODE1_pre_set_sm_code0_shift                         (15)
#define PRESET_S_CODE1_pre_set_sm_code1_shift                         (14)
#define PRESET_S_CODE1_pre_set_sm_code2_shift                         (13)
#define PRESET_S_CODE1_pre_set_sm_code3_shift                         (12)
#define PRESET_S_CODE1_pre_set_sm_code4_shift                         (11)
#define PRESET_S_CODE1_pre_set_s1_code4_shift                         (7)
#define PRESET_S_CODE1_pre_set_s_code4_shift                          (0)
#define PRESET_S_CODE1_dp_abuf_wr_mod_en_mask                         (0x00800000)
#define PRESET_S_CODE1_auto_stop_trk_en_mask                          (0x00400000)
#define PRESET_S_CODE1_trk_mod_en_mask                                (0x00200000)
#define PRESET_S_CODE1_afsm_mod_en_mask                               (0x00100000)
#define PRESET_S_CODE1_pre_set_sm_code0_mask                          (0x00008000)
#define PRESET_S_CODE1_pre_set_sm_code1_mask                          (0x00004000)
#define PRESET_S_CODE1_pre_set_sm_code2_mask                          (0x00002000)
#define PRESET_S_CODE1_pre_set_sm_code3_mask                          (0x00001000)
#define PRESET_S_CODE1_pre_set_sm_code4_mask                          (0x00000800)
#define PRESET_S_CODE1_pre_set_s1_code4_mask                          (0x00000080)
#define PRESET_S_CODE1_pre_set_s_code4_mask                           (0x0000007F)
#define PRESET_S_CODE1_dp_abuf_wr_mod_en(data)                        (0x00800000&((data)<<23))
#define PRESET_S_CODE1_auto_stop_trk_en(data)                         (0x00400000&((data)<<22))
#define PRESET_S_CODE1_trk_mod_en(data)                               (0x00200000&((data)<<21))
#define PRESET_S_CODE1_afsm_mod_en(data)                              (0x00100000&((data)<<20))
#define PRESET_S_CODE1_pre_set_sm_code0(data)                         (0x00008000&((data)<<15))
#define PRESET_S_CODE1_pre_set_sm_code1(data)                         (0x00004000&((data)<<14))
#define PRESET_S_CODE1_pre_set_sm_code2(data)                         (0x00002000&((data)<<13))
#define PRESET_S_CODE1_pre_set_sm_code3(data)                         (0x00001000&((data)<<12))
#define PRESET_S_CODE1_pre_set_sm_code4(data)                         (0x00000800&((data)<<11))
#define PRESET_S_CODE1_pre_set_s1_code4(data)                         (0x00000080&((data)<<7))
#define PRESET_S_CODE1_pre_set_s_code4(data)                          (0x0000007F&(data))
#define PRESET_S_CODE1_get_dp_abuf_wr_mod_en(data)                    ((0x00800000&(data))>>23)
#define PRESET_S_CODE1_get_auto_stop_trk_en(data)                     ((0x00400000&(data))>>22)
#define PRESET_S_CODE1_get_trk_mod_en(data)                           ((0x00200000&(data))>>21)
#define PRESET_S_CODE1_get_afsm_mod_en(data)                          ((0x00100000&(data))>>20)
#define PRESET_S_CODE1_get_pre_set_sm_code0(data)                     ((0x00008000&(data))>>15)
#define PRESET_S_CODE1_get_pre_set_sm_code1(data)                     ((0x00004000&(data))>>14)
#define PRESET_S_CODE1_get_pre_set_sm_code2(data)                     ((0x00002000&(data))>>13)
#define PRESET_S_CODE1_get_pre_set_sm_code3(data)                     ((0x00001000&(data))>>12)
#define PRESET_S_CODE1_get_pre_set_sm_code4(data)                     ((0x00000800&(data))>>11)
#define PRESET_S_CODE1_get_pre_set_s1_code4(data)                     ((0x00000080&(data))>>7)
#define PRESET_S_CODE1_get_pre_set_s_code4(data)                      (0x0000007F&(data))


#define PRBS7_R_CTRL                                                  0x1800f134
#define PRBS7_R_CTRL_reg_addr                                         "0xb800f134"
#define PRBS7_R_CTRL_reg                                              0xb800f134
#define PRBS7_R_CTRL_inst_addr                                        "0x004D"
#define PRBS7_R_CTRL_inst                                             0x004D
#define PRBS7_R_CTRL_prbs7_rxbist_err_cnt_shift                       (20)
#define PRBS7_R_CTRL_prbs7_err_cnt_shift                              (16)
#define PRBS7_R_CTRL_prbs7_bit_err_shift                              (4)
#define PRBS7_R_CTRL_prbs7_lock_shift                                 (3)
#define PRBS7_R_CTRL_prbs7_err_cnt_clr_shift                          (2)
#define PRBS7_R_CTRL_prbs7_reverse_shift                              (1)
#define PRBS7_R_CTRL_prbs7_rxen_shift                                 (0)
#define PRBS7_R_CTRL_prbs7_rxbist_err_cnt_mask                        (0x0FF00000)
#define PRBS7_R_CTRL_prbs7_err_cnt_mask                               (0x000F0000)
#define PRBS7_R_CTRL_prbs7_bit_err_mask                               (0x00003FF0)
#define PRBS7_R_CTRL_prbs7_lock_mask                                  (0x00000008)
#define PRBS7_R_CTRL_prbs7_err_cnt_clr_mask                           (0x00000004)
#define PRBS7_R_CTRL_prbs7_reverse_mask                               (0x00000002)
#define PRBS7_R_CTRL_prbs7_rxen_mask                                  (0x00000001)
#define PRBS7_R_CTRL_prbs7_rxbist_err_cnt(data)                       (0x0FF00000&((data)<<20))
#define PRBS7_R_CTRL_prbs7_err_cnt(data)                              (0x000F0000&((data)<<16))
#define PRBS7_R_CTRL_prbs7_bit_err(data)                              (0x00003FF0&((data)<<4))
#define PRBS7_R_CTRL_prbs7_lock(data)                                 (0x00000008&((data)<<3))
#define PRBS7_R_CTRL_prbs7_err_cnt_clr(data)                          (0x00000004&((data)<<2))
#define PRBS7_R_CTRL_prbs7_reverse(data)                              (0x00000002&((data)<<1))
#define PRBS7_R_CTRL_prbs7_rxen(data)                                 (0x00000001&(data))
#define PRBS7_R_CTRL_get_prbs7_rxbist_err_cnt(data)                   ((0x0FF00000&(data))>>20)
#define PRBS7_R_CTRL_get_prbs7_err_cnt(data)                          ((0x000F0000&(data))>>16)
#define PRBS7_R_CTRL_get_prbs7_bit_err(data)                          ((0x00003FF0&(data))>>4)
#define PRBS7_R_CTRL_get_prbs7_lock(data)                             ((0x00000008&(data))>>3)
#define PRBS7_R_CTRL_get_prbs7_err_cnt_clr(data)                      ((0x00000004&(data))>>2)
#define PRBS7_R_CTRL_get_prbs7_reverse(data)                          ((0x00000002&(data))>>1)
#define PRBS7_R_CTRL_get_prbs7_rxen(data)                             (0x00000001&(data))


#define PRBS7_G_CTRL                                                  0x1800f138
#define PRBS7_G_CTRL_reg_addr                                         "0xb800f138"
#define PRBS7_G_CTRL_reg                                              0xb800f138
#define PRBS7_G_CTRL_inst_addr                                        "0x004E"
#define PRBS7_G_CTRL_inst                                             0x004E
#define PRBS7_G_CTRL_prbs7_rxbist_err_cnt_shift                       (20)
#define PRBS7_G_CTRL_prbs7_err_cnt_shift                              (16)
#define PRBS7_G_CTRL_prbs7_bit_err_shift                              (4)
#define PRBS7_G_CTRL_prbs7_lock_shift                                 (3)
#define PRBS7_G_CTRL_prbs7_err_cnt_clr_shift                          (2)
#define PRBS7_G_CTRL_prbs7_reverse_shift                              (1)
#define PRBS7_G_CTRL_prbs7_rxen_shift                                 (0)
#define PRBS7_G_CTRL_prbs7_rxbist_err_cnt_mask                        (0x0FF00000)
#define PRBS7_G_CTRL_prbs7_err_cnt_mask                               (0x000F0000)
#define PRBS7_G_CTRL_prbs7_bit_err_mask                               (0x00003FF0)
#define PRBS7_G_CTRL_prbs7_lock_mask                                  (0x00000008)
#define PRBS7_G_CTRL_prbs7_err_cnt_clr_mask                           (0x00000004)
#define PRBS7_G_CTRL_prbs7_reverse_mask                               (0x00000002)
#define PRBS7_G_CTRL_prbs7_rxen_mask                                  (0x00000001)
#define PRBS7_G_CTRL_prbs7_rxbist_err_cnt(data)                       (0x0FF00000&((data)<<20))
#define PRBS7_G_CTRL_prbs7_err_cnt(data)                              (0x000F0000&((data)<<16))
#define PRBS7_G_CTRL_prbs7_bit_err(data)                              (0x00003FF0&((data)<<4))
#define PRBS7_G_CTRL_prbs7_lock(data)                                 (0x00000008&((data)<<3))
#define PRBS7_G_CTRL_prbs7_err_cnt_clr(data)                          (0x00000004&((data)<<2))
#define PRBS7_G_CTRL_prbs7_reverse(data)                              (0x00000002&((data)<<1))
#define PRBS7_G_CTRL_prbs7_rxen(data)                                 (0x00000001&(data))
#define PRBS7_G_CTRL_get_prbs7_rxbist_err_cnt(data)                   ((0x0FF00000&(data))>>20)
#define PRBS7_G_CTRL_get_prbs7_err_cnt(data)                          ((0x000F0000&(data))>>16)
#define PRBS7_G_CTRL_get_prbs7_bit_err(data)                          ((0x00003FF0&(data))>>4)
#define PRBS7_G_CTRL_get_prbs7_lock(data)                             ((0x00000008&(data))>>3)
#define PRBS7_G_CTRL_get_prbs7_err_cnt_clr(data)                      ((0x00000004&(data))>>2)
#define PRBS7_G_CTRL_get_prbs7_reverse(data)                          ((0x00000002&(data))>>1)
#define PRBS7_G_CTRL_get_prbs7_rxen(data)                             (0x00000001&(data))


#define PRBS7_B_CTRL                                                  0x1800f13c
#define PRBS7_B_CTRL_reg_addr                                         "0xb800f13c"
#define PRBS7_B_CTRL_reg                                              0xb800f13c
#define PRBS7_B_CTRL_inst_addr                                        "0x004F"
#define PRBS7_B_CTRL_inst                                             0x004F
#define PRBS7_B_CTRL_prbs7_rxbist_err_cnt_shift                       (20)
#define PRBS7_B_CTRL_prbs7_err_cnt_shift                              (16)
#define PRBS7_B_CTRL_prbs7_bit_err_shift                              (4)
#define PRBS7_B_CTRL_prbs7_lock_shift                                 (3)
#define PRBS7_B_CTRL_prbs7_err_cnt_clr_shift                          (2)
#define PRBS7_B_CTRL_prbs7_reverse_shift                              (1)
#define PRBS7_B_CTRL_prbs7_rxen_shift                                 (0)
#define PRBS7_B_CTRL_prbs7_rxbist_err_cnt_mask                        (0x0FF00000)
#define PRBS7_B_CTRL_prbs7_err_cnt_mask                               (0x000F0000)
#define PRBS7_B_CTRL_prbs7_bit_err_mask                               (0x00003FF0)
#define PRBS7_B_CTRL_prbs7_lock_mask                                  (0x00000008)
#define PRBS7_B_CTRL_prbs7_err_cnt_clr_mask                           (0x00000004)
#define PRBS7_B_CTRL_prbs7_reverse_mask                               (0x00000002)
#define PRBS7_B_CTRL_prbs7_rxen_mask                                  (0x00000001)
#define PRBS7_B_CTRL_prbs7_rxbist_err_cnt(data)                       (0x0FF00000&((data)<<20))
#define PRBS7_B_CTRL_prbs7_err_cnt(data)                              (0x000F0000&((data)<<16))
#define PRBS7_B_CTRL_prbs7_bit_err(data)                              (0x00003FF0&((data)<<4))
#define PRBS7_B_CTRL_prbs7_lock(data)                                 (0x00000008&((data)<<3))
#define PRBS7_B_CTRL_prbs7_err_cnt_clr(data)                          (0x00000004&((data)<<2))
#define PRBS7_B_CTRL_prbs7_reverse(data)                              (0x00000002&((data)<<1))
#define PRBS7_B_CTRL_prbs7_rxen(data)                                 (0x00000001&(data))
#define PRBS7_B_CTRL_get_prbs7_rxbist_err_cnt(data)                   ((0x0FF00000&(data))>>20)
#define PRBS7_B_CTRL_get_prbs7_err_cnt(data)                          ((0x000F0000&(data))>>16)
#define PRBS7_B_CTRL_get_prbs7_bit_err(data)                          ((0x00003FF0&(data))>>4)
#define PRBS7_B_CTRL_get_prbs7_lock(data)                             ((0x00000008&(data))>>3)
#define PRBS7_B_CTRL_get_prbs7_err_cnt_clr(data)                      ((0x00000004&(data))>>2)
#define PRBS7_B_CTRL_get_prbs7_reverse(data)                          ((0x00000002&(data))>>1)
#define PRBS7_B_CTRL_get_prbs7_rxen(data)                             (0x00000001&(data))


#define HDMI_LEADING_GB_CMP_CTRL                                      0x1800f140
#define HDMI_LEADING_GB_CMP_CTRL_reg_addr                             "0xb800f140"
#define HDMI_LEADING_GB_CMP_CTRL_reg                                  0xb800f140
#define HDMI_LEADING_GB_CMP_CTRL_inst_addr                            "0x0050"
#define HDMI_LEADING_GB_CMP_CTRL_inst                                 0x0050
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_flag_shift                   (30)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_wd_en_shift                  (29)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_int_en_shift                 (28)
#define HDMI_LEADING_GB_CMP_CTRL_preamble_shift                       (24)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_value_shift                      (8)
#define HDMI_LEADING_GB_CMP_CTRL_dvi_mode_sel_shift                   (4)
#define HDMI_LEADING_GB_CMP_CTRL_channel_sel_shift                    (2)
#define HDMI_LEADING_GB_CMP_CTRL_lgb_cal_conti_shift                  (1)
#define HDMI_LEADING_GB_CMP_CTRL_lgb_cal_en_shift                     (0)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_flag_mask                    (0x40000000)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_wd_en_mask                   (0x20000000)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_int_en_mask                  (0x10000000)
#define HDMI_LEADING_GB_CMP_CTRL_preamble_mask                        (0x0F000000)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_value_mask                       (0x0003FF00)
#define HDMI_LEADING_GB_CMP_CTRL_dvi_mode_sel_mask                    (0x00000010)
#define HDMI_LEADING_GB_CMP_CTRL_channel_sel_mask                     (0x0000000C)
#define HDMI_LEADING_GB_CMP_CTRL_lgb_cal_conti_mask                   (0x00000002)
#define HDMI_LEADING_GB_CMP_CTRL_lgb_cal_en_mask                      (0x00000001)
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_flag(data)                   (0x40000000&((data)<<30))
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_wd_en(data)                  (0x20000000&((data)<<29))
#define HDMI_LEADING_GB_CMP_CTRL_cmp_err_int_en(data)                 (0x10000000&((data)<<28))
#define HDMI_LEADING_GB_CMP_CTRL_preamble(data)                       (0x0F000000&((data)<<24))
#define HDMI_LEADING_GB_CMP_CTRL_cmp_value(data)                      (0x0003FF00&((data)<<8))
#define HDMI_LEADING_GB_CMP_CTRL_dvi_mode_sel(data)                   (0x00000010&((data)<<4))
#define HDMI_LEADING_GB_CMP_CTRL_channel_sel(data)                    (0x0000000C&((data)<<2))
#define HDMI_LEADING_GB_CMP_CTRL_lgb_cal_conti(data)                  (0x00000002&((data)<<1))
#define HDMI_LEADING_GB_CMP_CTRL_lgb_cal_en(data)                     (0x00000001&(data))
#define HDMI_LEADING_GB_CMP_CTRL_get_cmp_err_flag(data)               ((0x40000000&(data))>>30)
#define HDMI_LEADING_GB_CMP_CTRL_get_cmp_err_wd_en(data)              ((0x20000000&(data))>>29)
#define HDMI_LEADING_GB_CMP_CTRL_get_cmp_err_int_en(data)             ((0x10000000&(data))>>28)
#define HDMI_LEADING_GB_CMP_CTRL_get_preamble(data)                   ((0x0F000000&(data))>>24)
#define HDMI_LEADING_GB_CMP_CTRL_get_cmp_value(data)                  ((0x0003FF00&(data))>>8)
#define HDMI_LEADING_GB_CMP_CTRL_get_dvi_mode_sel(data)               ((0x00000010&(data))>>4)
#define HDMI_LEADING_GB_CMP_CTRL_get_channel_sel(data)                ((0x0000000C&(data))>>2)
#define HDMI_LEADING_GB_CMP_CTRL_get_lgb_cal_conti(data)              ((0x00000002&(data))>>1)
#define HDMI_LEADING_GB_CMP_CTRL_get_lgb_cal_en(data)                 (0x00000001&(data))


#define HDMI_LEADING_GB_CMP_TIMES                                     0x1800f144
#define HDMI_LEADING_GB_CMP_TIMES_reg_addr                            "0xb800f144"
#define HDMI_LEADING_GB_CMP_TIMES_reg                                 0xb800f144
#define HDMI_LEADING_GB_CMP_TIMES_inst_addr                           "0x0051"
#define HDMI_LEADING_GB_CMP_TIMES_inst                                0x0051
#define HDMI_LEADING_GB_CMP_TIMES_cmp_err_cnt_shift                   (16)
#define HDMI_LEADING_GB_CMP_TIMES_cmp_times_shift                     (0)
#define HDMI_LEADING_GB_CMP_TIMES_cmp_err_cnt_mask                    (0xFFFF0000)
#define HDMI_LEADING_GB_CMP_TIMES_cmp_times_mask                      (0x0000FFFF)
#define HDMI_LEADING_GB_CMP_TIMES_cmp_err_cnt(data)                   (0xFFFF0000&((data)<<16))
#define HDMI_LEADING_GB_CMP_TIMES_cmp_times(data)                     (0x0000FFFF&(data))
#define HDMI_LEADING_GB_CMP_TIMES_get_cmp_err_cnt(data)               ((0xFFFF0000&(data))>>16)
#define HDMI_LEADING_GB_CMP_TIMES_get_cmp_times(data)                 (0x0000FFFF&(data))


#define HDMI_LEADING_GB_CMP_CNT                                       0x1800f148
#define HDMI_LEADING_GB_CMP_CNT_reg_addr                              "0xb800f148"
#define HDMI_LEADING_GB_CMP_CNT_reg                                   0xb800f148
#define HDMI_LEADING_GB_CMP_CNT_inst_addr                             "0x0052"
#define HDMI_LEADING_GB_CMP_CNT_inst                                  0x0052
#define HDMI_LEADING_GB_CMP_CNT_preamble_cmp_cnt_shift                (16)
#define HDMI_LEADING_GB_CMP_CNT_preamble_cmp_cnt_by_frame_shift       (0)
#define HDMI_LEADING_GB_CMP_CNT_preamble_cmp_cnt_mask                 (0xFFFF0000)
#define HDMI_LEADING_GB_CMP_CNT_preamble_cmp_cnt_by_frame_mask        (0x0000FFFF)
#define HDMI_LEADING_GB_CMP_CNT_preamble_cmp_cnt(data)                (0xFFFF0000&((data)<<16))
#define HDMI_LEADING_GB_CMP_CNT_preamble_cmp_cnt_by_frame(data)       (0x0000FFFF&(data))
#define HDMI_LEADING_GB_CMP_CNT_get_preamble_cmp_cnt(data)            ((0xFFFF0000&(data))>>16)
#define HDMI_LEADING_GB_CMP_CNT_get_preamble_cmp_cnt_by_frame(data)   (0x0000FFFF&(data))


#define AUDIO_CTS_UP_BOUND                                            0x1800f14c
#define AUDIO_CTS_UP_BOUND_reg_addr                                   "0xb800f14c"
#define AUDIO_CTS_UP_BOUND_reg                                        0xb800f14c
#define AUDIO_CTS_UP_BOUND_inst_addr                                  "0x0053"
#define AUDIO_CTS_UP_BOUND_inst                                       0x0053
#define AUDIO_CTS_UP_BOUND_cts_over_flag_shift                        (31)
#define AUDIO_CTS_UP_BOUND_cts_clip_en_shift                          (20)
#define AUDIO_CTS_UP_BOUND_cts_up_bound_shift                         (0)
#define AUDIO_CTS_UP_BOUND_cts_over_flag_mask                         (0x80000000)
#define AUDIO_CTS_UP_BOUND_cts_clip_en_mask                           (0x00100000)
#define AUDIO_CTS_UP_BOUND_cts_up_bound_mask                          (0x000FFFFF)
#define AUDIO_CTS_UP_BOUND_cts_over_flag(data)                        (0x80000000&((data)<<31))
#define AUDIO_CTS_UP_BOUND_cts_clip_en(data)                          (0x00100000&((data)<<20))
#define AUDIO_CTS_UP_BOUND_cts_up_bound(data)                         (0x000FFFFF&(data))
#define AUDIO_CTS_UP_BOUND_get_cts_over_flag(data)                    ((0x80000000&(data))>>31)
#define AUDIO_CTS_UP_BOUND_get_cts_clip_en(data)                      ((0x00100000&(data))>>20)
#define AUDIO_CTS_UP_BOUND_get_cts_up_bound(data)                     (0x000FFFFF&(data))


#define AUDIO_CTS_LOW_BOUND                                           0x1800f150
#define AUDIO_CTS_LOW_BOUND_reg_addr                                  "0xb800f150"
#define AUDIO_CTS_LOW_BOUND_reg                                       0xb800f150
#define AUDIO_CTS_LOW_BOUND_inst_addr                                 "0x0054"
#define AUDIO_CTS_LOW_BOUND_inst                                      0x0054
#define AUDIO_CTS_LOW_BOUND_cts_under_flag_shift                      (31)
#define AUDIO_CTS_LOW_BOUND_cts_low_bound_shift                       (0)
#define AUDIO_CTS_LOW_BOUND_cts_under_flag_mask                       (0x80000000)
#define AUDIO_CTS_LOW_BOUND_cts_low_bound_mask                        (0x000FFFFF)
#define AUDIO_CTS_LOW_BOUND_cts_under_flag(data)                      (0x80000000&((data)<<31))
#define AUDIO_CTS_LOW_BOUND_cts_low_bound(data)                       (0x000FFFFF&(data))
#define AUDIO_CTS_LOW_BOUND_get_cts_under_flag(data)                  ((0x80000000&(data))>>31)
#define AUDIO_CTS_LOW_BOUND_get_cts_low_bound(data)                   (0x000FFFFF&(data))


#define AUDIO_N_UP_BOUND                                              0x1800f154
#define AUDIO_N_UP_BOUND_reg_addr                                     "0xb800f154"
#define AUDIO_N_UP_BOUND_reg                                          0xb800f154
#define AUDIO_N_UP_BOUND_inst_addr                                    "0x0055"
#define AUDIO_N_UP_BOUND_inst                                         0x0055
#define AUDIO_N_UP_BOUND_n_over_flag_shift                            (31)
#define AUDIO_N_UP_BOUND_n_clip_en_shift                              (20)
#define AUDIO_N_UP_BOUND_n_up_bound_shift                             (0)
#define AUDIO_N_UP_BOUND_n_over_flag_mask                             (0x80000000)
#define AUDIO_N_UP_BOUND_n_clip_en_mask                               (0x00100000)
#define AUDIO_N_UP_BOUND_n_up_bound_mask                              (0x000FFFFF)
#define AUDIO_N_UP_BOUND_n_over_flag(data)                            (0x80000000&((data)<<31))
#define AUDIO_N_UP_BOUND_n_clip_en(data)                              (0x00100000&((data)<<20))
#define AUDIO_N_UP_BOUND_n_up_bound(data)                             (0x000FFFFF&(data))
#define AUDIO_N_UP_BOUND_get_n_over_flag(data)                        ((0x80000000&(data))>>31)
#define AUDIO_N_UP_BOUND_get_n_clip_en(data)                          ((0x00100000&(data))>>20)
#define AUDIO_N_UP_BOUND_get_n_up_bound(data)                         (0x000FFFFF&(data))


#define AUDIO_N_LOW_BOUND                                             0x1800f158
#define AUDIO_N_LOW_BOUND_reg_addr                                    "0xb800f158"
#define AUDIO_N_LOW_BOUND_reg                                         0xb800f158
#define AUDIO_N_LOW_BOUND_inst_addr                                   "0x0056"
#define AUDIO_N_LOW_BOUND_inst                                        0x0056
#define AUDIO_N_LOW_BOUND_n_under_flag_shift                          (31)
#define AUDIO_N_LOW_BOUND_n_low_bound_shift                           (0)
#define AUDIO_N_LOW_BOUND_n_under_flag_mask                           (0x80000000)
#define AUDIO_N_LOW_BOUND_n_low_bound_mask                            (0x000FFFFF)
#define AUDIO_N_LOW_BOUND_n_under_flag(data)                          (0x80000000&((data)<<31))
#define AUDIO_N_LOW_BOUND_n_low_bound(data)                           (0x000FFFFF&(data))
#define AUDIO_N_LOW_BOUND_get_n_under_flag(data)                      ((0x80000000&(data))>>31)
#define AUDIO_N_LOW_BOUND_get_n_low_bound(data)                       (0x000FFFFF&(data))


#define MHL_HDMI_MAC_CTRL                                             0x1800f15c
#define MHL_HDMI_MAC_CTRL_reg_addr                                    "0xb800f15c"
#define MHL_HDMI_MAC_CTRL_reg                                         0xb800f15c
#define MHL_HDMI_MAC_CTRL_inst_addr                                   "0x0057"
#define MHL_HDMI_MAC_CTRL_inst                                        0x0057
#define MHL_HDMI_MAC_CTRL_pp_mode_output_shift                        (12)
#define MHL_HDMI_MAC_CTRL_packet_mhl_en_shift                         (8)
#define MHL_HDMI_MAC_CTRL_xor_pixel_sel_shift                         (5)
#define MHL_HDMI_MAC_CTRL_cal_pixel_sel_shift                         (4)
#define MHL_HDMI_MAC_CTRL_ch_dec_pp_mode_en_shift                     (0)
#define MHL_HDMI_MAC_CTRL_pp_mode_output_mask                         (0x00001000)
#define MHL_HDMI_MAC_CTRL_packet_mhl_en_mask                          (0x00000100)
#define MHL_HDMI_MAC_CTRL_xor_pixel_sel_mask                          (0x000000E0)
#define MHL_HDMI_MAC_CTRL_cal_pixel_sel_mask                          (0x00000010)
#define MHL_HDMI_MAC_CTRL_ch_dec_pp_mode_en_mask                      (0x00000001)
#define MHL_HDMI_MAC_CTRL_pp_mode_output(data)                        (0x00001000&((data)<<12))
#define MHL_HDMI_MAC_CTRL_packet_mhl_en(data)                         (0x00000100&((data)<<8))
#define MHL_HDMI_MAC_CTRL_xor_pixel_sel(data)                         (0x000000E0&((data)<<5))
#define MHL_HDMI_MAC_CTRL_cal_pixel_sel(data)                         (0x00000010&((data)<<4))
#define MHL_HDMI_MAC_CTRL_ch_dec_pp_mode_en(data)                     (0x00000001&(data))
#define MHL_HDMI_MAC_CTRL_get_pp_mode_output(data)                    ((0x00001000&(data))>>12)
#define MHL_HDMI_MAC_CTRL_get_packet_mhl_en(data)                     ((0x00000100&(data))>>8)
#define MHL_HDMI_MAC_CTRL_get_xor_pixel_sel(data)                     ((0x000000E0&(data))>>5)
#define MHL_HDMI_MAC_CTRL_get_cal_pixel_sel(data)                     ((0x00000010&(data))>>4)
#define MHL_HDMI_MAC_CTRL_get_ch_dec_pp_mode_en(data)                 (0x00000001&(data))


#define MHL_3D_FORMAT                                                 0x1800f160
#define MHL_3D_FORMAT_reg_addr                                        "0xb800f160"
#define MHL_3D_FORMAT_reg                                             0xb800f160
#define MHL_3D_FORMAT_inst_addr                                       "0x0058"
#define MHL_3D_FORMAT_inst                                            0x0058
#define MHL_3D_FORMAT_mhl_3d_fmt_shift                                (26)
#define MHL_3D_FORMAT_mhl_vid_shift                                   (24)
#define MHL_3D_FORMAT_oui_shift                                       (0)
#define MHL_3D_FORMAT_mhl_3d_fmt_mask                                 (0x3C000000)
#define MHL_3D_FORMAT_mhl_vid_mask                                    (0x03000000)
#define MHL_3D_FORMAT_oui_mask                                        (0x00FFFFFF)
#define MHL_3D_FORMAT_mhl_3d_fmt(data)                                (0x3C000000&((data)<<26))
#define MHL_3D_FORMAT_mhl_vid(data)                                   (0x03000000&((data)<<24))
#define MHL_3D_FORMAT_oui(data)                                       (0x00FFFFFF&(data))
#define MHL_3D_FORMAT_get_mhl_3d_fmt(data)                            ((0x3C000000&(data))>>26)
#define MHL_3D_FORMAT_get_mhl_vid(data)                               ((0x03000000&(data))>>24)
#define MHL_3D_FORMAT_get_oui(data)                                   (0x00FFFFFF&(data))


#define LIGHT_SLEEP                                                   0x1800f170
#define LIGHT_SLEEP_reg_addr                                          "0xb800f170"
#define LIGHT_SLEEP_reg                                               0xb800f170
#define LIGHT_SLEEP_inst_addr                                         "0x005C"
#define LIGHT_SLEEP_inst                                              0x005C
#define LIGHT_SLEEP_hdcp_ls_shift                                     (1)
#define LIGHT_SLEEP_audio_ls_shift                                    (0)
#define LIGHT_SLEEP_hdcp_ls_mask                                      (0x00000002)
#define LIGHT_SLEEP_audio_ls_mask                                     (0x00000001)
#define LIGHT_SLEEP_hdcp_ls(data)                                     (0x00000002&((data)<<1))
#define LIGHT_SLEEP_audio_ls(data)                                    (0x00000001&(data))
#define LIGHT_SLEEP_get_hdcp_ls(data)                                 ((0x00000002&(data))>>1)
#define LIGHT_SLEEP_get_audio_ls(data)                                (0x00000001&(data))


#define DEEP_SLEEP                                                    0x1800f174
#define DEEP_SLEEP_reg_addr                                           "0xb800f174"
#define DEEP_SLEEP_reg                                                0xb800f174
#define DEEP_SLEEP_inst_addr                                          "0x005D"
#define DEEP_SLEEP_inst                                               0x005D
#define DEEP_SLEEP_hdcp_ds_shift                                      (1)
#define DEEP_SLEEP_audio_ds_shift                                     (0)
#define DEEP_SLEEP_hdcp_ds_mask                                       (0x00000002)
#define DEEP_SLEEP_audio_ds_mask                                      (0x00000001)
#define DEEP_SLEEP_hdcp_ds(data)                                      (0x00000002&((data)<<1))
#define DEEP_SLEEP_audio_ds(data)                                     (0x00000001&(data))
#define DEEP_SLEEP_get_hdcp_ds(data)                                  ((0x00000002&(data))>>1)
#define DEEP_SLEEP_get_audio_ds(data)                                 (0x00000001&(data))


#define SHOT_DOWN                                                     0x1800f178
#define SHOT_DOWN_reg_addr                                            "0xb800f178"
#define SHOT_DOWN_reg                                                 0xb800f178
#define SHOT_DOWN_inst_addr                                           "0x005E"
#define SHOT_DOWN_inst                                                0x005E
#define SHOT_DOWN_hdcp_sd_shift                                       (1)
#define SHOT_DOWN_audio_sd_shift                                      (0)
#define SHOT_DOWN_hdcp_sd_mask                                        (0x00000002)
#define SHOT_DOWN_audio_sd_mask                                       (0x00000001)
#define SHOT_DOWN_hdcp_sd(data)                                       (0x00000002&((data)<<1))
#define SHOT_DOWN_audio_sd(data)                                      (0x00000001&(data))
#define SHOT_DOWN_get_hdcp_sd(data)                                   ((0x00000002&(data))>>1)
#define SHOT_DOWN_get_audio_sd(data)                                  (0x00000001&(data))


#define READ_MARGIN_ENABLE                                            0x1800f17c
#define READ_MARGIN_ENABLE_reg_addr                                   "0xb800f17c"
#define READ_MARGIN_ENABLE_reg                                        0xb800f17c
#define READ_MARGIN_ENABLE_inst_addr                                  "0x005F"
#define READ_MARGIN_ENABLE_inst                                       0x005F
#define READ_MARGIN_ENABLE_hdcp_rme_shift                             (1)
#define READ_MARGIN_ENABLE_audio_rme_shift                            (0)
#define READ_MARGIN_ENABLE_hdcp_rme_mask                              (0x00000002)
#define READ_MARGIN_ENABLE_audio_rme_mask                             (0x00000001)
#define READ_MARGIN_ENABLE_hdcp_rme(data)                             (0x00000002&((data)<<1))
#define READ_MARGIN_ENABLE_audio_rme(data)                            (0x00000001&(data))
#define READ_MARGIN_ENABLE_get_hdcp_rme(data)                         ((0x00000002&(data))>>1)
#define READ_MARGIN_ENABLE_get_audio_rme(data)                        (0x00000001&(data))


#define READ_MARGIN                                                   0x1800f180
#define READ_MARGIN_reg_addr                                          "0xb800f180"
#define READ_MARGIN_reg                                               0xb800f180
#define READ_MARGIN_inst_addr                                         "0x0060"
#define READ_MARGIN_inst                                              0x0060
#define READ_MARGIN_hdcp_rm_shift                                     (4)
#define READ_MARGIN_audio_rm_shift                                    (0)
#define READ_MARGIN_hdcp_rm_mask                                      (0x000000F0)
#define READ_MARGIN_audio_rm_mask                                     (0x0000000F)
#define READ_MARGIN_hdcp_rm(data)                                     (0x000000F0&((data)<<4))
#define READ_MARGIN_audio_rm(data)                                    (0x0000000F&(data))
#define READ_MARGIN_get_hdcp_rm(data)                                 ((0x000000F0&(data))>>4)
#define READ_MARGIN_get_audio_rm(data)                                (0x0000000F&(data))


#define BIST_MODE                                                     0x1800f184
#define BIST_MODE_reg_addr                                            "0xb800f184"
#define BIST_MODE_reg                                                 0xb800f184
#define BIST_MODE_inst_addr                                           "0x0061"
#define BIST_MODE_inst                                                0x0061
#define BIST_MODE_hdcp_bist_en_shift                                  (1)
#define BIST_MODE_audio_bist_en_shift                                 (0)
#define BIST_MODE_hdcp_bist_en_mask                                   (0x00000002)
#define BIST_MODE_audio_bist_en_mask                                  (0x00000001)
#define BIST_MODE_hdcp_bist_en(data)                                  (0x00000002&((data)<<1))
#define BIST_MODE_audio_bist_en(data)                                 (0x00000001&(data))
#define BIST_MODE_get_hdcp_bist_en(data)                              ((0x00000002&(data))>>1)
#define BIST_MODE_get_audio_bist_en(data)                             (0x00000001&(data))


#define BIST_DONE                                                     0x1800f188
#define BIST_DONE_reg_addr                                            "0xb800f188"
#define BIST_DONE_reg                                                 0xb800f188
#define BIST_DONE_inst_addr                                           "0x0062"
#define BIST_DONE_inst                                                0x0062
#define BIST_DONE_hdcp_bist_done_shift                                (1)
#define BIST_DONE_audio_bist_done_shift                               (0)
#define BIST_DONE_hdcp_bist_done_mask                                 (0x00000002)
#define BIST_DONE_audio_bist_done_mask                                (0x00000001)
#define BIST_DONE_hdcp_bist_done(data)                                (0x00000002&((data)<<1))
#define BIST_DONE_audio_bist_done(data)                               (0x00000001&(data))
#define BIST_DONE_get_hdcp_bist_done(data)                            ((0x00000002&(data))>>1)
#define BIST_DONE_get_audio_bist_done(data)                           (0x00000001&(data))


#define BIST_FAIL                                                     0x1800f18c
#define BIST_FAIL_reg_addr                                            "0xb800f18c"
#define BIST_FAIL_reg                                                 0xb800f18c
#define BIST_FAIL_inst_addr                                           "0x0063"
#define BIST_FAIL_inst                                                0x0063
#define BIST_FAIL_hdcp_bist_fail_shift                                (1)
#define BIST_FAIL_audio_bist_fail_shift                               (0)
#define BIST_FAIL_hdcp_bist_fail_mask                                 (0x00000002)
#define BIST_FAIL_audio_bist_fail_mask                                (0x00000001)
#define BIST_FAIL_hdcp_bist_fail(data)                                (0x00000002&((data)<<1))
#define BIST_FAIL_audio_bist_fail(data)                               (0x00000001&(data))
#define BIST_FAIL_get_hdcp_bist_fail(data)                            ((0x00000002&(data))>>1)
#define BIST_FAIL_get_audio_bist_fail(data)                           (0x00000001&(data))


#define DRF_MODE                                                      0x1800f190
#define DRF_MODE_reg_addr                                             "0xb800f190"
#define DRF_MODE_reg                                                  0xb800f190
#define DRF_MODE_inst_addr                                            "0x0064"
#define DRF_MODE_inst                                                 0x0064
#define DRF_MODE_hdcp_drf_mode_shift                                  (1)
#define DRF_MODE_audio_drf_mode_shift                                 (0)
#define DRF_MODE_hdcp_drf_mode_mask                                   (0x00000002)
#define DRF_MODE_audio_drf_mode_mask                                  (0x00000001)
#define DRF_MODE_hdcp_drf_mode(data)                                  (0x00000002&((data)<<1))
#define DRF_MODE_audio_drf_mode(data)                                 (0x00000001&(data))
#define DRF_MODE_get_hdcp_drf_mode(data)                              ((0x00000002&(data))>>1)
#define DRF_MODE_get_audio_drf_mode(data)                             (0x00000001&(data))


#define DRF_RESUME                                                    0x1800f194
#define DRF_RESUME_reg_addr                                           "0xb800f194"
#define DRF_RESUME_reg                                                0xb800f194
#define DRF_RESUME_inst_addr                                          "0x0065"
#define DRF_RESUME_inst                                               0x0065
#define DRF_RESUME_hdcp_drf_resume_shift                              (1)
#define DRF_RESUME_audio_drf_resume_shift                             (0)
#define DRF_RESUME_hdcp_drf_resume_mask                               (0x00000002)
#define DRF_RESUME_audio_drf_resume_mask                              (0x00000001)
#define DRF_RESUME_hdcp_drf_resume(data)                              (0x00000002&((data)<<1))
#define DRF_RESUME_audio_drf_resume(data)                             (0x00000001&(data))
#define DRF_RESUME_get_hdcp_drf_resume(data)                          ((0x00000002&(data))>>1)
#define DRF_RESUME_get_audio_drf_resume(data)                         (0x00000001&(data))


#define DRF_DONE                                                      0x1800f198
#define DRF_DONE_reg_addr                                             "0xb800f198"
#define DRF_DONE_reg                                                  0xb800f198
#define DRF_DONE_inst_addr                                            "0x0066"
#define DRF_DONE_inst                                                 0x0066
#define DRF_DONE_hdcp_drf_done_shift                                  (1)
#define DRF_DONE_audio_drf_done_shift                                 (0)
#define DRF_DONE_hdcp_drf_done_mask                                   (0x00000002)
#define DRF_DONE_audio_drf_done_mask                                  (0x00000001)
#define DRF_DONE_hdcp_drf_done(data)                                  (0x00000002&((data)<<1))
#define DRF_DONE_audio_drf_done(data)                                 (0x00000001&(data))
#define DRF_DONE_get_hdcp_drf_done(data)                              ((0x00000002&(data))>>1)
#define DRF_DONE_get_audio_drf_done(data)                             (0x00000001&(data))


#define DRF_PAUSE                                                     0x1800f19c
#define DRF_PAUSE_reg_addr                                            "0xb800f19c"
#define DRF_PAUSE_reg                                                 0xb800f19c
#define DRF_PAUSE_inst_addr                                           "0x0067"
#define DRF_PAUSE_inst                                                0x0067
#define DRF_PAUSE_hdcp_drf_pause_shift                                (1)
#define DRF_PAUSE_audio_drf_pause_shift                               (0)
#define DRF_PAUSE_hdcp_drf_pause_mask                                 (0x00000002)
#define DRF_PAUSE_audio_drf_pause_mask                                (0x00000001)
#define DRF_PAUSE_hdcp_drf_pause(data)                                (0x00000002&((data)<<1))
#define DRF_PAUSE_audio_drf_pause(data)                               (0x00000001&(data))
#define DRF_PAUSE_get_hdcp_drf_pause(data)                            ((0x00000002&(data))>>1)
#define DRF_PAUSE_get_audio_drf_pause(data)                           (0x00000001&(data))


#define DRF_FAIL                                                      0x1800f1a0
#define DRF_FAIL_reg_addr                                             "0xb800f1a0"
#define DRF_FAIL_reg                                                  0xb800f1a0
#define DRF_FAIL_inst_addr                                            "0x0068"
#define DRF_FAIL_inst                                                 0x0068
#define DRF_FAIL_hdcp_drf_fail_shift                                  (1)
#define DRF_FAIL_audio_drf_fail_shift                                 (0)
#define DRF_FAIL_hdcp_drf_fail_mask                                   (0x00000002)
#define DRF_FAIL_audio_drf_fail_mask                                  (0x00000001)
#define DRF_FAIL_hdcp_drf_fail(data)                                  (0x00000002&((data)<<1))
#define DRF_FAIL_audio_drf_fail(data)                                 (0x00000001&(data))
#define DRF_FAIL_get_hdcp_drf_fail(data)                              ((0x00000002&(data))>>1)
#define DRF_FAIL_get_audio_drf_fail(data)                             (0x00000001&(data))


#define DVS                                                           0x1800f1a4
#define DVS_reg_addr                                                  "0xb800f1a4"
#define DVS_reg                                                       0xb800f1a4
#define DVS_inst_addr                                                 "0x0069"
#define DVS_inst                                                      0x0069
#define DVS_hdcp_dvs_shift                                            (4)
#define DVS_audio_dvs_shift                                           (0)
#define DVS_hdcp_dvs_mask                                             (0x000000F0)
#define DVS_audio_dvs_mask                                            (0x0000000F)
#define DVS_hdcp_dvs(data)                                            (0x000000F0&((data)<<4))
#define DVS_audio_dvs(data)                                           (0x0000000F&(data))
#define DVS_get_hdcp_dvs(data)                                        ((0x000000F0&(data))>>4)
#define DVS_get_audio_dvs(data)                                       (0x0000000F&(data))


#define DVSE                                                          0x1800f1a8
#define DVSE_reg_addr                                                 "0xb800f1a8"
#define DVSE_reg                                                      0xb800f1a8
#define DVSE_inst_addr                                                "0x006A"
#define DVSE_inst                                                     0x006A
#define DVSE_hdcp_dvse_shift                                          (1)
#define DVSE_audio_dvse_shift                                         (0)
#define DVSE_hdcp_dvse_mask                                           (0x00000002)
#define DVSE_audio_dvse_mask                                          (0x00000001)
#define DVSE_hdcp_dvse(data)                                          (0x00000002&((data)<<1))
#define DVSE_audio_dvse(data)                                         (0x00000001&(data))
#define DVSE_get_hdcp_dvse(data)                                      ((0x00000002&(data))>>1)
#define DVSE_get_audio_dvse(data)                                     (0x00000001&(data))


#define CTS_FIFO_CTL                                                  0x1800f1ac
#define CTS_FIFO_CTL_reg_addr                                         "0xb800f1ac"
#define CTS_FIFO_CTL_reg                                              0xb800f1ac
#define CTS_FIFO_CTL_inst_addr                                        "0x006B"
#define CTS_FIFO_CTL_inst                                             0x006B
#define CTS_FIFO_CTL_hdmi_test_sel_shift                              (4)
#define CTS_FIFO_CTL_hdmi_out_sel_shift                               (3)
#define CTS_FIFO_CTL_force_ctsfifo_rstn_hdmi_shift                    (2)
#define CTS_FIFO_CTL_en_ctsfifo_vsrst_hdmi_shift                      (1)
#define CTS_FIFO_CTL_en_ctsfifo_bypass_hdmi_shift                     (0)
#define CTS_FIFO_CTL_hdmi_test_sel_mask                               (0x00000070)
#define CTS_FIFO_CTL_hdmi_out_sel_mask                                (0x00000008)
#define CTS_FIFO_CTL_force_ctsfifo_rstn_hdmi_mask                     (0x00000004)
#define CTS_FIFO_CTL_en_ctsfifo_vsrst_hdmi_mask                       (0x00000002)
#define CTS_FIFO_CTL_en_ctsfifo_bypass_hdmi_mask                      (0x00000001)
#define CTS_FIFO_CTL_hdmi_test_sel(data)                              (0x00000070&((data)<<4))
#define CTS_FIFO_CTL_hdmi_out_sel(data)                               (0x00000008&((data)<<3))
#define CTS_FIFO_CTL_force_ctsfifo_rstn_hdmi(data)                    (0x00000004&((data)<<2))
#define CTS_FIFO_CTL_en_ctsfifo_vsrst_hdmi(data)                      (0x00000002&((data)<<1))
#define CTS_FIFO_CTL_en_ctsfifo_bypass_hdmi(data)                     (0x00000001&(data))
#define CTS_FIFO_CTL_get_hdmi_test_sel(data)                          ((0x00000070&(data))>>4)
#define CTS_FIFO_CTL_get_hdmi_out_sel(data)                           ((0x00000008&(data))>>3)
#define CTS_FIFO_CTL_get_force_ctsfifo_rstn_hdmi(data)                ((0x00000004&(data))>>2)
#define CTS_FIFO_CTL_get_en_ctsfifo_vsrst_hdmi(data)                  ((0x00000002&(data))>>1)
#define CTS_FIFO_CTL_get_en_ctsfifo_bypass_hdmi(data)                 (0x00000001&(data))


#define CBUS_CLK_CTL                                                  0x1800f1b0
#define CBUS_CLK_CTL_reg_addr                                         "0xb800f1b0"
#define CBUS_CLK_CTL_reg                                              0xb800f1b0
#define CBUS_CLK_CTL_inst_addr                                        "0x006C"
#define CBUS_CLK_CTL_inst                                             0x006C
#define CBUS_CLK_CTL_sys_clk_div_shift                                (4)
#define CBUS_CLK_CTL_cbus_core_pwdn_shift                             (1)
#define CBUS_CLK_CTL_sys_clk_en_shift                                 (0)
#define CBUS_CLK_CTL_sys_clk_div_mask                                 (0x00000070)
#define CBUS_CLK_CTL_cbus_core_pwdn_mask                              (0x00000002)
#define CBUS_CLK_CTL_sys_clk_en_mask                                  (0x00000001)
#define CBUS_CLK_CTL_sys_clk_div(data)                                (0x00000070&((data)<<4))
#define CBUS_CLK_CTL_cbus_core_pwdn(data)                             (0x00000002&((data)<<1))
#define CBUS_CLK_CTL_sys_clk_en(data)                                 (0x00000001&(data))
#define CBUS_CLK_CTL_get_sys_clk_div(data)                            ((0x00000070&(data))>>4)
#define CBUS_CLK_CTL_get_cbus_core_pwdn(data)                         ((0x00000002&(data))>>1)
#define CBUS_CLK_CTL_get_sys_clk_en(data)                             (0x00000001&(data))


#define HDCP_BIST                                                     0x1800f200
#define HDCP_BIST_reg_addr                                            "0xb800f200"
#define HDCP_BIST_reg                                                 0xb800f200
#define HDCP_BIST_inst_addr                                           "0x0080"
#define HDCP_BIST_inst                                                0x0080


#define HDCP_CR                                                       0x1800f204
#define HDCP_CR_reg_addr                                              "0xb800f204"
#define HDCP_CR_reg                                                   0xb800f204
#define HDCP_CR_inst_addr                                             "0x0081"
#define HDCP_CR_inst                                                  0x0081
#define HDCP_CR_namfe_shift                                           (7)
#define HDCP_CR_dummy1800d204_6_shift                                 (6)
#define HDCP_CR_ivsp_shift                                            (5)
#define HDCP_CR_invvs_shift                                           (4)
#define HDCP_CR_ivspm_shift                                           (3)
#define HDCP_CR_maddf_shift                                           (2)
#define HDCP_CR_dkapde_shift                                          (1)
#define HDCP_CR_hdcp_en_shift                                         (0)
#define HDCP_CR_namfe_mask                                            (0x00000080)
#define HDCP_CR_dummy1800d204_6_mask                                  (0x00000040)
#define HDCP_CR_ivsp_mask                                             (0x00000020)
#define HDCP_CR_invvs_mask                                            (0x00000010)
#define HDCP_CR_ivspm_mask                                            (0x00000008)
#define HDCP_CR_maddf_mask                                            (0x00000004)
#define HDCP_CR_dkapde_mask                                           (0x00000002)
#define HDCP_CR_hdcp_en_mask                                          (0x00000001)
#define HDCP_CR_namfe(data)                                           (0x00000080&((data)<<7))
#define HDCP_CR_dummy1800d204_6(data)                                 (0x00000040&((data)<<6))
#define HDCP_CR_ivsp(data)                                            (0x00000020&((data)<<5))
#define HDCP_CR_invvs(data)                                           (0x00000010&((data)<<4))
#define HDCP_CR_ivspm(data)                                           (0x00000008&((data)<<3))
#define HDCP_CR_maddf(data)                                           (0x00000004&((data)<<2))
#define HDCP_CR_dkapde(data)                                          (0x00000002&((data)<<1))
#define HDCP_CR_hdcp_en(data)                                         (0x00000001&(data))
#define HDCP_CR_get_namfe(data)                                       ((0x00000080&(data))>>7)
#define HDCP_CR_get_dummy1800d204_6(data)                             ((0x00000040&(data))>>6)
#define HDCP_CR_get_ivsp(data)                                        ((0x00000020&(data))>>5)
#define HDCP_CR_get_invvs(data)                                       ((0x00000010&(data))>>4)
#define HDCP_CR_get_ivspm(data)                                       ((0x00000008&(data))>>3)
#define HDCP_CR_get_maddf(data)                                       ((0x00000004&(data))>>2)
#define HDCP_CR_get_dkapde(data)                                      ((0x00000002&(data))>>1)
#define HDCP_CR_get_hdcp_en(data)                                     (0x00000001&(data))


#define HDCP_DKAP                                                     0x1800f208
#define HDCP_DKAP_reg_addr                                            "0xb800f208"
#define HDCP_DKAP_reg                                                 0xb800f208
#define HDCP_DKAP_inst_addr                                           "0x0082"
#define HDCP_DKAP_inst                                                0x0082
#define HDCP_DKAP_dkap_shift                                          (0)
#define HDCP_DKAP_dkap_mask                                           (0x000000FF)
#define HDCP_DKAP_dkap(data)                                          (0x000000FF&(data))
#define HDCP_DKAP_get_dkap(data)                                      (0x000000FF&(data))


#define HDCP_PCR                                                      0x1800f20c
#define HDCP_PCR_reg_addr                                             "0xb800f20c"
#define HDCP_PCR_reg                                                  0xb800f20c
#define HDCP_PCR_inst_addr                                            "0x0083"
#define HDCP_PCR_inst                                                 0x0083
#define HDCP_PCR_i2c_scl_dly_sel_shift                                (24)
#define HDCP_PCR_i2c_sda_dly_sel_shift                                (20)
#define HDCP_PCR_tune_up_down_shift                                   (17)
#define HDCP_PCR_tune_range_shift                                     (10)
#define HDCP_PCR_ddcdbnc_shift                                        (9)
#define HDCP_PCR_dummy1800d20c_8_shift                                (8)
#define HDCP_PCR_dbnc_level_sel_shift                                 (7)
#define HDCP_PCR_km_clk_sel_shift                                     (6)
#define HDCP_PCR_hdcp_vs_sel_shift                                    (5)
#define HDCP_PCR_enc_tog_shift                                        (4)
#define HDCP_PCR_avmute_dis_shift                                     (3)
#define HDCP_PCR_dummy1800d20c_2_1_shift                              (1)
#define HDCP_PCR_apai_shift                                           (0)
#define HDCP_PCR_i2c_scl_dly_sel_mask                                 (0x0F000000)
#define HDCP_PCR_i2c_sda_dly_sel_mask                                 (0x00F00000)
#define HDCP_PCR_tune_up_down_mask                                    (0x00020000)
#define HDCP_PCR_tune_range_mask                                      (0x0001FC00)
#define HDCP_PCR_ddcdbnc_mask                                         (0x00000200)
#define HDCP_PCR_dummy1800d20c_8_mask                                 (0x00000100)
#define HDCP_PCR_dbnc_level_sel_mask                                  (0x00000080)
#define HDCP_PCR_km_clk_sel_mask                                      (0x00000040)
#define HDCP_PCR_hdcp_vs_sel_mask                                     (0x00000020)
#define HDCP_PCR_enc_tog_mask                                         (0x00000010)
#define HDCP_PCR_avmute_dis_mask                                      (0x00000008)
#define HDCP_PCR_dummy1800d20c_2_1_mask                               (0x00000006)
#define HDCP_PCR_apai_mask                                            (0x00000001)
#define HDCP_PCR_i2c_scl_dly_sel(data)                                (0x0F000000&((data)<<24))
#define HDCP_PCR_i2c_sda_dly_sel(data)                                (0x00F00000&((data)<<20))
#define HDCP_PCR_tune_up_down(data)                                   (0x00020000&((data)<<17))
#define HDCP_PCR_tune_range(data)                                     (0x0001FC00&((data)<<10))
#define HDCP_PCR_ddcdbnc(data)                                        (0x00000200&((data)<<9))
#define HDCP_PCR_dummy1800d20c_8(data)                                (0x00000100&((data)<<8))
#define HDCP_PCR_dbnc_level_sel(data)                                 (0x00000080&((data)<<7))
#define HDCP_PCR_km_clk_sel(data)                                     (0x00000040&((data)<<6))
#define HDCP_PCR_hdcp_vs_sel(data)                                    (0x00000020&((data)<<5))
#define HDCP_PCR_enc_tog(data)                                        (0x00000010&((data)<<4))
#define HDCP_PCR_avmute_dis(data)                                     (0x00000008&((data)<<3))
#define HDCP_PCR_dummy1800d20c_2_1(data)                              (0x00000006&((data)<<1))
#define HDCP_PCR_apai(data)                                           (0x00000001&(data))
#define HDCP_PCR_get_i2c_scl_dly_sel(data)                            ((0x0F000000&(data))>>24)
#define HDCP_PCR_get_i2c_sda_dly_sel(data)                            ((0x00F00000&(data))>>20)
#define HDCP_PCR_get_tune_up_down(data)                               ((0x00020000&(data))>>17)
#define HDCP_PCR_get_tune_range(data)                                 ((0x0001FC00&(data))>>10)
#define HDCP_PCR_get_ddcdbnc(data)                                    ((0x00000200&(data))>>9)
#define HDCP_PCR_get_dummy1800d20c_8(data)                            ((0x00000100&(data))>>8)
#define HDCP_PCR_get_dbnc_level_sel(data)                             ((0x00000080&(data))>>7)
#define HDCP_PCR_get_km_clk_sel(data)                                 ((0x00000040&(data))>>6)
#define HDCP_PCR_get_hdcp_vs_sel(data)                                ((0x00000020&(data))>>5)
#define HDCP_PCR_get_enc_tog(data)                                    ((0x00000010&(data))>>4)
#define HDCP_PCR_get_avmute_dis(data)                                 ((0x00000008&(data))>>3)
#define HDCP_PCR_get_dummy1800d20c_2_1(data)                          ((0x00000006&(data))>>1)
#define HDCP_PCR_get_apai(data)                                       (0x00000001&(data))


#define HDCP_FLAG1                                                    0x1800f210
#define HDCP_FLAG1_reg_addr                                           "0xb800f210"
#define HDCP_FLAG1_reg                                                0xb800f210
#define HDCP_FLAG1_inst_addr                                          "0x0084"
#define HDCP_FLAG1_inst                                               0x0084
#define HDCP_FLAG1_wr_aksv_flag_shift                                 (4)
#define HDCP_FLAG1_rd_ri_flag_shift                                   (3)
#define HDCP_FLAG1_rd_bksv_flag_shift                                 (2)
#define HDCP_FLAG1_dummy1800d210_1_0_shift                            (0)
#define HDCP_FLAG1_wr_aksv_flag_mask                                  (0x00000010)
#define HDCP_FLAG1_rd_ri_flag_mask                                    (0x00000008)
#define HDCP_FLAG1_rd_bksv_flag_mask                                  (0x00000004)
#define HDCP_FLAG1_dummy1800d210_1_0_mask                             (0x00000003)
#define HDCP_FLAG1_wr_aksv_flag(data)                                 (0x00000010&((data)<<4))
#define HDCP_FLAG1_rd_ri_flag(data)                                   (0x00000008&((data)<<3))
#define HDCP_FLAG1_rd_bksv_flag(data)                                 (0x00000004&((data)<<2))
#define HDCP_FLAG1_dummy1800d210_1_0(data)                            (0x00000003&(data))
#define HDCP_FLAG1_get_wr_aksv_flag(data)                             ((0x00000010&(data))>>4)
#define HDCP_FLAG1_get_rd_ri_flag(data)                               ((0x00000008&(data))>>3)
#define HDCP_FLAG1_get_rd_bksv_flag(data)                             ((0x00000004&(data))>>2)
#define HDCP_FLAG1_get_dummy1800d210_1_0(data)                        (0x00000003&(data))


#define HDCP_FLAG2                                                    0x1800f214
#define HDCP_FLAG2_reg_addr                                           "0xb800f214"
#define HDCP_FLAG2_reg                                                0xb800f214
#define HDCP_FLAG2_inst_addr                                          "0x0085"
#define HDCP_FLAG2_inst                                               0x0085
#define HDCP_FLAG2_irq_aksv_en_shift                                  (4)
#define HDCP_FLAG2_irq_ri_en_shift                                    (3)
#define HDCP_FLAG2_irq_bksv_en_shift                                  (2)
#define HDCP_FLAG2_dummy1800d214_1_0_shift                            (0)
#define HDCP_FLAG2_irq_aksv_en_mask                                   (0x00000010)
#define HDCP_FLAG2_irq_ri_en_mask                                     (0x00000008)
#define HDCP_FLAG2_irq_bksv_en_mask                                   (0x00000004)
#define HDCP_FLAG2_dummy1800d214_1_0_mask                             (0x00000003)
#define HDCP_FLAG2_irq_aksv_en(data)                                  (0x00000010&((data)<<4))
#define HDCP_FLAG2_irq_ri_en(data)                                    (0x00000008&((data)<<3))
#define HDCP_FLAG2_irq_bksv_en(data)                                  (0x00000004&((data)<<2))
#define HDCP_FLAG2_dummy1800d214_1_0(data)                            (0x00000003&(data))
#define HDCP_FLAG2_get_irq_aksv_en(data)                              ((0x00000010&(data))>>4)
#define HDCP_FLAG2_get_irq_ri_en(data)                                ((0x00000008&(data))>>3)
#define HDCP_FLAG2_get_irq_bksv_en(data)                              ((0x00000004&(data))>>2)
#define HDCP_FLAG2_get_dummy1800d214_1_0(data)                        (0x00000003&(data))


#define HDCP_AP                                                       0x1800f218
#define HDCP_AP_reg_addr                                              "0xb800f218"
#define HDCP_AP_reg                                                   0xb800f218
#define HDCP_AP_inst_addr                                             "0x0086"
#define HDCP_AP_inst                                                  0x0086
#define HDCP_AP_ap1_shift                                             (0)
#define HDCP_AP_ap1_mask                                              (0x000000FF)
#define HDCP_AP_ap1(data)                                             (0x000000FF&(data))
#define HDCP_AP_get_ap1(data)                                         (0x000000FF&(data))


#define HDCP_DP                                                       0x1800f21c
#define HDCP_DP_reg_addr                                              "0xb800f21c"
#define HDCP_DP_reg                                                   0xb800f21c
#define HDCP_DP_inst_addr                                             "0x0087"
#define HDCP_DP_inst                                                  0x0087
#define HDCP_DP_dp1_shift                                             (0)
#define HDCP_DP_dp1_mask                                              (0x000000FF)
#define HDCP_DP_dp1(data)                                             (0x000000FF&(data))
#define HDCP_DP_get_dp1(data)                                         (0x000000FF&(data))


#define HDMI_CMCR                                                     0x1800f300
#define HDMI_CMCR_reg_addr                                            "0xb800f300"
#define HDMI_CMCR_reg                                                 0xb800f300
#define HDMI_CMCR_inst_addr                                           "0x00C0"
#define HDMI_CMCR_inst                                                0x00C0
#define HDMI_CMCR_icmux_shift                                         (7)
#define HDMI_CMCR_ocs_shift                                           (5)
#define HDMI_CMCR_dbdcb_shift                                         (4)
#define HDMI_CMCR_dummy1800d300_3_0_shift                             (0)
#define HDMI_CMCR_icmux_mask                                          (0x00000080)
#define HDMI_CMCR_ocs_mask                                            (0x00000060)
#define HDMI_CMCR_dbdcb_mask                                          (0x00000010)
#define HDMI_CMCR_dummy1800d300_3_0_mask                              (0x0000000F)
#define HDMI_CMCR_icmux(data)                                         (0x00000080&((data)<<7))
#define HDMI_CMCR_ocs(data)                                           (0x00000060&((data)<<5))
#define HDMI_CMCR_dbdcb(data)                                         (0x00000010&((data)<<4))
#define HDMI_CMCR_dummy1800d300_3_0(data)                             (0x0000000F&(data))
#define HDMI_CMCR_get_icmux(data)                                     ((0x00000080&(data))>>7)
#define HDMI_CMCR_get_ocs(data)                                       ((0x00000060&(data))>>5)
#define HDMI_CMCR_get_dbdcb(data)                                     ((0x00000010&(data))>>4)
#define HDMI_CMCR_get_dummy1800d300_3_0(data)                         (0x0000000F&(data))


#define HDMI_MCAPR                                                    0x1800f304
#define HDMI_MCAPR_reg_addr                                           "0xb800f304"
#define HDMI_MCAPR_reg                                                0xb800f304
#define HDMI_MCAPR_inst_addr                                          "0x00C1"
#define HDMI_MCAPR_inst                                               0x00C1
#define HDMI_MCAPR_dummy1800d304_7_0_shift                            (0)
#define HDMI_MCAPR_dummy1800d304_7_0_mask                             (0x000000FF)
#define HDMI_MCAPR_dummy1800d304_7_0(data)                            (0x000000FF&(data))
#define HDMI_MCAPR_get_dummy1800d304_7_0(data)                        (0x000000FF&(data))


#define HDMI_SCAPR                                                    0x1800f308
#define HDMI_SCAPR_reg_addr                                           "0xb800f308"
#define HDMI_SCAPR_reg                                                0xb800f308
#define HDMI_SCAPR_inst_addr                                          "0x00C2"
#define HDMI_SCAPR_inst                                               0x00C2
#define HDMI_SCAPR_s1_code_msb_r_shift                                (17)
#define HDMI_SCAPR_slc_r_shift                                        (16)
#define HDMI_SCAPR_sc_r_shift                                         (9)
#define HDMI_SCAPR_s1_code_msb_shift                                  (8)
#define HDMI_SCAPR_slc_shift                                          (7)
#define HDMI_SCAPR_sc_shift                                           (0)
#define HDMI_SCAPR_s1_code_msb_r_mask                                 (0x00020000)
#define HDMI_SCAPR_slc_r_mask                                         (0x00010000)
#define HDMI_SCAPR_sc_r_mask                                          (0x0000FE00)
#define HDMI_SCAPR_s1_code_msb_mask                                   (0x00000100)
#define HDMI_SCAPR_slc_mask                                           (0x00000080)
#define HDMI_SCAPR_sc_mask                                            (0x0000007F)
#define HDMI_SCAPR_s1_code_msb_r(data)                                (0x00020000&((data)<<17))
#define HDMI_SCAPR_slc_r(data)                                        (0x00010000&((data)<<16))
#define HDMI_SCAPR_sc_r(data)                                         (0x0000FE00&((data)<<9))
#define HDMI_SCAPR_s1_code_msb(data)                                  (0x00000100&((data)<<8))
#define HDMI_SCAPR_slc(data)                                          (0x00000080&((data)<<7))
#define HDMI_SCAPR_sc(data)                                           (0x0000007F&(data))
#define HDMI_SCAPR_get_s1_code_msb_r(data)                            ((0x00020000&(data))>>17)
#define HDMI_SCAPR_get_slc_r(data)                                    ((0x00010000&(data))>>16)
#define HDMI_SCAPR_get_sc_r(data)                                     ((0x0000FE00&(data))>>9)
#define HDMI_SCAPR_get_s1_code_msb(data)                              ((0x00000100&(data))>>8)
#define HDMI_SCAPR_get_slc(data)                                      ((0x00000080&(data))>>7)
#define HDMI_SCAPR_get_sc(data)                                       (0x0000007F&(data))


#define HDMI_DCAPR0                                                   0x1800f30c
#define HDMI_DCAPR0_reg_addr                                          "0xb800f30c"
#define HDMI_DCAPR0_reg                                               0xb800f30c
#define HDMI_DCAPR0_inst_addr                                         "0x00C3"
#define HDMI_DCAPR0_inst                                              0x00C3
#define HDMI_DCAPR0_dcaprh_shift                                      (8)
#define HDMI_DCAPR0_dcaprl_shift                                      (0)
#define HDMI_DCAPR0_dcaprh_mask                                       (0x0000FF00)
#define HDMI_DCAPR0_dcaprl_mask                                       (0x000000FF)
#define HDMI_DCAPR0_dcaprh(data)                                      (0x0000FF00&((data)<<8))
#define HDMI_DCAPR0_dcaprl(data)                                      (0x000000FF&(data))
#define HDMI_DCAPR0_get_dcaprh(data)                                  ((0x0000FF00&(data))>>8)
#define HDMI_DCAPR0_get_dcaprl(data)                                  (0x000000FF&(data))


#define HDMI_PSCR                                                     0x1800f310
#define HDMI_PSCR_reg_addr                                            "0xb800f310"
#define HDMI_PSCR_reg                                                 0xb800f310
#define HDMI_PSCR_inst_addr                                           "0x00C4"
#define HDMI_PSCR_inst                                                0x00C4
#define HDMI_PSCR_fdint_shift                                         (5)
#define HDMI_PSCR_etcn_shift                                          (4)
#define HDMI_PSCR_etfd_shift                                          (3)
#define HDMI_PSCR_etfbc_shift                                         (2)
#define HDMI_PSCR_pecs_shift                                          (0)
#define HDMI_PSCR_fdint_mask                                          (0x000000E0)
#define HDMI_PSCR_etcn_mask                                           (0x00000010)
#define HDMI_PSCR_etfd_mask                                           (0x00000008)
#define HDMI_PSCR_etfbc_mask                                          (0x00000004)
#define HDMI_PSCR_pecs_mask                                           (0x00000003)
#define HDMI_PSCR_fdint(data)                                         (0x000000E0&((data)<<5))
#define HDMI_PSCR_etcn(data)                                          (0x00000010&((data)<<4))
#define HDMI_PSCR_etfd(data)                                          (0x00000008&((data)<<3))
#define HDMI_PSCR_etfbc(data)                                         (0x00000004&((data)<<2))
#define HDMI_PSCR_pecs(data)                                          (0x00000003&(data))
#define HDMI_PSCR_get_fdint(data)                                     ((0x000000E0&(data))>>5)
#define HDMI_PSCR_get_etcn(data)                                      ((0x00000010&(data))>>4)
#define HDMI_PSCR_get_etfd(data)                                      ((0x00000008&(data))>>3)
#define HDMI_PSCR_get_etfbc(data)                                     ((0x00000004&(data))>>2)
#define HDMI_PSCR_get_pecs(data)                                      (0x00000003&(data))


#define HDMI_AFDD                                                     0x1800f31c
#define HDMI_AFDD_reg_addr                                            "0xb800f31c"
#define HDMI_AFDD_reg                                                 0xb800f31c
#define HDMI_AFDD_inst_addr                                           "0x00C7"
#define HDMI_AFDD_inst                                                0x00C7
#define HDMI_AFDD_mfddf_shift                                         (24)
#define HDMI_AFDD_mfddr_shift                                         (16)
#define HDMI_AFDD_fddf_shift                                          (8)
#define HDMI_AFDD_fddr_shift                                          (0)
#define HDMI_AFDD_mfddf_mask                                          (0xFF000000)
#define HDMI_AFDD_mfddr_mask                                          (0x00FF0000)
#define HDMI_AFDD_fddf_mask                                           (0x0000FF00)
#define HDMI_AFDD_fddr_mask                                           (0x000000FF)
#define HDMI_AFDD_mfddf(data)                                         (0xFF000000&((data)<<24))
#define HDMI_AFDD_mfddr(data)                                         (0x00FF0000&((data)<<16))
#define HDMI_AFDD_fddf(data)                                          (0x0000FF00&((data)<<8))
#define HDMI_AFDD_fddr(data)                                          (0x000000FF&(data))
#define HDMI_AFDD_get_mfddf(data)                                     ((0xFF000000&(data))>>24)
#define HDMI_AFDD_get_mfddr(data)                                     ((0x00FF0000&(data))>>16)
#define HDMI_AFDD_get_fddf(data)                                      ((0x0000FF00&(data))>>8)
#define HDMI_AFDD_get_fddr(data)                                      (0x000000FF&(data))


#define HDMI_FTR                                                      0x1800f320
#define HDMI_FTR_reg_addr                                             "0xb800f320"
#define HDMI_FTR_reg                                                  0xb800f320
#define HDMI_FTR_inst_addr                                            "0x00C8"
#define HDMI_FTR_inst                                                 0x00C8
#define HDMI_FTR_tl2der_shift                                         (6)
#define HDMI_FTR_tl2def_shift                                         (4)
#define HDMI_FTR_tt_shift                                             (0)
#define HDMI_FTR_tl2der_mask                                          (0x000000C0)
#define HDMI_FTR_tl2def_mask                                          (0x00000030)
#define HDMI_FTR_tt_mask                                              (0x0000000F)
#define HDMI_FTR_tl2der(data)                                         (0x000000C0&((data)<<6))
#define HDMI_FTR_tl2def(data)                                         (0x00000030&((data)<<4))
#define HDMI_FTR_tt(data)                                             (0x0000000F&(data))
#define HDMI_FTR_get_tl2der(data)                                     ((0x000000C0&(data))>>6)
#define HDMI_FTR_get_tl2def(data)                                     ((0x00000030&(data))>>4)
#define HDMI_FTR_get_tt(data)                                         (0x0000000F&(data))


#define HDMI_FBR                                                      0x1800f324
#define HDMI_FBR_reg_addr                                             "0xb800f324"
#define HDMI_FBR_reg                                                  0xb800f324
#define HDMI_FBR_inst_addr                                            "0x00C9"
#define HDMI_FBR_inst                                                 0x00C9
#define HDMI_FBR_tfd_shift                                            (3)
#define HDMI_FBR_bad_shift                                            (0)
#define HDMI_FBR_tfd_mask                                             (0x000000F8)
#define HDMI_FBR_bad_mask                                             (0x00000007)
#define HDMI_FBR_tfd(data)                                            (0x000000F8&((data)<<3))
#define HDMI_FBR_bad(data)                                            (0x00000007&(data))
#define HDMI_FBR_get_tfd(data)                                        ((0x000000F8&(data))>>3)
#define HDMI_FBR_get_bad(data)                                        (0x00000007&(data))


#define HDMI_ICPSNCR0                                                 0x1800f328
#define HDMI_ICPSNCR0_reg_addr                                        "0xb800f328"
#define HDMI_ICPSNCR0_reg                                             0xb800f328
#define HDMI_ICPSNCR0_inst_addr                                       "0x00CA"
#define HDMI_ICPSNCR0_inst                                            0x00CA
#define HDMI_ICPSNCR0_ich_shift                                       (8)
#define HDMI_ICPSNCR0_icl_shift                                       (0)
#define HDMI_ICPSNCR0_ich_mask                                        (0x0000FF00)
#define HDMI_ICPSNCR0_icl_mask                                        (0x000000FF)
#define HDMI_ICPSNCR0_ich(data)                                       (0x0000FF00&((data)<<8))
#define HDMI_ICPSNCR0_icl(data)                                       (0x000000FF&(data))
#define HDMI_ICPSNCR0_get_ich(data)                                   ((0x0000FF00&(data))>>8)
#define HDMI_ICPSNCR0_get_icl(data)                                   (0x000000FF&(data))


#define HDMI_PCPSNCR0                                                 0x1800f32c
#define HDMI_PCPSNCR0_reg_addr                                        "0xb800f32c"
#define HDMI_PCPSNCR0_reg                                             0xb800f32c
#define HDMI_PCPSNCR0_inst_addr                                       "0x00CB"
#define HDMI_PCPSNCR0_inst                                            0x00CB
#define HDMI_PCPSNCR0_pch_shift                                       (8)
#define HDMI_PCPSNCR0_pcl_shift                                       (0)
#define HDMI_PCPSNCR0_pch_mask                                        (0x0000FF00)
#define HDMI_PCPSNCR0_pcl_mask                                        (0x000000FF)
#define HDMI_PCPSNCR0_pch(data)                                       (0x0000FF00&((data)<<8))
#define HDMI_PCPSNCR0_pcl(data)                                       (0x000000FF&(data))
#define HDMI_PCPSNCR0_get_pch(data)                                   ((0x0000FF00&(data))>>8)
#define HDMI_PCPSNCR0_get_pcl(data)                                   (0x000000FF&(data))


#define HDMI_ICTPSR0                                                  0x1800f330
#define HDMI_ICTPSR0_reg_addr                                         "0xb800f330"
#define HDMI_ICTPSR0_reg                                              0xb800f330
#define HDMI_ICTPSR0_inst_addr                                        "0x00CC"
#define HDMI_ICTPSR0_inst                                             0x00CC
#define HDMI_ICTPSR0_icth_shift                                       (8)
#define HDMI_ICTPSR0_ictl_shift                                       (0)
#define HDMI_ICTPSR0_icth_mask                                        (0x0000FF00)
#define HDMI_ICTPSR0_ictl_mask                                        (0x000000FF)
#define HDMI_ICTPSR0_icth(data)                                       (0x0000FF00&((data)<<8))
#define HDMI_ICTPSR0_ictl(data)                                       (0x000000FF&(data))
#define HDMI_ICTPSR0_get_icth(data)                                   ((0x0000FF00&(data))>>8)
#define HDMI_ICTPSR0_get_ictl(data)                                   (0x000000FF&(data))


#define HDMI_PCTPSR0                                                  0x1800f334
#define HDMI_PCTPSR0_reg_addr                                         "0xb800f334"
#define HDMI_PCTPSR0_reg                                              0xb800f334
#define HDMI_PCTPSR0_inst_addr                                        "0x00CD"
#define HDMI_PCTPSR0_inst                                             0x00CD
#define HDMI_PCTPSR0_pcth_shift                                       (8)
#define HDMI_PCTPSR0_pctl_shift                                       (0)
#define HDMI_PCTPSR0_pcth_mask                                        (0x0000FF00)
#define HDMI_PCTPSR0_pctl_mask                                        (0x000000FF)
#define HDMI_PCTPSR0_pcth(data)                                       (0x0000FF00&((data)<<8))
#define HDMI_PCTPSR0_pctl(data)                                       (0x000000FF&(data))
#define HDMI_PCTPSR0_get_pcth(data)                                   ((0x0000FF00&(data))>>8)
#define HDMI_PCTPSR0_get_pctl(data)                                   (0x000000FF&(data))


#define HDMI_ICBPSR0                                                  0x1800f338
#define HDMI_ICBPSR0_reg_addr                                         "0xb800f338"
#define HDMI_ICBPSR0_reg                                              0xb800f338
#define HDMI_ICBPSR0_inst_addr                                        "0x00CE"
#define HDMI_ICBPSR0_inst                                             0x00CE
#define HDMI_ICBPSR0_icbh_shift                                       (8)
#define HDMI_ICBPSR0_icbl_shift                                       (0)
#define HDMI_ICBPSR0_icbh_mask                                        (0x0000FF00)
#define HDMI_ICBPSR0_icbl_mask                                        (0x000000FF)
#define HDMI_ICBPSR0_icbh(data)                                       (0x0000FF00&((data)<<8))
#define HDMI_ICBPSR0_icbl(data)                                       (0x000000FF&(data))
#define HDMI_ICBPSR0_get_icbh(data)                                   ((0x0000FF00&(data))>>8)
#define HDMI_ICBPSR0_get_icbl(data)                                   (0x000000FF&(data))


#define HDMI_PCBPSR0                                                  0x1800f33c
#define HDMI_PCBPSR0_reg_addr                                         "0xb800f33c"
#define HDMI_PCBPSR0_reg                                              0xb800f33c
#define HDMI_PCBPSR0_inst_addr                                        "0x00CF"
#define HDMI_PCBPSR0_inst                                             0x00CF
#define HDMI_PCBPSR0_pcbh_shift                                       (8)
#define HDMI_PCBPSR0_pcbl_shift                                       (0)
#define HDMI_PCBPSR0_pcbh_mask                                        (0x0000FF00)
#define HDMI_PCBPSR0_pcbl_mask                                        (0x000000FF)
#define HDMI_PCBPSR0_pcbh(data)                                       (0x0000FF00&((data)<<8))
#define HDMI_PCBPSR0_pcbl(data)                                       (0x000000FF&(data))
#define HDMI_PCBPSR0_get_pcbh(data)                                   ((0x0000FF00&(data))>>8)
#define HDMI_PCBPSR0_get_pcbl(data)                                   (0x000000FF&(data))


#define HDMI_NTX1024TR0                                               0x1800f340
#define HDMI_NTX1024TR0_reg_addr                                      "0xb800f340"
#define HDMI_NTX1024TR0_reg                                           0xb800f340
#define HDMI_NTX1024TR0_inst_addr                                     "0x00D0"
#define HDMI_NTX1024TR0_inst                                          0x00D0
#define HDMI_NTX1024TR0_rm_shift                                      (12)
#define HDMI_NTX1024TR0_nt_shift                                      (0)
#define HDMI_NTX1024TR0_rm_mask                                       (0x00001000)
#define HDMI_NTX1024TR0_nt_mask                                       (0x00000FFF)
#define HDMI_NTX1024TR0_rm(data)                                      (0x00001000&((data)<<12))
#define HDMI_NTX1024TR0_nt(data)                                      (0x00000FFF&(data))
#define HDMI_NTX1024TR0_get_rm(data)                                  ((0x00001000&(data))>>12)
#define HDMI_NTX1024TR0_get_nt(data)                                  (0x00000FFF&(data))


#define HDMI_STBPR                                                    0x1800f344
#define HDMI_STBPR_reg_addr                                           "0xb800f344"
#define HDMI_STBPR_reg                                                0xb800f344
#define HDMI_STBPR_inst_addr                                          "0x00D1"
#define HDMI_STBPR_inst                                               0x00D1
#define HDMI_STBPR_ftb_shift                                          (0)
#define HDMI_STBPR_ftb_mask                                           (0x000000FF)
#define HDMI_STBPR_ftb(data)                                          (0x000000FF&(data))
#define HDMI_STBPR_get_ftb(data)                                      (0x000000FF&(data))


#define HDMI_NCPER                                                    0x1800f348
#define HDMI_NCPER_reg_addr                                           "0xb800f348"
#define HDMI_NCPER_reg                                                0xb800f348
#define HDMI_NCPER_inst_addr                                          "0x00D2"
#define HDMI_NCPER_inst                                               0x00D2
#define HDMI_NCPER_ncper_shift                                        (0)
#define HDMI_NCPER_ncper_mask                                         (0x000000FF)
#define HDMI_NCPER_ncper(data)                                        (0x000000FF&(data))
#define HDMI_NCPER_get_ncper(data)                                    (0x000000FF&(data))


#define RHDMI_PETR                                                    0x1800f34c
#define RHDMI_PETR_reg_addr                                           "0xb800f34c"
#define RHDMI_PETR_reg                                                0xb800f34c
#define RHDMI_PETR_inst_addr                                          "0x00D3"
#define RHDMI_PETR_inst                                               0x00D3
#define RHDMI_PETR_petr_shift                                         (0)
#define RHDMI_PETR_petr_mask                                          (0x000000FF)
#define RHDMI_PETR_petr(data)                                         (0x000000FF&(data))
#define RHDMI_PETR_get_petr(data)                                     (0x000000FF&(data))


#define HDMI_AAPNR                                                    0x1800f350
#define HDMI_AAPNR_reg_addr                                           "0xb800f350"
#define HDMI_AAPNR_reg                                                0xb800f350
#define HDMI_AAPNR_inst_addr                                          "0x00D4"
#define HDMI_AAPNR_inst                                               0x00D4
#define HDMI_AAPNR_cmvtc_shift                                        (7)
#define HDMI_AAPNR_cmvbc_shift                                        (6)
#define HDMI_AAPNR_ssdmou_shift                                       (5)
#define HDMI_AAPNR_tef_shift                                          (4)
#define HDMI_AAPNR_w1c5_shift                                         (3)
#define HDMI_AAPNR_pem_shift                                          (2)
#define HDMI_AAPNR_esdm_shift                                         (1)
#define HDMI_AAPNR_dummy1800d350_0_shift                              (0)
#define HDMI_AAPNR_cmvtc_mask                                         (0x00000080)
#define HDMI_AAPNR_cmvbc_mask                                         (0x00000040)
#define HDMI_AAPNR_ssdmou_mask                                        (0x00000020)
#define HDMI_AAPNR_tef_mask                                           (0x00000010)
#define HDMI_AAPNR_w1c5_mask                                          (0x00000008)
#define HDMI_AAPNR_pem_mask                                           (0x00000004)
#define HDMI_AAPNR_esdm_mask                                          (0x00000002)
#define HDMI_AAPNR_dummy1800d350_0_mask                               (0x00000001)
#define HDMI_AAPNR_cmvtc(data)                                        (0x00000080&((data)<<7))
#define HDMI_AAPNR_cmvbc(data)                                        (0x00000040&((data)<<6))
#define HDMI_AAPNR_ssdmou(data)                                       (0x00000020&((data)<<5))
#define HDMI_AAPNR_tef(data)                                          (0x00000010&((data)<<4))
#define HDMI_AAPNR_w1c5(data)                                         (0x00000008&((data)<<3))
#define HDMI_AAPNR_pem(data)                                          (0x00000004&((data)<<2))
#define HDMI_AAPNR_esdm(data)                                         (0x00000002&((data)<<1))
#define HDMI_AAPNR_dummy1800d350_0(data)                              (0x00000001&(data))
#define HDMI_AAPNR_get_cmvtc(data)                                    ((0x00000080&(data))>>7)
#define HDMI_AAPNR_get_cmvbc(data)                                    ((0x00000040&(data))>>6)
#define HDMI_AAPNR_get_ssdmou(data)                                   ((0x00000020&(data))>>5)
#define HDMI_AAPNR_get_tef(data)                                      ((0x00000010&(data))>>4)
#define HDMI_AAPNR_get_w1c5(data)                                     ((0x00000008&(data))>>3)
#define HDMI_AAPNR_get_pem(data)                                      ((0x00000004&(data))>>2)
#define HDMI_AAPNR_get_esdm(data)                                     ((0x00000002&(data))>>1)
#define HDMI_AAPNR_get_dummy1800d350_0(data)                          (0x00000001&(data))


#define HDMI_APDMCR                                                   0x1800f354
#define HDMI_APDMCR_reg_addr                                          "0xb800f354"
#define HDMI_APDMCR_reg                                               0xb800f354
#define HDMI_APDMCR_inst_addr                                         "0x00D5"
#define HDMI_APDMCR_inst                                              0x00D5
#define HDMI_APDMCR_dummy1800d354_7_shift                             (7)
#define HDMI_APDMCR_dummy1800d354_6_shift                             (6)
#define HDMI_APDMCR_edm_shift                                         (5)
#define HDMI_APDMCR_pst_shift                                         (4)
#define HDMI_APDMCR_psc_shift                                         (0)
#define HDMI_APDMCR_dummy1800d354_7_mask                              (0x00000080)
#define HDMI_APDMCR_dummy1800d354_6_mask                              (0x00000040)
#define HDMI_APDMCR_edm_mask                                          (0x00000020)
#define HDMI_APDMCR_pst_mask                                          (0x00000010)
#define HDMI_APDMCR_psc_mask                                          (0x0000000F)
#define HDMI_APDMCR_dummy1800d354_7(data)                             (0x00000080&((data)<<7))
#define HDMI_APDMCR_dummy1800d354_6(data)                             (0x00000040&((data)<<6))
#define HDMI_APDMCR_edm(data)                                         (0x00000020&((data)<<5))
#define HDMI_APDMCR_pst(data)                                         (0x00000010&((data)<<4))
#define HDMI_APDMCR_psc(data)                                         (0x0000000F&(data))
#define HDMI_APDMCR_get_dummy1800d354_7(data)                         ((0x00000080&(data))>>7)
#define HDMI_APDMCR_get_dummy1800d354_6(data)                         ((0x00000040&(data))>>6)
#define HDMI_APDMCR_get_edm(data)                                     ((0x00000020&(data))>>5)
#define HDMI_APDMCR_get_pst(data)                                     ((0x00000010&(data))>>4)
#define HDMI_APDMCR_get_psc(data)                                     (0x0000000F&(data))


#define HDMI_APTMCR0                                                  0x1800f358
#define HDMI_APTMCR0_reg_addr                                         "0xb800f358"
#define HDMI_APTMCR0_reg                                              0xb800f358
#define HDMI_APTMCR0_inst_addr                                        "0x00D6"
#define HDMI_APTMCR0_inst                                             0x00D6
#define HDMI_APTMCR0_fps_shift                                        (4)
#define HDMI_APTMCR0_sps_shift                                        (0)
#define HDMI_APTMCR0_fps_mask                                         (0x000000F0)
#define HDMI_APTMCR0_sps_mask                                         (0x0000000F)
#define HDMI_APTMCR0_fps(data)                                        (0x000000F0&((data)<<4))
#define HDMI_APTMCR0_sps(data)                                        (0x0000000F&(data))
#define HDMI_APTMCR0_get_fps(data)                                    ((0x000000F0&(data))>>4)
#define HDMI_APTMCR0_get_sps(data)                                    (0x0000000F&(data))


#define HDMI_APTMCR1                                                  0x1800f35c
#define HDMI_APTMCR1_reg_addr                                         "0xb800f35c"
#define HDMI_APTMCR1_reg                                              0xb800f35c
#define HDMI_APTMCR1_inst_addr                                        "0x00D7"
#define HDMI_APTMCR1_inst                                             0x00D7
#define HDMI_APTMCR1_plltm_shift                                      (6)
#define HDMI_APTMCR1_fpsd_shift                                       (5)
#define HDMI_APTMCR1_spsd_shift                                       (4)
#define HDMI_APTMCR1_nfpss_shift                                      (0)
#define HDMI_APTMCR1_plltm_mask                                       (0x00000040)
#define HDMI_APTMCR1_fpsd_mask                                        (0x00000020)
#define HDMI_APTMCR1_spsd_mask                                        (0x00000010)
#define HDMI_APTMCR1_nfpss_mask                                       (0x0000000F)
#define HDMI_APTMCR1_plltm(data)                                      (0x00000040&((data)<<6))
#define HDMI_APTMCR1_fpsd(data)                                       (0x00000020&((data)<<5))
#define HDMI_APTMCR1_spsd(data)                                       (0x00000010&((data)<<4))
#define HDMI_APTMCR1_nfpss(data)                                      (0x0000000F&(data))
#define HDMI_APTMCR1_get_plltm(data)                                  ((0x00000040&(data))>>6)
#define HDMI_APTMCR1_get_fpsd(data)                                   ((0x00000020&(data))>>5)
#define HDMI_APTMCR1_get_spsd(data)                                   ((0x00000010&(data))>>4)
#define HDMI_APTMCR1_get_nfpss(data)                                  (0x0000000F&(data))


#define HDMI_NPECR                                                    0x1800f360
#define HDMI_NPECR_reg_addr                                           "0xb800f360"
#define HDMI_NPECR_reg                                                0xb800f360
#define HDMI_NPECR_inst_addr                                          "0x00D8"
#define HDMI_NPECR_inst                                               0x00D8
#define HDMI_NPECR_ncts_disable_pe_check_en_shift                     (31)
#define HDMI_NPECR_ncts_re_enable_off_en_shift                        (30)
#define HDMI_NPECR_ncts_disable_pe_check_status_shift                 (29)
#define HDMI_NPECR_ncts_disable_pe_check_irq_en_shift                 (28)
#define HDMI_NPECR_dummy1800d360_27_20_shift                          (20)
#define HDMI_NPECR_ncts_disable_pe_check_cnt_shift                    (0)
#define HDMI_NPECR_ncts_disable_pe_check_en_mask                      (0x80000000)
#define HDMI_NPECR_ncts_re_enable_off_en_mask                         (0x40000000)
#define HDMI_NPECR_ncts_disable_pe_check_status_mask                  (0x20000000)
#define HDMI_NPECR_ncts_disable_pe_check_irq_en_mask                  (0x10000000)
#define HDMI_NPECR_dummy1800d360_27_20_mask                           (0x0FF00000)
#define HDMI_NPECR_ncts_disable_pe_check_cnt_mask                     (0x000FFFFF)
#define HDMI_NPECR_ncts_disable_pe_check_en(data)                     (0x80000000&((data)<<31))
#define HDMI_NPECR_ncts_re_enable_off_en(data)                        (0x40000000&((data)<<30))
#define HDMI_NPECR_ncts_disable_pe_check_status(data)                 (0x20000000&((data)<<29))
#define HDMI_NPECR_ncts_disable_pe_check_irq_en(data)                 (0x10000000&((data)<<28))
#define HDMI_NPECR_dummy1800d360_27_20(data)                          (0x0FF00000&((data)<<20))
#define HDMI_NPECR_ncts_disable_pe_check_cnt(data)                    (0x000FFFFF&(data))
#define HDMI_NPECR_get_ncts_disable_pe_check_en(data)                 ((0x80000000&(data))>>31)
#define HDMI_NPECR_get_ncts_re_enable_off_en(data)                    ((0x40000000&(data))>>30)
#define HDMI_NPECR_get_ncts_disable_pe_check_status(data)             ((0x20000000&(data))>>29)
#define HDMI_NPECR_get_ncts_disable_pe_check_irq_en(data)             ((0x10000000&(data))>>28)
#define HDMI_NPECR_get_dummy1800d360_27_20(data)                      ((0x0FF00000&(data))>>20)
#define HDMI_NPECR_get_ncts_disable_pe_check_cnt(data)                (0x000FFFFF&(data))


#define HDMI_NROR                                                     0x1800f364
#define HDMI_NROR_reg_addr                                            "0xb800f364"
#define HDMI_NROR_reg                                                 0xb800f364
#define HDMI_NROR_inst_addr                                           "0x00D9"
#define HDMI_NROR_inst                                                0x00D9
#define HDMI_NROR_ncts_re_enable_off_start_shift                      (16)
#define HDMI_NROR_ncts_re_enable_off_end_shift                        (0)
#define HDMI_NROR_ncts_re_enable_off_start_mask                       (0xFFFF0000)
#define HDMI_NROR_ncts_re_enable_off_end_mask                         (0x0000FFFF)
#define HDMI_NROR_ncts_re_enable_off_start(data)                      (0xFFFF0000&((data)<<16))
#define HDMI_NROR_ncts_re_enable_off_end(data)                        (0x0000FFFF&(data))
#define HDMI_NROR_get_ncts_re_enable_off_start(data)                  ((0xFFFF0000&(data))>>16)
#define HDMI_NROR_get_ncts_re_enable_off_end(data)                    (0x0000FFFF&(data))


#define HDMI_NTX1024TR0_THRESHOLD                                     0x1800f368
#define HDMI_NTX1024TR0_THRESHOLD_reg_addr                            "0xb800f368"
#define HDMI_NTX1024TR0_THRESHOLD_reg                                 0xb800f368
#define HDMI_NTX1024TR0_THRESHOLD_inst_addr                           "0x00DA"
#define HDMI_NTX1024TR0_THRESHOLD_inst                                0x00DA
#define HDMI_NTX1024TR0_THRESHOLD_over_threshold_shift                (31)
#define HDMI_NTX1024TR0_THRESHOLD_under_threshold_shift               (30)
#define HDMI_NTX1024TR0_THRESHOLD_wd_by_tmds_clk_shift                (29)
#define HDMI_NTX1024TR0_THRESHOLD_irq_by_tmds_clk_shift               (28)
#define HDMI_NTX1024TR0_THRESHOLD_nt_up_threshold_shift               (16)
#define HDMI_NTX1024TR0_THRESHOLD_nt_low_threshold_shift              (0)
#define HDMI_NTX1024TR0_THRESHOLD_over_threshold_mask                 (0x80000000)
#define HDMI_NTX1024TR0_THRESHOLD_under_threshold_mask                (0x40000000)
#define HDMI_NTX1024TR0_THRESHOLD_wd_by_tmds_clk_mask                 (0x20000000)
#define HDMI_NTX1024TR0_THRESHOLD_irq_by_tmds_clk_mask                (0x10000000)
#define HDMI_NTX1024TR0_THRESHOLD_nt_up_threshold_mask                (0x0FFF0000)
#define HDMI_NTX1024TR0_THRESHOLD_nt_low_threshold_mask               (0x00000FFF)
#define HDMI_NTX1024TR0_THRESHOLD_over_threshold(data)                (0x80000000&((data)<<31))
#define HDMI_NTX1024TR0_THRESHOLD_under_threshold(data)               (0x40000000&((data)<<30))
#define HDMI_NTX1024TR0_THRESHOLD_wd_by_tmds_clk(data)                (0x20000000&((data)<<29))
#define HDMI_NTX1024TR0_THRESHOLD_irq_by_tmds_clk(data)               (0x10000000&((data)<<28))
#define HDMI_NTX1024TR0_THRESHOLD_nt_up_threshold(data)               (0x0FFF0000&((data)<<16))
#define HDMI_NTX1024TR0_THRESHOLD_nt_low_threshold(data)              (0x00000FFF&(data))
#define HDMI_NTX1024TR0_THRESHOLD_get_over_threshold(data)            ((0x80000000&(data))>>31)
#define HDMI_NTX1024TR0_THRESHOLD_get_under_threshold(data)           ((0x40000000&(data))>>30)
#define HDMI_NTX1024TR0_THRESHOLD_get_wd_by_tmds_clk(data)            ((0x20000000&(data))>>29)
#define HDMI_NTX1024TR0_THRESHOLD_get_irq_by_tmds_clk(data)           ((0x10000000&(data))>>28)
#define HDMI_NTX1024TR0_THRESHOLD_get_nt_up_threshold(data)           ((0x0FFF0000&(data))>>16)
#define HDMI_NTX1024TR0_THRESHOLD_get_nt_low_threshold(data)          (0x00000FFF&(data))


#define HDMI_APLLCR0                                                  0x1800f380
#define HDMI_APLLCR0_reg_addr                                         "0xb800f380"
#define HDMI_APLLCR0_reg                                              0xb800f380
#define HDMI_APLLCR0_inst_addr                                        "0x00E0"
#define HDMI_APLLCR0_inst                                             0x00E0
#define HDMI_APLLCR0_dpll_reg_shift                                   (30)
#define HDMI_APLLCR0_dpll_m_shift                                     (22)
#define HDMI_APLLCR0_dpll_reser_shift                                 (17)
#define HDMI_APLLCR0_dpll_bpn_shift                                   (16)
#define HDMI_APLLCR0_dpll_o_shift                                     (14)
#define HDMI_APLLCR0_dpll_n_shift                                     (6)
#define HDMI_APLLCR0_dpll_rs_shift                                    (3)
#define HDMI_APLLCR0_dpll_ip_shift                                    (0)
#define HDMI_APLLCR0_dpll_reg_mask                                    (0xC0000000)
#define HDMI_APLLCR0_dpll_m_mask                                      (0x3FC00000)
#define HDMI_APLLCR0_dpll_reser_mask                                  (0x001E0000)
#define HDMI_APLLCR0_dpll_bpn_mask                                    (0x00010000)
#define HDMI_APLLCR0_dpll_o_mask                                      (0x0000C000)
#define HDMI_APLLCR0_dpll_n_mask                                      (0x000001C0)
#define HDMI_APLLCR0_dpll_rs_mask                                     (0x00000038)
#define HDMI_APLLCR0_dpll_ip_mask                                     (0x00000007)
#define HDMI_APLLCR0_dpll_reg(data)                                   (0xC0000000&((data)<<30))
#define HDMI_APLLCR0_dpll_m(data)                                     (0x3FC00000&((data)<<22))
#define HDMI_APLLCR0_dpll_reser(data)                                 (0x001E0000&((data)<<17))
#define HDMI_APLLCR0_dpll_bpn(data)                                   (0x00010000&((data)<<16))
#define HDMI_APLLCR0_dpll_o(data)                                     (0x0000C000&((data)<<14))
#define HDMI_APLLCR0_dpll_n(data)                                     (0x000001C0&((data)<<6))
#define HDMI_APLLCR0_dpll_rs(data)                                    (0x00000038&((data)<<3))
#define HDMI_APLLCR0_dpll_ip(data)                                    (0x00000007&(data))
#define HDMI_APLLCR0_get_dpll_reg(data)                               ((0xC0000000&(data))>>30)
#define HDMI_APLLCR0_get_dpll_m(data)                                 ((0x3FC00000&(data))>>22)
#define HDMI_APLLCR0_get_dpll_reser(data)                             ((0x001E0000&(data))>>17)
#define HDMI_APLLCR0_get_dpll_bpn(data)                               ((0x00010000&(data))>>16)
#define HDMI_APLLCR0_get_dpll_o(data)                                 ((0x0000C000&(data))>>14)
#define HDMI_APLLCR0_get_dpll_n(data)                                 ((0x000001C0&(data))>>6)
#define HDMI_APLLCR0_get_dpll_rs(data)                                ((0x00000038&(data))>>3)
#define HDMI_APLLCR0_get_dpll_ip(data)                                (0x00000007&(data))


#define HDMI_APLLCR1                                                  0x1800f384
#define HDMI_APLLCR1_reg_addr                                         "0xb800f384"
#define HDMI_APLLCR1_reg                                              0xb800f384
#define HDMI_APLLCR1_inst_addr                                        "0x00E1"
#define HDMI_APLLCR1_inst                                             0x00E1
#define HDMI_APLLCR1_dpll_cp_shift                                    (21)
#define HDMI_APLLCR1_dpll_seltst_shift                                (19)
#define HDMI_APLLCR1_dpll_cs_shift                                    (17)
#define HDMI_APLLCR1_dpll_reserve_shift                               (9)
#define HDMI_APLLCR1_dpll_bpphs_shift                                 (8)
#define HDMI_APLLCR1_dpll_wdo_shift                                   (7)
#define HDMI_APLLCR1_dpll_wdrst_shift                                 (6)
#define HDMI_APLLCR1_dpll_wdset_shift                                 (5)
#define HDMI_APLLCR1_dummy1800d384_4_shift                            (4)
#define HDMI_APLLCR1_dpll_stop_shift                                  (3)
#define HDMI_APLLCR1_dpll_freeze_shift                                (2)
#define HDMI_APLLCR1_dpll_vcorstb_shift                               (1)
#define HDMI_APLLCR1_dpll_pwdn_shift                                  (0)
#define HDMI_APLLCR1_dpll_cp_mask                                     (0x00600000)
#define HDMI_APLLCR1_dpll_seltst_mask                                 (0x00180000)
#define HDMI_APLLCR1_dpll_cs_mask                                     (0x00060000)
#define HDMI_APLLCR1_dpll_reserve_mask                                (0x00000200)
#define HDMI_APLLCR1_dpll_bpphs_mask                                  (0x00000100)
#define HDMI_APLLCR1_dpll_wdo_mask                                    (0x00000080)
#define HDMI_APLLCR1_dpll_wdrst_mask                                  (0x00000040)
#define HDMI_APLLCR1_dpll_wdset_mask                                  (0x00000020)
#define HDMI_APLLCR1_dummy1800d384_4_mask                             (0x00000010)
#define HDMI_APLLCR1_dpll_stop_mask                                   (0x00000008)
#define HDMI_APLLCR1_dpll_freeze_mask                                 (0x00000004)
#define HDMI_APLLCR1_dpll_vcorstb_mask                                (0x00000002)
#define HDMI_APLLCR1_dpll_pwdn_mask                                   (0x00000001)
#define HDMI_APLLCR1_dpll_cp(data)                                    (0x00600000&((data)<<21))
#define HDMI_APLLCR1_dpll_seltst(data)                                (0x00180000&((data)<<19))
#define HDMI_APLLCR1_dpll_cs(data)                                    (0x00060000&((data)<<17))
#define HDMI_APLLCR1_dpll_reserve(data)                               (0x00000200&((data)<<9))
#define HDMI_APLLCR1_dpll_bpphs(data)                                 (0x00000100&((data)<<8))
#define HDMI_APLLCR1_dpll_wdo(data)                                   (0x00000080&((data)<<7))
#define HDMI_APLLCR1_dpll_wdrst(data)                                 (0x00000040&((data)<<6))
#define HDMI_APLLCR1_dpll_wdset(data)                                 (0x00000020&((data)<<5))
#define HDMI_APLLCR1_dummy1800d384_4(data)                            (0x00000010&((data)<<4))
#define HDMI_APLLCR1_dpll_stop(data)                                  (0x00000008&((data)<<3))
#define HDMI_APLLCR1_dpll_freeze(data)                                (0x00000004&((data)<<2))
#define HDMI_APLLCR1_dpll_vcorstb(data)                               (0x00000002&((data)<<1))
#define HDMI_APLLCR1_dpll_pwdn(data)                                  (0x00000001&(data))
#define HDMI_APLLCR1_get_dpll_cp(data)                                ((0x00600000&(data))>>21)
#define HDMI_APLLCR1_get_dpll_seltst(data)                            ((0x00180000&(data))>>19)
#define HDMI_APLLCR1_get_dpll_cs(data)                                ((0x00060000&(data))>>17)
#define HDMI_APLLCR1_get_dpll_reserve(data)                           ((0x00000200&(data))>>9)
#define HDMI_APLLCR1_get_dpll_bpphs(data)                             ((0x00000100&(data))>>8)
#define HDMI_APLLCR1_get_dpll_wdo(data)                               ((0x00000080&(data))>>7)
#define HDMI_APLLCR1_get_dpll_wdrst(data)                             ((0x00000040&(data))>>6)
#define HDMI_APLLCR1_get_dpll_wdset(data)                             ((0x00000020&(data))>>5)
#define HDMI_APLLCR1_get_dummy1800d384_4(data)                        ((0x00000010&(data))>>4)
#define HDMI_APLLCR1_get_dpll_stop(data)                              ((0x00000008&(data))>>3)
#define HDMI_APLLCR1_get_dpll_freeze(data)                            ((0x00000004&(data))>>2)
#define HDMI_APLLCR1_get_dpll_vcorstb(data)                           ((0x00000002&(data))>>1)
#define HDMI_APLLCR1_get_dpll_pwdn(data)                              (0x00000001&(data))
#define HDMI_APLLCR1_dpll_CS_MASK                                        ((1<<18)|(1<<17))
#define HDMI_APLLCR1_dpll_CS_42P                                          (0)
#define HDMI_APLLCR1_dpll_CS_50P                                          (1<<17)
#define HDMI_APLLCR1_dpll_CS_58P                                          (2<<17)
#define HDMI_APLLCR1_dpll_CS_66P                                          (3<<17)

#define HDMI_APLLCR2                                                  0x1800f388
#define HDMI_APLLCR2_reg_addr                                         "0xb800f388"
#define HDMI_APLLCR2_reg                                              0xb800f388
#define HDMI_APLLCR2_inst_addr                                        "0x00E2"
#define HDMI_APLLCR2_inst                                             0x00E2
#define HDMI_APLLCR2_dpll_rloadm_shift                                (0)
#define HDMI_APLLCR2_dpll_rloadm_mask                                 (0x00000001)
#define HDMI_APLLCR2_dpll_rloadm(data)                                (0x00000001&(data))
#define HDMI_APLLCR2_get_dpll_rloadm(data)                            (0x00000001&(data))


#define HDMI_APLLCR3                                                  0x1800f38c
#define HDMI_APLLCR3_reg_addr                                         "0xb800f38c"
#define HDMI_APLLCR3_reg                                              0xb800f38c
#define HDMI_APLLCR3_inst_addr                                        "0x00E3"
#define HDMI_APLLCR3_inst                                             0x00E3
#define HDMI_APLLCR3_sum_c_samp_shift                                 (0)
#define HDMI_APLLCR3_sum_c_samp_mask                                  (0x0000FFFF)
#define HDMI_APLLCR3_sum_c_samp(data)                                 (0x0000FFFF&(data))
#define HDMI_APLLCR3_get_sum_c_samp(data)                             (0x0000FFFF&(data))


#define HDMI_APLL_TESTM                                               0x1800f390
#define HDMI_APLL_TESTM_reg_addr                                      "0xb800f390"
#define HDMI_APLL_TESTM_reg                                           0xb800f390
#define HDMI_APLL_TESTM_inst_addr                                     "0x00E4"
#define HDMI_APLL_TESTM_inst                                          0x00E4
#define HDMI_APLL_TESTM_dpll_m_test_shift                             (22)
#define HDMI_APLL_TESTM_dpll_m_db_shift                               (1)
#define HDMI_APLL_TESTM_dpll_m_sel_shift                              (0)
#define HDMI_APLL_TESTM_dpll_m_test_mask                              (0x3FC00000)
#define HDMI_APLL_TESTM_dpll_m_db_mask                                (0x00000002)
#define HDMI_APLL_TESTM_dpll_m_sel_mask                               (0x00000001)
#define HDMI_APLL_TESTM_dpll_m_test(data)                             (0x3FC00000&((data)<<22))
#define HDMI_APLL_TESTM_dpll_m_db(data)                               (0x00000002&((data)<<1))
#define HDMI_APLL_TESTM_dpll_m_sel(data)                              (0x00000001&(data))
#define HDMI_APLL_TESTM_get_dpll_m_test(data)                         ((0x3FC00000&(data))>>22)
#define HDMI_APLL_TESTM_get_dpll_m_db(data)                           ((0x00000002&(data))>>1)
#define HDMI_APLL_TESTM_get_dpll_m_sel(data)                          (0x00000001&(data))


#define HDMI_VPLLCR0                                                  0x1800f400
#define HDMI_VPLLCR0_reg_addr                                         "0xb800f400"
#define HDMI_VPLLCR0_reg                                              0xb800f400
#define HDMI_VPLLCR0_inst_addr                                        "0x0100"
#define HDMI_VPLLCR0_inst                                             0x0100
#define HDMI_VPLLCR0_dpll_reg_shift                                   (30)
#define HDMI_VPLLCR0_dpll_m_shift                                     (22)
#define HDMI_VPLLCR0_dpll_reser_shift                                 (17)
#define HDMI_VPLLCR0_dpll_bpn_shift                                   (16)
#define HDMI_VPLLCR0_dpll_o_shift                                     (14)
#define HDMI_VPLLCR0_dpll_n_shift                                     (6)
#define HDMI_VPLLCR0_dpll_rs_shift                                    (3)
#define HDMI_VPLLCR0_dpll_ip_shift                                    (0)
#define HDMI_VPLLCR0_dpll_reg_mask                                    (0xC0000000)
#define HDMI_VPLLCR0_dpll_m_mask                                      (0x3FC00000)
#define HDMI_VPLLCR0_dpll_reser_mask                                  (0x001E0000)
#define HDMI_VPLLCR0_dpll_bpn_mask                                    (0x00010000)
#define HDMI_VPLLCR0_dpll_o_mask                                      (0x0000C000)
#define HDMI_VPLLCR0_dpll_n_mask                                      (0x000001C0)
#define HDMI_VPLLCR0_dpll_rs_mask                                     (0x00000038)
#define HDMI_VPLLCR0_dpll_ip_mask                                     (0x00000007)
#define HDMI_VPLLCR0_dpll_reg(data)                                   (0xC0000000&((data)<<30))
#define HDMI_VPLLCR0_dpll_m(data)                                     (0x3FC00000&((data)<<22))
#define HDMI_VPLLCR0_dpll_reser(data)                                 (0x001E0000&((data)<<17))
#define HDMI_VPLLCR0_dpll_bpn(data)                                   (0x00010000&((data)<<16))
#define HDMI_VPLLCR0_dpll_o(data)                                     (0x0000C000&((data)<<14))
#define HDMI_VPLLCR0_dpll_n(data)                                     (0x000001C0&((data)<<6))
#define HDMI_VPLLCR0_dpll_rs(data)                                    (0x00000038&((data)<<3))
#define HDMI_VPLLCR0_dpll_ip(data)                                    (0x00000007&(data))
#define HDMI_VPLLCR0_get_dpll_reg(data)                               ((0xC0000000&(data))>>30)
#define HDMI_VPLLCR0_get_dpll_m(data)                                 ((0x3FC00000&(data))>>22)
#define HDMI_VPLLCR0_get_dpll_reser(data)                             ((0x001E0000&(data))>>17)
#define HDMI_VPLLCR0_get_dpll_bpn(data)                               ((0x00010000&(data))>>16)
#define HDMI_VPLLCR0_get_dpll_o(data)                                 ((0x0000C000&(data))>>14)
#define HDMI_VPLLCR0_get_dpll_n(data)                                 ((0x000001C0&(data))>>6)
#define HDMI_VPLLCR0_get_dpll_rs(data)                                ((0x00000038&(data))>>3)
#define HDMI_VPLLCR0_get_dpll_ip(data)                                (0x00000007&(data))


#define HDMI_VPLLCR1                                                  0x1800f404
#define HDMI_VPLLCR1_reg_addr                                         "0xb800f404"
#define HDMI_VPLLCR1_reg                                              0xb800f404
#define HDMI_VPLLCR1_inst_addr                                        "0x0101"
#define HDMI_VPLLCR1_inst                                             0x0101
#define HDMI_VPLLCR1_dpll_cp_shift                                    (21)
#define HDMI_VPLLCR1_dpll_seltst_shift                                (19)
#define HDMI_VPLLCR1_dpll_cs_shift                                    (17)
#define HDMI_VPLLCR1_dpll_reserve_shift                               (9)
#define HDMI_VPLLCR1_dpll_bpphs_shift                                 (8)
#define HDMI_VPLLCR1_dpll_wdo_shift                                   (7)
#define HDMI_VPLLCR1_dpll_wdrst_shift                                 (6)
#define HDMI_VPLLCR1_dpll_wdset_shift                                 (5)
#define HDMI_VPLLCR1_dummy1800d404_4_shift                            (4)
#define HDMI_VPLLCR1_dpll_stop_shift                                  (3)
#define HDMI_VPLLCR1_dpll_freeze_shift                                (2)
#define HDMI_VPLLCR1_dpll_vcorstb_shift                               (1)
#define HDMI_VPLLCR1_dpll_pwdn_shift                                  (0)
#define HDMI_VPLLCR1_dpll_cp_mask                                     (0x00600000)
#define HDMI_VPLLCR1_dpll_seltst_mask                                 (0x00180000)
#define HDMI_VPLLCR1_dpll_cs_mask                                     (0x00060000)
#define HDMI_VPLLCR1_dpll_reserve_mask                                (0x00000200)
#define HDMI_VPLLCR1_dpll_bpphs_mask                                  (0x00000100)
#define HDMI_VPLLCR1_dpll_wdo_mask                                    (0x00000080)
#define HDMI_VPLLCR1_dpll_wdrst_mask                                  (0x00000040)
#define HDMI_VPLLCR1_dpll_wdset_mask                                  (0x00000020)
#define HDMI_VPLLCR1_dummy1800d404_4_mask                             (0x00000010)
#define HDMI_VPLLCR1_dpll_stop_mask                                   (0x00000008)
#define HDMI_VPLLCR1_dpll_freeze_mask                                 (0x00000004)
#define HDMI_VPLLCR1_dpll_vcorstb_mask                                (0x00000002)
#define HDMI_VPLLCR1_dpll_pwdn_mask                                   (0x00000001)
#define HDMI_VPLLCR1_dpll_cp(data)                                    (0x00600000&((data)<<21))
#define HDMI_VPLLCR1_dpll_seltst(data)                                (0x00180000&((data)<<19))
#define HDMI_VPLLCR1_dpll_cs(data)                                    (0x00060000&((data)<<17))
#define HDMI_VPLLCR1_dpll_reserve(data)                               (0x00000200&((data)<<9))
#define HDMI_VPLLCR1_dpll_bpphs(data)                                 (0x00000100&((data)<<8))
#define HDMI_VPLLCR1_dpll_wdo(data)                                   (0x00000080&((data)<<7))
#define HDMI_VPLLCR1_dpll_wdrst(data)                                 (0x00000040&((data)<<6))
#define HDMI_VPLLCR1_dpll_wdset(data)                                 (0x00000020&((data)<<5))
#define HDMI_VPLLCR1_dummy1800d404_4(data)                            (0x00000010&((data)<<4))
#define HDMI_VPLLCR1_dpll_stop(data)                                  (0x00000008&((data)<<3))
#define HDMI_VPLLCR1_dpll_freeze(data)                                (0x00000004&((data)<<2))
#define HDMI_VPLLCR1_dpll_vcorstb(data)                               (0x00000002&((data)<<1))
#define HDMI_VPLLCR1_dpll_pwdn(data)                                  (0x00000001&(data))
#define HDMI_VPLLCR1_get_dpll_cp(data)                                ((0x00600000&(data))>>21)
#define HDMI_VPLLCR1_get_dpll_seltst(data)                            ((0x00180000&(data))>>19)
#define HDMI_VPLLCR1_get_dpll_cs(data)                                ((0x00060000&(data))>>17)
#define HDMI_VPLLCR1_get_dpll_reserve(data)                           ((0x00000200&(data))>>9)
#define HDMI_VPLLCR1_get_dpll_bpphs(data)                             ((0x00000100&(data))>>8)
#define HDMI_VPLLCR1_get_dpll_wdo(data)                               ((0x00000080&(data))>>7)
#define HDMI_VPLLCR1_get_dpll_wdrst(data)                             ((0x00000040&(data))>>6)
#define HDMI_VPLLCR1_get_dpll_wdset(data)                             ((0x00000020&(data))>>5)
#define HDMI_VPLLCR1_get_dummy1800d404_4(data)                        ((0x00000010&(data))>>4)
#define HDMI_VPLLCR1_get_dpll_stop(data)                              ((0x00000008&(data))>>3)
#define HDMI_VPLLCR1_get_dpll_freeze(data)                            ((0x00000004&(data))>>2)
#define HDMI_VPLLCR1_get_dpll_vcorstb(data)                           ((0x00000002&(data))>>1)
#define HDMI_VPLLCR1_get_dpll_pwdn(data)                              (0x00000001&(data))


#define HDMI_VPLLCR2                                                  0x1800f408
#define HDMI_VPLLCR2_reg_addr                                         "0xb800f408"
#define HDMI_VPLLCR2_reg                                              0xb800f408
#define HDMI_VPLLCR2_inst_addr                                        "0x0102"
#define HDMI_VPLLCR2_inst                                             0x0102
#define HDMI_VPLLCR2_dpll_rloadm_shift                                (0)
#define HDMI_VPLLCR2_dpll_rloadm_mask                                 (0x00000001)
#define HDMI_VPLLCR2_dpll_rloadm(data)                                (0x00000001&(data))
#define HDMI_VPLLCR2_get_dpll_rloadm(data)                            (0x00000001&(data))


#define MN_SCLKG_CTRL                                                 0x1800f410
#define MN_SCLKG_CTRL_reg_addr                                        "0xb800f410"
#define MN_SCLKG_CTRL_reg                                             0xb800f410
#define MN_SCLKG_CTRL_inst_addr                                       "0x0104"
#define MN_SCLKG_CTRL_inst                                            0x0104
#define MN_SCLKG_CTRL_sclkg_pll_in_sel_shift                          (7)
#define MN_SCLKG_CTRL_sclkg_oclk_sel_shift                            (5)
#define MN_SCLKG_CTRL_sclkg_dbuf_shift                                (4)
#define MN_SCLKG_CTRL_dummy1800d410_3_0_shift                         (0)
#define MN_SCLKG_CTRL_sclkg_pll_in_sel_mask                           (0x00000080)
#define MN_SCLKG_CTRL_sclkg_oclk_sel_mask                             (0x00000060)
#define MN_SCLKG_CTRL_sclkg_dbuf_mask                                 (0x00000010)
#define MN_SCLKG_CTRL_dummy1800d410_3_0_mask                          (0x0000000F)
#define MN_SCLKG_CTRL_sclkg_pll_in_sel(data)                          (0x00000080&((data)<<7))
#define MN_SCLKG_CTRL_sclkg_oclk_sel(data)                            (0x00000060&((data)<<5))
#define MN_SCLKG_CTRL_sclkg_dbuf(data)                                (0x00000010&((data)<<4))
#define MN_SCLKG_CTRL_dummy1800d410_3_0(data)                         (0x0000000F&(data))
#define MN_SCLKG_CTRL_get_sclkg_pll_in_sel(data)                      ((0x00000080&(data))>>7)
#define MN_SCLKG_CTRL_get_sclkg_oclk_sel(data)                        ((0x00000060&(data))>>5)
#define MN_SCLKG_CTRL_get_sclkg_dbuf(data)                            ((0x00000010&(data))>>4)
#define MN_SCLKG_CTRL_get_dummy1800d410_3_0(data)                     (0x0000000F&(data))


#define MN_SCLKG_DIVS                                                 0x1800f414
#define MN_SCLKG_DIVS_reg_addr                                        "0xb800f414"
#define MN_SCLKG_DIVS_reg                                             0xb800f414
#define MN_SCLKG_DIVS_inst_addr                                       "0x0105"
#define MN_SCLKG_DIVS_inst                                            0x0105
#define MN_SCLKG_DIVS_sclkg_pll_div2_en_shift                         (7)
#define MN_SCLKG_DIVS_sclkg_pll_divs_shift                            (0)
#define MN_SCLKG_DIVS_sclkg_pll_div2_en_mask                          (0x00000080)
#define MN_SCLKG_DIVS_sclkg_pll_divs_mask                             (0x0000007F)
#define MN_SCLKG_DIVS_sclkg_pll_div2_en(data)                         (0x00000080&((data)<<7))
#define MN_SCLKG_DIVS_sclkg_pll_divs(data)                            (0x0000007F&(data))
#define MN_SCLKG_DIVS_get_sclkg_pll_div2_en(data)                     ((0x00000080&(data))>>7)
#define MN_SCLKG_DIVS_get_sclkg_pll_divs(data)                        (0x0000007F&(data))




// HDMI PHY
#define HDMIPHY_REG_CK_1_4                                                    0x1800fb00
#define HDMIPHY_REG_CK_1_4_reg_addr                                           "0xb800fb00"
#define HDMIPHY_REG_CK_1_4_reg                                                0xb800fb00
#define HDMIPHY_REG_CK_1_4_inst_addr                                          "0x0280"
#define HDMIPHY_REG_CK_1_4_inst                                               0x0280
#define HDMIPHY_REG_CK_1_4_reg_ck_4_shift                                     (24)
#define HDMIPHY_REG_CK_1_4_reg_ck_3_shift                                     (16)
#define HDMIPHY_REG_CK_1_4_reg_ck_2_shift                                     (8)
#define HDMIPHY_REG_CK_1_4_reg_ck_1_shift                                     (0)
#define HDMIPHY_REG_CK_1_4_reg_ck_4_mask                                      (0xFF000000)
#define HDMIPHY_REG_CK_1_4_reg_ck_3_mask                                      (0x00FF0000)
#define HDMIPHY_REG_CK_1_4_reg_ck_2_mask                                      (0x0000FF00)
#define HDMIPHY_REG_CK_1_4_reg_ck_1_mask                                      (0x000000FF)
#define HDMIPHY_REG_CK_1_4_reg_ck_4(data)                                     (0xFF000000&((data)<<24))
#define HDMIPHY_REG_CK_1_4_reg_ck_3(data)                                     (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_CK_1_4_reg_ck_2(data)                                     (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_CK_1_4_reg_ck_1(data)                                     (0x000000FF&(data))
#define HDMIPHY_REG_CK_1_4_get_reg_ck_4(data)                                 ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_CK_1_4_get_reg_ck_3(data)                                 ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_CK_1_4_get_reg_ck_2(data)                                 ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_CK_1_4_get_reg_ck_1(data)                                 (0x000000FF&(data))


#define HDMIPHY_REG_CK_1_4_CK_PLLPOW                                             (1<<29)
#define HDMIPHY_REG_CK_1_4_CK_KOFF_AUTO                                        (1<<30)
#define HDMIPHY_REG_CK_1_4_CK_EQ_BOOSTER_OFF                               (1<<14)
#define HDMIPHY_REG_CK_1_4_CK_AFE_FORW_POW1                                (1<<1)
#define HDMIPHY_REG_CK_1_4_get_reg_ck_PMM_CLK_BYPASS                 ((1<<4))

#define HDMIPHY_REG_CK_1_4_CK_SCHR2                                               (1<<5)
#define HDMIPHY_REG_CK_1_4_CK_SCHR1                                               (1<<6)
#define HDMIPHY_REG_CK_1_4_CK_SCHR0                                               (1<<7)
#define HDMIPHY_REG_CK_1_4_CK_SELCS_MASK                                      ((1<<26)|(1<<25)|(1<<24))
#define HDMIPHY_REG_CK_1_4_CK_SELCS_shift                                        (24)
#define HDMIPHY_REG_CK_1_4_CK_KOFF_RANG_MASK                                  ((1<<31)|(1<<0))
#define HDMIPHY_REG_CK_1_4_CK_KOFF_RANG_X4                                      ((1<<31)|(1<<0))
#define HDMIPHY_REG_CK_1_4_CK_KOFF_EN                                               (1<<20)
#define HDMIPHY_REG_CK_1_4_CK_DIVN_MASK                                           ( (1<<23)|(1<<22)|(1<<21))
#define HDMIPHY_REG_CK_1_4_CK_DIVN_shift                                             (21)
#define HDMIPHY_REG_CK_1_4_CK_DIVM_MASK                                            ( (1<<13)|(1<<12)|(1<<11)|(1<<10)|(1<<9)|(1<<8))
#define HDMIPHY_REG_CK_1_4_CK_DIVM_shift                                             (8)
#define HDMIPHY_REG_CK_1_4_CK_DIVN_BYPASS                                        (1<<2)
#define HDMIPHY_REG_CK_1_4_CK_DIVN_BYPASS_shift                                 (2)
#define HDMIPHY_REG_CK_1_4_CK_CKSEL_PMM_CK                                      (1<<15)

#define HDMIPHY_REG_CK_5_8                                                    0x1800fb04
#define HDMIPHY_REG_CK_5_8_reg_addr                                           "0xb800fb04"
#define HDMIPHY_REG_CK_5_8_reg                                                0xb800fb04
#define HDMIPHY_REG_CK_5_8_inst_addr                                          "0x0281"
#define HDMIPHY_REG_CK_5_8_inst                                               0x0281
#define HDMIPHY_REG_CK_5_8_reg_ck_8_shift                                     (24)
#define HDMIPHY_REG_CK_5_8_reg_ck_7_shift                                     (16)
#define HDMIPHY_REG_CK_5_8_reg_ck_6_shift                                     (8)
#define HDMIPHY_REG_CK_5_8_reg_ck_5_shift                                     (0)
#define HDMIPHY_REG_CK_5_8_reg_ck_8_mask                                      (0xFF000000)
#define HDMIPHY_REG_CK_5_8_reg_ck_7_mask                                      (0x00FF0000)
#define HDMIPHY_REG_CK_5_8_reg_ck_6_mask                                      (0x0000FF00)
#define HDMIPHY_REG_CK_5_8_reg_ck_5_mask                                      (0x000000FF)
#define HDMIPHY_REG_CK_5_8_reg_ck_8(data)                                     (0xFF000000&((data)<<24))
#define HDMIPHY_REG_CK_5_8_reg_ck_7(data)                                     (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_CK_5_8_reg_ck_6(data)                                     (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_CK_5_8_reg_ck_5(data)                                     (0x000000FF&(data))
#define HDMIPHY_REG_CK_5_8_get_reg_ck_8(data)                                 ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_CK_5_8_get_reg_ck_7(data)                                 ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_CK_5_8_get_reg_ck_6(data)                                 ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_CK_5_8_get_reg_ck_5(data)                                 (0x000000FF&(data))
#define HDMIPHY_REG_CK_5_8_CK_INOFF                                               (1<<24)
#define HDMIPHY_REG_CK_5_8_CK_SEL_LDOD                                         ((1<<31)|(1<<30)|(1<<29))
#define HDMIPHY_REG_CK_5_8_CK_IBHN20U_Current_mask                     ((1<<28)|(1<<27))
#define HDMIPHY_REG_CK_5_8_CK_IBN20U_Current_mask                        ((1<<26)|(1<<25))
#define HDMIPHY_REG_CK_5_8_CK_SEL_LDOD_shift                                     (29)
#define HDMIPHY_REG_CK_5_8_CK_RS                                                        ((1<<4)|(1<<3))
#define HDMIPHY_REG_CK_5_8_CK_RS_shift                                                (3)
#define HDMIPHY_REG_CK_5_8_CK_ICP                                                        ((1<<7)|(1<<6)|(1<<5))
#define HDMIPHY_REG_CK_5_8_CK_ICP_shift                                                (5)

#define HDMIPHY_REG_CK_9_12                                                   0x1800fb08
#define HDMIPHY_REG_CK_9_12_reg_addr                                          "0xb800fb08"
#define HDMIPHY_REG_CK_9_12_reg                                               0xb800fb08
#define HDMIPHY_REG_CK_9_12_inst_addr                                         "0x0282"
#define HDMIPHY_REG_CK_9_12_inst                                              0x0282
#define HDMIPHY_REG_CK_9_12_reg_ck_12_shift                                   (24)
#define HDMIPHY_REG_CK_9_12_reg_ck_11_shift                                   (16)
#define HDMIPHY_REG_CK_9_12_reg_ck_10_shift                                   (8)
#define HDMIPHY_REG_CK_9_12_reg_ck_9_shift                                    (0)
#define HDMIPHY_REG_CK_9_12_reg_ck_12_mask                                    (0xFF000000)
#define HDMIPHY_REG_CK_9_12_reg_ck_11_mask                                    (0x00FF0000)
#define HDMIPHY_REG_CK_9_12_reg_ck_10_mask                                    (0x0000FF00)
#define HDMIPHY_REG_CK_9_12_reg_ck_9_mask                                     (0x000000FF)
#define HDMIPHY_REG_CK_9_12_reg_ck_12(data)                                   (0xFF000000&((data)<<24))
#define HDMIPHY_REG_CK_9_12_reg_ck_11(data)                                   (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_CK_9_12_reg_ck_10(data)                                   (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_CK_9_12_reg_ck_9(data)                                    (0x000000FF&(data))
#define HDMIPHY_REG_CK_9_12_get_reg_ck_12(data)                               ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_CK_9_12_get_reg_ck_11(data)                               ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_CK_9_12_get_reg_ck_10(data)                               ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_CK_9_12_get_reg_ck_9(data)                                (0x000000FF&(data))

/*
#define HDMIPHY_REG_CK_RESULT                                                 0x1800fb0c
#define HDMIPHY_REG_CK_RESULT_reg_addr                                        "0xb800fb0c"
#define HDMIPHY_REG_CK_RESULT_reg                                             0xb800fb0c
#define HDMIPHY_REG_CK_RESULT_inst_addr                                       "0x0283"
#define HDMIPHY_REG_CK_RESULT_inst                                            0x0283
#define HDMIPHY_REG_CK_RESULT_ck_md_count_shift                               (20)
#define HDMIPHY_REG_CK_RESULT_ck_koffok_shift                                 (17)
#define HDMIPHY_REG_CK_RESULT_ck_koff_bound_shift                             (15)
#define HDMIPHY_REG_CK_RESULT_ck_koff_sel_shift                               (11)
#define HDMIPHY_REG_CK_RESULT_ck_rate_shift                                   (7)
#define HDMIPHY_REG_CK_RESULT_ck_slicon_shift                                 (2)
#define HDMIPHY_REG_CK_RESULT_ck_wdo_shift                                    (1)
#define HDMIPHY_REG_CK_RESULT_ck_md_ok_shift                                  (0)
#define HDMIPHY_REG_CK_RESULT_ck_md_count_mask                                (0xFFF00000)
#define HDMIPHY_REG_CK_RESULT_ck_koffok_mask                                  (0x00010000)
#define HDMIPHY_REG_CK_RESULT_ck_koff_bound_mask                              (0x00008000)
#define HDMIPHY_REG_CK_RESULT_ck_koff_sel_mask                                (0x00007800)
#define HDMIPHY_REG_CK_RESULT_ck_rate_mask                                    (0x00000780)
#define HDMIPHY_REG_CK_RESULT_ck_slicon_mask                                  (0x0000007C)
#define HDMIPHY_REG_CK_RESULT_ck_wdo_mask                                     (0x00000002)
#define HDMIPHY_REG_CK_RESULT_ck_md_ok_mask                                   (0x00000001)
#define HDMIPHY_REG_CK_RESULT_ck_md_count(data)                               (0xFFF00000&((data)<<20))
#define HDMIPHY_REG_CK_RESULT_ck_koffok(data)                                 (0x00010000&((data)<<16))
#define HDMIPHY_REG_CK_RESULT_ck_koff_bound(data)                             (0x00008000&((data)<<15))
#define HDMIPHY_REG_CK_RESULT_ck_koff_sel(data)                               (0x00007800&((data)<<11))
#define HDMIPHY_REG_CK_RESULT_ck_rate(data)                                   (0x00000780&((data)<<7))
#define HDMIPHY_REG_CK_RESULT_ck_slicon(data)                                 (0x0000007C&((data)<<2))
#define HDMIPHY_REG_CK_RESULT_ck_wdo(data)                                    (0x00000002&((data)<<1))
#define HDMIPHY_REG_CK_RESULT_ck_md_ok(data)                                  (0x00000001&(data))
#define HDMIPHY_REG_CK_RESULT_get_ck_md_count(data)                           ((0xFFF00000&(data))>>20)
#define HDMIPHY_REG_CK_RESULT_get_ck_koffok(data)                             ((0x00010000&(data))>>16)
#define HDMIPHY_REG_CK_RESULT_get_ck_koff_bound(data)                         ((0x00008000&(data))>>15)
#define HDMIPHY_REG_CK_RESULT_get_ck_koff_sel(data)                           ((0x00007800&(data))>>11)
#define HDMIPHY_REG_CK_RESULT_get_ck_rate(data)                               ((0x00000780&(data))>>7)
#define HDMIPHY_REG_CK_RESULT_get_ck_slicon(data)                             ((0x0000007C&(data))>>2)
#define HDMIPHY_REG_CK_RESULT_get_ck_wdo(data)                                ((0x00000002&(data))>>1)
#define HDMIPHY_REG_CK_RESULT_get_ck_md_ok(data)                              (0x00000001&(data))
*/
//change a lot
#define HDMIPHY_REG_CK_RESULT                                                 0x1800fb0c
#define HDMIPHY_REG_CK_RESULT_reg_addr                                        "0xb800fb0c"
#define HDMIPHY_REG_CK_RESULT_reg                                             0xb800fb0c
#define HDMIPHY_REG_CK_RESULT_inst_addr                                       "0x0283"
#define HDMIPHY_REG_CK_RESULT_inst                                            0x0283
#define HDMIPHY_REG_CK_RESULT_ck_koffok_shift                                 (17)
#define HDMIPHY_REG_CK_RESULT_ck_koff_bound_shift                             (16)
#define HDMIPHY_REG_CK_RESULT_ck_koff_sel_shift                               (11)
#define HDMIPHY_REG_CK_RESULT_ck_wdo_shift                                    (1)
#define HDMIPHY_REG_CK_RESULT_ck_koffok_mask                                  (0x00020000)
#define HDMIPHY_REG_CK_RESULT_ck_koff_bound_mask                              (0x00010000)
#define HDMIPHY_REG_CK_RESULT_ck_koff_sel_mask                                (0x0000F800)
#define HDMIPHY_REG_CK_RESULT_ck_wdo_mask                                     (0x00000002)
#define HDMIPHY_REG_CK_RESULT_ck_koffok(data)                                 (0x00020000&((data)<<17))
#define HDMIPHY_REG_CK_RESULT_ck_koff_bound(data)                             (0x00010000&((data)<<16))
#define HDMIPHY_REG_CK_RESULT_ck_koff_sel(data)                               (0x0000F800&((data)<<11))
#define HDMIPHY_REG_CK_RESULT_ck_wdo(data)                                    (0x00000002&((data)<<1))
#define HDMIPHY_REG_CK_RESULT_get_ck_koffok(data)                             ((0x00020000&(data))>>17)
#define HDMIPHY_REG_CK_RESULT_get_ck_koff_bound(data)                         ((0x00010000&(data))>>16)
#define HDMIPHY_REG_CK_RESULT_get_ck_koff_sel(data)                           ((0x0000F800&(data))>>11)
#define HDMIPHY_REG_CK_RESULT_get_ck_wdo(data)                                ((0x00000002&(data))>>1)

#define HDMIPHY_REG_R_1_4                                                     0x1800fb10
#define HDMIPHY_REG_R_1_4_reg_addr                                            "0xb800fb10"
#define HDMIPHY_REG_R_1_4_reg                                                 0xb800fb10
#define HDMIPHY_REG_R_1_4_inst_addr                                           "0x0284"
#define HDMIPHY_REG_R_1_4_inst                                                0x0284
#define HDMIPHY_REG_R_1_4_reg_r_4_shift                                       (24)
#define HDMIPHY_REG_R_1_4_reg_r_3_shift                                       (16)
#define HDMIPHY_REG_R_1_4_reg_r_2_shift                                       (8)
#define HDMIPHY_REG_R_1_4_reg_r_1_shift                                       (0)
#define HDMIPHY_REG_R_1_4_reg_r_4_mask                                        (0xFF000000)
#define HDMIPHY_REG_R_1_4_reg_r_3_mask                                        (0x00FF0000)
#define HDMIPHY_REG_R_1_4_reg_r_2_mask                                        (0x0000FF00)
#define HDMIPHY_REG_R_1_4_reg_r_1_mask                                        (0x000000FF)
#define HDMIPHY_REG_R_1_4_reg_r_4(data)                                       (0xFF000000&((data)<<24))
#define HDMIPHY_REG_R_1_4_reg_r_3(data)                                       (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_R_1_4_reg_r_2(data)                                       (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_R_1_4_reg_r_1(data)                                       (0x000000FF&(data))
#define HDMIPHY_REG_R_1_4_get_reg_r_4(data)                                   ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_R_1_4_get_reg_r_3(data)                                   ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_R_1_4_get_reg_r_2(data)                                   ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_R_1_4_get_reg_r_1(data)                                   (0x000000FF&(data))
#define HDMIPHY_REG_R_1_4_R_EQFBPOW                                          (1<<3)
#define HDMIPHY_REG_R_1_4_R_EQPOW1                                            (1<<4)
#define HDMIPHY_REG_R_1_4_R_SCHR2                                               (1<<5)
#define HDMIPHY_REG_R_1_4_R_SCHR1                                               (1<<6)
#define HDMIPHY_REG_R_1_4_R_SCHR0                                               (1<<7)
#define HDMIPHY_REG_R_1_4_R_KOFF_EN                                            (1<<8)
#define HDMIPHY_REG_R_1_4_R_DAPOW                                              (1<<10)
#define HDMIPHY_REG_R_1_4_R_KOFF_RANG                                       ( (1<<22)|(1<<23))
#define HDMIPHY_REG_R_1_4_R_KOFF_AUTO                                        (1<<31)

#define HDMIPHY_REG_R_5_8                                                     0x1800fb14
#define HDMIPHY_REG_R_5_8_reg_addr                                            "0xb800fb14"
#define HDMIPHY_REG_R_5_8_reg                                                 0xb800fb14
#define HDMIPHY_REG_R_5_8_inst_addr                                           "0x0285"
#define HDMIPHY_REG_R_5_8_inst                                                0x0285
#define HDMIPHY_REG_R_5_8_reg_r_8_shift                                       (24)
#define HDMIPHY_REG_R_5_8_reg_r_7_shift                                       (16)
#define HDMIPHY_REG_R_5_8_reg_r_6_shift                                       (8)
#define HDMIPHY_REG_R_5_8_reg_r_5_shift                                       (0)
#define HDMIPHY_REG_R_5_8_reg_r_8_mask                                        (0xFF000000)
#define HDMIPHY_REG_R_5_8_reg_r_7_mask                                        (0x00FF0000)
#define HDMIPHY_REG_R_5_8_reg_r_6_mask                                        (0x0000FF00)
#define HDMIPHY_REG_R_5_8_reg_r_5_mask                                        (0x000000FF)
#define HDMIPHY_REG_R_5_8_reg_r_8(data)                                       (0xFF000000&((data)<<24))
#define HDMIPHY_REG_R_5_8_reg_r_7(data)                                       (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_R_5_8_reg_r_6(data)                                       (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_R_5_8_reg_r_5(data)                                       (0x000000FF&(data))
#define HDMIPHY_REG_R_5_8_get_reg_r_8(data)                                   ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_R_5_8_get_reg_r_7(data)                                   ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_R_5_8_get_reg_r_6(data)                                   ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_R_5_8_get_reg_r_5(data)                                   (0x000000FF&(data))
#define HDMIPHY_REG_R_5_8_reg_r_Booster_OFF                                 (1<<21)
#define HDMIPHY_REG_R_5_8_reg_r_EQ_SBIAS_MASK                            ((1<<28)|(1<<27))
#define HDMIPHY_REG_R_5_8_reg_r_EQ_SBIAS_shift                              (27)
#define HDMIPHY_REG_R_5_8_reg_r_EQ_SBIAS_1                                  (1<<27)
#define HDMIPHY_REG_R_5_8_reg_r_RATE_SEL_MASK                            ((1<<31)|(1<<30)|(1<<29))
#define HDMIPHY_REG_R_5_8_reg_r_8_shift_RATE_SEL                          (29)
#define HDMIPHY_REG_R_5_8_reg_r_8_REGHOLD_SEL                                   ((1<<0)|(1<<1))

#define HDMIPHY_REG_R_9_12                                                    0x1800fb18
#define HDMIPHY_REG_R_9_12_reg_addr                                           "0xb800fb18"
#define HDMIPHY_REG_R_9_12_reg                                                0xb800fb18
#define HDMIPHY_REG_R_9_12_inst_addr                                          "0x0286"
#define HDMIPHY_REG_R_9_12_inst                                               0x0286
#define HDMIPHY_REG_R_9_12_reg_r_12_shift                                     (24)
#define HDMIPHY_REG_R_9_12_reg_r_11_shift                                     (16)
#define HDMIPHY_REG_R_9_12_reg_r_9_shift                                      (8)
#define HDMIPHY_REG_R_9_12_reg_r_10_shift                                     (0)
#define HDMIPHY_REG_R_9_12_reg_r_12_mask                                      (0xFF000000)
#define HDMIPHY_REG_R_9_12_reg_r_11_mask                                      (0x00FF0000)
#define HDMIPHY_REG_R_9_12_reg_r_9_mask                                       (0x0000FF00)
#define HDMIPHY_REG_R_9_12_reg_r_10_mask                                      (0x000000FF)
#define HDMIPHY_REG_R_9_12_reg_r_12(data)                                     (0xFF000000&((data)<<24))
#define HDMIPHY_REG_R_9_12_reg_r_11(data)                                     (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_R_9_12_reg_r_9(data)                                      (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_R_9_12_reg_r_10(data)                                     (0x000000FF&(data))
#define HDMIPHY_REG_R_9_12_get_reg_r_12(data)                                 ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_R_9_12_get_reg_r_11(data)                                 ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_R_9_12_get_reg_r_9(data)                                  ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_R_9_12_get_reg_r_10(data)                                 (0x000000FF&(data))
#define HDMIPHY_REG_R_9_12_reg_R_INOFF                                           (1<<23)
#define HDMIPHY_REG_R_9_12_reg_R_CDR_SBIAS_MASK                          ((1<<20)|(1<<19))
#define HDMIPHY_REG_R_9_12_reg_R_CDR_SBIAS_shift                            (19)

/*
#define HDMIPHY_REG_R_RESULT                                                  0x1800fb1c
#define HDMIPHY_REG_R_RESULT_reg_addr                                         "0xb800fb1c"
#define HDMIPHY_REG_R_RESULT_reg                                              0xb800fb1c
#define HDMIPHY_REG_R_RESULT_inst_addr                                        "0x0287"
#define HDMIPHY_REG_R_RESULT_inst                                             0x0287
#define HDMIPHY_REG_R_RESULT_r_koffok_shift                                   (28)
#define HDMIPHY_REG_R_RESULT_r_koff_bound_shift                               (27)
#define HDMIPHY_REG_R_RESULT_r_pr_msb_shift                                   (19)
#define HDMIPHY_REG_R_RESULT_r_pr_lsb_shift                                   (11)
#define HDMIPHY_REG_R_RESULT_r_filter_out_eq_shift                            (4)
#define HDMIPHY_REG_R_RESULT_r_eqcon_shift                                    (0)
#define HDMIPHY_REG_R_RESULT_r_koffok_mask                                    (0x10000000)
#define HDMIPHY_REG_R_RESULT_r_koff_bound_mask                                (0x08000000)
#define HDMIPHY_REG_R_RESULT_r_pr_msb_mask                                    (0x07F80000)
#define HDMIPHY_REG_R_RESULT_r_pr_lsb_mask                                    (0x0007F800)
#define HDMIPHY_REG_R_RESULT_r_filter_out_eq_mask                             (0x000007F0)
#define HDMIPHY_REG_R_RESULT_r_eqcon_mask                                     (0x0000000F)
#define HDMIPHY_REG_R_RESULT_r_koffok(data)                                   (0x10000000&((data)<<28))
#define HDMIPHY_REG_R_RESULT_r_koff_bound(data)                               (0x08000000&((data)<<27))
#define HDMIPHY_REG_R_RESULT_r_pr_msb(data)                                   (0x07F80000&((data)<<19))
#define HDMIPHY_REG_R_RESULT_r_pr_lsb(data)                                   (0x0007F800&((data)<<11))
#define HDMIPHY_REG_R_RESULT_r_filter_out_eq(data)                            (0x000007F0&((data)<<4))
#define HDMIPHY_REG_R_RESULT_r_eqcon(data)                                    (0x0000000F&(data))
#define HDMIPHY_REG_R_RESULT_get_r_koffok(data)                               ((0x10000000&(data))>>28)
#define HDMIPHY_REG_R_RESULT_get_r_koff_bound(data)                           ((0x08000000&(data))>>27)
#define HDMIPHY_REG_R_RESULT_get_r_pr_msb(data)                               ((0x07F80000&(data))>>19)
#define HDMIPHY_REG_R_RESULT_get_r_pr_lsb(data)                               ((0x0007F800&(data))>>11)
#define HDMIPHY_REG_R_RESULT_get_r_filter_out_eq(data)                        ((0x000007F0&(data))>>4)
#define HDMIPHY_REG_R_RESULT_get_r_eqcon(data)                                (0x0000000F&(data))
*/

#define HDMIPHY_REG_R_RESULT                                                  0x1800fb1c
#define HDMIPHY_REG_R_RESULT_reg_addr                                         "0xb800fb1c"
#define HDMIPHY_REG_R_RESULT_reg                                              0xb800fb1c
#define HDMIPHY_REG_R_RESULT_inst_addr                                        "0x0287"
#define HDMIPHY_REG_R_RESULT_inst                                             0x0287
#define HDMIPHY_REG_R_RESULT_r_koffok_shift                                   (28)
#define HDMIPHY_REG_R_RESULT_r_koff_bound_shift                               (27)
#define HDMIPHY_REG_R_RESULT_r_koffok_mask                                    (0x10000000)
#define HDMIPHY_REG_R_RESULT_r_koff_bound_mask                                (0x08000000)
#define HDMIPHY_REG_R_RESULT_r_koffok(data)                                   (0x10000000&((data)<<28))
#define HDMIPHY_REG_R_RESULT_r_koff_bound(data)                               (0x08000000&((data)<<27))
#define HDMIPHY_REG_R_RESULT_get_r_koffok(data)                               ((0x10000000&(data))>>28)
#define HDMIPHY_REG_R_RESULT_get_r_koff_bound(data)                           ((0x08000000&(data))>>27)

#define HDMIPHY_REG_G_1_4                                                     0x1800fb20
#define HDMIPHY_REG_G_1_4_reg_addr                                            "0xb800fb20"
#define HDMIPHY_REG_G_1_4_reg                                                 0xb800fb20
#define HDMIPHY_REG_G_1_4_inst_addr                                           "0x0288"
#define HDMIPHY_REG_G_1_4_inst                                                0x0288
#define HDMIPHY_REG_G_1_4_reg_g_4_shift                                       (24)
#define HDMIPHY_REG_G_1_4_reg_g_3_shift                                       (16)
#define HDMIPHY_REG_G_1_4_reg_g_2_shift                                       (8)
#define HDMIPHY_REG_G_1_4_reg_g_1_shift                                       (0)
#define HDMIPHY_REG_G_1_4_reg_g_4_mask                                        (0xFF000000)
#define HDMIPHY_REG_G_1_4_reg_g_3_mask                                        (0x00FF0000)
#define HDMIPHY_REG_G_1_4_reg_g_2_mask                                        (0x0000FF00)
#define HDMIPHY_REG_G_1_4_reg_g_1_mask                                        (0x000000FF)
#define HDMIPHY_REG_G_1_4_reg_g_4(data)                                       (0xFF000000&((data)<<24))
#define HDMIPHY_REG_G_1_4_reg_g_3(data)                                       (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_G_1_4_reg_g_2(data)                                       (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_G_1_4_reg_g_1(data)                                       (0x000000FF&(data))
#define HDMIPHY_REG_G_1_4_get_reg_g_4(data)                                   ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_G_1_4_get_reg_g_3(data)                                   ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_G_1_4_get_reg_g_2(data)                                   ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_G_1_4_get_reg_g_1(data)                                   (0x000000FF&(data))
#define HDMIPHY_REG_G_1_4_G_EQFBPOW                                          (1<<3)
#define HDMIPHY_REG_G_1_4_G_EQPOW1                                            (1<<4)
#define HDMIPHY_REG_G_1_4_G_SCHR2                                               (1<<5)
#define HDMIPHY_REG_G_1_4_G_SCHR1                                               (1<<6)
#define HDMIPHY_REG_G_1_4_G_SCHR0                                               (1<<7)
#define HDMIPHY_REG_G_1_4_G_KOFF_EN                                            (1<<8)
#define HDMIPHY_REG_G_1_4_G_DAPOW                                              (1<<10)
#define HDMIPHY_REG_G_1_4_G_KOFF_RANG                                       ( (1<<22)|(1<<23))
#define HDMIPHY_REG_G_1_4_G_KOFF_AUTO                                        (1<<31)

#define HDMIPHY_REG_G_5_8                                                     0x1800fb24
#define HDMIPHY_REG_G_5_8_reg_addr                                            "0xb800fb24"
#define HDMIPHY_REG_G_5_8_reg                                                 0xb800fb24
#define HDMIPHY_REG_G_5_8_inst_addr                                           "0x0289"
#define HDMIPHY_REG_G_5_8_inst                                                0x0289
#define HDMIPHY_REG_G_5_8_reg_g_8_shift                                       (24)
#define HDMIPHY_REG_G_5_8_reg_g_7_shift                                       (16)
#define HDMIPHY_REG_G_5_8_reg_g_6_shift                                       (8)
#define HDMIPHY_REG_G_5_8_reg_g_5_shift                                       (0)
#define HDMIPHY_REG_G_5_8_reg_g_8_mask                                        (0xFF000000)
#define HDMIPHY_REG_G_5_8_reg_g_7_mask                                        (0x00FF0000)
#define HDMIPHY_REG_G_5_8_reg_g_6_mask                                        (0x0000FF00)
#define HDMIPHY_REG_G_5_8_reg_g_5_mask                                        (0x000000FF)
#define HDMIPHY_REG_G_5_8_reg_g_8(data)                                       (0xFF000000&((data)<<24))
#define HDMIPHY_REG_G_5_8_reg_g_7(data)                                       (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_G_5_8_reg_g_6(data)                                       (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_G_5_8_reg_g_5(data)                                       (0x000000FF&(data))
#define HDMIPHY_REG_G_5_8_get_reg_g_8(data)                                   ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_G_5_8_get_reg_g_7(data)                                   ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_G_5_8_get_reg_g_6(data)                                   ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_G_5_8_get_reg_g_5(data)                                   (0x000000FF&(data))
#define HDMIPHY_REG_G_5_8_reg_g_Booster_OFF                                 (1<<21)
#define HDMIPHY_REG_G_5_8_reg_g_EQ_SBIAS_MASK                            ((1<<28)|(1<<27))
#define HDMIPHY_REG_G_5_8_reg_g_EQ_SBIAS_1                                  (1<<27)
#define HDMIPHY_REG_G_5_8_reg_g_EQ_SBIAS_shift                              (27)
#define HDMIPHY_REG_G_5_8_reg_g_RATE_SEL_MASK                            ((1<<31)|(1<<30)|(1<<29))
#define HDMIPHY_REG_G_5_8_reg_g_8_shift_RATE_SEL                          (29)
#define HDMIPHY_REG_R_5_8_reg_g_8_REGHOLD_SEL                                   ((1<<0)|(1<<1))

#define HDMIPHY_REG_G_9_12                                                    0x1800fb28
#define HDMIPHY_REG_G_9_12_reg_addr                                           "0xb800fb28"
#define HDMIPHY_REG_G_9_12_reg                                                0xb800fb28
#define HDMIPHY_REG_G_9_12_inst_addr                                          "0x028A"
#define HDMIPHY_REG_G_9_12_inst                                               0x028A
#define HDMIPHY_REG_G_9_12_reg_g_12_shift                                     (24)
#define HDMIPHY_REG_G_9_12_reg_g_11_shift                                     (16)
#define HDMIPHY_REG_G_9_12_reg_g_9_shift                                      (8)
#define HDMIPHY_REG_G_9_12_reg_g_10_shift                                     (0)
#define HDMIPHY_REG_G_9_12_reg_g_12_mask                                      (0xFF000000)
#define HDMIPHY_REG_G_9_12_reg_g_11_mask                                      (0x00FF0000)
#define HDMIPHY_REG_G_9_12_reg_g_9_mask                                       (0x0000FF00)
#define HDMIPHY_REG_G_9_12_reg_g_10_mask                                      (0x000000FF)
#define HDMIPHY_REG_G_9_12_reg_g_12(data)                                     (0xFF000000&((data)<<24))
#define HDMIPHY_REG_G_9_12_reg_g_11(data)                                     (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_G_9_12_reg_g_9(data)                                      (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_G_9_12_reg_g_10(data)                                     (0x000000FF&(data))
#define HDMIPHY_REG_G_9_12_get_reg_g_12(data)                                 ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_G_9_12_get_reg_g_11(data)                                 ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_G_9_12_get_reg_g_9(data)                                  ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_G_9_12_get_reg_g_10(data)                                 (0x000000FF&(data))
#define HDMIPHY_REG_G_9_12_reg_G_INOFF                                            (1<<23)
#define HDMIPHY_REG_G_9_12_reg_G_CDR_SBIAS_MASK                          ((1<<20)|(1<<19))
#define HDMIPHY_REG_G_9_12_reg_G_CDR_SBIAS_shift                            (19)
/*
#define HDMIPHY_REG_G_RESULT                                                  0x1800fb2c
#define HDMIPHY_REG_G_RESULT_reg_addr                                         "0xb800fb2c"
#define HDMIPHY_REG_G_RESULT_reg                                              0xb800fb2c
#define HDMIPHY_REG_G_RESULT_inst_addr                                        "0x028B"
#define HDMIPHY_REG_G_RESULT_inst                                             0x028B
#define HDMIPHY_REG_G_RESULT_g_koffok_shift                                   (28)
#define HDMIPHY_REG_G_RESULT_g_koff_bound_shift                               (27)
#define HDMIPHY_REG_G_RESULT_g_pr_msb_shift                                   (19)
#define HDMIPHY_REG_G_RESULT_g_pr_lsb_shift                                   (11)
#define HDMIPHY_REG_G_RESULT_g_filter_out_eq_shift                            (4)
#define HDMIPHY_REG_G_RESULT_g_eqcon_shift                                    (0)
#define HDMIPHY_REG_G_RESULT_g_koffok_mask                                    (0x10000000)
#define HDMIPHY_REG_G_RESULT_g_koff_bound_mask                                (0x08000000)
#define HDMIPHY_REG_G_RESULT_g_pr_msb_mask                                    (0x07F80000)
#define HDMIPHY_REG_G_RESULT_g_pr_lsb_mask                                    (0x0007F800)
#define HDMIPHY_REG_G_RESULT_g_filter_out_eq_mask                             (0x000007F0)
#define HDMIPHY_REG_G_RESULT_g_eqcon_mask                                     (0x0000000F)
#define HDMIPHY_REG_G_RESULT_g_koffok(data)                                   (0x10000000&((data)<<28))
#define HDMIPHY_REG_G_RESULT_g_koff_bound(data)                               (0x08000000&((data)<<27))
#define HDMIPHY_REG_G_RESULT_g_pr_msb(data)                                   (0x07F80000&((data)<<19))
#define HDMIPHY_REG_G_RESULT_g_pr_lsb(data)                                   (0x0007F800&((data)<<11))
#define HDMIPHY_REG_G_RESULT_g_filter_out_eq(data)                            (0x000007F0&((data)<<4))
#define HDMIPHY_REG_G_RESULT_g_eqcon(data)                                    (0x0000000F&(data))
#define HDMIPHY_REG_G_RESULT_get_g_koffok(data)                               ((0x10000000&(data))>>28)
#define HDMIPHY_REG_G_RESULT_get_g_koff_bound(data)                           ((0x08000000&(data))>>27)
#define HDMIPHY_REG_G_RESULT_get_g_pr_msb(data)                               ((0x07F80000&(data))>>19)
#define HDMIPHY_REG_G_RESULT_get_g_pr_lsb(data)                               ((0x0007F800&(data))>>11)
#define HDMIPHY_REG_G_RESULT_get_g_filter_out_eq(data)                        ((0x000007F0&(data))>>4)
#define HDMIPHY_REG_G_RESULT_get_g_eqcon(data)                                (0x0000000F&(data))
*/

#define HDMIPHY_REG_G_RESULT                                                  0x1800fb2c
#define HDMIPHY_REG_G_RESULT_reg_addr                                         "0xb800fb2c"
#define HDMIPHY_REG_G_RESULT_reg                                              0xb800fb2c
#define HDMIPHY_REG_G_RESULT_inst_addr                                        "0x028B"
#define HDMIPHY_REG_G_RESULT_inst                                             0x028B
#define HDMIPHY_REG_G_RESULT_g_koffok_shift                                   (28)
#define HDMIPHY_REG_G_RESULT_g_koff_bound_shift                               (27)
#define HDMIPHY_REG_G_RESULT_g_koffok_mask                                    (0x10000000)
#define HDMIPHY_REG_G_RESULT_g_koff_bound_mask                                (0x08000000)
#define HDMIPHY_REG_G_RESULT_g_koffok(data)                                   (0x10000000&((data)<<28))
#define HDMIPHY_REG_G_RESULT_g_koff_bound(data)                               (0x08000000&((data)<<27))
#define HDMIPHY_REG_G_RESULT_get_g_koffok(data)                               ((0x10000000&(data))>>28)
#define HDMIPHY_REG_G_RESULT_get_g_koff_bound(data)                           ((0x08000000&(data))>>27)

#define HDMIPHY_REG_B_1_4                                                     0x1800fb30
#define HDMIPHY_REG_B_1_4_reg_addr                                            "0xb800fb30"
#define HDMIPHY_REG_B_1_4_reg                                                 0xb800fb30
#define HDMIPHY_REG_B_1_4_inst_addr                                           "0x028C"
#define HDMIPHY_REG_B_1_4_inst                                                0x028C
#define HDMIPHY_REG_B_1_4_reg_b_4_shift                                       (24)
#define HDMIPHY_REG_B_1_4_reg_b_3_shift                                       (16)
#define HDMIPHY_REG_B_1_4_reg_b_2_shift                                       (8)
#define HDMIPHY_REG_B_1_4_reg_b_1_shift                                       (0)
#define HDMIPHY_REG_B_1_4_reg_b_4_mask                                        (0xFF000000)
#define HDMIPHY_REG_B_1_4_reg_b_3_mask                                        (0x00FF0000)
#define HDMIPHY_REG_B_1_4_reg_b_2_mask                                        (0x0000FF00)
#define HDMIPHY_REG_B_1_4_reg_b_1_mask                                        (0x000000FF)
#define HDMIPHY_REG_B_1_4_reg_b_4(data)                                       (0xFF000000&((data)<<24))
#define HDMIPHY_REG_B_1_4_reg_b_3(data)                                       (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_B_1_4_reg_b_2(data)                                       (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_B_1_4_reg_b_1(data)                                       (0x000000FF&(data))
#define HDMIPHY_REG_B_1_4_get_reg_b_4(data)                                   ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_B_1_4_get_reg_b_3(data)                                   ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_B_1_4_get_reg_b_2(data)                                   ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_B_1_4_get_reg_b_1(data)                                   (0x000000FF&(data))
#define HDMIPHY_REG_B_1_4_B_KOFF_AUTO                                         (_BIT31)
#define HDMIPHY_REG_B_1_4_B_MHL_ClockSelMask                                  (_BIT27|_BIT26|_BIT25)
#define HDMIPHY_REG_B_1_4_B_MHL_ClockSel(data)                                (_BIT25<<(data))
#define HDMIPHY_REG_B_1_4_B_KOFF_RANG                                         ((1<<22)|(1<<23))
#define HDMIPHY_REG_B_1_4_B_EQ_CON_500M                                       (1<<21)
#define HDMIPHY_REG_B_1_4_B_DAPOW                                             (1<<10)
#define HDMIPHY_REG_B_1_4_B_KOFF_EN                                           (1<<8)
#define HDMIPHY_REG_B_1_4_B_SCHR0                                             (1<<7)
#define HDMIPHY_REG_B_1_4_B_SCHR1                                             (1<<6)
#define HDMIPHY_REG_B_1_4_B_SCHR2                                             (1<<5)
#define HDMIPHY_REG_B_1_4_B_EQPOW1                                            (1<<4)
#define HDMIPHY_REG_B_1_4_B_EQFBPOW                                           (1<<3)

#define HDMIPHY_REG_B_5_8                                                     0x1800fb34
#define HDMIPHY_REG_B_5_8_reg_addr                                            "0xb800fb34"
#define HDMIPHY_REG_B_5_8_reg                                                 0xb800fb34
#define HDMIPHY_REG_B_5_8_inst_addr                                           "0x028D"
#define HDMIPHY_REG_B_5_8_inst                                                0x028D
#define HDMIPHY_REG_B_5_8_reg_b_8_shift                                       (24)
#define HDMIPHY_REG_B_5_8_reg_b_7_shift                                       (16)
#define HDMIPHY_REG_B_5_8_reg_b_6_shift                                       (8)
#define HDMIPHY_REG_B_5_8_reg_b_5_shift                                       (0)
#define HDMIPHY_REG_B_5_8_reg_b_8_mask                                        (0xFF000000)
#define HDMIPHY_REG_B_5_8_reg_b_7_mask                                        (0x00FF0000)
#define HDMIPHY_REG_B_5_8_reg_b_6_mask                                        (0x0000FF00)
#define HDMIPHY_REG_B_5_8_reg_b_5_mask                                        (0x000000FF)
#define HDMIPHY_REG_B_5_8_reg_b_8(data)                                       (0xFF000000&((data)<<24))
#define HDMIPHY_REG_B_5_8_reg_b_7(data)                                       (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_B_5_8_reg_b_6(data)                                       (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_B_5_8_reg_b_5(data)                                       (0x000000FF&(data))
#define HDMIPHY_REG_B_5_8_get_reg_b_8(data)                                   ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_B_5_8_get_reg_b_7(data)                                   ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_B_5_8_get_reg_b_6(data)                                   ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_B_5_8_get_reg_b_5(data)                                   (0x000000FF&(data))
#define HDMIPHY_REG_B_5_8_reg_b_Booster_OFF                                 (1<<21)
#define HDMIPHY_REG_B_5_8_reg_b_EQ_SBIAS_MASK                            ((1<<28)|(1<<27))
#define HDMIPHY_REG_B_5_8_reg_b_EQ_SBIAS_1                                  (1<<27)
#define HDMIPHY_REG_B_5_8_reg_b_EQ_SBIAS_shift                              (27)
#define HDMIPHY_REG_B_5_8_reg_b_Phase_Rotator_Cap															(_BIT25)
#define HDMIPHY_REG_B_5_8_reg_b_RATE_SEL_MASK                            ((1<<31)|(1<<30)|(1<<29))
#define HDMIPHY_REG_B_5_8_reg_b_8_shift_RATE_SEL                          (29)
#define HDMIPHY_REG_R_5_8_reg_b_8_REGHOLD_SEL                                   ((1<<0)|(1<<1))

#define HDMIPHY_REG_B_9_12                                                    0x1800fb38
#define HDMIPHY_REG_B_9_12_reg_addr                                           "0xb800fb38"
#define HDMIPHY_REG_B_9_12_reg                                                0xb800fb38
#define HDMIPHY_REG_B_9_12_inst_addr                                          "0x028E"
#define HDMIPHY_REG_B_9_12_inst                                               0x028E
#define HDMIPHY_REG_B_9_12_reg_b_12_shift                                     (24)
#define HDMIPHY_REG_B_9_12_reg_b_11_shift                                     (16)
#define HDMIPHY_REG_B_9_12_reg_b_9_shift                                      (8)
#define HDMIPHY_REG_B_9_12_reg_b_10_shift                                     (0)
#define HDMIPHY_REG_B_9_12_reg_b_12_mask                                      (0xFF000000)
#define HDMIPHY_REG_B_9_12_reg_b_11_mask                                      (0x00FF0000)
#define HDMIPHY_REG_B_9_12_reg_b_9_mask                                       (0x0000FF00)
#define HDMIPHY_REG_B_9_12_reg_b_10_mask                                      (0x000000FF)
#define HDMIPHY_REG_B_9_12_reg_b_12(data)                                     (0xFF000000&((data)<<24))
#define HDMIPHY_REG_B_9_12_reg_b_11(data)                                     (0x00FF0000&((data)<<16))
#define HDMIPHY_REG_B_9_12_reg_b_9(data)                                      (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_B_9_12_reg_b_10(data)                                     (0x000000FF&(data))
#define HDMIPHY_REG_B_9_12_get_reg_b_12(data)                                 ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_B_9_12_get_reg_b_11(data)                                 ((0x00FF0000&(data))>>16)
#define HDMIPHY_REG_B_9_12_get_reg_b_9(data)                                  ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_B_9_12_get_reg_b_10(data)                                 (0x000000FF&(data))
#define HDMIPHY_REG_B_9_12_reg_B_INOFF                                            (1<<23)
#define HDMIPHY_REG_B_9_12_reg_B_CDR_SBIAS_MASK                          ((1<<20)|(1<<19))
#define HDMIPHY_REG_B_9_12_reg_B_CDR_SBIAS_shift                            (19)

/*
#define HDMIPHY_REG_B_RESULT                                                  0x1800fb3c
#define HDMIPHY_REG_B_RESULT_reg_addr                                         "0xb800fb3c"
#define HDMIPHY_REG_B_RESULT_reg                                              0xb800fb3c
#define HDMIPHY_REG_B_RESULT_inst_addr                                        "0x028F"
#define HDMIPHY_REG_B_RESULT_inst                                             0x028F
#define HDMIPHY_REG_B_RESULT_b_koffok_shift                                   (28)
#define HDMIPHY_REG_B_RESULT_b_koff_bound_shift                               (27)
#define HDMIPHY_REG_B_RESULT_b_pr_msb_shift                                   (19)
#define HDMIPHY_REG_B_RESULT_b_pr_lsb_shift                                   (11)
#define HDMIPHY_REG_B_RESULT_b_filter_out_eq_shift                            (4)
#define HDMIPHY_REG_B_RESULT_b_eqcon_shift                                    (0)
#define HDMIPHY_REG_B_RESULT_b_koffok_mask                                    (0x10000000)
#define HDMIPHY_REG_B_RESULT_b_koff_bound_mask                                (0x08000000)
#define HDMIPHY_REG_B_RESULT_b_pr_msb_mask                                    (0x07F80000)
#define HDMIPHY_REG_B_RESULT_b_pr_lsb_mask                                    (0x0007F800)
#define HDMIPHY_REG_B_RESULT_b_filter_out_eq_mask                             (0x000007F0)
#define HDMIPHY_REG_B_RESULT_b_eqcon_mask                                     (0x0000000F)
#define HDMIPHY_REG_B_RESULT_b_koffok(data)                                   (0x10000000&((data)<<28))
#define HDMIPHY_REG_B_RESULT_b_koff_bound(data)                               (0x08000000&((data)<<27))
#define HDMIPHY_REG_B_RESULT_b_pr_msb(data)                                   (0x07F80000&((data)<<19))
#define HDMIPHY_REG_B_RESULT_b_pr_lsb(data)                                   (0x0007F800&((data)<<11))
#define HDMIPHY_REG_B_RESULT_b_filter_out_eq(data)                            (0x000007F0&((data)<<4))
#define HDMIPHY_REG_B_RESULT_b_eqcon(data)                                    (0x0000000F&(data))
#define HDMIPHY_REG_B_RESULT_get_b_koffok(data)                               ((0x10000000&(data))>>28)
#define HDMIPHY_REG_B_RESULT_get_b_koff_bound(data)                           ((0x08000000&(data))>>27)
#define HDMIPHY_REG_B_RESULT_get_b_pr_msb(data)                               ((0x07F80000&(data))>>19)
#define HDMIPHY_REG_B_RESULT_get_b_pr_lsb(data)                               ((0x0007F800&(data))>>11)
#define HDMIPHY_REG_B_RESULT_get_b_filter_out_eq(data)                        ((0x000007F0&(data))>>4)
#define HDMIPHY_REG_B_RESULT_get_b_eqcon(data)                                (0x0000000F&(data))
*/
#define HDMIPHY_REG_B_RESULT                                                  0x1800fb3c
#define HDMIPHY_REG_B_RESULT_reg_addr                                         "0xb800fb3c"
#define HDMIPHY_REG_B_RESULT_reg                                              0xb800fb3c
#define HDMIPHY_REG_B_RESULT_inst_addr                                        "0x028F"
#define HDMIPHY_REG_B_RESULT_inst                                             0x028F
#define HDMIPHY_REG_B_RESULT_b_koffok_shift                                   (28)
#define HDMIPHY_REG_B_RESULT_b_koff_bound_shift                               (27)
#define HDMIPHY_REG_B_RESULT_b_koffok_mask                                    (0x10000000)
#define HDMIPHY_REG_B_RESULT_b_koff_bound_mask                                (0x08000000)
#define HDMIPHY_REG_B_RESULT_b_koffok(data)                                   (0x10000000&((data)<<28))
#define HDMIPHY_REG_B_RESULT_b_koff_bound(data)                               (0x08000000&((data)<<27))
#define HDMIPHY_REG_B_RESULT_get_b_koffok(data)                               ((0x10000000&(data))>>28)
#define HDMIPHY_REG_B_RESULT_get_b_koff_bound(data)                           ((0x08000000&(data))>>27)

#define HDMIPHY_REG_BANDGAP_Z0                                                0x1800fb40
#define HDMIPHY_REG_BANDGAP_Z0_reg_addr                                       "0xb800fb40"
#define HDMIPHY_REG_BANDGAP_Z0_reg                                            0xb800fb40
#define HDMIPHY_REG_BANDGAP_Z0_inst_addr                                      "0x0290"
#define HDMIPHY_REG_BANDGAP_Z0_inst                                           0x0290
#define HDMIPHY_REG_BANDGAP_Z0_bgpow_shift                                    (25)
#define HDMIPHY_REG_BANDGAP_Z0_sbg_shift                                      (23)
#define HDMIPHY_REG_BANDGAP_Z0_z0pow_shift                                    (22)
//#define HDMIPHY_REG_BANDGAP_Z0_adjr_shift                                     (18)    //change postion
#define HDMIPHY_REG_BANDGAP_Z0_entst_z0_shift                                 (17)
#define HDMIPHY_REG_BANDGAP_Z0_z0tune_shift                                   (16)
#define HDMIPHY_REG_BANDGAP_Z0_spad_shift                                     (15)
#define HDMIPHY_REG_BANDGAP_Z0_stst_shift                                     (11)
#define HDMIPHY_REG_BANDGAP_Z0_hspow_shift                                    (10)
#define HDMIPHY_REG_BANDGAP_Z0_z0_res_shift                                   (6)
#define HDMIPHY_REG_BANDGAP_Z0_z0tst_shift                                    (2)
#define HDMIPHY_REG_BANDGAP_Z0_z0_ok_shift                                    (1)
#define HDMIPHY_REG_BANDGAP_Z0_z0_bound_shift                                 (0)
#define HDMIPHY_REG_BANDGAP_Z0_bgpow_mask                                     (0x02000000)
#define HDMIPHY_REG_BANDGAP_Z0_sbg_mask                                       (0x01800000)
#define HDMIPHY_REG_BANDGAP_Z0_z0pow_mask                                     (0x00400000)
//#define HDMIPHY_REG_BANDGAP_Z0_adjr_mask                                      (0x003C0000)   //change postion
#define HDMIPHY_REG_BANDGAP_Z0_entst_z0_mask                                  (0x00020000)
#define HDMIPHY_REG_BANDGAP_Z0_z0tune_mask                                    (0x00010000)
#define HDMIPHY_REG_BANDGAP_Z0_spad_mask                                      (0x00008000)
#define HDMIPHY_REG_BANDGAP_Z0_stst_mask                                      (0x00007800)
#define HDMIPHY_REG_BANDGAP_Z0_hspow_mask                                     (0x00000400)
#define HDMIPHY_REG_BANDGAP_Z0_z0_res_mask                                    (0x000003C0)
#define HDMIPHY_REG_BANDGAP_Z0_z0tst_mask                                     (0x0000003C)
#define HDMIPHY_REG_BANDGAP_Z0_z0_ok_mask                                     (0x00000002)
#define HDMIPHY_REG_BANDGAP_Z0_z0_bound_mask                                  (0x00000001)
#define HDMIPHY_REG_BANDGAP_Z0_bgpow(data)                                    (0x02000000&((data)<<25))
#define HDMIPHY_REG_BANDGAP_Z0_sbg(data)                                      (0x01800000&((data)<<23))
#define HDMIPHY_REG_BANDGAP_Z0_z0pow(data)                                    (0x00400000&((data)<<22))
//#define HDMIPHY_REG_BANDGAP_Z0_adjr(data)                                     (0x003C0000&((data)<<18))  //change postion
#define HDMIPHY_REG_BANDGAP_Z0_entst_z0(data)                                 (0x00020000&((data)<<17))
#define HDMIPHY_REG_BANDGAP_Z0_z0tune(data)                                   (0x00010000&((data)<<16))
#define HDMIPHY_REG_BANDGAP_Z0_spad(data)                                     (0x00008000&((data)<<15))
#define HDMIPHY_REG_BANDGAP_Z0_stst(data)                                     (0x00007800&((data)<<11))
#define HDMIPHY_REG_BANDGAP_Z0_hspow(data)                                    (0x00000400&((data)<<10))
#define HDMIPHY_REG_BANDGAP_Z0_z0_res(data)                                   (0x000003C0&((data)<<6))
#define HDMIPHY_REG_BANDGAP_Z0_z0tst(data)                                    (0x0000003C&((data)<<2))
#define HDMIPHY_REG_BANDGAP_Z0_z0_ok(data)                                    (0x00000002&((data)<<1))
#define HDMIPHY_REG_BANDGAP_Z0_z0_bound(data)                                 (0x00000001&(data))
#define HDMIPHY_REG_BANDGAP_Z0_get_bgpow(data)                                ((0x02000000&(data))>>25)
#define HDMIPHY_REG_BANDGAP_Z0_get_sbg(data)                                  ((0x01800000&(data))>>23)
#define HDMIPHY_REG_BANDGAP_Z0_get_z0pow(data)                                ((0x00400000&(data))>>22)
//#define HDMIPHY_REG_BANDGAP_Z0_get_adjr(data)                                 ((0x003C0000&(data))>>18)   //change postion
#define HDMIPHY_REG_BANDGAP_Z0_get_entst_z0(data)                             ((0x00020000&(data))>>17)
#define HDMIPHY_REG_BANDGAP_Z0_get_z0tune(data)                               ((0x00010000&(data))>>16)
#define HDMIPHY_REG_BANDGAP_Z0_get_spad(data)                                 ((0x00008000&(data))>>15)
#define HDMIPHY_REG_BANDGAP_Z0_get_stst(data)                                 ((0x00007800&(data))>>11)
#define HDMIPHY_REG_BANDGAP_Z0_get_hspow(data)                                ((0x00000400&(data))>>10)
#define HDMIPHY_REG_BANDGAP_Z0_get_z0_res(data)                               ((0x000003C0&(data))>>6)
#define HDMIPHY_REG_BANDGAP_Z0_get_z0tst(data)                                ((0x0000003C&(data))>>2)
#define HDMIPHY_REG_BANDGAP_Z0_get_z0_ok(data)                                ((0x00000002&(data))>>1)
#define HDMIPHY_REG_BANDGAP_Z0_get_z0_bound(data)                             (0x00000001&(data))
#define HDMIPHY_REG_BANDGAP_Z0_sbg_Voltag_1                                      (1<<24)

#define HDMIPHY_REG_PHY_CTL                                                   0x1800fb44
#define HDMIPHY_REG_PHY_CTL_reg_addr                                          "0xb800fb44"
#define HDMIPHY_REG_PHY_CTL_reg                                               0xb800fb44
#define HDMIPHY_REG_PHY_CTL_inst_addr                                         "0x0291"
#define HDMIPHY_REG_PHY_CTL_inst                                              0x0291
#define HDMIPHY_REG_PHY_CTL_dummy1800da44_31_21_shift                         (21)
#define HDMIPHY_REG_PHY_CTL_phy_g_rst_n_shift                                 (20)
#define HDMIPHY_REG_PHY_CTL_phy_r_rst_n_shift                                 (19)
#define HDMIPHY_REG_PHY_CTL_phy_b_rst_n_shift                                 (18)
#define HDMIPHY_REG_PHY_CTL_phy_ck_pll_rst_n_shift                            (17)
#define HDMIPHY_REG_PHY_CTL_phy_ck_rst_n_shift                                (16)
#define HDMIPHY_REG_PHY_CTL_reg_top_shift                                     (8)
#define HDMIPHY_REG_PHY_CTL_dummy1800da44_7_6_shift                           (6)
#define HDMIPHY_REG_PHY_CTL_reg_ckcmp_shift                                   (5)
#define HDMIPHY_REG_PHY_CTL_reg_ckdet_shift                                   (2)
#define HDMIPHY_REG_PHY_CTL_reg_cklatch_shift                                 (1)
#define HDMIPHY_REG_PHY_CTL_debug_select_shift                                (0)
#define HDMIPHY_REG_PHY_CTL_dummy1800da44_31_21_mask                          (0xFFE00000)
#define HDMIPHY_REG_PHY_CTL_phy_g_rst_n_mask                                  (0x00100000)
#define HDMIPHY_REG_PHY_CTL_phy_r_rst_n_mask                                  (0x00080000)
#define HDMIPHY_REG_PHY_CTL_phy_b_rst_n_mask                                  (0x00040000)
#define HDMIPHY_REG_PHY_CTL_phy_ck_pll_rst_n_mask                             (0x00020000)
#define HDMIPHY_REG_PHY_CTL_phy_ck_rst_n_mask                                 (0x00010000)
#define HDMIPHY_REG_PHY_CTL_reg_top_mask                                      (0x0000FF00)
#define HDMIPHY_REG_PHY_CTL_dummy1800da44_7_6_mask                            (0x000000C0)
#define HDMIPHY_REG_PHY_CTL_reg_ckcmp_mask                                    (0x00000020)
#define HDMIPHY_REG_PHY_CTL_reg_ckdet_mask                                    (0x0000001C)
#define HDMIPHY_REG_PHY_CTL_reg_cklatch_mask                                  (0x00000002)
#define HDMIPHY_REG_PHY_CTL_debug_select_mask                                 (0x00000001)
#define HDMIPHY_REG_PHY_CTL_dummy1800da44_31_21(data)                         (0xFFE00000&((data)<<21))
#define HDMIPHY_REG_PHY_CTL_phy_g_rst_n(data)                                 (0x00100000&((data)<<20))
#define HDMIPHY_REG_PHY_CTL_phy_r_rst_n(data)                                 (0x00080000&((data)<<19))
#define HDMIPHY_REG_PHY_CTL_phy_b_rst_n(data)                                 (0x00040000&((data)<<18))
#define HDMIPHY_REG_PHY_CTL_phy_ck_pll_rst_n(data)                            (0x00020000&((data)<<17))
#define HDMIPHY_REG_PHY_CTL_phy_ck_rst_n(data)                                (0x00010000&((data)<<16))
#define HDMIPHY_REG_PHY_CTL_reg_top(data)                                     (0x0000FF00&((data)<<8))
#define HDMIPHY_REG_PHY_CTL_dummy1800da44_7_6(data)                           (0x000000C0&((data)<<6))
#define HDMIPHY_REG_PHY_CTL_reg_ckcmp(data)                                   (0x00000020&((data)<<5))
#define HDMIPHY_REG_PHY_CTL_reg_ckdet(data)                                   (0x0000001C&((data)<<2))
#define HDMIPHY_REG_PHY_CTL_reg_cklatch(data)                                 (0x00000002&((data)<<1))
#define HDMIPHY_REG_PHY_CTL_debug_select(data)                                (0x00000001&(data))
#define HDMIPHY_REG_PHY_CTL_get_dummy1800da44_31_21(data)                     ((0xFFE00000&(data))>>21)
#define HDMIPHY_REG_PHY_CTL_get_phy_g_rst_n(data)                             ((0x00100000&(data))>>20)
#define HDMIPHY_REG_PHY_CTL_get_phy_r_rst_n(data)                             ((0x00080000&(data))>>19)
#define HDMIPHY_REG_PHY_CTL_get_phy_b_rst_n(data)                             ((0x00040000&(data))>>18)
#define HDMIPHY_REG_PHY_CTL_get_phy_ck_pll_rst_n(data)                        ((0x00020000&(data))>>17)
#define HDMIPHY_REG_PHY_CTL_get_phy_ck_rst_n(data)                            ((0x00010000&(data))>>16)
#define HDMIPHY_REG_PHY_CTL_get_reg_top(data)                                 ((0x0000FF00&(data))>>8)
#define HDMIPHY_REG_PHY_CTL_get_dummy1800da44_7_6(data)                       ((0x000000C0&(data))>>6)
#define HDMIPHY_REG_PHY_CTL_get_reg_ckcmp(data)                               ((0x00000020&(data))>>5)
#define HDMIPHY_REG_PHY_CTL_get_reg_ckdet(data)                               ((0x0000001C&(data))>>2)
#define HDMIPHY_REG_PHY_CTL_get_reg_cklatch(data)                             ((0x00000002&(data))>>1)
#define HDMIPHY_REG_PHY_CTL_get_debug_select(data)                            (0x00000001&(data))
#define HDMIPHY_REG_PHY_CTL_CK_MHL_Bias(data)				         (0x00000C00&((data)<<10))
#define HDMIPHY_REG_PHY_CTL_CK_P0_ON                                                    (1<<2)
#define HDMIPHY_REG_PHY_CTL_CK_P1_ON                                                    (1<<3)
#define HDMIPHY_REG_PHY_CTL_CK_P2_ON                                                    (1<<4)
#define HDMIPHY_REG_PHY_CTL_CK_MHL_BiasMask                                   (_BIT11|_BIT10)
/*
#define HDMIPHY_REG_RGB_KOFF_SEL_reg                                          0xb800fb48
#define HDMIPHY_REG_RG_EQCON_reg                                              0xb800fb4c
#define HDMIPHY_REG_B_EQCON_reg                                               0xb800fb50
#define HDMIPHY_REG_R_13_14_reg                                               0xb800fb54
#define HDMIPHY_REG_G_13_14_reg                                               0xb800fb58
#define HDMIPHY_REG_B_13_14_reg                                               0xb800fb5c
*/
#define HDMIPHY_REG_RGB_KOFF_SEL                                              0x1800fb48
#define HDMIPHY_REG_RGB_KOFF_SEL_reg_addr                                     "0xb800fb48"
#define HDMIPHY_REG_RGB_KOFF_SEL_reg                                          0xb800fb48
#define HDMIPHY_REG_RGB_KOFF_SEL_inst_addr                                    "0x0292"
#define HDMIPHY_REG_RGB_KOFF_SEL_inst                                         0x0292
#define HDMIPHY_REG_RGB_KOFF_SEL_reg_top_out_shift                            (24)
#define HDMIPHY_REG_RGB_KOFF_SEL_r_koff_sel_shift                             (16)
#define HDMIPHY_REG_RGB_KOFF_SEL_g_koff_sel_shift                             (8)
#define HDMIPHY_REG_RGB_KOFF_SEL_b_koff_sel_shift                             (0)
#define HDMIPHY_REG_RGB_KOFF_SEL_reg_top_out_mask                             (0xFF000000)
#define HDMIPHY_REG_RGB_KOFF_SEL_r_koff_sel_mask                              (0x001F0000)
#define HDMIPHY_REG_RGB_KOFF_SEL_g_koff_sel_mask                              (0x00001F00)
#define HDMIPHY_REG_RGB_KOFF_SEL_b_koff_sel_mask                              (0x0000001F)
#define HDMIPHY_REG_RGB_KOFF_SEL_reg_top_out(data)                            (0xFF000000&((data)<<24))
#define HDMIPHY_REG_RGB_KOFF_SEL_r_koff_sel(data)                             (0x001F0000&((data)<<16))
#define HDMIPHY_REG_RGB_KOFF_SEL_g_koff_sel(data)                             (0x00001F00&((data)<<8))
#define HDMIPHY_REG_RGB_KOFF_SEL_b_koff_sel(data)                             (0x0000001F&(data))
#define HDMIPHY_REG_RGB_KOFF_SEL_get_reg_top_out(data)                        ((0xFF000000&(data))>>24)
#define HDMIPHY_REG_RGB_KOFF_SEL_get_r_koff_sel(data)                         ((0x001F0000&(data))>>16)
#define HDMIPHY_REG_RGB_KOFF_SEL_get_g_koff_sel(data)                         ((0x00001F00&(data))>>8)
#define HDMIPHY_REG_RGB_KOFF_SEL_get_b_koff_sel(data)                         (0x0000001F&(data))


#define HDMIPHY_REG_BANDGAP_Z0_CTRL                                           0x1800fb4c
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_reg_addr                                  "0xb800fb4c"
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_reg                                       0xb800fb4c
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_inst_addr                                 "0x0293"
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_inst                                      0x0293
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_z0pow_0_shift                             (14)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_z0pow_1_shift                             (13)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_z0pow_2_shift                             (12)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_0_shift                              (8)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_1_shift                              (4)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_2_shift                              (0)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_z0pow_0_mask                              (0x00004000)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_z0pow_1_mask                              (0x00002000)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_z0pow_2_mask                              (0x00001000)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_0_mask                               (0x00000F00)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_1_mask                               (0x000000F0)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_2_mask                               (0x0000000F)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_z0pow_0(data)                             (0x00004000&((data)<<14))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_z0pow_1(data)                             (0x00002000&((data)<<13))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_z0pow_2(data)                             (0x00001000&((data)<<12))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_0(data)                              (0x00000F00&((data)<<8))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_1(data)                              (0x000000F0&((data)<<4))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_adjr_2(data)                              (0x0000000F&(data))
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_get_z0pow_0(data)                         ((0x00004000&(data))>>14)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_get_z0pow_1(data)                         ((0x00002000&(data))>>13)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_get_z0pow_2(data)                         ((0x00001000&(data))>>12)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_get_adjr_0(data)                          ((0x00000F00&(data))>>8)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_get_adjr_1(data)                          ((0x000000F0&(data))>>4)
#define HDMIPHY_REG_BANDGAP_Z0_CTRL_get_adjr_2(data)                          (0x0000000F&(data))


#define REG_DIG_R_1                                                   0x1800fba0
#define REG_DIG_R_1_reg_addr                                          "0xb800fba0"
#define REG_DIG_R_1_reg                                               0xb800fba0
#define REG_DIG_R_1_inst_addr                                         "0x02A8"
#define REG_DIG_R_1_inst                                              0x02A8
#define REG_DIG_R_1_r_reg_dr_slow_shift                               (30)
#define REG_DIG_R_1_r_reg_eq_thr_shift                                (26)
#define REG_DIG_R_1_r_reg_eq_stable_chk_en_shift                      (25)
#define REG_DIG_R_1_r_reg_eq_slicer_en_shift                          (24)
#define REG_DIG_R_1_r_reg_filter_out_shift                            (17)
#define REG_DIG_R_1_r_reg_eq_selreg_shift                             (16)
#define REG_DIG_R_1_r_reg_eq_gain_shift                               (14)
#define REG_DIG_R_1_r_reg_bypass_sdm_int_shift                        (13)
#define REG_DIG_R_1_r_reg_cdr_ki_shift                                (10)
#define REG_DIG_R_1_r_reg_cdr_kd_shift                                (9)
#define REG_DIG_R_1_r_reg_cdr_kp2_shift                               (6)
#define REG_DIG_R_1_r_reg_cdr_kp1_shift                               (3)
#define REG_DIG_R_1_r_reg_rate_sel_shift                              (0)
#define REG_DIG_R_1_r_reg_dr_slow_mask                                (0x40000000)
#define REG_DIG_R_1_r_reg_eq_thr_mask                                 (0x3C000000)
#define REG_DIG_R_1_r_reg_eq_stable_chk_en_mask                       (0x02000000)
#define REG_DIG_R_1_r_reg_eq_slicer_en_mask                           (0x01000000)
#define REG_DIG_R_1_r_reg_filter_out_mask                             (0x00FE0000)
#define REG_DIG_R_1_r_reg_eq_selreg_mask                              (0x00010000)
#define REG_DIG_R_1_r_reg_eq_gain_mask                                (0x0000C000)
#define REG_DIG_R_1_r_reg_bypass_sdm_int_mask                         (0x00002000)
#define REG_DIG_R_1_r_reg_cdr_ki_mask                                 (0x00001C00)
#define REG_DIG_R_1_r_reg_cdr_kd_mask                                 (0x00000200)
#define REG_DIG_R_1_r_reg_cdr_kp2_mask                                (0x000001C0)
#define REG_DIG_R_1_r_reg_cdr_kp1_mask                                (0x00000038)
#define REG_DIG_R_1_r_reg_rate_sel_mask                               (0x00000007)
#define REG_DIG_R_1_r_reg_dr_slow(data)                               (0x40000000&((data)<<30))
#define REG_DIG_R_1_r_reg_eq_thr(data)                                (0x3C000000&((data)<<26))
#define REG_DIG_R_1_r_reg_eq_stable_chk_en(data)                      (0x02000000&((data)<<25))
#define REG_DIG_R_1_r_reg_eq_slicer_en(data)                          (0x01000000&((data)<<24))
#define REG_DIG_R_1_r_reg_filter_out(data)                            (0x00FE0000&((data)<<17))
#define REG_DIG_R_1_r_reg_eq_selreg(data)                             (0x00010000&((data)<<16))
#define REG_DIG_R_1_r_reg_eq_gain(data)                               (0x0000C000&((data)<<14))
#define REG_DIG_R_1_r_reg_bypass_sdm_int(data)                        (0x00002000&((data)<<13))
#define REG_DIG_R_1_r_reg_cdr_ki(data)                                (0x00001C00&((data)<<10))
#define REG_DIG_R_1_r_reg_cdr_kd(data)                                (0x00000200&((data)<<9))
#define REG_DIG_R_1_r_reg_cdr_kp2(data)                               (0x000001C0&((data)<<6))
#define REG_DIG_R_1_r_reg_cdr_kp1(data)                               (0x00000038&((data)<<3))
#define REG_DIG_R_1_r_reg_rate_sel(data)                              (0x00000007&(data))
#define REG_DIG_R_1_get_r_reg_dr_slow(data)                           ((0x40000000&(data))>>30)
#define REG_DIG_R_1_get_r_reg_eq_thr(data)                            ((0x3C000000&(data))>>26)
#define REG_DIG_R_1_get_r_reg_eq_stable_chk_en(data)                  ((0x02000000&(data))>>25)
#define REG_DIG_R_1_get_r_reg_eq_slicer_en(data)                      ((0x01000000&(data))>>24)
#define REG_DIG_R_1_get_r_reg_filter_out(data)                        ((0x00FE0000&(data))>>17)
#define REG_DIG_R_1_get_r_reg_eq_selreg(data)                         ((0x00010000&(data))>>16)
#define REG_DIG_R_1_get_r_reg_eq_gain(data)                           ((0x0000C000&(data))>>14)
#define REG_DIG_R_1_get_r_reg_bypass_sdm_int(data)                    ((0x00002000&(data))>>13)
#define REG_DIG_R_1_get_r_reg_cdr_ki(data)                            ((0x00001C00&(data))>>10)
#define REG_DIG_R_1_get_r_reg_cdr_kd(data)                            ((0x00000200&(data))>>9)
#define REG_DIG_R_1_get_r_reg_cdr_kp2(data)                           ((0x000001C0&(data))>>6)
#define REG_DIG_R_1_get_r_reg_cdr_kp1(data)                           ((0x00000038&(data))>>3)
#define REG_DIG_R_1_get_r_reg_rate_sel(data)                          (0x00000007&(data))


#define REG_DIG_R_2                                                   0x1800fba4
#define REG_DIG_R_2_reg_addr                                          "0xb800fba4"
#define REG_DIG_R_2_reg                                               0xb800fba4
#define REG_DIG_R_2_inst_addr                                         "0x02A9"
#define REG_DIG_R_2_inst                                              0x02A9
#define REG_DIG_R_2_r_reg_pr_msb_shift                                (20)
#define REG_DIG_R_2_r_reg_pr_lsb_shift                                (12)
#define REG_DIG_R_2_r_reg_pr_auto_shift                               (10)
#define REG_DIG_R_2_r_reg_eq_average_shift                            (8)
#define REG_DIG_R_2_r_reg_eq_hold_shift                               (7)
#define REG_DIG_R_2_r_reg_timer_eq_shift                              (2)
#define REG_DIG_R_2_r_reg_testout_sel_shift                           (0)
#define REG_DIG_R_2_r_reg_pr_msb_mask                                 (0x0FF00000)
#define REG_DIG_R_2_r_reg_pr_lsb_mask                                 (0x000FF000)
#define REG_DIG_R_2_r_reg_pr_auto_mask                                (0x00000400)
#define REG_DIG_R_2_r_reg_eq_average_mask                             (0x00000300)
#define REG_DIG_R_2_r_reg_eq_hold_mask                                (0x00000080)
#define REG_DIG_R_2_r_reg_timer_eq_mask                               (0x0000007C)
#define REG_DIG_R_2_r_reg_testout_sel_mask                            (0x00000003)
#define REG_DIG_R_2_r_reg_pr_msb(data)                                (0x0FF00000&((data)<<20))
#define REG_DIG_R_2_r_reg_pr_lsb(data)                                (0x000FF000&((data)<<12))
#define REG_DIG_R_2_r_reg_pr_auto(data)                               (0x00000400&((data)<<10))
#define REG_DIG_R_2_r_reg_eq_average(data)                            (0x00000300&((data)<<8))
#define REG_DIG_R_2_r_reg_eq_hold(data)                               (0x00000080&((data)<<7))
#define REG_DIG_R_2_r_reg_timer_eq(data)                              (0x0000007C&((data)<<2))
#define REG_DIG_R_2_r_reg_testout_sel(data)                           (0x00000003&(data))
#define REG_DIG_R_2_get_r_reg_pr_msb(data)                            ((0x0FF00000&(data))>>20)
#define REG_DIG_R_2_get_r_reg_pr_lsb(data)                            ((0x000FF000&(data))>>12)
#define REG_DIG_R_2_get_r_reg_pr_auto(data)                           ((0x00000400&(data))>>10)
#define REG_DIG_R_2_get_r_reg_eq_average(data)                        ((0x00000300&(data))>>8)
#define REG_DIG_R_2_get_r_reg_eq_hold(data)                           ((0x00000080&(data))>>7)
#define REG_DIG_R_2_get_r_reg_timer_eq(data)                          ((0x0000007C&(data))>>2)
#define REG_DIG_R_2_get_r_reg_testout_sel(data)                       (0x00000003&(data))


#define REG_DIG_R_3                                                   0x1800fba8
#define REG_DIG_R_3_reg_addr                                          "0xb800fba8"
#define REG_DIG_R_3_reg                                               0xb800fba8
#define REG_DIG_R_3_inst_addr                                         "0x02AA"
#define REG_DIG_R_3_inst                                              0x02AA
#define REG_DIG_R_3_r_filter_out_eq_shift                             (16)
#define REG_DIG_R_3_r_en_shift                                        (8)
#define REG_DIG_R_3_r_st_shift                                        (0)
#define REG_DIG_R_3_r_filter_out_eq_mask                              (0x007F0000)
#define REG_DIG_R_3_r_en_mask                                         (0x0000FF00)
#define REG_DIG_R_3_r_st_mask                                         (0x000000FF)
#define REG_DIG_R_3_r_filter_out_eq(data)                             (0x007F0000&((data)<<16))
#define REG_DIG_R_3_r_en(data)                                        (0x0000FF00&((data)<<8))
#define REG_DIG_R_3_r_st(data)                                        (0x000000FF&(data))
#define REG_DIG_R_3_get_r_filter_out_eq(data)                         ((0x007F0000&(data))>>16)
#define REG_DIG_R_3_get_r_en(data)                                    ((0x0000FF00&(data))>>8)
#define REG_DIG_R_3_get_r_st(data)                                    (0x000000FF&(data))


#define REG_DIG_R_4                                                   0x1800fbac
#define REG_DIG_R_4_reg_addr                                          "0xb800fbac"
#define REG_DIG_R_4_reg                                               0xb800fbac
#define REG_DIG_R_4_inst_addr                                         "0x02AB"
#define REG_DIG_R_4_inst                                              0x02AB
#define REG_DIG_R_4_r_thermal_out_eq_shift                            (0)
#define REG_DIG_R_4_r_thermal_out_eq_mask                             (0x7FFFFFFF)
#define REG_DIG_R_4_r_thermal_out_eq(data)                            (0x7FFFFFFF&(data))
#define REG_DIG_R_4_get_r_thermal_out_eq(data)                        (0x7FFFFFFF&(data))


#define REG_DIG_R_5                                                   0x1800fbb0
#define REG_DIG_R_5_reg_addr                                          "0xb800fbb0"
#define REG_DIG_R_5_reg                                               0xb800fbb0
#define REG_DIG_R_5_inst_addr                                         "0x02AC"
#define REG_DIG_R_5_inst                                              0x02AC
#define REG_DIG_R_5_r_eq_unstable_shift                               (16)
#define REG_DIG_R_5_r_eq_bin_max_shift                                (8)
#define REG_DIG_R_5_r_eq_bin_min_shift                                (0)
#define REG_DIG_R_5_r_eq_unstable_mask                                (0x00010000)
#define REG_DIG_R_5_r_eq_bin_max_mask                                 (0x00001F00)
#define REG_DIG_R_5_r_eq_bin_min_mask                                 (0x0000001F)
#define REG_DIG_R_5_r_eq_unstable(data)                               (0x00010000&((data)<<16))
#define REG_DIG_R_5_r_eq_bin_max(data)                                (0x00001F00&((data)<<8))
#define REG_DIG_R_5_r_eq_bin_min(data)                                (0x0000001F&(data))
#define REG_DIG_R_5_get_r_eq_unstable(data)                           ((0x00010000&(data))>>16)
#define REG_DIG_R_5_get_r_eq_bin_max(data)                            ((0x00001F00&(data))>>8)
#define REG_DIG_R_5_get_r_eq_bin_min(data)                            (0x0000001F&(data))


#define REG_DIG_G_1                                                   0x1800fbb4
#define REG_DIG_G_1_reg_addr                                          "0xb800fbb4"
#define REG_DIG_G_1_reg                                               0xb800fbb4
#define REG_DIG_G_1_inst_addr                                         "0x02AD"
#define REG_DIG_G_1_inst                                              0x02AD
#define REG_DIG_G_1_g_reg_dr_slow_shift                               (30)
#define REG_DIG_G_1_g_reg_eq_thr_shift                                (26)
#define REG_DIG_G_1_g_reg_eq_stable_chk_en_shift                      (25)
#define REG_DIG_G_1_g_reg_eq_slicer_en_shift                          (24)
#define REG_DIG_G_1_g_reg_filter_out_shift                            (17)
#define REG_DIG_G_1_g_reg_eq_selreg_shift                             (16)
#define REG_DIG_G_1_g_reg_eq_gain_shift                               (14)
#define REG_DIG_G_1_g_reg_bypass_sdm_int_shift                        (13)
#define REG_DIG_G_1_g_reg_cdr_ki_shift                                (10)
#define REG_DIG_G_1_g_reg_cdr_kd_shift                                (9)
#define REG_DIG_G_1_g_reg_cdr_kp2_shift                               (6)
#define REG_DIG_G_1_g_reg_cdr_kp1_shift                               (3)
#define REG_DIG_G_1_g_reg_rate_sel_shift                              (0)
#define REG_DIG_G_1_g_reg_dr_slow_mask                                (0x40000000)
#define REG_DIG_G_1_g_reg_eq_thr_mask                                 (0x3C000000)
#define REG_DIG_G_1_g_reg_eq_stable_chk_en_mask                       (0x02000000)
#define REG_DIG_G_1_g_reg_eq_slicer_en_mask                           (0x01000000)
#define REG_DIG_G_1_g_reg_filter_out_mask                             (0x00FE0000)
#define REG_DIG_G_1_g_reg_eq_selreg_mask                              (0x00010000)
#define REG_DIG_G_1_g_reg_eq_gain_mask                                (0x0000C000)
#define REG_DIG_G_1_g_reg_bypass_sdm_int_mask                         (0x00002000)
#define REG_DIG_G_1_g_reg_cdr_ki_mask                                 (0x00001C00)
#define REG_DIG_G_1_g_reg_cdr_kd_mask                                 (0x00000200)
#define REG_DIG_G_1_g_reg_cdr_kp2_mask                                (0x000001C0)
#define REG_DIG_G_1_g_reg_cdr_kp1_mask                                (0x00000038)
#define REG_DIG_G_1_g_reg_rate_sel_mask                               (0x00000007)
#define REG_DIG_G_1_g_reg_dr_slow(data)                               (0x40000000&((data)<<30))
#define REG_DIG_G_1_g_reg_eq_thr(data)                                (0x3C000000&((data)<<26))
#define REG_DIG_G_1_g_reg_eq_stable_chk_en(data)                      (0x02000000&((data)<<25))
#define REG_DIG_G_1_g_reg_eq_slicer_en(data)                          (0x01000000&((data)<<24))
#define REG_DIG_G_1_g_reg_filter_out(data)                            (0x00FE0000&((data)<<17))
#define REG_DIG_G_1_g_reg_eq_selreg(data)                             (0x00010000&((data)<<16))
#define REG_DIG_G_1_g_reg_eq_gain(data)                               (0x0000C000&((data)<<14))
#define REG_DIG_G_1_g_reg_bypass_sdm_int(data)                        (0x00002000&((data)<<13))
#define REG_DIG_G_1_g_reg_cdr_ki(data)                                (0x00001C00&((data)<<10))
#define REG_DIG_G_1_g_reg_cdr_kd(data)                                (0x00000200&((data)<<9))
#define REG_DIG_G_1_g_reg_cdr_kp2(data)                               (0x000001C0&((data)<<6))
#define REG_DIG_G_1_g_reg_cdr_kp1(data)                               (0x00000038&((data)<<3))
#define REG_DIG_G_1_g_reg_rate_sel(data)                              (0x00000007&(data))
#define REG_DIG_G_1_get_g_reg_dr_slow(data)                           ((0x40000000&(data))>>30)
#define REG_DIG_G_1_get_g_reg_eq_thr(data)                            ((0x3C000000&(data))>>26)
#define REG_DIG_G_1_get_g_reg_eq_stable_chk_en(data)                  ((0x02000000&(data))>>25)
#define REG_DIG_G_1_get_g_reg_eq_slicer_en(data)                      ((0x01000000&(data))>>24)
#define REG_DIG_G_1_get_g_reg_filter_out(data)                        ((0x00FE0000&(data))>>17)
#define REG_DIG_G_1_get_g_reg_eq_selreg(data)                         ((0x00010000&(data))>>16)
#define REG_DIG_G_1_get_g_reg_eq_gain(data)                           ((0x0000C000&(data))>>14)
#define REG_DIG_G_1_get_g_reg_bypass_sdm_int(data)                    ((0x00002000&(data))>>13)
#define REG_DIG_G_1_get_g_reg_cdr_ki(data)                            ((0x00001C00&(data))>>10)
#define REG_DIG_G_1_get_g_reg_cdr_kd(data)                            ((0x00000200&(data))>>9)
#define REG_DIG_G_1_get_g_reg_cdr_kp2(data)                           ((0x000001C0&(data))>>6)
#define REG_DIG_G_1_get_g_reg_cdr_kp1(data)                           ((0x00000038&(data))>>3)
#define REG_DIG_G_1_get_g_reg_rate_sel(data)                          (0x00000007&(data))


#define REG_DIG_G_2                                                   0x1800fbb8
#define REG_DIG_G_2_reg_addr                                          "0xb800fbb8"
#define REG_DIG_G_2_reg                                               0xb800fbb8
#define REG_DIG_G_2_inst_addr                                         "0x02AE"
#define REG_DIG_G_2_inst                                              0x02AE
#define REG_DIG_G_2_g_reg_pr_msb_shift                                (20)
#define REG_DIG_G_2_g_reg_pr_lsb_shift                                (12)
#define REG_DIG_G_2_g_reg_pr_auto_shift                               (10)
#define REG_DIG_G_2_g_reg_eq_average_shift                            (8)
#define REG_DIG_G_2_g_reg_eq_hold_shift                               (7)
#define REG_DIG_G_2_g_reg_timer_eq_shift                              (2)
#define REG_DIG_G_2_g_reg_testout_sel_shift                           (0)
#define REG_DIG_G_2_g_reg_pr_msb_mask                                 (0x0FF00000)
#define REG_DIG_G_2_g_reg_pr_lsb_mask                                 (0x000FF000)
#define REG_DIG_G_2_g_reg_pr_auto_mask                                (0x00000400)
#define REG_DIG_G_2_g_reg_eq_average_mask                             (0x00000300)
#define REG_DIG_G_2_g_reg_eq_hold_mask                                (0x00000080)
#define REG_DIG_G_2_g_reg_timer_eq_mask                               (0x0000007C)
#define REG_DIG_G_2_g_reg_testout_sel_mask                            (0x00000003)
#define REG_DIG_G_2_g_reg_pr_msb(data)                                (0x0FF00000&((data)<<20))
#define REG_DIG_G_2_g_reg_pr_lsb(data)                                (0x000FF000&((data)<<12))
#define REG_DIG_G_2_g_reg_pr_auto(data)                               (0x00000400&((data)<<10))
#define REG_DIG_G_2_g_reg_eq_average(data)                            (0x00000300&((data)<<8))
#define REG_DIG_G_2_g_reg_eq_hold(data)                               (0x00000080&((data)<<7))
#define REG_DIG_G_2_g_reg_timer_eq(data)                              (0x0000007C&((data)<<2))
#define REG_DIG_G_2_g_reg_testout_sel(data)                           (0x00000003&(data))
#define REG_DIG_G_2_get_g_reg_pr_msb(data)                            ((0x0FF00000&(data))>>20)
#define REG_DIG_G_2_get_g_reg_pr_lsb(data)                            ((0x000FF000&(data))>>12)
#define REG_DIG_G_2_get_g_reg_pr_auto(data)                           ((0x00000400&(data))>>10)
#define REG_DIG_G_2_get_g_reg_eq_average(data)                        ((0x00000300&(data))>>8)
#define REG_DIG_G_2_get_g_reg_eq_hold(data)                           ((0x00000080&(data))>>7)
#define REG_DIG_G_2_get_g_reg_timer_eq(data)                          ((0x0000007C&(data))>>2)
#define REG_DIG_G_2_get_g_reg_testout_sel(data)                       (0x00000003&(data))


#define REG_DIG_G_3                                                   0x1800fbbc
#define REG_DIG_G_3_reg_addr                                          "0xb800fbbc"
#define REG_DIG_G_3_reg                                               0xb800fbbc
#define REG_DIG_G_3_inst_addr                                         "0x02AF"
#define REG_DIG_G_3_inst                                              0x02AF
#define REG_DIG_G_3_g_filter_out_eq_shift                             (16)
#define REG_DIG_G_3_g_en_shift                                        (8)
#define REG_DIG_G_3_g_st_shift                                        (0)
#define REG_DIG_G_3_g_filter_out_eq_mask                              (0x007F0000)
#define REG_DIG_G_3_g_en_mask                                         (0x0000FF00)
#define REG_DIG_G_3_g_st_mask                                         (0x000000FF)
#define REG_DIG_G_3_g_filter_out_eq(data)                             (0x007F0000&((data)<<16))
#define REG_DIG_G_3_g_en(data)                                        (0x0000FF00&((data)<<8))
#define REG_DIG_G_3_g_st(data)                                        (0x000000FF&(data))
#define REG_DIG_G_3_get_g_filter_out_eq(data)                         ((0x007F0000&(data))>>16)
#define REG_DIG_G_3_get_g_en(data)                                    ((0x0000FF00&(data))>>8)
#define REG_DIG_G_3_get_g_st(data)                                    (0x000000FF&(data))


#define REG_DIG_G_4                                                   0x1800fbc0
#define REG_DIG_G_4_reg_addr                                          "0xb800fbc0"
#define REG_DIG_G_4_reg                                               0xb800fbc0
#define REG_DIG_G_4_inst_addr                                         "0x02B0"
#define REG_DIG_G_4_inst                                              0x02B0
#define REG_DIG_G_4_g_thermal_out_eq_shift                            (0)
#define REG_DIG_G_4_g_thermal_out_eq_mask                             (0x7FFFFFFF)
#define REG_DIG_G_4_g_thermal_out_eq(data)                            (0x7FFFFFFF&(data))
#define REG_DIG_G_4_get_g_thermal_out_eq(data)                        (0x7FFFFFFF&(data))


#define REG_DIG_G_5                                                   0x1800fbc4
#define REG_DIG_G_5_reg_addr                                          "0xb800fbc4"
#define REG_DIG_G_5_reg                                               0xb800fbc4
#define REG_DIG_G_5_inst_addr                                         "0x02B1"
#define REG_DIG_G_5_inst                                              0x02B1
#define REG_DIG_G_5_g_eq_unstable_shift                               (16)
#define REG_DIG_G_5_g_eq_bin_max_shift                                (8)
#define REG_DIG_G_5_g_eq_bin_min_shift                                (0)
#define REG_DIG_G_5_g_eq_unstable_mask                                (0x00010000)
#define REG_DIG_G_5_g_eq_bin_max_mask                                 (0x00001F00)
#define REG_DIG_G_5_g_eq_bin_min_mask                                 (0x0000001F)
#define REG_DIG_G_5_g_eq_unstable(data)                               (0x00010000&((data)<<16))
#define REG_DIG_G_5_g_eq_bin_max(data)                                (0x00001F00&((data)<<8))
#define REG_DIG_G_5_g_eq_bin_min(data)                                (0x0000001F&(data))
#define REG_DIG_G_5_get_g_eq_unstable(data)                           ((0x00010000&(data))>>16)
#define REG_DIG_G_5_get_g_eq_bin_max(data)                            ((0x00001F00&(data))>>8)
#define REG_DIG_G_5_get_g_eq_bin_min(data)                            (0x0000001F&(data))


#define REG_DIG_B_1                                                   0x1800fbc8
#define REG_DIG_B_1_reg_addr                                          "0xb800fbc8"
#define REG_DIG_B_1_reg                                               0xb800fbc8
#define REG_DIG_B_1_inst_addr                                         "0x02B2"
#define REG_DIG_B_1_inst                                              0x02B2
#define REG_DIG_B_1_b_reg_dr_slow_shift                               (30)
#define REG_DIG_B_1_b_reg_eq_thr_shift                                (26)
#define REG_DIG_B_1_b_reg_eq_stable_chk_en_shift                      (25)
#define REG_DIG_B_1_b_reg_eq_slicer_en_shift                          (24)
#define REG_DIG_B_1_b_reg_filter_out_shift                            (17)
#define REG_DIG_B_1_b_reg_eq_selreg_shift                             (16)
#define REG_DIG_B_1_b_reg_eq_gain_shift                               (14)
#define REG_DIG_B_1_b_reg_bypass_sdm_int_shift                        (13)
#define REG_DIG_B_1_b_reg_cdr_ki_shift                                (10)
#define REG_DIG_B_1_b_reg_cdr_kd_shift                                (9)
#define REG_DIG_B_1_b_reg_cdr_kp2_shift                               (6)
#define REG_DIG_B_1_b_reg_cdr_kp1_shift                               (3)
#define REG_DIG_B_1_b_reg_rate_sel_shift                              (0)
#define REG_DIG_B_1_b_reg_dr_slow_mask                                (0x40000000)
#define REG_DIG_B_1_b_reg_eq_thr_mask                                 (0x3C000000)
#define REG_DIG_B_1_b_reg_eq_stable_chk_en_mask                       (0x02000000)
#define REG_DIG_B_1_b_reg_eq_slicer_en_mask                           (0x01000000)
#define REG_DIG_B_1_b_reg_filter_out_mask                             (0x00FE0000)
#define REG_DIG_B_1_b_reg_eq_selreg_mask                              (0x00010000)
#define REG_DIG_B_1_b_reg_eq_gain_mask                                (0x0000C000)
#define REG_DIG_B_1_b_reg_bypass_sdm_int_mask                         (0x00002000)
#define REG_DIG_B_1_b_reg_cdr_ki_mask                                 (0x00001C00)
#define REG_DIG_B_1_b_reg_cdr_kd_mask                                 (0x00000200)
#define REG_DIG_B_1_b_reg_cdr_kp2_mask                                (0x000001C0)
#define REG_DIG_B_1_b_reg_cdr_kp1_mask                                (0x00000038)
#define REG_DIG_B_1_b_reg_rate_sel_mask                               (0x00000007)
#define REG_DIG_B_1_b_reg_dr_slow(data)                               (0x40000000&((data)<<30))
#define REG_DIG_B_1_b_reg_eq_thr(data)                                (0x3C000000&((data)<<26))
#define REG_DIG_B_1_b_reg_eq_stable_chk_en(data)                      (0x02000000&((data)<<25))
#define REG_DIG_B_1_b_reg_eq_slicer_en(data)                          (0x01000000&((data)<<24))
#define REG_DIG_B_1_b_reg_filter_out(data)                            (0x00FE0000&((data)<<17))
#define REG_DIG_B_1_b_reg_eq_selreg(data)                             (0x00010000&((data)<<16))
#define REG_DIG_B_1_b_reg_eq_gain(data)                               (0x0000C000&((data)<<14))
#define REG_DIG_B_1_b_reg_bypass_sdm_int(data)                        (0x00002000&((data)<<13))
#define REG_DIG_B_1_b_reg_cdr_ki(data)                                (0x00001C00&((data)<<10))
#define REG_DIG_B_1_b_reg_cdr_kd(data)                                (0x00000200&((data)<<9))
#define REG_DIG_B_1_b_reg_cdr_kp2(data)                               (0x000001C0&((data)<<6))
#define REG_DIG_B_1_b_reg_cdr_kp1(data)                               (0x00000038&((data)<<3))
#define REG_DIG_B_1_b_reg_rate_sel(data)                              (0x00000007&(data))
#define REG_DIG_B_1_get_b_reg_dr_slow(data)                           ((0x40000000&(data))>>30)
#define REG_DIG_B_1_get_b_reg_eq_thr(data)                            ((0x3C000000&(data))>>26)
#define REG_DIG_B_1_get_b_reg_eq_stable_chk_en(data)                  ((0x02000000&(data))>>25)
#define REG_DIG_B_1_get_b_reg_eq_slicer_en(data)                      ((0x01000000&(data))>>24)
#define REG_DIG_B_1_get_b_reg_filter_out(data)                        ((0x00FE0000&(data))>>17)
#define REG_DIG_B_1_get_b_reg_eq_selreg(data)                         ((0x00010000&(data))>>16)
#define REG_DIG_B_1_get_b_reg_eq_gain(data)                           ((0x0000C000&(data))>>14)
#define REG_DIG_B_1_get_b_reg_bypass_sdm_int(data)                    ((0x00002000&(data))>>13)
#define REG_DIG_B_1_get_b_reg_cdr_ki(data)                            ((0x00001C00&(data))>>10)
#define REG_DIG_B_1_get_b_reg_cdr_kd(data)                            ((0x00000200&(data))>>9)
#define REG_DIG_B_1_get_b_reg_cdr_kp2(data)                           ((0x000001C0&(data))>>6)
#define REG_DIG_B_1_get_b_reg_cdr_kp1(data)                           ((0x00000038&(data))>>3)
#define REG_DIG_B_1_get_b_reg_rate_sel(data)                          (0x00000007&(data))


#define REG_DIG_B_2                                                   0x1800fbcc
#define REG_DIG_B_2_reg_addr                                          "0xb800fbcc"
#define REG_DIG_B_2_reg                                               0xb800fbcc
#define REG_DIG_B_2_inst_addr                                         "0x02B3"
#define REG_DIG_B_2_inst                                              0x02B3
#define REG_DIG_B_2_b_reg_pr_msb_shift                                (20)
#define REG_DIG_B_2_b_reg_pr_lsb_shift                                (12)
#define REG_DIG_B_2_b_reg_pr_auto_shift                               (10)
#define REG_DIG_B_2_b_reg_eq_average_shift                            (8)
#define REG_DIG_B_2_b_reg_eq_hold_shift                               (7)
#define REG_DIG_B_2_b_reg_timer_eq_shift                              (2)
#define REG_DIG_B_2_b_reg_testout_sel_shift                           (0)
#define REG_DIG_B_2_b_reg_pr_msb_mask                                 (0x0FF00000)
#define REG_DIG_B_2_b_reg_pr_lsb_mask                                 (0x000FF000)
#define REG_DIG_B_2_b_reg_pr_auto_mask                                (0x00000400)
#define REG_DIG_B_2_b_reg_eq_average_mask                             (0x00000300)
#define REG_DIG_B_2_b_reg_eq_hold_mask                                (0x00000080)
#define REG_DIG_B_2_b_reg_timer_eq_mask                               (0x0000007C)
#define REG_DIG_B_2_b_reg_testout_sel_mask                            (0x00000003)
#define REG_DIG_B_2_b_reg_pr_msb(data)                                (0x0FF00000&((data)<<20))
#define REG_DIG_B_2_b_reg_pr_lsb(data)                                (0x000FF000&((data)<<12))
#define REG_DIG_B_2_b_reg_pr_auto(data)                               (0x00000400&((data)<<10))
#define REG_DIG_B_2_b_reg_eq_average(data)                            (0x00000300&((data)<<8))
#define REG_DIG_B_2_b_reg_eq_hold(data)                               (0x00000080&((data)<<7))
#define REG_DIG_B_2_b_reg_timer_eq(data)                              (0x0000007C&((data)<<2))
#define REG_DIG_B_2_b_reg_testout_sel(data)                           (0x00000003&(data))
#define REG_DIG_B_2_get_b_reg_pr_msb(data)                            ((0x0FF00000&(data))>>20)
#define REG_DIG_B_2_get_b_reg_pr_lsb(data)                            ((0x000FF000&(data))>>12)
#define REG_DIG_B_2_get_b_reg_pr_auto(data)                           ((0x00000400&(data))>>10)
#define REG_DIG_B_2_get_b_reg_eq_average(data)                        ((0x00000300&(data))>>8)
#define REG_DIG_B_2_get_b_reg_eq_hold(data)                           ((0x00000080&(data))>>7)
#define REG_DIG_B_2_get_b_reg_timer_eq(data)                          ((0x0000007C&(data))>>2)
#define REG_DIG_B_2_get_b_reg_testout_sel(data)                       (0x00000003&(data))


#define REG_DIG_B_3                                                   0x1800fbd0
#define REG_DIG_B_3_reg_addr                                          "0xb800fbd0"
#define REG_DIG_B_3_reg                                               0xb800fbd0
#define REG_DIG_B_3_inst_addr                                         "0x02B4"
#define REG_DIG_B_3_inst                                              0x02B4
#define REG_DIG_B_3_b_filter_out_eq_shift                             (16)
#define REG_DIG_B_3_b_en_shift                                        (8)
#define REG_DIG_B_3_b_st_shift                                        (0)
#define REG_DIG_B_3_b_filter_out_eq_mask                              (0x007F0000)
#define REG_DIG_B_3_b_en_mask                                         (0x0000FF00)
#define REG_DIG_B_3_b_st_mask                                         (0x000000FF)
#define REG_DIG_B_3_b_filter_out_eq(data)                             (0x007F0000&((data)<<16))
#define REG_DIG_B_3_b_en(data)                                        (0x0000FF00&((data)<<8))
#define REG_DIG_B_3_b_st(data)                                        (0x000000FF&(data))
#define REG_DIG_B_3_get_b_filter_out_eq(data)                         ((0x007F0000&(data))>>16)
#define REG_DIG_B_3_get_b_en(data)                                    ((0x0000FF00&(data))>>8)
#define REG_DIG_B_3_get_b_st(data)                                    (0x000000FF&(data))


#define REG_DIG_B_4                                                   0x1800fbd4
#define REG_DIG_B_4_reg_addr                                          "0xb800fbd4"
#define REG_DIG_B_4_reg                                               0xb800fbd4
#define REG_DIG_B_4_inst_addr                                         "0x02B5"
#define REG_DIG_B_4_inst                                              0x02B5
#define REG_DIG_B_4_b_thermal_out_eq_shift                            (0)
#define REG_DIG_B_4_b_thermal_out_eq_mask                             (0x7FFFFFFF)
#define REG_DIG_B_4_b_thermal_out_eq(data)                            (0x7FFFFFFF&(data))
#define REG_DIG_B_4_get_b_thermal_out_eq(data)                        (0x7FFFFFFF&(data))


#define REG_DIG_B_5                                                   0x1800fbd8
#define REG_DIG_B_5_reg_addr                                          "0xb800fbd8"
#define REG_DIG_B_5_reg                                               0xb800fbd8
#define REG_DIG_B_5_inst_addr                                         "0x02B6"
#define REG_DIG_B_5_inst                                              0x02B6
#define REG_DIG_B_5_b_eq_unstable_shift                               (16)
#define REG_DIG_B_5_b_eq_bin_max_shift                                (8)
#define REG_DIG_B_5_b_eq_bin_min_shift                                (0)
#define REG_DIG_B_5_b_eq_unstable_mask                                (0x00010000)
#define REG_DIG_B_5_b_eq_bin_max_mask                                 (0x00001F00)
#define REG_DIG_B_5_b_eq_bin_min_mask                                 (0x0000001F)
#define REG_DIG_B_5_b_eq_unstable(data)                               (0x00010000&((data)<<16))
#define REG_DIG_B_5_b_eq_bin_max(data)                                (0x00001F00&((data)<<8))
#define REG_DIG_B_5_b_eq_bin_min(data)                                (0x0000001F&(data))
#define REG_DIG_B_5_get_b_eq_unstable(data)                           ((0x00010000&(data))>>16)
#define REG_DIG_B_5_get_b_eq_bin_max(data)                            ((0x00001F00&(data))>>8)
#define REG_DIG_B_5_get_b_eq_bin_min(data)                            (0x0000001F&(data))


#define REG_CK_MD                                                     0x1800fbdc
#define REG_CK_MD_reg_addr                                            "0xb800fbdc"
#define REG_CK_MD_reg                                                 0xb800fbdc
#define REG_CK_MD_inst_addr                                           "0x02B7"
#define REG_CK_MD_inst                                                0x02B7
#define REG_CK_MD_ck_mod_sel_shift                                    (24)
#define REG_CK_MD_ck_md_count_shift                                   (9)
#define REG_CK_MD_ck_rate_shift                                       (5)
#define REG_CK_MD_ck_md_ok_shift                                      (4)
#define REG_CK_MD_ck_md_adj_shift                                     (1)
#define REG_CK_MD_ck_md_auto_shift                                    (0)
#define REG_CK_MD_ck_mod_sel_mask                                     (0x03000000)
#define REG_CK_MD_ck_md_count_mask                                    (0x001FFE00)
#define REG_CK_MD_ck_rate_mask                                        (0x000001E0)
#define REG_CK_MD_ck_md_ok_mask                                       (0x00000010)
#define REG_CK_MD_ck_md_adj_mask                                      (0x0000000E)
#define REG_CK_MD_ck_md_auto_mask                                     (0x00000001)
#define REG_CK_MD_ck_mod_sel(data)                                    (0x03000000&((data)<<24))
#define REG_CK_MD_ck_md_count(data)                                   (0x001FFE00&((data)<<9))
#define REG_CK_MD_ck_rate(data)                                       (0x000001E0&((data)<<5))
#define REG_CK_MD_ck_md_ok(data)                                      (0x00000010&((data)<<4))
#define REG_CK_MD_ck_md_adj(data)                                     (0x0000000E&((data)<<1))
#define REG_CK_MD_ck_md_auto(data)                                    (0x00000001&(data))
#define REG_CK_MD_get_ck_mod_sel(data)                                ((0x03000000&(data))>>24)
#define REG_CK_MD_get_ck_md_count(data)                               ((0x001FFE00&(data))>>9)
#define REG_CK_MD_get_ck_rate(data)                                   ((0x000001E0&(data))>>5)
#define REG_CK_MD_get_ck_md_ok(data)                                  ((0x00000010&(data))>>4)
#define REG_CK_MD_get_ck_md_adj(data)                                 ((0x0000000E&(data))>>1)
#define REG_CK_MD_get_ck_md_auto(data)                                (0x00000001&(data))


#define REG_MHL_CTRL                                                  0x1800fbe0
#define REG_MHL_CTRL_reg_addr                                         "0xb800fbe0"
#define REG_MHL_CTRL_reg                                              0xb800fbe0
#define REG_MHL_CTRL_inst_addr                                        "0x02B8"
#define REG_MHL_CTRL_inst                                             0x02B8
#define REG_MHL_CTRL_reg_phy_sel_shift                                (31)
#define REG_MHL_CTRL_reg_z300_sel_2_shift                             (6)
#define REG_MHL_CTRL_reg_z300_sel_1_shift                             (5)
#define REG_MHL_CTRL_reg_z300_sel_0_shift                             (4)
#define REG_MHL_CTRL_reg_enddc_shift                                  (3)
#define REG_MHL_CTRL_reg_mhlpow_shift                                 (2)
#define REG_MHL_CTRL_reg_mhl_hdmisel_shift                            (1)
#define REG_MHL_CTRL_reg_z100k_enb_shift                              (0)
#define REG_MHL_CTRL_reg_phy_sel_mask                                 (0x80000000)
#define REG_MHL_CTRL_reg_z300_sel_2_mask                              (0x00000040)
#define REG_MHL_CTRL_reg_z300_sel_1_mask                              (0x00000020)
#define REG_MHL_CTRL_reg_z300_sel_0_mask                              (0x00000010)
#define REG_MHL_CTRL_reg_enddc_mask                                   (0x00000008)
#define REG_MHL_CTRL_reg_mhlpow_mask                                  (0x00000004)
#define REG_MHL_CTRL_reg_mhl_hdmisel_mask                             (0x00000002)
#define REG_MHL_CTRL_reg_z100k_enb_mask                               (0x00000001)
#define REG_MHL_CTRL_reg_phy_sel(data)                                (0x80000000&((data)<<31))
#define REG_MHL_CTRL_reg_z300_sel_2(data)                             (0x00000040&((data)<<6))
#define REG_MHL_CTRL_reg_z300_sel_1(data)                             (0x00000020&((data)<<5))
#define REG_MHL_CTRL_reg_z300_sel_0(data)                             (0x00000010&((data)<<4))
#define REG_MHL_CTRL_reg_enddc(data)                                  (0x00000008&((data)<<3))
#define REG_MHL_CTRL_reg_mhlpow(data)                                 (0x00000004&((data)<<2))
#define REG_MHL_CTRL_reg_mhl_hdmisel(data)                            (0x00000002&((data)<<1))
#define REG_MHL_CTRL_reg_z100k_enb(data)                              (0x00000001&(data))
#define REG_MHL_CTRL_get_reg_phy_sel(data)                            ((0x80000000&(data))>>31)
#define REG_MHL_CTRL_get_reg_z300_sel_2(data)                         ((0x00000040&(data))>>6)
#define REG_MHL_CTRL_get_reg_z300_sel_1(data)                         ((0x00000020&(data))>>5)
#define REG_MHL_CTRL_get_reg_z300_sel_0(data)                         ((0x00000010&(data))>>4)
#define REG_MHL_CTRL_get_reg_enddc(data)                              ((0x00000008&(data))>>3)
#define REG_MHL_CTRL_get_reg_mhlpow(data)                             ((0x00000004&(data))>>2)
#define REG_MHL_CTRL_get_reg_mhl_hdmisel(data)                        ((0x00000002&(data))>>1)
#define REG_MHL_CTRL_get_reg_z100k_enb(data)                          (0x00000001&(data))
// End of PHY


// HDMI MEASUREMENT
// I domain on line measurasure spec

//END OF On line measure

// HDMI DITHER : after rgb
// FOR   Magellan-DesignSpec-IDMA_HDMI_rgb2yuv_dither_4xxto4xx.doc
// HDMI RGB2YUV
// END of Magellan-DesignSpec-IDMA_HDMI_rgb2yuv_dither_4xxto4xx.doc
// clock detection
#define HDMI_CLKDETCR                                                      0x18037300
#define HDMI_CLKDETCR_reg_addr                                             "0xb8037300"
#define HDMI_CLKDETCR_reg                                                  0xb8037300
#define HDMI_CLKDETCR_inst_addr                                            "0x03C0"
#define HDMI_CLKDETCR_inst                                                 0x03C0
#define HDMI_CLKDETCR_clock_det_en_shift                                   (0)
#define HDMI_CLKDETCR_clock_det_en_mask                                    (0x00000001)
#define HDMI_CLKDETCR_clock_det_en(data)                                   (0x00000001&(data))
#define HDMI_CLKDETCR_get_clock_det_en(data)                               (0x00000001&(data))


#define HDMI_CLKDETSR                                                      0x18037304
#define HDMI_CLKDETSR_reg_addr                                             "0xb8037304"
#define HDMI_CLKDETSR_reg                                                  0xb8037304
#define HDMI_CLKDETSR_inst_addr                                            "0x03C1"
#define HDMI_CLKDETSR_inst                                                 0x03C1
#define HDMI_CLKDETSR_en_tmds_chg_irq_shift                                (5)
#define HDMI_CLKDETSR_tmds_chg_irq_shift                                   (4)
#define HDMI_CLKDETSR_dummy18061f04_3_2_shift                              (2)
#define HDMI_CLKDETSR_clk_in_target_irq_en_shift                           (1)
#define HDMI_CLKDETSR_clk_in_target_shift                                  (0)
#define HDMI_CLKDETSR_en_tmds_chg_irq_mask                                 (0x00000020)
#define HDMI_CLKDETSR_tmds_chg_irq_mask                                    (0x00000010)
#define HDMI_CLKDETSR_dummy18061f04_3_2_mask                               (0x0000000C)
#define HDMI_CLKDETSR_clk_in_target_irq_en_mask                            (0x00000002)
#define HDMI_CLKDETSR_clk_in_target_mask                                   (0x00000001)
#define HDMI_CLKDETSR_en_tmds_chg_irq(data)                                (0x00000020&((data)<<5))
#define HDMI_CLKDETSR_tmds_chg_irq(data)                                   (0x00000010&((data)<<4))
#define HDMI_CLKDETSR_dummy18061f04_3_2(data)                              (0x0000000C&((data)<<2))
#define HDMI_CLKDETSR_clk_in_target_irq_en(data)                           (0x00000002&((data)<<1))
#define HDMI_CLKDETSR_clk_in_target(data)                                  (0x00000001&(data))
#define HDMI_CLKDETSR_get_en_tmds_chg_irq(data)                            ((0x00000020&(data))>>5)
#define HDMI_CLKDETSR_get_tmds_chg_irq(data)                               ((0x00000010&(data))>>4)
#define HDMI_CLKDETSR_get_dummy18061f04_3_2(data)                          ((0x0000000C&(data))>>2)
#define HDMI_CLKDETSR_get_clk_in_target_irq_en(data)                       ((0x00000002&(data))>>1)
#define HDMI_CLKDETSR_get_clk_in_target(data)                              (0x00000001&(data))


#define HDMI_GDI_TMDSCLK_SETTING_00                                        0x18037308
#define HDMI_GDI_TMDSCLK_SETTING_00_reg_addr                               "0xb8037308"
#define HDMI_GDI_TMDSCLK_SETTING_00_reg                                    0xb8037308
#define HDMI_GDI_TMDSCLK_SETTING_00_inst_addr                              "0x03C2"
#define HDMI_GDI_TMDSCLK_SETTING_00_inst                                   0x03C2
#define HDMI_GDI_TMDSCLK_SETTING_00_dclk_cnt_start_shift                   (16)
#define HDMI_GDI_TMDSCLK_SETTING_00_dclk_cnt_end_shift                     (0)
#define HDMI_GDI_TMDSCLK_SETTING_00_dclk_cnt_start_mask                    (0x0FFF0000)
#define HDMI_GDI_TMDSCLK_SETTING_00_dclk_cnt_end_mask                      (0x00000FFF)
#define HDMI_GDI_TMDSCLK_SETTING_00_dclk_cnt_start(data)                   (0x0FFF0000&((data)<<16))
#define HDMI_GDI_TMDSCLK_SETTING_00_dclk_cnt_end(data)                     (0x00000FFF&(data))
#define HDMI_GDI_TMDSCLK_SETTING_00_get_dclk_cnt_start(data)               ((0x0FFF0000&(data))>>16)
#define HDMI_GDI_TMDSCLK_SETTING_00_get_dclk_cnt_end(data)                 (0x00000FFF&(data))


#define HDMI_GDI_TMDSCLK_SETTING_01                                        0x1803730c
#define HDMI_GDI_TMDSCLK_SETTING_01_reg_addr                               "0xb803730c"
#define HDMI_GDI_TMDSCLK_SETTING_01_reg                                    0xb803730c
#define HDMI_GDI_TMDSCLK_SETTING_01_inst_addr                              "0x03C3"
#define HDMI_GDI_TMDSCLK_SETTING_01_inst                                   0x03C3
#define HDMI_GDI_TMDSCLK_SETTING_01_target_for_maximum_clk_counter_shift   (16)
#define HDMI_GDI_TMDSCLK_SETTING_01_target_for_minimum_clk_counter_shift   (0)
#define HDMI_GDI_TMDSCLK_SETTING_01_target_for_maximum_clk_counter_mask    (0x0FFF0000)
#define HDMI_GDI_TMDSCLK_SETTING_01_target_for_minimum_clk_counter_mask    (0x00000FFF)
#define HDMI_GDI_TMDSCLK_SETTING_01_target_for_maximum_clk_counter(data)   (0x0FFF0000&((data)<<16))
#define HDMI_GDI_TMDSCLK_SETTING_01_target_for_minimum_clk_counter(data)   (0x00000FFF&(data))
#define HDMI_GDI_TMDSCLK_SETTING_01_get_target_for_maximum_clk_counter(data)  ((0x0FFF0000&(data))>>16)
#define HDMI_GDI_TMDSCLK_SETTING_01_get_target_for_minimum_clk_counter(data)  (0x00000FFF&(data))


#define HDMI_GDI_TMDSCLK_SETTING_02                                        0x18037310
#define HDMI_GDI_TMDSCLK_SETTING_02_reg_addr                               "0xb8037310"
#define HDMI_GDI_TMDSCLK_SETTING_02_reg                                    0xb8037310
#define HDMI_GDI_TMDSCLK_SETTING_02_inst_addr                              "0x03C4"
#define HDMI_GDI_TMDSCLK_SETTING_02_inst                                   0x03C4
#define HDMI_GDI_TMDSCLK_SETTING_02_clk_counter_err_threshold_shift        (8)
#define HDMI_GDI_TMDSCLK_SETTING_02_clk_counter_debounce_shift             (0)
#define HDMI_GDI_TMDSCLK_SETTING_02_clk_counter_err_threshold_mask         (0x00000F00)
#define HDMI_GDI_TMDSCLK_SETTING_02_clk_counter_debounce_mask              (0x000000FF)
#define HDMI_GDI_TMDSCLK_SETTING_02_clk_counter_err_threshold(data)        (0x00000F00&((data)<<8))
#define HDMI_GDI_TMDSCLK_SETTING_02_clk_counter_debounce(data)             (0x000000FF&(data))
#define HDMI_GDI_TMDSCLK_SETTING_02_get_clk_counter_err_threshold(data)    ((0x00000F00&(data))>>8)
#define HDMI_GDI_TMDSCLK_SETTING_02_get_clk_counter_debounce(data)         (0x000000FF&(data))


// End of smart fit spec
#endif // __HDMIREG__H


