// Seed: 1230066023
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    output wand id_2
);
  wire id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    input  tri0  id_2,
    input  wire  id_3,
    output tri0  id_4
);
  logic id_6;
  initial begin : LABEL_0
    id_1#(
        .id_6({1{1}}),
        .id_2(-1),
        .id_6(1),
        .id_6(-1 | 1)
    ) = id_0;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4
  );
endmodule
