// Seed: 3312758222
module module_0 (
    input  wor  id_0,
    input  tri  id_1,
    input  tri1 id_2,
    output tri1 id_3
);
  wire id_5;
  assign module_1.id_2 = 0;
  assign id_5 = id_2;
endmodule
module module_1 (
    output logic id_0,
    output tri0  id_1,
    input  wire  id_2,
    input  wor   id_3,
    input  uwire id_4
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_1
  );
  if (1) always @(posedge -1 * id_3 or negedge id_4) id_0 = 1;
  else begin : LABEL_0
    assign id_0 = id_2 + -1 & id_3;
  end
endmodule
