xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/Vivado/2016.4/data/ip/xpm/xpm_VCOMP.vhd,
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_1_3,../../../ipstatic/simulation/fifo_generator_vlog_beh.v,
fifo_generator_v13_1_rfs.vhd,vhdl,fifo_generator_v13_1_3,../../../ipstatic/hdl/fifo_generator_v13_1_rfs.vhd,
fifo_generator_v13_1_rfs.v,verilog,fifo_generator_v13_1_3,../../../ipstatic/hdl/fifo_generator_v13_1_rfs.v,
axi_chip2chip_v4_2_rfs.v,verilog,axi_chip2chip_v4_2_11,../../../ipstatic/hdl/axi_chip2chip_v4_2_rfs.v,
axi_chip2chip_0.v,verilog,xil_defaultlib,../../../../zynq_c2c.srcs/sources_1/ip/axi_chip2chip_0/sim/axi_chip2chip_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
