\hypertarget{union__hw__dma__tcdn__soff}{}\section{\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+soff Union Reference}
\label{union__hw__dma__tcdn__soff}\index{\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+soff@{\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+soff}}


H\+W\+\_\+\+D\+M\+A\+\_\+\+T\+C\+Dn\+\_\+\+S\+O\+FF -\/ T\+CD Signed Source Address Offset (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+dma.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__dma__tcdn__soff_1_1__hw__dma__tcdn__soff__bitfields}{\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+soff\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t {\bfseries U}\hypertarget{union__hw__dma__tcdn__soff_aef5d4ff0fcddb26a8e9d2d2101311d14}{}\label{union__hw__dma__tcdn__soff_aef5d4ff0fcddb26a8e9d2d2101311d14}

\item 
struct \hyperlink{struct__hw__dma__tcdn__soff_1_1__hw__dma__tcdn__soff__bitfields}{\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+soff\+::\+\_\+hw\+\_\+dma\+\_\+tcdn\+\_\+soff\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__dma__tcdn__soff_a1c509551f3eca9a582ef8af4c6122e4d}{}\label{union__hw__dma__tcdn__soff_a1c509551f3eca9a582ef8af4c6122e4d}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+D\+M\+A\+\_\+\+T\+C\+Dn\+\_\+\+S\+O\+FF -\/ T\+CD Signed Source Address Offset (RW) 

Reset value\+: 0x0000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dma.\+h\end{DoxyCompactItemize}
