#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fc3adc164a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fc3adc16610 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x7fc3adc16780 .param/str "INSTRUCTION" 0 3 20, "XXX";
P_0x7fc3adc167c0 .param/str "RAM_INIT_FILE" 0 3 21, "\000";
P_0x7fc3adc16800 .param/str "TEST_ID" 0 3 19, "XXX_X";
P_0x7fc3adc16840 .param/l "TIMEOUT_CYCLES" 0 3 18, +C4<00000000000000000010011100010000>;
v0x7fc3adc39470_0 .net *"_ivl_11", 7 0, L_0x7fc3adc3a2a0;  1 drivers
v0x7fc3adc39510_0 .net *"_ivl_16", 7 0, L_0x7fc3adc3a4f0;  1 drivers
v0x7fc3adc395b0_0 .net *"_ivl_3", 7 0, L_0x7fc3adc3a140;  1 drivers
v0x7fc3adc39640_0 .net *"_ivl_7", 7 0, L_0x7fc3adc3a1e0;  1 drivers
v0x7fc3adc396f0_0 .net "active", 0 0, v0x7fc3adc2e0d0_0;  1 drivers
v0x7fc3adc39800_0 .net "address", 31 0, L_0x7fc3adf54930;  1 drivers
v0x7fc3adc39890_0 .net "byteenable", 3 0, v0x7fc3adc2d4c0_0;  1 drivers
v0x7fc3adc39920_0 .var "clk", 0 0;
v0x7fc3adc39ab0_0 .var/i "counter", 31 0;
v0x7fc3adc39b40_0 .net "read", 0 0, v0x7fc3adc2bc50_0;  1 drivers
v0x7fc3adc39bd0_0 .net "readdata", 31 0, v0x7fc3adc38c50_0;  1 drivers
v0x7fc3adc39c70_0 .net "readdata_to_CPU", 31 0, L_0x7fc3adc3a340;  1 drivers
v0x7fc3adc39d20_0 .net "register_v0", 31 0, L_0x7fc3adf7cf20;  1 drivers
v0x7fc3adc39dc0_0 .var "reset", 0 0;
v0x7fc3adc39e50_0 .net "waitrequest", 0 0, v0x7fc3adc39030_0;  1 drivers
v0x7fc3adc39f20_0 .net "write", 0 0, v0x7fc3adc2bce0_0;  1 drivers
v0x7fc3adc39fb0_0 .net "writedata", 31 0, v0x7fc3adc2db70_0;  1 drivers
E_0x7fc3adc0b510 .event negedge, v0x7fc3adc2a520_0;
L_0x7fc3adc3a140 .part v0x7fc3adc38c50_0, 24, 8;
L_0x7fc3adc3a1e0 .part v0x7fc3adc38c50_0, 16, 8;
L_0x7fc3adc3a2a0 .part v0x7fc3adc38c50_0, 8, 8;
L_0x7fc3adc3a340 .concat8 [ 8 8 8 8], L_0x7fc3adc3a140, L_0x7fc3adc3a1e0, L_0x7fc3adc3a2a0, L_0x7fc3adc3a4f0;
L_0x7fc3adc3a4f0 .part v0x7fc3adc38c50_0, 0, 8;
S_0x7fc3adc16880 .scope module, "datapath" "mips_cpu_bus" 3 116, 4 2 0, S_0x7fc3adc16610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
L_0x7fc3adf867b0 .functor OR 1, L_0x7fc3adff2b60, L_0x7fc3adff3b90, C4<0>, C4<0>;
L_0x7fc3adfc4200 .functor AND 1, v0x7fc3adc2bfd0_0, L_0x7fc3adf8a120, C4<1>, C4<1>;
L_0x7fc3adf4f150 .functor OR 1, v0x7fc3adc2bbc0_0, L_0x7fc3adfc4200, C4<0>, C4<0>;
v0x7fc3adc31360_0 .net "ALUAmux2to1", 31 0, L_0x7fc3adfda750;  1 drivers
v0x7fc3adc31410_0 .net "ALUB", 31 0, v0x7fc3adc28b40_0;  1 drivers
v0x7fc3adc314e0_0 .var "ALUOut", 31 0;
v0x7fc3adc31590_0 .net "ALUSrcA", 0 0, v0x7fc3adc2b840_0;  1 drivers
v0x7fc3adc31640_0 .net "ALUSrcB", 1 0, v0x7fc3adc2b8d0_0;  1 drivers
v0x7fc3adc31750_0 .net "ALU_MULTorDIV_result", 63 0, v0x7fc3adc26970_0;  1 drivers
v0x7fc3adc31820_0 .net "ALU_result", 31 0, v0x7fc3adc26a10_0;  1 drivers
v0x7fc3adc318f0_0 .net "ALUctl", 3 0, v0x7fc3adc2b970_0;  1 drivers
v0x7fc3adc319c0_0 .net "Decodemux2to1", 31 0, L_0x7fc3adf89530;  1 drivers
v0x7fc3adc31ad0_0 .net "HI", 31 0, v0x7fc3adc294e0_0;  1 drivers
v0x7fc3adc31b60_0 .net "HI_LO_ALUOut", 1 0, L_0x7fc3adfe96a0;  1 drivers
v0x7fc3adc31bf0_0 .net "HI_LO_ALUOut_to_Reg_mux", 31 0, L_0x7fc3adf715e0;  1 drivers
v0x7fc3adc31c80_0 .net "IRWrite", 0 0, v0x7fc3adc2ba40_0;  1 drivers
v0x7fc3adc31d50_0 .net "IorD", 0 0, v0x7fc3adc2baf0_0;  1 drivers
v0x7fc3adc31e20_0 .net "JUMP", 0 0, v0x7fc3adc2bbc0_0;  1 drivers
v0x7fc3adc31eb0_0 .net "LO", 31 0, v0x7fc3adc29640_0;  1 drivers
v0x7fc3adc31f40_0 .net "MemtoReg", 0 0, v0x7fc3adc2bd80_0;  1 drivers
v0x7fc3adc320d0_0 .net "PC", 31 0, v0x7fc3adc2e340_0;  1 drivers
v0x7fc3adc32160_0 .net "PCSource", 1 0, v0x7fc3adc2be90_0;  1 drivers
v0x7fc3adc321f0_0 .net "PCWrite", 0 0, v0x7fc3adc2bf30_0;  1 drivers
v0x7fc3adc32280_0 .net "PCWriteCond", 0 0, v0x7fc3adc2bfd0_0;  1 drivers
v0x7fc3adc32310_0 .net "PC_RETURN_ADDR_ALOUT_MUX", 31 0, L_0x7fc3adfdbeb0;  1 drivers
v0x7fc3adc323a0_0 .net "RegDst", 0 0, v0x7fc3adc2c110_0;  1 drivers
v0x7fc3adc32430_0 .net "RegWrite", 0 0, v0x7fc3adc2c1b0_0;  1 drivers
v0x7fc3adc32500_0 .net "RegWritemux2to1", 31 0, L_0x7fc3adfa5a10;  1 drivers
v0x7fc3adc32590_0 .net "Regmux2to1", 4 0, L_0x7fc3adff3f40;  1 drivers
v0x7fc3adc32640_0 .net "ReturnToReg", 0 0, v0x7fc3adc2c070_0;  1 drivers
v0x7fc3adc326f0_0 .net *"_ivl_0", 31 0, L_0x7fc3adc3a600;  1 drivers
v0x7fc3adc32780_0 .net *"_ivl_100", 31 0, L_0x7fc3adfb9230;  1 drivers
L_0x7fc3ade73560 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc32820_0 .net *"_ivl_103", 30 0, L_0x7fc3ade73560;  1 drivers
L_0x7fc3ade735a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc328d0_0 .net/2u *"_ivl_104", 31 0, L_0x7fc3ade735a8;  1 drivers
v0x7fc3adc32980_0 .net *"_ivl_106", 0 0, L_0x7fc3adfdd110;  1 drivers
L_0x7fc3ade73098 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc32a20_0 .net *"_ivl_11", 30 0, L_0x7fc3ade73098;  1 drivers
L_0x7fc3ade730e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc31ff0_0 .net/2u *"_ivl_12", 31 0, L_0x7fc3ade730e0;  1 drivers
v0x7fc3adc32cb0_0 .net *"_ivl_120", 31 0, L_0x7fc3adfe7a70;  1 drivers
L_0x7fc3ade73d40 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc32d40_0 .net *"_ivl_123", 30 0, L_0x7fc3ade73d40;  1 drivers
L_0x7fc3ade73d88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc32de0_0 .net/2u *"_ivl_124", 31 0, L_0x7fc3ade73d88;  1 drivers
v0x7fc3adc32e90_0 .net *"_ivl_126", 0 0, L_0x7fc3adf56b50;  1 drivers
L_0x7fc3ade73dd0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc32f30_0 .net/2u *"_ivl_128", 31 0, L_0x7fc3ade73dd0;  1 drivers
v0x7fc3adc32fe0_0 .net *"_ivl_130", 31 0, L_0x7fc3adf20830;  1 drivers
v0x7fc3adc33090_0 .net *"_ivl_14", 0 0, L_0x7fc3adff3b90;  1 drivers
v0x7fc3adc33130_0 .net *"_ivl_17", 0 0, L_0x7fc3adf867b0;  1 drivers
L_0x7fc3ade73128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc331d0_0 .net/2u *"_ivl_18", 0 0, L_0x7fc3ade73128;  1 drivers
v0x7fc3adc33280_0 .net *"_ivl_26", 0 0, L_0x7fc3adfc4200;  1 drivers
L_0x7fc3ade73008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc33330_0 .net *"_ivl_3", 30 0, L_0x7fc3ade73008;  1 drivers
L_0x7fc3ade73170 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc333e0_0 .net/2u *"_ivl_32", 2 0, L_0x7fc3ade73170;  1 drivers
v0x7fc3adc33490_0 .net *"_ivl_34", 0 0, L_0x7fc3adfc8cc0;  1 drivers
L_0x7fc3ade73050 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc33530_0 .net/2u *"_ivl_4", 31 0, L_0x7fc3ade73050;  1 drivers
v0x7fc3adc335e0_0 .net *"_ivl_46", 31 0, L_0x7fc3adff4360;  1 drivers
L_0x7fc3ade73290 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc33690_0 .net *"_ivl_49", 30 0, L_0x7fc3ade73290;  1 drivers
L_0x7fc3ade732d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc33740_0 .net/2u *"_ivl_50", 31 0, L_0x7fc3ade732d8;  1 drivers
v0x7fc3adc337f0_0 .net *"_ivl_52", 0 0, L_0x7fc3adff20a0;  1 drivers
v0x7fc3adc33890_0 .net *"_ivl_55", 4 0, L_0x7fc3adff2770;  1 drivers
v0x7fc3adc33940_0 .net *"_ivl_57", 4 0, L_0x7fc3adff2f10;  1 drivers
v0x7fc3adc339f0_0 .net *"_ivl_6", 0 0, L_0x7fc3adff2b60;  1 drivers
v0x7fc3adc33a90_0 .net *"_ivl_60", 31 0, L_0x7fc3adf25d50;  1 drivers
L_0x7fc3ade73320 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc33b40_0 .net *"_ivl_63", 29 0, L_0x7fc3ade73320;  1 drivers
L_0x7fc3ade73368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc33bf0_0 .net/2u *"_ivl_64", 31 0, L_0x7fc3ade73368;  1 drivers
v0x7fc3adc33ca0_0 .net *"_ivl_66", 0 0, L_0x7fc3adf247f0;  1 drivers
v0x7fc3adc33d40_0 .net *"_ivl_68", 31 0, L_0x7fc3adf27730;  1 drivers
L_0x7fc3ade733b0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc33df0_0 .net *"_ivl_71", 29 0, L_0x7fc3ade733b0;  1 drivers
L_0x7fc3ade733f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc33ea0_0 .net/2u *"_ivl_72", 31 0, L_0x7fc3ade733f8;  1 drivers
v0x7fc3adc33f50_0 .net *"_ivl_74", 0 0, L_0x7fc3adf0e8c0;  1 drivers
v0x7fc3adc33ff0_0 .net *"_ivl_76", 31 0, L_0x7fc3adf82b50;  1 drivers
L_0x7fc3ade73440 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc340a0_0 .net *"_ivl_79", 29 0, L_0x7fc3ade73440;  1 drivers
v0x7fc3adc32ad0_0 .net *"_ivl_8", 31 0, L_0x7fc3adff3720;  1 drivers
L_0x7fc3ade73488 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc32b80_0 .net/2u *"_ivl_80", 31 0, L_0x7fc3ade73488;  1 drivers
v0x7fc3adc34130_0 .net *"_ivl_82", 0 0, L_0x7fc3adf18d90;  1 drivers
v0x7fc3adc341c0_0 .net *"_ivl_84", 31 0, L_0x7fc3adf70af0;  1 drivers
v0x7fc3adc34250_0 .net *"_ivl_86", 31 0, L_0x7fc3adf05c40;  1 drivers
v0x7fc3adc342e0_0 .net *"_ivl_90", 31 0, L_0x7fc3adfa5e90;  1 drivers
L_0x7fc3ade734d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc34370_0 .net *"_ivl_93", 30 0, L_0x7fc3ade734d0;  1 drivers
L_0x7fc3ade73518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc34410_0 .net/2u *"_ivl_94", 31 0, L_0x7fc3ade73518;  1 drivers
v0x7fc3adc344c0_0 .net *"_ivl_96", 0 0, L_0x7fc3adfa5c00;  1 drivers
v0x7fc3adc34560_0 .net "active", 0 0, v0x7fc3adc2e0d0_0;  alias, 1 drivers
v0x7fc3adc34610_0 .net "address", 31 0, L_0x7fc3adf54930;  alias, 1 drivers
v0x7fc3adc346c0_0 .net "branch_equal", 0 0, v0x7fc3adc2c250_0;  1 drivers
v0x7fc3adc34790_0 .net "byteenable", 3 0, v0x7fc3adc2d4c0_0;  alias, 1 drivers
v0x7fc3adc34820_0 .net "clk", 0 0, v0x7fc3adc39920_0;  1 drivers
v0x7fc3adc348b0_0 .net "fixed_shift", 0 0, v0x7fc3adc2c300_0;  1 drivers
v0x7fc3adc34980_0 .net "full_instr", 31 0, L_0x7fc3adf87ed0;  1 drivers
v0x7fc3adc34a20_0 .net "instr10_6", 4 0, L_0x7fc3adfde0e0;  1 drivers
v0x7fc3adc34ac0_0 .net "instr15_0", 15 0, v0x7fc3adc2ae30_0;  1 drivers
v0x7fc3adc34b90_0 .net "instr15_11", 4 0, L_0x7fc3adff0380;  1 drivers
v0x7fc3adc34c40_0 .net "instr20_16", 4 0, v0x7fc3adc2af00_0;  1 drivers
v0x7fc3adc34ce0_0 .net "instr25_21", 4 0, v0x7fc3adc2af90_0;  1 drivers
v0x7fc3adc34d90_0 .net "instr31_26", 5 0, v0x7fc3adc2b060_0;  1 drivers
v0x7fc3adc34e40_0 .net "pc_in", 31 0, v0x7fc3adc2ef20_0;  1 drivers
v0x7fc3adc34f10_0 .net "read", 0 0, v0x7fc3adc2bc50_0;  alias, 1 drivers
v0x7fc3adc34fa0_0 .net "readR1", 4 0, L_0x7fc3adfdd6b0;  1 drivers
v0x7fc3adc35050_0 .net "readR2", 4 0, L_0x7fc3adfc3f60;  1 drivers
v0x7fc3adc35100_0 .net "readdata", 31 0, v0x7fc3adc38c50_0;  alias, 1 drivers
v0x7fc3adc351b0_0 .net "readdata1", 31 0, L_0x7fc3adf7cbe0;  1 drivers
v0x7fc3adc35260_0 .net "readdata2", 31 0, L_0x7fc3adf240d0;  1 drivers
v0x7fc3adc35330_0 .net "readdata_to_CPU", 31 0, v0x7fc3adc2d810_0;  1 drivers
v0x7fc3adc35410_0 .var "regA", 31 0;
v0x7fc3adc354a0_0 .var "regB", 31 0;
v0x7fc3adc35550_0 .net "register_v0", 31 0, L_0x7fc3adf7cf20;  alias, 1 drivers
v0x7fc3adc35600_0 .net "reset", 0 0, v0x7fc3adc39dc0_0;  1 drivers
v0x7fc3adc35690_0 .net "stall", 0 0, L_0x7fc3adff4760;  1 drivers
v0x7fc3adc35720_0 .net "state", 2 0, v0x7fc3adc312a0_0;  1 drivers
v0x7fc3adc357b0_0 .net "unsign", 0 0, v0x7fc3adc2c6d0_0;  1 drivers
v0x7fc3adc35880_0 .net "waitrequest", 0 0, v0x7fc3adc39030_0;  alias, 1 drivers
v0x7fc3adc35910_0 .net "write", 0 0, v0x7fc3adc2bce0_0;  alias, 1 drivers
v0x7fc3adc359a0_0 .net "writedata", 31 0, v0x7fc3adc2db70_0;  alias, 1 drivers
v0x7fc3adc35a50_0 .net "zero", 0 0, L_0x7fc3adf8a120;  1 drivers
E_0x7fc3adc0b630/0 .event edge, v0x7fc3adc27fe0_0, v0x7fc3adc274f0_0, v0x7fc3adc26970_0, v0x7fc3adc2eb20_0;
E_0x7fc3adc0b630/1 .event edge, v0x7fc3adc2a920_0, v0x7fc3adc2b110_0, v0x7fc3adc2db70_0, v0x7fc3adc2bce0_0;
E_0x7fc3adc0b630/2 .event edge, v0x7fc3adc2d410_0, v0x7fc3adc2d4c0_0, v0x7fc3adc2baf0_0, v0x7fc3adc30cb0_0;
E_0x7fc3adc0b630/3 .event edge, v0x7fc3adc30c00_0, v0x7fc3adc29580_0, v0x7fc3adc2c1b0_0;
E_0x7fc3adc0b630 .event/or E_0x7fc3adc0b630/0, E_0x7fc3adc0b630/1, E_0x7fc3adc0b630/2, E_0x7fc3adc0b630/3;
L_0x7fc3adc3a600 .concat [ 1 31 0 0], v0x7fc3adc2bc50_0, L_0x7fc3ade73008;
L_0x7fc3adff2b60 .cmp/eq 32, L_0x7fc3adc3a600, L_0x7fc3ade73050;
L_0x7fc3adff3720 .concat [ 1 31 0 0], v0x7fc3adc2bce0_0, L_0x7fc3ade73098;
L_0x7fc3adff3b90 .cmp/eq 32, L_0x7fc3adff3720, L_0x7fc3ade730e0;
L_0x7fc3adff4760 .functor MUXZ 1, L_0x7fc3ade73128, v0x7fc3adc39030_0, L_0x7fc3adf867b0, C4<>;
L_0x7fc3adff0380 .part v0x7fc3adc2d810_0, 11, 5;
L_0x7fc3adfde0e0 .part v0x7fc3adc2d810_0, 6, 5;
L_0x7fc3adf87ed0 .concat [ 16 5 5 6], v0x7fc3adc2ae30_0, v0x7fc3adc2af00_0, v0x7fc3adc2af90_0, v0x7fc3adc2b060_0;
L_0x7fc3adfc8cc0 .cmp/eq 3, v0x7fc3adc312a0_0, L_0x7fc3ade73170;
L_0x7fc3adf89530 .functor MUXZ 32, L_0x7fc3adf87ed0, v0x7fc3adc2d810_0, L_0x7fc3adfc8cc0, C4<>;
L_0x7fc3adfa81e0 .part L_0x7fc3adf89530, 26, 6;
L_0x7fc3adfc3670 .part L_0x7fc3adf89530, 0, 6;
L_0x7fc3adf65e90 .part L_0x7fc3adf89530, 16, 5;
L_0x7fc3adff1b50 .part L_0x7fc3adf89530, 26, 6;
L_0x7fc3adff4360 .concat [ 1 31 0 0], v0x7fc3adc2c110_0, L_0x7fc3ade73290;
L_0x7fc3adff20a0 .cmp/eq 32, L_0x7fc3adff4360, L_0x7fc3ade732d8;
L_0x7fc3adff2770 .part L_0x7fc3adf89530, 16, 5;
L_0x7fc3adff2f10 .part L_0x7fc3adf89530, 11, 5;
L_0x7fc3adff3f40 .functor MUXZ 5, L_0x7fc3adff2f10, L_0x7fc3adff2770, L_0x7fc3adff20a0, C4<>;
L_0x7fc3adf25d50 .concat [ 2 30 0 0], L_0x7fc3adfe96a0, L_0x7fc3ade73320;
L_0x7fc3adf247f0 .cmp/eq 32, L_0x7fc3adf25d50, L_0x7fc3ade73368;
L_0x7fc3adf27730 .concat [ 2 30 0 0], L_0x7fc3adfe96a0, L_0x7fc3ade733b0;
L_0x7fc3adf0e8c0 .cmp/eq 32, L_0x7fc3adf27730, L_0x7fc3ade733f8;
L_0x7fc3adf82b50 .concat [ 2 30 0 0], L_0x7fc3adfe96a0, L_0x7fc3ade73440;
L_0x7fc3adf18d90 .cmp/eq 32, L_0x7fc3adf82b50, L_0x7fc3ade73488;
L_0x7fc3adf70af0 .functor MUXZ 32, L_0x7fc3adf715e0, v0x7fc3adc29640_0, L_0x7fc3adf18d90, C4<>;
L_0x7fc3adf05c40 .functor MUXZ 32, L_0x7fc3adf70af0, v0x7fc3adc294e0_0, L_0x7fc3adf0e8c0, C4<>;
L_0x7fc3adf715e0 .functor MUXZ 32, L_0x7fc3adf05c40, v0x7fc3adc314e0_0, L_0x7fc3adf247f0, C4<>;
L_0x7fc3adfa5e90 .concat [ 1 31 0 0], v0x7fc3adc2bd80_0, L_0x7fc3ade734d0;
L_0x7fc3adfa5c00 .cmp/eq 32, L_0x7fc3adfa5e90, L_0x7fc3ade73518;
L_0x7fc3adfa5a10 .functor MUXZ 32, v0x7fc3adc2d810_0, L_0x7fc3adfdbeb0, L_0x7fc3adfa5c00, C4<>;
L_0x7fc3adfb9230 .concat [ 1 31 0 0], v0x7fc3adc2b840_0, L_0x7fc3ade73560;
L_0x7fc3adfdd110 .cmp/eq 32, L_0x7fc3adfb9230, L_0x7fc3ade735a8;
L_0x7fc3adfda750 .functor MUXZ 32, v0x7fc3adc35410_0, v0x7fc3adc2e340_0, L_0x7fc3adfdd110, C4<>;
L_0x7fc3adfda480 .part L_0x7fc3adf89530, 26, 6;
L_0x7fc3adfdd6b0 .part L_0x7fc3adf89530, 21, 5;
L_0x7fc3adfc3f60 .part L_0x7fc3adf89530, 16, 5;
L_0x7fc3adfe9740 .part L_0x7fc3adf89530, 26, 6;
L_0x7fc3adfe79d0 .part L_0x7fc3adf89530, 0, 6;
L_0x7fc3adfe7a70 .concat [ 1 31 0 0], v0x7fc3adc2c070_0, L_0x7fc3ade73d40;
L_0x7fc3adf56b50 .cmp/eq 32, L_0x7fc3adfe7a70, L_0x7fc3ade73d88;
L_0x7fc3adf20830 .arith/sum 32, v0x7fc3adc2e340_0, L_0x7fc3ade73dd0;
L_0x7fc3adfdbeb0 .functor MUXZ 32, L_0x7fc3adf715e0, L_0x7fc3adf20830, L_0x7fc3adf56b50, C4<>;
L_0x7fc3adfe4030 .part L_0x7fc3adf89530, 21, 5;
L_0x7fc3adfe40d0 .part L_0x7fc3adf89530, 16, 5;
L_0x7fc3adfe5d00 .part L_0x7fc3adf89530, 0, 16;
S_0x7fc3adc16b00 .scope module, "ALU" "alu" 4 161, 5 1 0, S_0x7fc3adc16880;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "unsign";
    .port_info 4 /INPUT 1 "fixed_shift";
    .port_info 5 /INPUT 1 "branch_equal";
    .port_info 6 /INPUT 5 "instr10_6";
    .port_info 7 /OUTPUT 32 "ALU_result";
    .port_info 8 /OUTPUT 64 "ALU_MULTorDIV_result";
    .port_info 9 /OUTPUT 1 "zero";
enum0x7fc3adf6bd40 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL_ZERO" 4'b0011,
   "SET_ON_GREATER_THAN_ZERO" 4'b0100,
   "SET_LESS_OR_EQUAL_ZERO" 4'b0101,
   "SET_ON_LESS_THAN_ZERO" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101,
   "SET_ON_LESS_THAN" 4'b1110
 ;
v0x7fc3adc16dd0_0 .net "ALUOperation", 3 0, v0x7fc3adc2b970_0;  alias, 1 drivers
v0x7fc3adc26970_0 .var "ALU_MULTorDIV_result", 63 0;
v0x7fc3adc26a10_0 .var "ALU_result", 31 0;
v0x7fc3adc26ac0_0 .var "ALU_temp_MULTorDIV_result", 65 0;
v0x7fc3adc26b70_0 .var "ALU_temp_result", 32 0;
v0x7fc3adc26c60_0 .net "A_unsign", 32 0, L_0x7fc3adf56550;  1 drivers
v0x7fc3adc26d10_0 .net "B_unsign", 32 0, L_0x7fc3adf24ee0;  1 drivers
L_0x7fc3ade736c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc26dc0_0 .net/2u *"_ivl_0", 31 0, L_0x7fc3ade736c8;  1 drivers
L_0x7fc3ade73758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc26e70_0 .net/2u *"_ivl_10", 31 0, L_0x7fc3ade73758;  1 drivers
v0x7fc3adc26f80_0 .net *"_ivl_12", 31 0, L_0x7fc3adf56800;  1 drivers
v0x7fc3adc27030_0 .net *"_ivl_14", 31 0, L_0x7fc3adf4f400;  1 drivers
L_0x7fc3ade737a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc270e0_0 .net *"_ivl_19", 0 0, L_0x7fc3ade737a0;  1 drivers
v0x7fc3adc27190_0 .net *"_ivl_2", 31 0, L_0x7fc3adfc43b0;  1 drivers
L_0x7fc3ade737e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc27240_0 .net/2u *"_ivl_20", 31 0, L_0x7fc3ade737e8;  1 drivers
v0x7fc3adc272f0_0 .net *"_ivl_22", 0 0, L_0x7fc3adf26f20;  1 drivers
v0x7fc3adc27390_0 .net *"_ivl_24", 31 0, L_0x7fc3adf0e1d0;  1 drivers
L_0x7fc3ade73830 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc27440_0 .net *"_ivl_27", 30 0, L_0x7fc3ade73830;  1 drivers
L_0x7fc3ade73878 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc275d0_0 .net/2u *"_ivl_28", 31 0, L_0x7fc3ade73878;  1 drivers
v0x7fc3adc27660_0 .net *"_ivl_30", 0 0, L_0x7fc3adf09830;  1 drivers
L_0x7fc3ade738c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc27700_0 .net/2s *"_ivl_32", 1 0, L_0x7fc3ade738c0;  1 drivers
L_0x7fc3ade73908 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc277b0_0 .net/2s *"_ivl_34", 1 0, L_0x7fc3ade73908;  1 drivers
v0x7fc3adc27860_0 .net *"_ivl_36", 1 0, L_0x7fc3adf52490;  1 drivers
v0x7fc3adc27910_0 .net *"_ivl_38", 31 0, L_0x7fc3adf81c80;  1 drivers
v0x7fc3adc279c0_0 .net *"_ivl_4", 31 0, L_0x7fc3adf56fe0;  1 drivers
L_0x7fc3ade73950 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc27a70_0 .net *"_ivl_41", 30 0, L_0x7fc3ade73950;  1 drivers
L_0x7fc3ade73998 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc27b20_0 .net/2u *"_ivl_42", 31 0, L_0x7fc3ade73998;  1 drivers
v0x7fc3adc27bd0_0 .net *"_ivl_44", 0 0, L_0x7fc3adfc27b0;  1 drivers
L_0x7fc3ade739e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc27c70_0 .net/2s *"_ivl_46", 1 0, L_0x7fc3ade739e0;  1 drivers
L_0x7fc3ade73a28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc27d20_0 .net/2s *"_ivl_48", 1 0, L_0x7fc3ade73a28;  1 drivers
v0x7fc3adc27dd0_0 .net *"_ivl_50", 1 0, L_0x7fc3adf27850;  1 drivers
v0x7fc3adc27e80_0 .net *"_ivl_52", 1 0, L_0x7fc3adf8a080;  1 drivers
L_0x7fc3ade73710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc27f30_0 .net *"_ivl_9", 0 0, L_0x7fc3ade73710;  1 drivers
v0x7fc3adc27fe0_0 .net/s "a", 31 0, L_0x7fc3adfda750;  alias, 1 drivers
v0x7fc3adc274f0_0 .net/s "b", 31 0, v0x7fc3adc28b40_0;  alias, 1 drivers
v0x7fc3adc28270_0 .net "branch_equal", 0 0, v0x7fc3adc2c250_0;  alias, 1 drivers
v0x7fc3adc28300_0 .net "fixed_shift", 0 0, v0x7fc3adc2c300_0;  alias, 1 drivers
v0x7fc3adc28390_0 .net "instr10_6", 4 0, L_0x7fc3adfde0e0;  alias, 1 drivers
v0x7fc3adc28430_0 .var "quotient", 31 0;
v0x7fc3adc284e0_0 .var "quotient_unsign", 32 0;
v0x7fc3adc28590_0 .var "remainder", 31 0;
v0x7fc3adc28640_0 .var "remainder_unsign", 32 0;
v0x7fc3adc286f0_0 .net "unsign", 0 0, v0x7fc3adc2c6d0_0;  alias, 1 drivers
v0x7fc3adc28790_0 .net "zero", 0 0, L_0x7fc3adf8a120;  alias, 1 drivers
E_0x7fc3adc0a230/0 .event edge, v0x7fc3adc286f0_0, v0x7fc3adc16dd0_0, v0x7fc3adc26c60_0, v0x7fc3adc26d10_0;
E_0x7fc3adc0a230/1 .event edge, v0x7fc3adc26ac0_0, v0x7fc3adc284e0_0, v0x7fc3adc28640_0, v0x7fc3adc26b70_0;
E_0x7fc3adc0a230/2 .event edge, v0x7fc3adc27fe0_0, v0x7fc3adc274f0_0, v0x7fc3adc28430_0, v0x7fc3adc28590_0;
E_0x7fc3adc0a230/3 .event edge, v0x7fc3adc28300_0, v0x7fc3adc28390_0;
E_0x7fc3adc0a230 .event/or E_0x7fc3adc0a230/0, E_0x7fc3adc0a230/1, E_0x7fc3adc0a230/2, E_0x7fc3adc0a230/3;
L_0x7fc3adfc43b0 .arith/sum 32, L_0x7fc3ade736c8, L_0x7fc3adfda750;
L_0x7fc3adf56fe0 .concat [ 32 0 0 0], L_0x7fc3adfc43b0;
L_0x7fc3adf56550 .concat [ 32 1 0 0], L_0x7fc3adf56fe0, L_0x7fc3ade73710;
L_0x7fc3adf56800 .arith/sum 32, L_0x7fc3ade73758, v0x7fc3adc28b40_0;
L_0x7fc3adf4f400 .concat [ 32 0 0 0], L_0x7fc3adf56800;
L_0x7fc3adf24ee0 .concat [ 32 1 0 0], L_0x7fc3adf4f400, L_0x7fc3ade737a0;
L_0x7fc3adf26f20 .cmp/eq 32, v0x7fc3adc26a10_0, L_0x7fc3ade737e8;
L_0x7fc3adf0e1d0 .concat [ 1 31 0 0], v0x7fc3adc2c250_0, L_0x7fc3ade73830;
L_0x7fc3adf09830 .cmp/eq 32, L_0x7fc3adf0e1d0, L_0x7fc3ade73878;
L_0x7fc3adf52490 .functor MUXZ 2, L_0x7fc3ade73908, L_0x7fc3ade738c0, L_0x7fc3adf09830, C4<>;
L_0x7fc3adf81c80 .concat [ 1 31 0 0], v0x7fc3adc2c250_0, L_0x7fc3ade73950;
L_0x7fc3adfc27b0 .cmp/eq 32, L_0x7fc3adf81c80, L_0x7fc3ade73998;
L_0x7fc3adf27850 .functor MUXZ 2, L_0x7fc3ade73a28, L_0x7fc3ade739e0, L_0x7fc3adfc27b0, C4<>;
L_0x7fc3adf8a080 .functor MUXZ 2, L_0x7fc3adf27850, L_0x7fc3adf52490, L_0x7fc3adf26f20, C4<>;
L_0x7fc3adf8a120 .part L_0x7fc3adf8a080, 0, 1;
S_0x7fc3adc28920 .scope module, "ALUmux4to1" "ALUmux4to1" 4 125, 6 1 0, S_0x7fc3adc16880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 2 "ALUSrcB";
    .port_info 4 /OUTPUT 32 "ALUB";
enum0x7fc3adc15f10 .enum4 (6)
   "LUI" 6'b001111,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110
 ;
v0x7fc3adc28b40_0 .var "ALUB", 31 0;
v0x7fc3adc28c10_0 .net "ALUSrcB", 1 0, v0x7fc3adc2b8d0_0;  alias, 1 drivers
v0x7fc3adc28cb0_0 .net "immediate", 15 0, v0x7fc3adc2ae30_0;  alias, 1 drivers
v0x7fc3adc28d70_0 .net "opcode", 5 0, L_0x7fc3adfda480;  1 drivers
v0x7fc3adc28e20_0 .net "register_b", 31 0, L_0x7fc3adf240d0;  alias, 1 drivers
v0x7fc3adc28f10_0 .var "shift_2", 31 0;
v0x7fc3adc28fc0_0 .var "sign_extended", 31 0;
E_0x7fc3adc26f40/0 .event edge, v0x7fc3adc28d70_0, v0x7fc3adc28cb0_0, v0x7fc3adc28fc0_0, v0x7fc3adc28c10_0;
E_0x7fc3adc26f40/1 .event edge, v0x7fc3adc28e20_0, v0x7fc3adc28f10_0;
E_0x7fc3adc26f40 .event/or E_0x7fc3adc26f40/0, E_0x7fc3adc26f40/1;
S_0x7fc3adc290f0 .scope module, "HI_LO_ControlInst" "HI_LO_Control" 4 187, 7 1 0, S_0x7fc3adc16880;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 6 "func_code";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "regA";
    .port_info 6 /INPUT 64 "ALU_MULTorDIV_result";
    .port_info 7 /OUTPUT 2 "HI_LO_ALUOut";
    .port_info 8 /OUTPUT 32 "HI";
    .port_info 9 /OUTPUT 32 "LO";
enum0x7fc3adf6d570 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7fc3add38b30 .enum4 (6)
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "DIV" 6'b011010,
   "DIVU" 6'b011011
 ;
v0x7fc3adc29420_0 .net "ALU_MULTorDIV_result", 63 0, v0x7fc3adc26970_0;  alias, 1 drivers
v0x7fc3adc294e0_0 .var "HI", 31 0;
v0x7fc3adc29580_0 .net "HI_LO_ALUOut", 1 0, L_0x7fc3adfe96a0;  alias, 1 drivers
v0x7fc3adc29640_0 .var "LO", 31 0;
v0x7fc3adc296f0_0 .net *"_ivl_0", 31 0, L_0x7fc3adf86d20;  1 drivers
v0x7fc3adc297e0_0 .net *"_ivl_10", 31 0, L_0x7fc3adfdd450;  1 drivers
L_0x7fc3ade73b00 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc29890_0 .net *"_ivl_13", 25 0, L_0x7fc3ade73b00;  1 drivers
L_0x7fc3ade73b48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc29940_0 .net/2u *"_ivl_14", 31 0, L_0x7fc3ade73b48;  1 drivers
v0x7fc3adc299f0_0 .net *"_ivl_16", 0 0, L_0x7fc3adf6de30;  1 drivers
L_0x7fc3ade73b90 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc29b00_0 .net/2u *"_ivl_18", 5 0, L_0x7fc3ade73b90;  1 drivers
v0x7fc3adc29ba0_0 .net *"_ivl_20", 0 0, L_0x7fc3adf6ded0;  1 drivers
L_0x7fc3ade73bd8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc29c40_0 .net/2s *"_ivl_22", 2 0, L_0x7fc3ade73bd8;  1 drivers
L_0x7fc3ade73c20 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc29cf0_0 .net/2u *"_ivl_24", 5 0, L_0x7fc3ade73c20;  1 drivers
v0x7fc3adc29da0_0 .net *"_ivl_26", 0 0, L_0x7fc3adfc4750;  1 drivers
L_0x7fc3ade73c68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc29e40_0 .net/2s *"_ivl_28", 2 0, L_0x7fc3ade73c68;  1 drivers
L_0x7fc3ade73a70 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc29ef0_0 .net *"_ivl_3", 25 0, L_0x7fc3ade73a70;  1 drivers
L_0x7fc3ade73cb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc29fa0_0 .net/2s *"_ivl_30", 2 0, L_0x7fc3ade73cb0;  1 drivers
v0x7fc3adc2a130_0 .net *"_ivl_32", 2 0, L_0x7fc3adfc47f0;  1 drivers
v0x7fc3adc2a1c0_0 .net *"_ivl_34", 2 0, L_0x7fc3adfea600;  1 drivers
L_0x7fc3ade73cf8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc2a270_0 .net/2s *"_ivl_36", 2 0, L_0x7fc3ade73cf8;  1 drivers
v0x7fc3adc2a320_0 .net *"_ivl_38", 2 0, L_0x7fc3adfea6a0;  1 drivers
L_0x7fc3ade73ab8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc2a3d0_0 .net/2u *"_ivl_4", 31 0, L_0x7fc3ade73ab8;  1 drivers
v0x7fc3adc2a480_0 .net *"_ivl_6", 0 0, L_0x7fc3adf86dc0;  1 drivers
v0x7fc3adc2a520_0 .net "clk", 0 0, v0x7fc3adc39920_0;  alias, 1 drivers
v0x7fc3adc2a5c0_0 .net "final_code", 5 0, L_0x7fc3adfdd3b0;  1 drivers
v0x7fc3adc2a670_0 .net "func_code", 5 0, L_0x7fc3adfe79d0;  1 drivers
v0x7fc3adc2a720_0 .net "opcode", 5 0, L_0x7fc3adfe9740;  1 drivers
v0x7fc3adc2a7d0_0 .net "regA", 31 0, v0x7fc3adc35410_0;  1 drivers
v0x7fc3adc2a880_0 .net "reset", 0 0, v0x7fc3adc39dc0_0;  alias, 1 drivers
v0x7fc3adc2a920_0 .net "state", 2 0, v0x7fc3adc312a0_0;  alias, 1 drivers
E_0x7fc3adc26f10 .event posedge, v0x7fc3adc2a520_0;
L_0x7fc3adf86d20 .concat [ 6 26 0 0], L_0x7fc3adfe9740, L_0x7fc3ade73a70;
L_0x7fc3adf86dc0 .cmp/eq 32, L_0x7fc3adf86d20, L_0x7fc3ade73ab8;
L_0x7fc3adfdd3b0 .functor MUXZ 6, L_0x7fc3adfe9740, L_0x7fc3adfe79d0, L_0x7fc3adf86dc0, C4<>;
L_0x7fc3adfdd450 .concat [ 6 26 0 0], L_0x7fc3adfe9740, L_0x7fc3ade73b00;
L_0x7fc3adf6de30 .cmp/eq 32, L_0x7fc3adfdd450, L_0x7fc3ade73b48;
L_0x7fc3adf6ded0 .cmp/eq 6, L_0x7fc3adfe79d0, L_0x7fc3ade73b90;
L_0x7fc3adfc4750 .cmp/eq 6, L_0x7fc3adfe79d0, L_0x7fc3ade73c20;
L_0x7fc3adfc47f0 .functor MUXZ 3, L_0x7fc3ade73cb0, L_0x7fc3ade73c68, L_0x7fc3adfc4750, C4<>;
L_0x7fc3adfea600 .functor MUXZ 3, L_0x7fc3adfc47f0, L_0x7fc3ade73bd8, L_0x7fc3adf6ded0, C4<>;
L_0x7fc3adfea6a0 .functor MUXZ 3, L_0x7fc3ade73cf8, L_0x7fc3adfea600, L_0x7fc3adf6de30, C4<>;
L_0x7fc3adfe96a0 .part L_0x7fc3adfea6a0, 0, 2;
S_0x7fc3adc2aac0 .scope module, "IR" "instruction_reg" 4 130, 8 1 0, S_0x7fc3adc16880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x7fc3adc2acf0_0 .net "IRWrite", 0 0, v0x7fc3adc2ba40_0;  alias, 1 drivers
v0x7fc3adc2ad80_0 .net "clk", 0 0, v0x7fc3adc39920_0;  alias, 1 drivers
v0x7fc3adc2ae30_0 .var "instr15_0", 15 0;
v0x7fc3adc2af00_0 .var "instr20_16", 4 0;
v0x7fc3adc2af90_0 .var "instr25_21", 4 0;
v0x7fc3adc2b060_0 .var "instr31_26", 5 0;
v0x7fc3adc2b110_0 .net "memdata", 31 0, v0x7fc3adc2d810_0;  alias, 1 drivers
v0x7fc3adc2b1c0_0 .net "reset", 0 0, v0x7fc3adc39dc0_0;  alias, 1 drivers
S_0x7fc3adc2b300 .scope module, "control" "control_signal_simplified" 4 99, 9 2 0, S_0x7fc3adc16880;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 5 "rt_code";
    .port_info 3 /INPUT 3 "state";
    .port_info 4 /OUTPUT 1 "JUMP";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "ALUSrcA";
    .port_info 8 /OUTPUT 2 "ALUSrcB";
    .port_info 9 /OUTPUT 4 "ALUctl";
    .port_info 10 /OUTPUT 2 "PCSource";
    .port_info 11 /OUTPUT 1 "PCWrite";
    .port_info 12 /OUTPUT 1 "PCWriteCond";
    .port_info 13 /OUTPUT 1 "IorD";
    .port_info 14 /OUTPUT 1 "MemRead";
    .port_info 15 /OUTPUT 1 "MemWrite";
    .port_info 16 /OUTPUT 1 "MemtoReg";
    .port_info 17 /OUTPUT 1 "IRWrite";
    .port_info 18 /OUTPUT 1 "unsign";
    .port_info 19 /OUTPUT 1 "fixed_shift";
    .port_info 20 /OUTPUT 1 "branch_equal";
    .port_info 21 /OUTPUT 1 "PC_RETURN_ADDR";
enum0x7fc3adc0d860 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL_ZERO" 4'b0011,
   "SET_ON_GREATER_THAN_ZERO" 4'b0100,
   "SET_LESS_OR_EQUAL_ZERO" 4'b0101,
   "SET_ON_LESS_THAN_ZERO" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101,
   "SET_ON_LESS_THAN" 4'b1110
 ;
enum0x7fc3adc0ede0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7fc3adc0f650 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "OR" 6'b100101,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "JR" 6'b001000,
   "JALR" 6'b001001
 ;
enum0x7fc3adc11b40 .enum4 (6)
   "ADDIU" 6'b001001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110,
   "LUI" 6'b001111,
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "BEQ" 6'b000100,
   "BNE" 6'b000101,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111
 ;
enum0x7fc3adc14010 .enum4 (5)
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BLTZAL" 5'b10000,
   "BGEZAL" 5'b10001
 ;
v0x7fc3adc2b840_0 .var "ALUSrcA", 0 0;
v0x7fc3adc2b8d0_0 .var "ALUSrcB", 1 0;
v0x7fc3adc2b970_0 .var "ALUctl", 3 0;
v0x7fc3adc2ba40_0 .var "IRWrite", 0 0;
v0x7fc3adc2baf0_0 .var "IorD", 0 0;
v0x7fc3adc2bbc0_0 .var "JUMP", 0 0;
v0x7fc3adc2bc50_0 .var "MemRead", 0 0;
v0x7fc3adc2bce0_0 .var "MemWrite", 0 0;
v0x7fc3adc2bd80_0 .var "MemtoReg", 0 0;
v0x7fc3adc2be90_0 .var "PCSource", 1 0;
v0x7fc3adc2bf30_0 .var "PCWrite", 0 0;
v0x7fc3adc2bfd0_0 .var "PCWriteCond", 0 0;
v0x7fc3adc2c070_0 .var "PC_RETURN_ADDR", 0 0;
v0x7fc3adc2c110_0 .var "RegDst", 0 0;
v0x7fc3adc2c1b0_0 .var "RegWrite", 0 0;
v0x7fc3adc2c250_0 .var "branch_equal", 0 0;
v0x7fc3adc2c300_0 .var "fixed_shift", 0 0;
v0x7fc3adc2c490_0 .net "func_code", 5 0, L_0x7fc3adfc3670;  1 drivers
v0x7fc3adc2c520_0 .net "opcode", 5 0, L_0x7fc3adfa81e0;  1 drivers
v0x7fc3adc2c5b0_0 .net "rt_code", 4 0, L_0x7fc3adf65e90;  1 drivers
v0x7fc3adc2c640_0 .net "state", 2 0, v0x7fc3adc312a0_0;  alias, 1 drivers
v0x7fc3adc2c6d0_0 .var "unsign", 0 0;
E_0x7fc3adc2b780 .event edge, v0x7fc3adc2a920_0, v0x7fc3adc2c520_0, v0x7fc3adc2c490_0, v0x7fc3adc2c5b0_0;
S_0x7fc3adc2c940 .scope module, "data_selection_endian_conversion" "data_selection_endian_conversion" 4 110, 10 1 0, S_0x7fc3adc16880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IorD";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "ALUOut";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 3 "state";
    .port_info 6 /INPUT 6 "opcode";
    .port_info 7 /INPUT 32 "writedata_non_processed";
    .port_info 8 /INPUT 32 "readdata_non_processed";
    .port_info 9 /OUTPUT 32 "writedata_processed";
    .port_info 10 /OUTPUT 32 "readdata_processed";
    .port_info 11 /OUTPUT 4 "byteenable";
    .port_info 12 /OUTPUT 32 "address";
enum0x7fc3adc14af0 .enum4 (6)
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011
 ;
v0x7fc3adc2cd40_0 .net "ALUOut", 31 0, L_0x7fc3adf715e0;  alias, 1 drivers
v0x7fc3adc2ce00_0 .net "IorD", 0 0, v0x7fc3adc2baf0_0;  alias, 1 drivers
v0x7fc3adc2b4e0_0 .net "PC", 31 0, v0x7fc3adc2e340_0;  alias, 1 drivers
v0x7fc3adc2cec0_0 .net *"_ivl_0", 31 0, L_0x7fc3adf14340;  1 drivers
L_0x7fc3ade73248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc2cf60_0 .net/2u *"_ivl_10", 1 0, L_0x7fc3ade73248;  1 drivers
v0x7fc3adc2d050_0 .net *"_ivl_12", 31 0, L_0x7fc3adf0d850;  1 drivers
L_0x7fc3ade731b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc2d100_0 .net *"_ivl_3", 30 0, L_0x7fc3ade731b8;  1 drivers
L_0x7fc3ade73200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc2d1b0_0 .net/2u *"_ivl_4", 31 0, L_0x7fc3ade73200;  1 drivers
v0x7fc3adc2d260_0 .net *"_ivl_6", 0 0, L_0x7fc3adff13d0;  1 drivers
v0x7fc3adc2d370_0 .net *"_ivl_9", 29 0, L_0x7fc3adf17470;  1 drivers
v0x7fc3adc2d410_0 .net "address", 31 0, L_0x7fc3adf54930;  alias, 1 drivers
v0x7fc3adc2d4c0_0 .var "byteenable", 3 0;
v0x7fc3adc2d570_0 .var "byteenable_read", 3 0;
v0x7fc3adc2d620_0 .net "clk", 0 0, v0x7fc3adc39920_0;  alias, 1 drivers
v0x7fc3adc2d6b0_0 .net "opcode", 5 0, L_0x7fc3adff1b50;  1 drivers
v0x7fc3adc2d760_0 .net "readdata_non_processed", 31 0, v0x7fc3adc38c50_0;  alias, 1 drivers
v0x7fc3adc2d810_0 .var "readdata_processed", 31 0;
v0x7fc3adc2d9c0_0 .net "stall", 0 0, L_0x7fc3adff4760;  alias, 1 drivers
v0x7fc3adc2da50_0 .net "state", 2 0, v0x7fc3adc312a0_0;  alias, 1 drivers
v0x7fc3adc2dae0_0 .net "writedata_non_processed", 31 0, v0x7fc3adc354a0_0;  1 drivers
v0x7fc3adc2db70_0 .var "writedata_processed", 31 0;
E_0x7fc3adc2ccb0/0 .event edge, v0x7fc3adc2baf0_0, v0x7fc3adc2a920_0, v0x7fc3adc2d760_0, v0x7fc3adc2d6b0_0;
E_0x7fc3adc2ccb0/1 .event edge, v0x7fc3adc2dae0_0, v0x7fc3adc2cd40_0, v0x7fc3adc2d570_0, v0x7fc3adc2b110_0;
E_0x7fc3adc2ccb0 .event/or E_0x7fc3adc2ccb0/0, E_0x7fc3adc2ccb0/1;
L_0x7fc3adf14340 .concat [ 1 31 0 0], v0x7fc3adc2baf0_0, L_0x7fc3ade731b8;
L_0x7fc3adff13d0 .cmp/eq 32, L_0x7fc3adf14340, L_0x7fc3ade73200;
L_0x7fc3adf17470 .part L_0x7fc3adf715e0, 2, 30;
L_0x7fc3adf0d850 .concat [ 2 30 0 0], L_0x7fc3ade73248, L_0x7fc3adf17470;
L_0x7fc3adf54930 .functor MUXZ 32, L_0x7fc3adf0d850, v0x7fc3adc2e340_0, L_0x7fc3adff13d0, C4<>;
S_0x7fc3adc2dd40 .scope module, "pc1" "pc" 4 89, 11 1 0, S_0x7fc3adc16880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 32 "pc_prev";
    .port_info 5 /INPUT 1 "PCWriteCond";
    .port_info 6 /INPUT 3 "state";
    .port_info 7 /OUTPUT 32 "pc_new";
    .port_info 8 /OUTPUT 1 "active";
enum0x7fc3adc0ccd0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fc3adc2e030_0 .net "PCWriteCond", 0 0, L_0x7fc3adf4f150;  1 drivers
v0x7fc3adc2e0d0_0 .var "active", 0 0;
v0x7fc3adc2e170_0 .var "branch_reg", 31 0;
v0x7fc3adc2e200_0 .net "clk", 0 0, v0x7fc3adc39920_0;  alias, 1 drivers
v0x7fc3adc2e290_0 .var "pc_branch_address_reg", 31 0;
v0x7fc3adc2e340_0 .var "pc_new", 31 0;
v0x7fc3adc2e3e0_0 .net "pc_prev", 31 0, v0x7fc3adc2ef20_0;  alias, 1 drivers
v0x7fc3adc2e480_0 .net "pcctl", 0 0, v0x7fc3adc2bf30_0;  alias, 1 drivers
v0x7fc3adc2e530_0 .net "reset", 0 0, v0x7fc3adc39dc0_0;  alias, 1 drivers
v0x7fc3adc2e640_0 .net "stall", 0 0, L_0x7fc3adff4760;  alias, 1 drivers
v0x7fc3adc2e6d0_0 .net "state", 2 0, v0x7fc3adc312a0_0;  alias, 1 drivers
S_0x7fc3adc2e830 .scope module, "pcmux" "PCmux3to1" 4 197, 12 1 0, S_0x7fc3adc16880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x7fc3adc2eb20_0 .net "ALUOut", 31 0, v0x7fc3adc314e0_0;  1 drivers
v0x7fc3adc2ebe0_0 .net "ALU_result", 31 0, v0x7fc3adc26a10_0;  alias, 1 drivers
v0x7fc3adc2eca0_0 .var "Jump_address", 31 0;
v0x7fc3adc2ed50_0 .net "PCSource", 1 0, v0x7fc3adc2be90_0;  alias, 1 drivers
v0x7fc3adc2ee10_0 .net "PC_in", 31 0, v0x7fc3adc2e340_0;  alias, 1 drivers
v0x7fc3adc2ef20_0 .var "PC_out", 31 0;
v0x7fc3adc2efb0_0 .net "instr15_0", 15 0, L_0x7fc3adfe5d00;  1 drivers
v0x7fc3adc2f040_0 .net "instr20_16", 4 0, L_0x7fc3adfe40d0;  1 drivers
v0x7fc3adc2f0f0_0 .net "instr25_21", 4 0, L_0x7fc3adfe4030;  1 drivers
E_0x7fc3adc2eaa0/0 .event edge, v0x7fc3adc2b4e0_0, v0x7fc3adc2f0f0_0, v0x7fc3adc2f040_0, v0x7fc3adc2efb0_0;
E_0x7fc3adc2eaa0/1 .event edge, v0x7fc3adc2be90_0, v0x7fc3adc26a10_0, v0x7fc3adc2eb20_0, v0x7fc3adc2eca0_0;
E_0x7fc3adc2eaa0 .event/or E_0x7fc3adc2eaa0/0, E_0x7fc3adc2eaa0/1;
S_0x7fc3adc2f2a0 .scope module, "regfile" "registers" 4 139, 13 1 0, S_0x7fc3adc16880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
    .port_info 9 /INPUT 32 "instr";
    .port_info 10 /INPUT 3 "state";
    .port_info 11 /OUTPUT 32 "register_v0";
enum0x7fc3adf6a2b0 .enum4 (6)
   "JAL" 6'b000011
 ;
enum0x7fc3adf6a6b0 .enum4 (6)
   "JALR" 6'b001001
 ;
enum0x7fc3adf6aab0 .enum4 (5)
   "BGEZAL" 5'b10001,
   "BLTZAL" 5'b10000
 ;
enum0x7fc3adf6afa0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
L_0x7fc3adf7cbe0 .functor BUFZ 32, L_0x7fc3adf7ce80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc3adf240d0 .functor BUFZ 32, L_0x7fc3adf24030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc3adc30680_2 .array/port v0x7fc3adc30680, 2;
L_0x7fc3adf7cf20 .functor BUFZ 32, v0x7fc3adc30680_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc3adc2f8b0_0 .net "RegWrite", 0 0, v0x7fc3adc2c1b0_0;  alias, 1 drivers
v0x7fc3adc2f960_0 .net *"_ivl_10", 31 0, L_0x7fc3adf7ce80;  1 drivers
v0x7fc3adc2f9f0_0 .net *"_ivl_12", 6 0, L_0x7fc3adf7cb40;  1 drivers
L_0x7fc3ade73638 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc2fab0_0 .net *"_ivl_15", 1 0, L_0x7fc3ade73638;  1 drivers
v0x7fc3adc2fb60_0 .net *"_ivl_18", 31 0, L_0x7fc3adf24030;  1 drivers
v0x7fc3adc2fc50_0 .net *"_ivl_20", 6 0, L_0x7fc3adf86950;  1 drivers
L_0x7fc3ade73680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc2fd00_0 .net *"_ivl_23", 1 0, L_0x7fc3ade73680;  1 drivers
v0x7fc3adc2fdb0_0 .net *"_ivl_5", 4 0, L_0x7fc3adf7c0e0;  1 drivers
L_0x7fc3ade735f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc2fe60_0 .net *"_ivl_9", 0 0, L_0x7fc3ade735f0;  1 drivers
v0x7fc3adc2ff70_0 .net "clk", 0 0, v0x7fc3adc39920_0;  alias, 1 drivers
v0x7fc3adc30080_0 .net "func_code", 5 0, L_0x7fc3adf6ec10;  1 drivers
v0x7fc3adc30110_0 .net "instr", 31 0, L_0x7fc3adf89530;  alias, 1 drivers
v0x7fc3adc301a0_0 .net "opcode", 5 0, L_0x7fc3adfc3bc0;  1 drivers
v0x7fc3adc30250_0 .net "readR1", 4 0, L_0x7fc3adfdd6b0;  alias, 1 drivers
v0x7fc3adc30300_0 .net "readR2", 4 0, L_0x7fc3adfc3f60;  alias, 1 drivers
v0x7fc3adc303b0_0 .net "readdata1", 31 0, L_0x7fc3adf7cbe0;  alias, 1 drivers
v0x7fc3adc30460_0 .net "readdata2", 31 0, L_0x7fc3adf240d0;  alias, 1 drivers
v0x7fc3adc305f0_0 .net "regimm_rt", 5 0, L_0x7fc3adfc6db0;  1 drivers
v0x7fc3adc30680 .array "register", 0 31, 31 0;
v0x7fc3adc309a0_0 .net "register_v0", 31 0, L_0x7fc3adf7cf20;  alias, 1 drivers
v0x7fc3adc30a50_0 .net "reset", 0 0, v0x7fc3adc39dc0_0;  alias, 1 drivers
v0x7fc3adc30ae0_0 .net "state", 2 0, v0x7fc3adc312a0_0;  alias, 1 drivers
v0x7fc3adc30c00_0 .net "writeR", 4 0, L_0x7fc3adff3f40;  alias, 1 drivers
v0x7fc3adc30cb0_0 .net "writedata", 31 0, L_0x7fc3adfa5a10;  alias, 1 drivers
L_0x7fc3adfc3bc0 .part L_0x7fc3adf89530, 26, 6;
L_0x7fc3adf6ec10 .part L_0x7fc3adf89530, 0, 6;
L_0x7fc3adf7c0e0 .part L_0x7fc3adf89530, 16, 5;
L_0x7fc3adfc6db0 .concat [ 5 1 0 0], L_0x7fc3adf7c0e0, L_0x7fc3ade735f0;
L_0x7fc3adf7ce80 .array/port v0x7fc3adc30680, L_0x7fc3adf7cb40;
L_0x7fc3adf7cb40 .concat [ 5 2 0 0], L_0x7fc3adfdd6b0, L_0x7fc3ade73638;
L_0x7fc3adf24030 .array/port v0x7fc3adc30680, L_0x7fc3adf86950;
L_0x7fc3adf86950 .concat [ 5 2 0 0], L_0x7fc3adfc3f60, L_0x7fc3ade73680;
S_0x7fc3adc2f660 .scope begin, "$unm_blk_147" "$unm_blk_147" 13 50, 13 50 0, S_0x7fc3adc2f2a0;
 .timescale 0 0;
v0x7fc3adc2f820_0 .var/i "i", 31 0;
S_0x7fc3adc30e80 .scope module, "stm" "CPU_statemachine" 4 84, 14 1 0, S_0x7fc3adc16880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x7fc3adc0c140 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fc3adc31040_0 .net "clk", 0 0, v0x7fc3adc39920_0;  alias, 1 drivers
v0x7fc3adc310d0_0 .net "reset", 0 0, v0x7fc3adc39dc0_0;  alias, 1 drivers
v0x7fc3adc311f0_0 .net "stall", 0 0, L_0x7fc3adff4760;  alias, 1 drivers
v0x7fc3adc312a0_0 .var "state", 2 0;
S_0x7fc3adc35bf0 .scope module, "ram" "ram_tiny_CPU" 3 128, 15 1 0, S_0x7fc3adc16610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 1 "waitrequest";
    .port_info 7 /OUTPUT 32 "readdata";
P_0x7fc3adc35dc0 .param/str "RAM_DATA_FILE" 0 15 12, "./DATA_MEMORY_FILE.txt";
P_0x7fc3adc35e00 .param/str "RAM_INIT_FILE" 0 15 13, "./INITIALISED_FILE.txt";
L_0x7fc3ade73e18 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc36280_0 .net/2u *"_ivl_0", 31 0, L_0x7fc3ade73e18;  1 drivers
v0x7fc3adc36340_0 .net *"_ivl_10", 31 0, L_0x7fc3adfe23f0;  1 drivers
v0x7fc3adc363f0_0 .net *"_ivl_101", 0 0, L_0x7fc3adfc5d00;  1 drivers
v0x7fc3adc364b0_0 .net *"_ivl_103", 7 0, L_0x7fc3adfc5da0;  1 drivers
v0x7fc3adc36560_0 .net *"_ivl_105", 7 0, L_0x7fc3adfa7a40;  1 drivers
v0x7fc3adc36650_0 .net *"_ivl_109", 0 0, L_0x7fc3adfcee00;  1 drivers
v0x7fc3adc36700_0 .net *"_ivl_111", 7 0, L_0x7fc3adf52290;  1 drivers
v0x7fc3adc367b0_0 .net *"_ivl_113", 7 0, L_0x7fc3adfd83e0;  1 drivers
v0x7fc3adc36860_0 .net *"_ivl_117", 0 0, L_0x7fc3adf52330;  1 drivers
v0x7fc3adc36970_0 .net *"_ivl_119", 7 0, L_0x7fc3adf523d0;  1 drivers
L_0x7fc3ade73ef0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc36a20_0 .net/2u *"_ivl_12", 31 0, L_0x7fc3ade73ef0;  1 drivers
v0x7fc3adc36ad0_0 .net *"_ivl_121", 7 0, L_0x7fc3adf126e0;  1 drivers
v0x7fc3adc36b80_0 .net *"_ivl_14", 31 0, L_0x7fc3adfe1140;  1 drivers
L_0x7fc3ade73f38 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc36c30_0 .net/2u *"_ivl_18", 31 0, L_0x7fc3ade73f38;  1 drivers
v0x7fc3adc36ce0_0 .net *"_ivl_2", 0 0, L_0x7fc3adfe5da0;  1 drivers
v0x7fc3adc36d80_0 .net *"_ivl_20", 0 0, L_0x7fc3adfed400;  1 drivers
v0x7fc3adc36e20_0 .net *"_ivl_22", 31 0, L_0x7fc3adfed4a0;  1 drivers
v0x7fc3adc36fb0_0 .net *"_ivl_24", 31 0, L_0x7fc3adfeb570;  1 drivers
v0x7fc3adc37040_0 .net *"_ivl_29", 0 0, L_0x7fc3adf733e0;  1 drivers
v0x7fc3adc370f0_0 .net *"_ivl_30", 31 0, L_0x7fc3adf73480;  1 drivers
L_0x7fc3ade73f80 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc371a0_0 .net *"_ivl_33", 30 0, L_0x7fc3ade73f80;  1 drivers
L_0x7fc3ade73fc8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc37250_0 .net/2u *"_ivl_34", 31 0, L_0x7fc3ade73fc8;  1 drivers
v0x7fc3adc37300_0 .net *"_ivl_36", 0 0, L_0x7fc3adfbf100;  1 drivers
v0x7fc3adc373a0_0 .net *"_ivl_39", 7 0, L_0x7fc3adfbf1a0;  1 drivers
L_0x7fc3ade73e60 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc37450_0 .net/2u *"_ivl_4", 31 0, L_0x7fc3ade73e60;  1 drivers
L_0x7fc3ade74010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc37500_0 .net/2u *"_ivl_40", 7 0, L_0x7fc3ade74010;  1 drivers
v0x7fc3adc375b0_0 .net *"_ivl_45", 0 0, L_0x7fc3adfbdf50;  1 drivers
v0x7fc3adc37660_0 .net *"_ivl_46", 31 0, L_0x7fc3adfba7f0;  1 drivers
L_0x7fc3ade74058 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc37710_0 .net *"_ivl_49", 30 0, L_0x7fc3ade74058;  1 drivers
L_0x7fc3ade740a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc377c0_0 .net/2u *"_ivl_50", 31 0, L_0x7fc3ade740a0;  1 drivers
v0x7fc3adc37870_0 .net *"_ivl_52", 0 0, L_0x7fc3adfba890;  1 drivers
v0x7fc3adc37910_0 .net *"_ivl_55", 7 0, L_0x7fc3adf8ac80;  1 drivers
L_0x7fc3ade740e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc379c0_0 .net/2u *"_ivl_56", 7 0, L_0x7fc3ade740e8;  1 drivers
v0x7fc3adc36ed0_0 .net *"_ivl_6", 31 0, L_0x7fc3adfe2350;  1 drivers
v0x7fc3adc37c50_0 .net *"_ivl_61", 0 0, L_0x7fc3adf89c80;  1 drivers
v0x7fc3adc37ce0_0 .net *"_ivl_62", 31 0, L_0x7fc3adf86320;  1 drivers
L_0x7fc3ade74130 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc37d80_0 .net *"_ivl_65", 30 0, L_0x7fc3ade74130;  1 drivers
L_0x7fc3ade74178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc37e30_0 .net/2u *"_ivl_66", 31 0, L_0x7fc3ade74178;  1 drivers
v0x7fc3adc37ee0_0 .net *"_ivl_68", 0 0, L_0x7fc3adf89be0;  1 drivers
v0x7fc3adc37f80_0 .net *"_ivl_71", 7 0, L_0x7fc3adfc03a0;  1 drivers
L_0x7fc3ade741c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc38030_0 .net/2u *"_ivl_72", 7 0, L_0x7fc3ade741c0;  1 drivers
v0x7fc3adc380e0_0 .net *"_ivl_77", 0 0, L_0x7fc3adfc4cf0;  1 drivers
v0x7fc3adc38190_0 .net *"_ivl_78", 31 0, L_0x7fc3adfc4d90;  1 drivers
L_0x7fc3ade73ea8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc38240_0 .net/2u *"_ivl_8", 31 0, L_0x7fc3ade73ea8;  1 drivers
L_0x7fc3ade74208 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc382f0_0 .net *"_ivl_81", 30 0, L_0x7fc3ade74208;  1 drivers
L_0x7fc3ade74250 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc383a0_0 .net/2u *"_ivl_82", 31 0, L_0x7fc3ade74250;  1 drivers
v0x7fc3adc38450_0 .net *"_ivl_84", 0 0, L_0x7fc3adf863c0;  1 drivers
v0x7fc3adc384f0_0 .net *"_ivl_87", 7 0, L_0x7fc3adfd4cd0;  1 drivers
L_0x7fc3ade74298 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc3adc385a0_0 .net/2u *"_ivl_88", 7 0, L_0x7fc3ade74298;  1 drivers
v0x7fc3adc38650_0 .net *"_ivl_93", 0 0, L_0x7fc3adfc9a10;  1 drivers
v0x7fc3adc38700_0 .net *"_ivl_95", 7 0, L_0x7fc3adfc9ab0;  1 drivers
v0x7fc3adc387b0_0 .net *"_ivl_97", 7 0, L_0x7fc3adfc6970;  1 drivers
v0x7fc3adc38860_0 .net "address", 31 0, L_0x7fc3adf54930;  alias, 1 drivers
v0x7fc3adc38940_0 .net "byteenable", 3 0, v0x7fc3adc2d4c0_0;  alias, 1 drivers
v0x7fc3adc389d0_0 .net "clk", 0 0, v0x7fc3adc39920_0;  alias, 1 drivers
v0x7fc3adc38a60 .array "data", 0 65535, 31 0;
v0x7fc3adc38af0 .array "memory", 0 65535, 31 0;
v0x7fc3adc38b80_0 .net "read", 0 0, v0x7fc3adc2bc50_0;  alias, 1 drivers
v0x7fc3adc38c50_0 .var "readdata", 31 0;
v0x7fc3adc38d20_0 .net "readdata_0", 7 0, L_0x7fc3adfd4d70;  1 drivers
v0x7fc3adc38db0_0 .net "readdata_1", 7 0, L_0x7fc3adfc0440;  1 drivers
v0x7fc3adc38e40_0 .net "readdata_2", 7 0, L_0x7fc3adf8ad20;  1 drivers
v0x7fc3adc38ed0_0 .net "readdata_3", 7 0, L_0x7fc3adfbdeb0;  1 drivers
v0x7fc3adc38f80_0 .net "readdata_temp", 31 0, L_0x7fc3adfeb610;  1 drivers
v0x7fc3adc39030_0 .var "waitrequest", 0 0;
v0x7fc3adc37a50_0 .net "word_address", 31 0, L_0x7fc3adfe11e0;  1 drivers
v0x7fc3adc37af0_0 .net "write", 0 0, v0x7fc3adc2bce0_0;  alias, 1 drivers
v0x7fc3adc37bc0_0 .net "writedata", 31 0, v0x7fc3adc2db70_0;  alias, 1 drivers
v0x7fc3adc39110_0 .net "writedata_0", 7 0, L_0x7fc3adf12780;  1 drivers
v0x7fc3adc391a0_0 .net "writedata_1", 7 0, L_0x7fc3adf15610;  1 drivers
v0x7fc3adc39250_0 .net "writedata_2", 7 0, L_0x7fc3adfced60;  1 drivers
v0x7fc3adc39300_0 .net "writedata_3", 7 0, L_0x7fc3adfc6a10;  1 drivers
E_0x7fc3adc35fa0 .event edge, v0x7fc3adc2bc50_0, v0x7fc3adc37a50_0, v0x7fc3adc2d760_0;
L_0x7fc3adfe5da0 .cmp/ge 32, L_0x7fc3adf54930, L_0x7fc3ade73e18;
L_0x7fc3adfe2350 .arith/sub 32, L_0x7fc3adf54930, L_0x7fc3ade73e60;
L_0x7fc3adfe23f0 .arith/div 32, L_0x7fc3adfe2350, L_0x7fc3ade73ea8;
L_0x7fc3adfe1140 .arith/div 32, L_0x7fc3adf54930, L_0x7fc3ade73ef0;
L_0x7fc3adfe11e0 .functor MUXZ 32, L_0x7fc3adfe1140, L_0x7fc3adfe23f0, L_0x7fc3adfe5da0, C4<>;
L_0x7fc3adfed400 .cmp/ge 32, L_0x7fc3adf54930, L_0x7fc3ade73f38;
L_0x7fc3adfed4a0 .array/port v0x7fc3adc38af0, L_0x7fc3adfe11e0;
L_0x7fc3adfeb570 .array/port v0x7fc3adc38a60, L_0x7fc3adfe11e0;
L_0x7fc3adfeb610 .functor MUXZ 32, L_0x7fc3adfeb570, L_0x7fc3adfed4a0, L_0x7fc3adfed400, C4<>;
L_0x7fc3adf733e0 .part v0x7fc3adc2d4c0_0, 3, 1;
L_0x7fc3adf73480 .concat [ 1 31 0 0], L_0x7fc3adf733e0, L_0x7fc3ade73f80;
L_0x7fc3adfbf100 .cmp/eq 32, L_0x7fc3adf73480, L_0x7fc3ade73fc8;
L_0x7fc3adfbf1a0 .part L_0x7fc3adfeb610, 0, 8;
L_0x7fc3adfbdeb0 .functor MUXZ 8, L_0x7fc3ade74010, L_0x7fc3adfbf1a0, L_0x7fc3adfbf100, C4<>;
L_0x7fc3adfbdf50 .part v0x7fc3adc2d4c0_0, 2, 1;
L_0x7fc3adfba7f0 .concat [ 1 31 0 0], L_0x7fc3adfbdf50, L_0x7fc3ade74058;
L_0x7fc3adfba890 .cmp/eq 32, L_0x7fc3adfba7f0, L_0x7fc3ade740a0;
L_0x7fc3adf8ac80 .part L_0x7fc3adfeb610, 8, 8;
L_0x7fc3adf8ad20 .functor MUXZ 8, L_0x7fc3ade740e8, L_0x7fc3adf8ac80, L_0x7fc3adfba890, C4<>;
L_0x7fc3adf89c80 .part v0x7fc3adc2d4c0_0, 1, 1;
L_0x7fc3adf86320 .concat [ 1 31 0 0], L_0x7fc3adf89c80, L_0x7fc3ade74130;
L_0x7fc3adf89be0 .cmp/eq 32, L_0x7fc3adf86320, L_0x7fc3ade74178;
L_0x7fc3adfc03a0 .part L_0x7fc3adfeb610, 16, 8;
L_0x7fc3adfc0440 .functor MUXZ 8, L_0x7fc3ade741c0, L_0x7fc3adfc03a0, L_0x7fc3adf89be0, C4<>;
L_0x7fc3adfc4cf0 .part v0x7fc3adc2d4c0_0, 0, 1;
L_0x7fc3adfc4d90 .concat [ 1 31 0 0], L_0x7fc3adfc4cf0, L_0x7fc3ade74208;
L_0x7fc3adf863c0 .cmp/eq 32, L_0x7fc3adfc4d90, L_0x7fc3ade74250;
L_0x7fc3adfd4cd0 .part L_0x7fc3adfeb610, 24, 8;
L_0x7fc3adfd4d70 .functor MUXZ 8, L_0x7fc3ade74298, L_0x7fc3adfd4cd0, L_0x7fc3adf863c0, C4<>;
L_0x7fc3adfc9a10 .part v0x7fc3adc2d4c0_0, 3, 1;
L_0x7fc3adfc9ab0 .part v0x7fc3adc2db70_0, 24, 8;
L_0x7fc3adfc6970 .part L_0x7fc3adfeb610, 0, 8;
L_0x7fc3adfc6a10 .functor MUXZ 8, L_0x7fc3adfc6970, L_0x7fc3adfc9ab0, L_0x7fc3adfc9a10, C4<>;
L_0x7fc3adfc5d00 .part v0x7fc3adc2d4c0_0, 2, 1;
L_0x7fc3adfc5da0 .part v0x7fc3adc2db70_0, 16, 8;
L_0x7fc3adfa7a40 .part L_0x7fc3adfeb610, 8, 8;
L_0x7fc3adfced60 .functor MUXZ 8, L_0x7fc3adfa7a40, L_0x7fc3adfc5da0, L_0x7fc3adfc5d00, C4<>;
L_0x7fc3adfcee00 .part v0x7fc3adc2d4c0_0, 1, 1;
L_0x7fc3adf52290 .part v0x7fc3adc2db70_0, 8, 8;
L_0x7fc3adfd83e0 .part L_0x7fc3adfeb610, 16, 8;
L_0x7fc3adf15610 .functor MUXZ 8, L_0x7fc3adfd83e0, L_0x7fc3adf52290, L_0x7fc3adfcee00, C4<>;
L_0x7fc3adf52330 .part v0x7fc3adc2d4c0_0, 0, 1;
L_0x7fc3adf523d0 .part v0x7fc3adc2db70_0, 0, 8;
L_0x7fc3adf126e0 .part L_0x7fc3adfeb610, 24, 8;
L_0x7fc3adf12780 .functor MUXZ 8, L_0x7fc3adf126e0, L_0x7fc3adf523d0, L_0x7fc3adf52330, C4<>;
S_0x7fc3adc35ff0 .scope begin, "$unm_blk_160" "$unm_blk_160" 15 19, 15 19 0, S_0x7fc3adc35bf0;
 .timescale 0 0;
v0x7fc3adc361c0_0 .var/i "i", 31 0;
    .scope S_0x7fc3adc30e80;
T_0 ;
    %wait E_0x7fc3adc26f10;
    %load/vec4 v0x7fc3adc310d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fc3adc312a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc3adc311f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fc3adc312a0_0;
    %assign/vec4 v0x7fc3adc312a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fc3adc312a0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fc3adc312a0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fc3adc312a0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fc3adc312a0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fc3adc312a0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fc3adc312a0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fc3adc312a0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fc3adc312a0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fc3adc312a0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fc3adc312a0_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc3adc2dd40;
T_1 ;
    %wait E_0x7fc3adc26f10;
    %load/vec4 v0x7fc3adc2e530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc3adc2e0d0_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7fc3adc2e340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc3adc2e290_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fc3adc2e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fc3adc2e340_0;
    %assign/vec4 v0x7fc3adc2e340_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fc3adc2e030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fc3adc2e3e0_0;
    %assign/vec4 v0x7fc3adc2e290_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fc3adc2e170_0, 0;
T_1.4 ;
    %load/vec4 v0x7fc3adc2e170_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc3adc2e6d0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7fc3adc2e290_0;
    %assign/vec4 v0x7fc3adc2e340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc3adc2e170_0, 0;
T_1.6 ;
    %load/vec4 v0x7fc3adc2e480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x7fc3adc2e3e0_0;
    %assign/vec4 v0x7fc3adc2e340_0, 0;
T_1.8 ;
    %load/vec4 v0x7fc3adc2e340_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc3adc2e0d0_0, 0;
T_1.10 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc3adc2b300;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2ba40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fc3adc2b300;
T_3 ;
Ewait_0 .event/or E_0x7fc3adc2b780, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2baf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2ba40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c070_0, 0, 1;
    %load/vec4 v0x7fc3adc2c640_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bf30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2be90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2baf0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fc3adc2c640_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2ba40_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fc3adc2c640_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fc3adc2c520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7fc3adc2c490_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %jmp T_3.27;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.27;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.27;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.27;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.27;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.27;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.27;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.27;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.27;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.27;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.27;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.27;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c300_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %jmp T_3.27;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c300_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %jmp T_3.27;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c300_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %jmp T_3.27;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c300_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %jmp T_3.27;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c300_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %jmp T_3.27;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c300_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %jmp T_3.27;
T_3.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.27;
T_3.27 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fc3adc2c520_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.28, 4;
    %load/vec4 v0x7fc3adc2c5b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.34;
T_3.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.34;
T_3.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x7fc3adc2c520_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.35, 5;
    %load/vec4 v0x7fc3adc2c520_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.56, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.57, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %jmp T_3.59;
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c6d0_0, 0, 1;
    %jmp T_3.59;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %jmp T_3.59;
T_3.59 ;
    %pop/vec4 1;
T_3.35 ;
T_3.29 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fc3adc2c640_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.60, 4;
    %load/vec4 v0x7fc3adc2c520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.62, 4;
    %load/vec4 v0x7fc3adc2c490_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.70, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.71, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.72, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.73, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.74, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.75, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.76, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.77, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.78, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.79, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.80, 6;
    %jmp T_3.81;
T_3.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.81;
T_3.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.81;
T_3.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.81;
T_3.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.81;
T_3.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.81;
T_3.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.81;
T_3.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.81;
T_3.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.81;
T_3.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.81;
T_3.73 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.81;
T_3.74 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.81;
T_3.75 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.81;
T_3.76 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.81;
T_3.77 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc3adc2be90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bbc0_0, 0, 1;
    %jmp T_3.81;
T_3.78 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc3adc2be90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bbc0_0, 0, 1;
    %jmp T_3.81;
T_3.79 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %jmp T_3.81;
T_3.80 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %jmp T_3.81;
T_3.81 ;
    %pop/vec4 1;
    %jmp T_3.63;
T_3.62 ;
    %load/vec4 v0x7fc3adc2c520_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.82, 4;
    %load/vec4 v0x7fc3adc2c5b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.84, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.85, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.86, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.87, 6;
    %jmp T_3.88;
T_3.84 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc3adc2be90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bfd0_0, 0, 1;
    %jmp T_3.88;
T_3.85 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc3adc2be90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bfd0_0, 0, 1;
    %jmp T_3.88;
T_3.86 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc3adc2be90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %jmp T_3.88;
T_3.87 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc3adc2be90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %jmp T_3.88;
T_3.88 ;
    %pop/vec4 1;
    %jmp T_3.83;
T_3.82 ;
    %load/vec4 v0x7fc3adc2c520_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.89, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.90, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.91, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.92, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.93, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.94, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.95, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.96, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.97, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.98, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.99, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.100, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.101, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.102, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.103, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.104, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.105, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.106, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.107, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.108, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.109, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.110, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.111, 6;
    %jmp T_3.112;
T_3.89 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.112;
T_3.90 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2baf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bc50_0, 0, 1;
    %jmp T_3.112;
T_3.91 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2baf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bc50_0, 0, 1;
    %jmp T_3.112;
T_3.92 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2baf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bc50_0, 0, 1;
    %jmp T_3.112;
T_3.93 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2baf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bc50_0, 0, 1;
    %jmp T_3.112;
T_3.94 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2baf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bc50_0, 0, 1;
    %jmp T_3.112;
T_3.95 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2baf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bc50_0, 0, 1;
    %jmp T_3.112;
T_3.96 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2baf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bc50_0, 0, 1;
    %jmp T_3.112;
T_3.97 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2baf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bce0_0, 0, 1;
    %jmp T_3.112;
T_3.98 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2baf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bce0_0, 0, 1;
    %jmp T_3.112;
T_3.99 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2baf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bce0_0, 0, 1;
    %jmp T_3.112;
T_3.100 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.112;
T_3.101 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.112;
T_3.102 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.112;
T_3.103 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.112;
T_3.104 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.112;
T_3.105 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.112;
T_3.106 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2be90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %jmp T_3.112;
T_3.107 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc3adc2be90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bbc0_0, 0, 1;
    %jmp T_3.112;
T_3.108 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bfd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc3adc2be90_0, 0, 2;
    %jmp T_3.112;
T_3.109 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bfd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc3adc2be90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c250_0, 0, 1;
    %jmp T_3.112;
T_3.110 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bfd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc3adc2be90_0, 0, 2;
    %jmp T_3.112;
T_3.111 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2b840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2b8d0_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fc3adc2b970_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bfd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc3adc2be90_0, 0, 2;
    %jmp T_3.112;
T_3.112 ;
    %pop/vec4 1;
T_3.83 ;
T_3.63 ;
    %jmp T_3.61;
T_3.60 ;
    %load/vec4 v0x7fc3adc2c640_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.113, 4;
    %load/vec4 v0x7fc3adc2c520_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.115, 5;
    %load/vec4 v0x7fc3adc2c520_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.117, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.118, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.119, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.120, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.121, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.122, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.123, 6;
    %jmp T_3.124;
T_3.117 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.124;
T_3.118 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.124;
T_3.119 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.124;
T_3.120 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.124;
T_3.121 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.124;
T_3.122 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.124;
T_3.123 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2c1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc2c110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc2bd80_0, 0, 1;
    %jmp T_3.124;
T_3.124 ;
    %pop/vec4 1;
T_3.115 ;
T_3.113 ;
T_3.61 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fc3adc2c940;
T_4 ;
    %wait E_0x7fc3adc26f10;
    %load/vec4 v0x7fc3adc2d9c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fc3adc2d4c0_0;
    %assign/vec4 v0x7fc3adc2d570_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fc3adc2c940;
T_5 ;
    %wait E_0x7fc3adc2ccb0;
    %load/vec4 v0x7fc3adc2ce00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc3adc2da50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fc3adc2ce00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc3adc2da50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.0, 9;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fc3adc2d6b0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %jmp T_5.12;
T_5.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %jmp T_5.12;
T_5.3 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2db70_0, 4, 8;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2db70_0, 4, 8;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2db70_0, 4, 8;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2db70_0, 4, 8;
    %jmp T_5.12;
T_5.4 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
T_5.19 ;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_5.21, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %jmp T_5.22;
T_5.21 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_5.23, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_5.25, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %jmp T_5.26;
T_5.25 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_5.27, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %store/vec4 v0x7fc3adc2d810_0, 0, 32;
T_5.27 ;
T_5.26 ;
T_5.24 ;
T_5.22 ;
    %load/vec4 v0x7fc3adc2d810_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.29, 4;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 24;
    %jmp T_5.30;
T_5.29 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 24;
T_5.30 ;
    %jmp T_5.12;
T_5.5 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.31, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %jmp T_5.32;
T_5.31 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.33, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %jmp T_5.34;
T_5.33 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.35, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %jmp T_5.36;
T_5.35 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.37, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
T_5.37 ;
T_5.36 ;
T_5.34 ;
T_5.32 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_5.39, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %jmp T_5.40;
T_5.39 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_5.41, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %jmp T_5.42;
T_5.41 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_5.43, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %jmp T_5.44;
T_5.43 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_5.45, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %store/vec4 v0x7fc3adc2d810_0, 0, 32;
T_5.45 ;
T_5.44 ;
T_5.42 ;
T_5.40 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 24;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.47, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2db70_0, 4, 8;
    %jmp T_5.48;
T_5.47 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.49, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2db70_0, 4, 8;
    %jmp T_5.50;
T_5.49 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.51, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2db70_0, 4, 8;
    %jmp T_5.52;
T_5.51 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.53, 4;
    %load/vec4 v0x7fc3adc2da50_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.55, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
T_5.55 ;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2db70_0, 4, 8;
T_5.53 ;
T_5.52 ;
T_5.50 ;
T_5.48 ;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.57, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %jmp T_5.58;
T_5.57 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.59, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
T_5.59 ;
T_5.58 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_5.61, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7fc3adc2d810_0, 0, 32;
T_5.61 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_5.63, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7fc3adc2d810_0, 0, 32;
T_5.63 ;
    %load/vec4 v0x7fc3adc2d810_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.65, 4;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 16;
    %jmp T_5.66;
T_5.65 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 16;
T_5.66 ;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.67, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %jmp T_5.68;
T_5.67 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.69, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
T_5.69 ;
T_5.68 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_5.71, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7fc3adc2d810_0, 0, 32;
T_5.71 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_5.73, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7fc3adc2d810_0, 0, 32;
T_5.73 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 16;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.75, 4;
    %load/vec4 v0x7fc3adc2da50_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.77, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
T_5.77 ;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2db70_0, 4, 8;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2db70_0, 4, 8;
    %jmp T_5.76;
T_5.75 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.79, 4;
    %load/vec4 v0x7fc3adc2da50_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.81, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
T_5.81 ;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2db70_0, 4, 8;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2db70_0, 4, 8;
T_5.79 ;
T_5.76 ;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc3adc2da50_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.83, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %jmp T_5.84;
T_5.83 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc3adc2da50_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.85, 8;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %jmp T_5.86;
T_5.85 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc3adc2da50_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.87, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %jmp T_5.88;
T_5.87 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc3adc2da50_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.89, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
T_5.89 ;
T_5.88 ;
T_5.86 ;
T_5.84 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.91, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %jmp T_5.92;
T_5.91 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_5.93, 4;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %jmp T_5.94;
T_5.93 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_5.95, 4;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %jmp T_5.96;
T_5.95 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_5.97, 4;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
T_5.97 ;
T_5.96 ;
T_5.94 ;
T_5.92 ;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc3adc2da50_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.99, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %jmp T_5.100;
T_5.99 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc3adc2da50_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.101, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %jmp T_5.102;
T_5.101 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc3adc2da50_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.103, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
    %jmp T_5.104;
T_5.103 ;
    %load/vec4 v0x7fc3adc2cd40_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc3adc2da50_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.105, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fc3adc2d4c0_0, 0, 4;
T_5.105 ;
T_5.104 ;
T_5.102 ;
T_5.100 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_5.107, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
T_5.107 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_5.109, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
T_5.109 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_5.111, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2dae0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
T_5.111 ;
    %load/vec4 v0x7fc3adc2d570_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.113, 4;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
    %load/vec4 v0x7fc3adc2d760_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc3adc2d810_0, 4, 8;
T_5.113 ;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fc3adc28920;
T_6 ;
    %wait E_0x7fc3adc26f40;
    %load/vec4 v0x7fc3adc28d70_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fc3adc28d70_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fc3adc28d70_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc3adc28cb0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fc3adc28fc0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fc3adc28d70_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7fc3adc28cb0_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7fc3adc28fc0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fc3adc28cb0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 4294901760, 0, 32;
    %load/vec4 v0x7fc3adc28cb0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fc3adc28fc0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc3adc28cb0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fc3adc28fc0_0, 0, 32;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %load/vec4 v0x7fc3adc28fc0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fc3adc28f10_0, 0, 32;
    %load/vec4 v0x7fc3adc28c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x7fc3adc28e20_0;
    %store/vec4 v0x7fc3adc28b40_0, 0, 32;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fc3adc28b40_0, 0, 32;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x7fc3adc28fc0_0;
    %store/vec4 v0x7fc3adc28b40_0, 0, 32;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x7fc3adc28f10_0;
    %store/vec4 v0x7fc3adc28b40_0, 0, 32;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fc3adc2aac0;
T_7 ;
    %wait E_0x7fc3adc26f10;
    %load/vec4 v0x7fc3adc2b1c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fc3adc2b060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc3adc2af90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc3adc2af00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc3adc2ae30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fc3adc2acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7fc3adc2b110_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x7fc3adc2b060_0, 0;
    %load/vec4 v0x7fc3adc2b110_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7fc3adc2af90_0, 0;
    %load/vec4 v0x7fc3adc2b110_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7fc3adc2af00_0, 0;
    %load/vec4 v0x7fc3adc2b110_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7fc3adc2ae30_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fc3adc2f2a0;
T_8 ;
    %wait E_0x7fc3adc26f10;
    %fork t_1, S_0x7fc3adc2f660;
    %jmp t_0;
    .scope S_0x7fc3adc2f660;
t_1 ;
    %load/vec4 v0x7fc3adc30a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc3adc2f820_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x7fc3adc2f820_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fc3adc2f820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc3adc30680, 0, 4;
    %load/vec4 v0x7fc3adc2f820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc3adc2f820_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fc3adc2f8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7fc3adc301a0_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc3adc305f0_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fc3adc305f0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x7fc3adc30cb0_0;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc3adc30680, 0, 4;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x7fc3adc301a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc3adc30080_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0x7fc3adc30c00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x7fc3adc30cb0_0;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc3adc30680, 0, 4;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x7fc3adc30cb0_0;
    %load/vec4 v0x7fc3adc30c00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc3adc30680, 0, 4;
T_8.11 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x7fc3adc30cb0_0;
    %load/vec4 v0x7fc3adc30c00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc3adc30680, 0, 4;
T_8.9 ;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %end;
    .scope S_0x7fc3adc2f2a0;
t_0 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fc3adc16b00;
T_9 ;
    %wait E_0x7fc3adc0a230;
    %load/vec4 v0x7fc3adc286f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fc3adc16dd0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7fc3adc26b70_0, 0, 33;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x7fc3adc26c60_0;
    %load/vec4 v0x7fc3adc26d10_0;
    %sub;
    %store/vec4 v0x7fc3adc26b70_0, 0, 33;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x7fc3adc26c60_0;
    %pad/u 66;
    %load/vec4 v0x7fc3adc26d10_0;
    %pad/u 66;
    %mul;
    %store/vec4 v0x7fc3adc26ac0_0, 0, 66;
    %load/vec4 v0x7fc3adc26ac0_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x7fc3adc26970_0, 0, 64;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x7fc3adc26c60_0;
    %load/vec4 v0x7fc3adc26d10_0;
    %div;
    %store/vec4 v0x7fc3adc284e0_0, 0, 33;
    %load/vec4 v0x7fc3adc26c60_0;
    %load/vec4 v0x7fc3adc26d10_0;
    %mod;
    %store/vec4 v0x7fc3adc28640_0, 0, 33;
    %load/vec4 v0x7fc3adc284e0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x7fc3adc28640_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc3adc26970_0, 0, 64;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x7fc3adc26c60_0;
    %load/vec4 v0x7fc3adc26d10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0x7fc3adc26b70_0, 0, 33;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc3adc26b70_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fc3adc26a10_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fc3adc16dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc3adc26a10_0, 0, 32;
    %jmp T_9.26;
T_9.10 ;
    %load/vec4 v0x7fc3adc27fe0_0;
    %load/vec4 v0x7fc3adc274f0_0;
    %and;
    %store/vec4 v0x7fc3adc26a10_0, 0, 32;
    %jmp T_9.26;
T_9.11 ;
    %load/vec4 v0x7fc3adc27fe0_0;
    %load/vec4 v0x7fc3adc274f0_0;
    %or;
    %store/vec4 v0x7fc3adc26a10_0, 0, 32;
    %jmp T_9.26;
T_9.12 ;
    %load/vec4 v0x7fc3adc27fe0_0;
    %load/vec4 v0x7fc3adc274f0_0;
    %xor;
    %store/vec4 v0x7fc3adc26a10_0, 0, 32;
    %jmp T_9.26;
T_9.13 ;
    %load/vec4 v0x7fc3adc27fe0_0;
    %load/vec4 v0x7fc3adc274f0_0;
    %add;
    %store/vec4 v0x7fc3adc26a10_0, 0, 32;
    %jmp T_9.26;
T_9.14 ;
    %load/vec4 v0x7fc3adc27fe0_0;
    %load/vec4 v0x7fc3adc274f0_0;
    %sub;
    %store/vec4 v0x7fc3adc26a10_0, 0, 32;
    %jmp T_9.26;
T_9.15 ;
    %load/vec4 v0x7fc3adc27fe0_0;
    %pad/s 64;
    %load/vec4 v0x7fc3adc274f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7fc3adc26970_0, 0, 64;
    %jmp T_9.26;
T_9.16 ;
    %load/vec4 v0x7fc3adc27fe0_0;
    %load/vec4 v0x7fc3adc274f0_0;
    %mod/s;
    %store/vec4 v0x7fc3adc28590_0, 0, 32;
    %load/vec4 v0x7fc3adc27fe0_0;
    %load/vec4 v0x7fc3adc274f0_0;
    %div/s;
    %store/vec4 v0x7fc3adc28430_0, 0, 32;
    %load/vec4 v0x7fc3adc28430_0;
    %load/vec4 v0x7fc3adc28590_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc3adc26970_0, 0, 64;
    %jmp T_9.26;
T_9.17 ;
    %load/vec4 v0x7fc3adc27fe0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_9.27, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_9.28, 8;
T_9.27 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_9.28, 8;
 ; End of false expr.
    %blend;
T_9.28;
    %store/vec4 v0x7fc3adc26a10_0, 0, 32;
    %jmp T_9.26;
T_9.18 ;
    %load/vec4 v0x7fc3adc27fe0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_9.29, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_9.30, 8;
T_9.29 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_9.30, 8;
 ; End of false expr.
    %blend;
T_9.30;
    %store/vec4 v0x7fc3adc26a10_0, 0, 32;
    %jmp T_9.26;
T_9.19 ;
    %load/vec4 v0x7fc3adc27fe0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_9.31, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_9.32, 8;
T_9.31 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_9.32, 8;
 ; End of false expr.
    %blend;
T_9.32;
    %store/vec4 v0x7fc3adc26a10_0, 0, 32;
    %jmp T_9.26;
T_9.20 ;
    %load/vec4 v0x7fc3adc27fe0_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_9.33, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_9.34, 8;
T_9.33 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_9.34, 8;
 ; End of false expr.
    %blend;
T_9.34;
    %store/vec4 v0x7fc3adc26a10_0, 0, 32;
    %jmp T_9.26;
T_9.21 ;
    %load/vec4 v0x7fc3adc27fe0_0;
    %load/vec4 v0x7fc3adc274f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.35, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.36, 8;
T_9.35 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.36, 8;
 ; End of false expr.
    %blend;
T_9.36;
    %store/vec4 v0x7fc3adc26a10_0, 0, 32;
    %jmp T_9.26;
T_9.22 ;
    %load/vec4 v0x7fc3adc28300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.37, 8;
    %load/vec4 v0x7fc3adc274f0_0;
    %ix/getv 4, v0x7fc3adc28390_0;
    %shiftr 4;
    %jmp/1 T_9.38, 8;
T_9.37 ; End of true expr.
    %load/vec4 v0x7fc3adc274f0_0;
    %load/vec4 v0x7fc3adc27fe0_0;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_9.38, 8;
 ; End of false expr.
    %blend;
T_9.38;
    %store/vec4 v0x7fc3adc26a10_0, 0, 32;
    %jmp T_9.26;
T_9.23 ;
    %load/vec4 v0x7fc3adc28300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.39, 8;
    %load/vec4 v0x7fc3adc274f0_0;
    %ix/getv 4, v0x7fc3adc28390_0;
    %shiftl 4;
    %jmp/1 T_9.40, 8;
T_9.39 ; End of true expr.
    %load/vec4 v0x7fc3adc274f0_0;
    %load/vec4 v0x7fc3adc27fe0_0;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_9.40, 8;
 ; End of false expr.
    %blend;
T_9.40;
    %store/vec4 v0x7fc3adc26a10_0, 0, 32;
    %jmp T_9.26;
T_9.24 ;
    %load/vec4 v0x7fc3adc28300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.41, 8;
    %load/vec4 v0x7fc3adc274f0_0;
    %ix/getv 4, v0x7fc3adc28390_0;
    %shiftr/s 4;
    %jmp/1 T_9.42, 8;
T_9.41 ; End of true expr.
    %load/vec4 v0x7fc3adc274f0_0;
    %load/vec4 v0x7fc3adc27fe0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %jmp/0 T_9.42, 8;
 ; End of false expr.
    %blend;
T_9.42;
    %store/vec4 v0x7fc3adc26a10_0, 0, 32;
    %jmp T_9.26;
T_9.26 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fc3adc290f0;
T_10 ;
    %wait E_0x7fc3adc26f10;
    %load/vec4 v0x7fc3adc2a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc3adc29640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc3adc294e0_0, 0;
T_10.0 ;
    %load/vec4 v0x7fc3adc2a5c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc3adc2a920_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7fc3adc2a5c0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0x7fc3adc2a7d0_0;
    %assign/vec4 v0x7fc3adc294e0_0, 0;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0x7fc3adc2a7d0_0;
    %assign/vec4 v0x7fc3adc29640_0, 0;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0x7fc3adc29420_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fc3adc294e0_0, 0;
    %load/vec4 v0x7fc3adc29420_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fc3adc29640_0, 0;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0x7fc3adc29420_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fc3adc294e0_0, 0;
    %load/vec4 v0x7fc3adc29420_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fc3adc29640_0, 0;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0x7fc3adc29420_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fc3adc294e0_0, 0;
    %load/vec4 v0x7fc3adc29420_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fc3adc29640_0, 0;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x7fc3adc29420_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fc3adc294e0_0, 0;
    %load/vec4 v0x7fc3adc29420_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fc3adc29640_0, 0;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fc3adc2e830;
T_11 ;
    %wait E_0x7fc3adc2eaa0;
    %load/vec4 v0x7fc3adc2ee10_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7fc3adc2f0f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc3adc2f040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc3adc2efb0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fc3adc2eca0_0, 0, 32;
    %load/vec4 v0x7fc3adc2ed50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x7fc3adc2ebe0_0;
    %store/vec4 v0x7fc3adc2ef20_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x7fc3adc2eb20_0;
    %store/vec4 v0x7fc3adc2ef20_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fc3adc2eca0_0;
    %store/vec4 v0x7fc3adc2ef20_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fc3adc16880;
T_12 ;
    %wait E_0x7fc3adc26f10;
    %load/vec4 v0x7fc3adc35600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc3adc35410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc3adc354a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc3adc314e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fc3adc351b0_0;
    %assign/vec4 v0x7fc3adc35410_0, 0;
    %load/vec4 v0x7fc3adc35260_0;
    %assign/vec4 v0x7fc3adc354a0_0, 0;
    %load/vec4 v0x7fc3adc31820_0;
    %assign/vec4 v0x7fc3adc314e0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fc3adc16880;
T_13 ;
    %wait E_0x7fc3adc0b630;
    %vpi_call/w 4 171 "$display", "ALUA = %h, ALUB = %h ,ALU_MULTorDIV_result = %h", v0x7fc3adc31360_0, v0x7fc3adc31410_0, v0x7fc3adc31750_0 {0 0 0};
    %vpi_call/w 4 175 "$display", "ALUOut = %h, state = %h", v0x7fc3adc314e0_0, v0x7fc3adc35720_0 {0 0 0};
    %vpi_call/w 4 178 "$display", "readdata_to_CPU = %h, writedata = %h, writemem = %d, address = %h, byteenable = %b, IorD = %d,state=%d", v0x7fc3adc35330_0, v0x7fc3adc359a0_0, v0x7fc3adc35910_0, v0x7fc3adc34610_0, v0x7fc3adc34790_0, v0x7fc3adc31d50_0, v0x7fc3adc35720_0 {0 0 0};
    %vpi_call/w 4 181 "$display", "DatatoReg = %h, RegDst = %h, HI_LO_ALUOut = %h, RegWrite = %d, state=%d", v0x7fc3adc32500_0, v0x7fc3adc32590_0, v0x7fc3adc31b60_0, v0x7fc3adc32430_0, v0x7fc3adc35720_0 {0 0 0};
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fc3adc35bf0;
T_14 ;
    %fork t_3, S_0x7fc3adc35ff0;
    %jmp t_2;
    .scope S_0x7fc3adc35ff0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc3adc361c0_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x7fc3adc361c0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc3adc361c0_0;
    %store/vec4a v0x7fc3adc38af0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fc3adc361c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fc3adc361c0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc3adc361c0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x7fc3adc361c0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc3adc361c0_0;
    %store/vec4a v0x7fc3adc38a60, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fc3adc361c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fc3adc361c0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %vpi_call/w 15 32 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x7fc3adc35e00 {0 0 0};
    %vpi_call/w 15 33 "$display", "RAM : DATA : Loading DATA contents from %s", P_0x7fc3adc35dc0 {0 0 0};
    %vpi_call/w 15 34 "$readmemh", P_0x7fc3adc35dc0, v0x7fc3adc38a60 {0 0 0};
    %vpi_call/w 15 35 "$readmemh", P_0x7fc3adc35e00, v0x7fc3adc38af0 {0 0 0};
    %end;
    .scope S_0x7fc3adc35bf0;
t_2 %join;
    %end;
    .thread T_14;
    .scope S_0x7fc3adc35bf0;
T_15 ;
    %wait E_0x7fc3adc35fa0;
    %vpi_call/w 15 42 "$display", "ram: read = %b, wordaddress = %h, readdata = %h", v0x7fc3adc38b80_0, v0x7fc3adc37a50_0, v0x7fc3adc38c50_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fc3adc35bf0;
T_16 ;
    %wait E_0x7fc3adc26f10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc3adc39030_0, 0;
    %load/vec4 v0x7fc3adc39030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fc3adc38c50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fc3adc37af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7fc3adc39110_0;
    %load/vec4 v0x7fc3adc391a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc3adc39250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc3adc39300_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x7fc3adc37a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc3adc38a60, 0, 4;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fc3adc38b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x7fc3adc38ed0_0;
    %load/vec4 v0x7fc3adc38e40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc3adc38db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc3adc38d20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fc3adc38c50_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fc3adc16610;
T_17 ;
    %vpi_call/w 3 31 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc3adc16610 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc39920_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fc3adc39ab0_0, 0, 32;
    %pushi/vec4 10000, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x7fc3adc39920_0;
    %inv;
    %store/vec4 v0x7fc3adc39920_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x7fc3adc39920_0;
    %inv;
    %store/vec4 v0x7fc3adc39920_0, 0, 1;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 45 "$error", 32'sb00000000000000000000000000000010, "did not finish within %d cycles", P_0x7fc3adc16840 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7fc3adc16610;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc39dc0_0, 0, 1;
    %wait E_0x7fc3adc0b510;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3adc39dc0_0, 0, 1;
    %wait E_0x7fc3adc0b510;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3adc39dc0_0, 0, 1;
    %vpi_call/w 3 58 "$display", " OUT:  ------------------- %d --------------------------", v0x7fc3adc39ab0_0 {0 0 0};
    %vpi_call/w 3 59 "$display", " OUT:  FETCH         - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7fc3adc39c70_0, v0x7fc3adc39d20_0, &PV<v0x7fc3adc39c70_0, 26, 6> {0 0 0};
    %wait E_0x7fc3adc0b510;
    %load/vec4 v0x7fc3adc396f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %jmp T_18.1;
T_18.0 ;
    %vpi_call/w 3 62 "$fatal", 32'sb00000000000000000000000000000001, "CPU didn't go active after reset" {0 0 0};
T_18.1 ;
    %vpi_call/w 3 64 "$display", " OUT:  DECODE        - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7fc3adc39c70_0, v0x7fc3adc39d20_0, &PV<v0x7fc3adc39c70_0, 26, 6> {0 0 0};
    %wait E_0x7fc3adc0b510;
    %vpi_call/w 3 67 "$display", " OUT:  EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fc3adc39c70_0, v0x7fc3adc39d20_0, &PV<v0x7fc3adc39c70_0, 26, 6> {0 0 0};
    %wait E_0x7fc3adc0b510;
    %vpi_call/w 3 70 "$display", " OUT:  MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fc3adc39c70_0, v0x7fc3adc39d20_0, &PV<v0x7fc3adc39c70_0, 26, 6> {0 0 0};
    %wait E_0x7fc3adc0b510;
    %vpi_call/w 3 73 "$display", " OUT:  WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fc3adc39c70_0, v0x7fc3adc39d20_0, &PV<v0x7fc3adc39c70_0, 26, 6> {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fc3adc39ab0_0;
    %add;
    %store/vec4 v0x7fc3adc39ab0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x7fc3adc396f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz T_18.3, 4;
    %wait E_0x7fc3adc0b510;
    %vpi_call/w 3 79 "$display", " OUT:  ------------------- %d --------------------------", v0x7fc3adc39ab0_0 {0 0 0};
    %vpi_call/w 3 81 "$display", " OUT:  FETCH         - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7fc3adc39c70_0, v0x7fc3adc39d20_0, &PV<v0x7fc3adc39c70_0, 26, 6> {0 0 0};
    %wait E_0x7fc3adc0b510;
    %vpi_call/w 3 85 "$display", " OUT:  DECODE        - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fc3adc39c70_0, v0x7fc3adc39d20_0, &PV<v0x7fc3adc39c70_0, 26, 6> {0 0 0};
    %wait E_0x7fc3adc0b510;
    %vpi_call/w 3 89 "$display", " OUT:  EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fc3adc39c70_0, v0x7fc3adc39d20_0, &PV<v0x7fc3adc39c70_0, 26, 6> {0 0 0};
    %wait E_0x7fc3adc0b510;
    %vpi_call/w 3 93 "$display", " OUT:  MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fc3adc39c70_0, v0x7fc3adc39d20_0, &PV<v0x7fc3adc39c70_0, 26, 6> {0 0 0};
    %wait E_0x7fc3adc0b510;
    %vpi_call/w 3 97 "$display", " OUT:  WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fc3adc39c70_0, v0x7fc3adc39d20_0, &PV<v0x7fc3adc39c70_0, 26, 6> {0 0 0};
    %vpi_call/w 3 98 "$display", " OUT: Instruction %d has result($v0) : %h, active = %d", v0x7fc3adc39ab0_0, v0x7fc3adc39d20_0, v0x7fc3adc396f0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fc3adc39ab0_0;
    %add;
    %store/vec4 v0x7fc3adc39ab0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %wait E_0x7fc3adc0b510;
    %vpi_call/w 3 103 "$display", " RESULT: %h", v0x7fc3adc39d20_0 {0 0 0};
    %vpi_call/w 3 104 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "./CPU_testbench.v";
    "../rtl/mips_cpu/mips_cpu_bus.v";
    "../rtl/mips_cpu/alu.v";
    "../rtl/mips_cpu/ALUmux4to1.v";
    "../rtl/mips_cpu/HI_LO_Control.v";
    "../rtl/mips_cpu/instruction_reg.v";
    "../rtl/mips_cpu/control_signal_simplified.v";
    "../rtl/mips_cpu/data_selection_endian_conversion.v";
    "../rtl/mips_cpu/pc.v";
    "../rtl/mips_cpu/PCmux3to1.v";
    "../rtl/mips_cpu/registers.v";
    "../rtl/mips_cpu/CPU_statemachine.v";
    "./ram_tiny_CPU.v";
