=======================
C++ Outer Declarations:
=======================

  ;

//-------------------------

======
Cores:
======
Name:  "SC"
Bit Order:              little endian
Register Files:
  Name:  "D"
  Size:  16
  Prefix:  d
  Usage:  written
  Width:  40
  -------------------------------
Registers:
  Name:  "PC"
  Usage:  read, written
  Width:  32
  Serial: 1
  Attributes:  cia nia
  -------------------------------
Current-instruction-address register:  PC
Next-instruction-address register:  PC
Real-address Mask:
  Initial mask:  0xffffffff (constant)
Effective-address Mask:
  Initial mask:  0xffffffff (constant)
Instruction Fields:
  DaDb: [regfile:  D]
    Pseudo:  1
    Width:   5
    Enums:  ( 'd0::d2' 'd0:d1:d2' ) ( 'd1::d3' 'd1:d2:d3' ) ( 'd2::d4' 'd2:d3:d4' ) ( 'd3::d5' 'd3:d4:d5' ) ( 'd4::d6' 'd4:d5:d6' ) ( 'd5::d7' 'd5:d6:d7' ) ( 'd6::d8' 'd6:d7:d8' ) ( 'd7::d9' 'd7:d8:d9' ) ( 'd8::d10' 'd8:d9:d10' ) ( 'd9::d11' 'd9:d10:d11' ) ( 'd10::d12' 'd10:d11:d12' ) ( 'd11::d13' 'd11:d12:d13' ) ( 'd12::d14' 'd12:d13:d14' ) ( 'd12::d15' 'd12:d14:d15' ) 'd0:d2:d4' 'd2:d4:d6' 'd4:d6:d8' 'd6:d8:d10' 'd8:d10:d12' 'd10:d12:d14' 'd1:d3:d5' 'd3:d5:d7' 'd5:d7:d9' 'd7:d9:d11' 'd9:d11:d13' 'd11:d13:d15' 'd0:d3:d6' 'd3:d6:d9' 'd6:d9:d12' 'd9:d12:d15' 'd0:d7:d15' 
  Table:  (( 0 1 2 ), ( 1 2 3 ), ( 2 3 4 ), ( 3 4 5 ), ( 4 5 6 ), ( 5 6 7 ), ( 6 7 8 ), ( 7 8 9 ), ( 8 9 10 ), ( 9 10 11 ), ( 10 11 12 ), ( 11 12 13 ), ( 12 13 14 ), ( 12 14 15 ), ( 0 2 4 ), ( 2 4 6 ), ( 4 6 8 ), ( 6 8 10 ), ( 8 10 12 ), ( 10 12 14 ), ( 1 3 5 ), ( 3 5 7 ), ( 5 7 9 ), ( 7 9 11 ), ( 9 11 13 ), ( 11 13 15 ), ( 0 3 6 ), ( 3 6 9 ), ( 6 9 12 ), ( 9 12 15 ), ( 0 7 15 ))
    Nested instruction fields:
      Da: [regfile:  D] [not used]
        Pseudo:  1
        Width:   4
        Fields:  ( DaDb(0) )
      Db: [regfile:  D] [not used]
        Pseudo:  1
        Width:   4
        Fields:  ( DaDb(1) )
      Dc: [regfile:  D] [not used]
        Pseudo:  1
        Width:   4
        Fields:  ( DaDb(2) )
  DaDb_imp_bits__13_9_: [13,9] 
    Implements:  DaDb
  FFF: [regfile:  D]
    Pseudo:  1
    Width:   4
  FFF_imp_bits__8_5_: [8,5] 
    Implements:  FFF
  OPCD: [not used] 
    Pseudo:  1
    Complementary:  1
  VarInstrOpcode_imp_bits__15_14_: [15,14] 
Instructions:
  Name:  add (rank: 100)
  Width:  16
  Syntax:  "add %f,%f":   DaDb FFF
  Attributes:  one_word
  Fields:  VarInstrOpcode_imp_bits__15_14_ DaDb_imp_bits__13_9_ FFF_imp_bits__8_5_
  Action:  {
    D ( DaDb . Da ) = DaDb . Da ;
    D ( DaDb . Db ) = DaDb . Db ;
    D ( DaDb . Dc ) = DaDb . Dc ;
    D ( FFF ) = DaDb . Da + DaDb . Db + DaDb . Dc ;
}
  Target Registers:  D(DaDb . Da) D(DaDb . Db) D(DaDb . Dc) D(FFF) 
  -------------------------------
  Name:  stop (rank: 100)
  Width:  16
  Syntax:  "stop":  
  Attributes:  one_word
  Fields:  VarInstrOpcode_imp_bits__15_14_
  Action:  {
    halt (  ) ;
}
  -------------------------------

Instruction Tables:
one_word:
    Mask:  0xc0000000
    1(40000000):  add
    2(80000000):  stop
-------------------------------

