$date
	Mon Jul 28 10:59:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$var integer 32 % i [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
1$
0#
0"
x!
$end
#5
0!
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
#35
1#
b0 %
0$
1"
#40
0"
#45
0#
b1 %
1"
#50
0"
#55
b10 %
1"
#60
0"
#65
b11 %
1"
#70
0"
#75
1#
b100 %
1"
#80
0"
#85
1!
b101 %
1"
#90
0"
#95
0#
b110 %
1"
#100
0"
#105
0!
b111 %
1"
#110
0"
#115
1#
b1000 %
1"
#120
0"
#125
1!
b1001 %
1"
#130
0"
#135
b1010 %
1"
#140
0"
#145
1"
