
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.785182                       # Number of seconds simulated
sim_ticks                                1785182229500                       # Number of ticks simulated
final_tick                               1785182229500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  32247                       # Simulator instruction rate (inst/s)
host_op_rate                                    56518                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              115135057                       # Simulator tick rate (ticks/s)
host_mem_usage                                 824860                       # Number of bytes of host memory used
host_seconds                                 15505.11                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       545817408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          545860864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     80416000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        80416000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8528397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8529076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1256500                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1256500                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              24343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          305748847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             305773189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         24343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            24343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        45046382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45046382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        45046382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             24343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         305748847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            350819571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8529076                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1256500                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8529076                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1256500                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              543854144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2006720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                80260736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               545860864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             80416000                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  31355                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2394                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      7267436                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            537090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            524628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            518217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            554714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            517311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            514259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            525717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            515336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            516690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            517223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           535817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           556539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           535779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           544208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           547878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           536315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             79095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             78926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             87142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             79216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             80753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             73760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             73326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            80107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            79858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            79814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            79411                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1785167451500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8529076                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1256500                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8497721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  74113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  75201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  75161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  75160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  75165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  75167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  75171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  75172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  75255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  75277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  75892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  76023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  75422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  75391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  75163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  75153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7449164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     83.783211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.537461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   102.340785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6694846     89.87%     89.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       570552      7.66%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        54719      0.73%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22117      0.30%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15231      0.20%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15063      0.20%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14827      0.20%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10180      0.14%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        51629      0.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7449164                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        75151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     113.073984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.319860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    178.499132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         60472     80.47%     80.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         4261      5.67%     86.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         3544      4.72%     90.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         2804      3.73%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         1965      2.61%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          998      1.33%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          575      0.77%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          290      0.39%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          123      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           63      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           27      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         75151                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        75151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.687389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.660071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.968711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            49231     65.51%     65.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1602      2.13%     67.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22921     30.50%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1378      1.83%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         75151                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 194833663500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            354165932250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                42488605000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22927.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41677.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       304.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    305.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1632005                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  670626                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 19.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     182428.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    23.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              27865880280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              15204597375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             32816721600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4100725440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         116599076880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         975877574400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         215073325500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1387537901475                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            777.255023                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 351847989500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   59610980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1373718186750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              28449799560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              15523204125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             33465502200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4025674080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         116599076880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         978164666055                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         213067104750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1389295027650                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            778.239310                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 348185377500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   59610980000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1377380798750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3570364459                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3570364459                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements          10214979                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.371371                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           283566706                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10217027                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.754327                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1262801500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.371371                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          571                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         597784493                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        597784493                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    211420403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       211420403                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72146303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72146303                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     283566706                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        283566706                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    283566706                       # number of overall hits
system.cpu.dcache.overall_hits::total       283566706                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9878722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9878722                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       338305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338305                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     10217027                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10217027                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10217027                       # number of overall misses
system.cpu.dcache.overall_misses::total      10217027                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 803350243000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 803350243000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  20904581500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20904581500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 824254824500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 824254824500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 824254824500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 824254824500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.044640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044640                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004667                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.034777                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034777                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.034777                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034777                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81321.272428                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81321.272428                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61792.115103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61792.115103                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 80674.625260                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80674.625260                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 80674.625260                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80674.625260                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1756089                       # number of writebacks
system.cpu.dcache.writebacks::total           1756089                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9878722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9878722                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       338305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       338305                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     10217027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10217027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     10217027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10217027                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 793471521000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 793471521000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  20566276500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20566276500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 814037797500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 814037797500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 814037797500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 814037797500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.044640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034777                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034777                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034777                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034777                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80321.272428                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80321.272428                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60792.115103                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60792.115103                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 79674.625260                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79674.625260                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 79674.625260                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79674.625260                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                23                       # number of replacements
system.cpu.icache.tags.tagsinuse           623.437128                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317254                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          996054.785294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   623.437128                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.304413                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.304413                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          657                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          657                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.320801                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636548                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317254                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317254                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317254                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317254                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317254                       # number of overall hits
system.cpu.icache.overall_hits::total       677317254                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53553000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53553000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53553000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53553000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53553000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53553000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78754.411765                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78754.411765                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78754.411765                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78754.411765                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78754.411765                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78754.411765                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           23                       # number of writebacks
system.cpu.icache.writebacks::total                23                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     52873000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52873000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     52873000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52873000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     52873000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52873000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77754.411765                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77754.411765                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77754.411765                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77754.411765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77754.411765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77754.411765                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   9048647                       # number of replacements
system.l2.tags.tagsinuse                  3817.352262                       # Cycle average of tags in use
system.l2.tags.total_refs                     8063554                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9052708                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.890734                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              331036525500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      687.807475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.382391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3129.162396                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.167922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.763956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.931971                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          514                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2448                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991455                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29823721                       # Number of tag accesses
system.l2.tags.data_accesses                 29823721                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1756089                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1756089                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           23                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               23                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             100531                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                100531                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1588099                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1588099                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1688630                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1688631                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1688630                       # number of overall hits
system.l2.overall_hits::total                 1688631                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           237774                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              237774                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              679                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      8290623                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8290623                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 679                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8528397                       # number of demand (read+write) misses
system.l2.demand_misses::total                8529076                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                679                       # number of overall misses
system.l2.overall_misses::cpu.data            8528397                       # number of overall misses
system.l2.overall_misses::total               8529076                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19003242500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19003242500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     51840000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51840000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 761978398500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 761978398500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      51840000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  780981641000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     781033481000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     51840000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 780981641000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    781033481000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1756089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1756089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           23                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           23                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         338305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            338305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9878722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9878722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               680                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          10217027                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10217707                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              680                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         10217027                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10217707                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.702839                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.702839                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998529                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.839240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.839240                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998529                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.834724                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.834735                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998529                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.834724                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.834735                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79921.448518                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79921.448518                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76347.569956                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76347.569956                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91908.460739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91908.460739                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76347.569956                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91574.259618                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91573.047420                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76347.569956                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91574.259618                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91573.047420                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1256500                       # number of writebacks
system.l2.writebacks::total                   1256500                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks      2978081                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2978081                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       237774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         237774                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      8290623                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8290623                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8528397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8529076                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8528397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8529076                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  16625502500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16625502500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45050000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45050000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 679072168500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 679072168500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45050000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 695697671000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 695742721000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45050000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 695697671000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 695742721000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.702839                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.702839                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.839240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.839240                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.834724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.834735                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.834724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.834735                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69921.448518                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69921.448518                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66347.569956                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66347.569956                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81908.460739                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81908.460739                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66347.569956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81574.259618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81573.047420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66347.569956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81574.259618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81573.047420                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            8291302                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1256500                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7267436                       # Transaction distribution
system.membus.trans_dist::ReadExReq            237774                       # Transaction distribution
system.membus.trans_dist::ReadExResp           237774                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8291302                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25582088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25582088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25582088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    626276864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    626276864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               626276864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          17053012                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17053012    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17053012                       # Request fanout histogram
system.membus.reqLayer2.occupancy         22087709000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        47609952750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     20432709                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10215002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        3502792                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      3502792                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           9879402                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3012589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           23                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16251036                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           338305                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          338305                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9878722                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30649032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30650415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    766279424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              766324416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9048647                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         19266354                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.181809                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.385687                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15763561     81.82%     81.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3502793     18.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19266354                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11972466500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1020000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15325540500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
