# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# waveform.wlf opened as dataset "waveform"
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 02:16:40 on Oct 27,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top(fast)
add wave -position insertpoint sim:/top/*
run -all
#                    0clk = 0, a = x, b = 0x,
# ** Error: Assertion failed
#    Time: 1 ns Started: 1 ns  Scope: top.S1 File: file.sv Line: 32
#                    1clk = 1, a = 1, b = 01,
#                    2clk = 0, a = 0, b = 00,
# ** Error: Assertion failed
#    Time: 3 ns Started: 3 ns  Scope: top.S1 File: file.sv Line: 32
#                    3clk = 1, a = 0, b = 00,
#                    4clk = 0, a = 0, b = 00,
# ** Error: Assertion failed
#    Time: 5 ns Started: 5 ns  Scope: top.S1 File: file.sv Line: 32
#                    5clk = 1, a = 0, b = 00,
#                    6clk = 0, a = 1, b = 01,
#                    7clk = 1, a = 1, b = 00,
#                    8clk = 0, a = 0, b = 00,
# ** Error: Assertion failed
#    Time: 9 ns Started: 9 ns  Scope: top.S1 File: file.sv Line: 32
# ** Error: Assertion failed
#    Time: 9 ns Started: 7 ns  Scope: top.S1 File: file.sv Line: 32
#                    9clk = 1, a = 0, b = 00,
#                   10clk = 0, a = 0, b = 01,
# ** Error: Assertion failed
#    Time: 11 ns Started: 11 ns  Scope: top.S1 File: file.sv Line: 32
#                   11clk = 1, a = 0, b = 00,
#                   12clk = 0, a = 1, b = 01,
#                   13clk = 1, a = 0, b = 01,
#                   14clk = 0, a = 1, b = 00,
# ** Error: Assertion failed
#    Time: 15 ns Started: 13 ns  Scope: top.S1 File: file.sv Line: 32
#                   15clk = 1, a = 0, b = 00,
#                   16clk = 0, a = 0, b = 01,
# ** Error: Assertion failed
#    Time: 17 ns Started: 17 ns  Scope: top.S1 File: file.sv Line: 32
# ** Error: Assertion failed
#    Time: 17 ns Started: 15 ns  Scope: top.S1 File: file.sv Line: 32
#                   17clk = 1, a = 1, b = 00,
#                   18clk = 0, a = 1, b = 00,
#                   19clk = 1, a = 0, b = 00,
# ** Note: $finish    : file.sv(36)
#    Time: 20 ns  Iteration: 0  Instance: /top
# 1
# Break in Module top at file.sv line 36
# End time: 02:18:41 on Oct 27,2021, Elapsed time: 0:02:01
# Errors: 9, Warnings: 0
