// VerilogA for LeNet3, CMODE_MDAC_8b, veriloga

`include "constants.vams"
`include "disciplines.vams"

module C2_AMUL_VIN_IO_DW3b(input VIN, input VZS_IN, input [2:0] Wx, inout iout);
  parameter real R = 100e3; // Resistor value
  parameter real Vth = 0.6; // Threshold voltage
  parameter real Vhigh = 1.2; // High state voltage
  parameter real Vlow = 0.0; // Low state voltage
  electrical VZS_IN;
  electrical VIN;
  electrical iout;
  electrical [2:0] Wx; //3-bits
  real Imdac; // Current through resistor
  integer control_val; // Integer value of Wx input
  integer N = 3; // Wx resolution

  analog begin

    // Convert Wx voltage to digital value (D)
    control_val = (V(Wx[0]) > Vth) + ((V(Wx[1]) > Vth) << 1) + ((V(Wx[2]) > Vth) << 2);

    // Calculate Imdac based on the magnitude formula
    Imdac = ((V(VIN) - V(VZS_IN)) / R) * (control_val / (2.0 ** N));

    I(iout) <+ -Imdac; // Current from VIN to vpos
	//I(iout) <+ Imdac;

  end
endmodule
