#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Mar 21 09:51:17 2025
# Process ID: 13220
# Current directory: D:/fpga/counter_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7240 D:\fpga\counter_v2\project_uart.xpr
# Log file: D:/fpga/counter_v2/vivado.log
# Journal file: D:/fpga/counter_v2\vivado.jou
# Running On: LAPTOP-TNKPRGBT, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project D:/fpga/counter_v2/project_uart.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 1584.113 ; gain = 412.789
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/fpga/counter_v2/project_uart.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/fpga/counter_v2/project_uart.srcs/sources_1/bd/design_1/design_1.bd
export_ip_user_files -of_objects  [get_files D:/fpga/counter_v2/project_uart.srcs/sources_1/new/student_ram.v] -no_script -reset -force -quiet
remove_files  D:/fpga/counter_v2/project_uart.srcs/sources_1/new/student_ram.v
export_ip_user_files -of_objects  [get_files D:/fpga/new_asm/test_ram.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/fpga/new_asm/test_rom.coe] -no_script -reset -force -quiet
remove_files  {D:/fpga/new_asm/test_ram.coe D:/fpga/new_asm/test_rom.coe}
export_ip_user_files -of_objects  [get_files D:/fpga/counter_v2/project_uart.srcs/sources_1/new/mem.coe] -no_script -reset -force -quiet
remove_files  D:/fpga/counter_v2/project_uart.srcs/sources_1/new/mem.coe
export_ip_user_files -of_objects  [get_files D:/fpga/counter_v2/project_uart.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  D:/fpga/counter_v2/project_uart.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
export_ip_user_files -of_objects  [get_files {{C:/Users/KTD/Desktop/mcu/cs2025/6 上板测试实验/教师版/MiniRV/MiniRV.srcs/sources_1/new/defines.vh}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/KTD/Desktop/mcu/cs2025/6 上板测试实验/教师版/MiniRV/MiniRV.srcs/sources_1/new/defines.vh}}
export_ip_user_files -of_objects  [get_files D:/fpga/counter_v2/project_uart.srcs/sources_1/imports/new/defines.vh] -no_script -reset -force -quiet
remove_files  D:/fpga/counter_v2/project_uart.srcs/sources_1/imports/new/defines.vh
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 09:54:21 2025...
