
tim1-pwm-oc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000005f0  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000788  08000788  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000788  08000788  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08000788  08000788  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000788  08000788  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000788  08000788  00010788  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800078c  0800078c  0001078c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08000790  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  0800079c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  0800079c  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000024e5  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000098b  00000000  00000000  00022521  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000320  00000000  00000000  00022eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000002b8  00000000  00000000  000231d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001476a  00000000  00000000  00023488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003eb0  00000000  00000000  00037bf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000817d2  00000000  00000000  0003baa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000bd274  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000ae4  00000000  00000000  000bd2c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000000c 	.word	0x2000000c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000770 	.word	0x08000770

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000010 	.word	0x20000010
 80001d4:	08000770 	.word	0x08000770

080001d8 <main>:

uint8_t flag = 0;	/*this flag is status of button*/
uint8_t cnt = 0;	/*this flag is to debug*/

int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
	HAL_Init();
 80001dc:	f000 f94a 	bl	8000474 <HAL_Init>

	vectortable_move();
 80001e0:	f000 f808 	bl	80001f4 <vectortable_move>
	tim4_init();
 80001e4:	f000 f842 	bl	800026c <tim4_init>
	tim_systick_init();
 80001e8:	f000 f820 	bl	800022c <tim_systick_init>

	while (1)
	{
		tim4_pwm_ch1(50);
 80001ec:	2032      	movs	r0, #50	; 0x32
 80001ee:	f000 f877 	bl	80002e0 <tim4_pwm_ch1>
 80001f2:	e7fb      	b.n	80001ec <main+0x14>

080001f4 <vectortable_move>:
 * @brief	: move vector table from FLASH to RAM
 * @param	: None
 * @retval	: None
 */
void vectortable_move()
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b084      	sub	sp, #16
 80001f8:	af00      	add	r7, sp, #0
	/*
	 * size(vector_table) = 0x194 + 0x4 - 0x00 = 0x198
	 * */
	/* move vector table from flash to ram */
	void *volatile dst = (void *volatile)0x20000000;	// RAM_address
 80001fa:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80001fe:	60bb      	str	r3, [r7, #8]
	void *volatile src = (void *volatile)0x08000000;	// FLASH_address
 8000200:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000204:	607b      	str	r3, [r7, #4]
	memcpy(dst, src, 0x198);
 8000206:	68bb      	ldr	r3, [r7, #8]
 8000208:	6879      	ldr	r1, [r7, #4]
 800020a:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800020e:	4618      	mov	r0, r3
 8000210:	f000 faa0 	bl	8000754 <memcpy>

	/**/
	uint32_t *VTOR = (uint32_t *)(0xE000ED08);
 8000214:	4b04      	ldr	r3, [pc, #16]	; (8000228 <vectortable_move+0x34>)
 8000216:	60fb      	str	r3, [r7, #12]
	*VTOR = 0x20000000;
 8000218:	68fb      	ldr	r3, [r7, #12]
 800021a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800021e:	601a      	str	r2, [r3, #0]
}
 8000220:	bf00      	nop
 8000222:	3710      	adds	r7, #16
 8000224:	46bd      	mov	sp, r7
 8000226:	bd80      	pop	{r7, pc}
 8000228:	e000ed08 	.word	0xe000ed08

0800022c <tim_systick_init>:

void tim_systick_init()
{
 800022c:	b480      	push	{r7}
 800022e:	b083      	sub	sp, #12
 8000230:	af00      	add	r7, sp, #0
	uint32_t *CSR = (uint32_t *)(0xe000e010 + 0x00);
 8000232:	4b0c      	ldr	r3, [pc, #48]	; (8000264 <tim_systick_init+0x38>)
 8000234:	607b      	str	r3, [r7, #4]
	/*enable clock*/
	*CSR |= (1<<2);
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	f043 0204 	orr.w	r2, r3, #4
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	601a      	str	r2, [r3, #0]
	/*enable the counter*/
	*CSR |= (1<<0);
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	f043 0201 	orr.w	r2, r3, #1
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	601a      	str	r2, [r3, #0]
	 * F = 16 000 000hz
	 * prescaler = 1 -> f = 16000000 hz -> t = 16*10^-6 s
	 * T = 0.01s
	 * T = N*t -> N = 160 000;
	 * */
	uint32_t *RVR = (uint32_t *)(0xe000e010 + 0x00);
 800024e:	4b05      	ldr	r3, [pc, #20]	; (8000264 <tim_systick_init+0x38>)
 8000250:	603b      	str	r3, [r7, #0]
	*RVR = 160000 - 1;
 8000252:	683b      	ldr	r3, [r7, #0]
 8000254:	4a04      	ldr	r2, [pc, #16]	; (8000268 <tim_systick_init+0x3c>)
 8000256:	601a      	str	r2, [r3, #0]
}
 8000258:	bf00      	nop
 800025a:	370c      	adds	r7, #12
 800025c:	46bd      	mov	sp, r7
 800025e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000262:	4770      	bx	lr
 8000264:	e000e010 	.word	0xe000e010
 8000268:	000270ff 	.word	0x000270ff

0800026c <tim4_init>:
	for(uint32_t i = 0; i <= time_milisec; i++)
		while(((*CSR>>16)&1)==0);
}

void tim4_init()
{
 800026c:	b480      	push	{r7}
 800026e:	b085      	sub	sp, #20
 8000270:	af00      	add	r7, sp, #0
	__HAL_RCC_TIM4_CLK_ENABLE();
 8000272:	2300      	movs	r3, #0
 8000274:	607b      	str	r3, [r7, #4]
 8000276:	4b17      	ldr	r3, [pc, #92]	; (80002d4 <tim4_init+0x68>)
 8000278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800027a:	4a16      	ldr	r2, [pc, #88]	; (80002d4 <tim4_init+0x68>)
 800027c:	f043 0304 	orr.w	r3, r3, #4
 8000280:	6413      	str	r3, [r2, #64]	; 0x40
 8000282:	4b14      	ldr	r3, [pc, #80]	; (80002d4 <tim4_init+0x68>)
 8000284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000286:	f003 0304 	and.w	r3, r3, #4
 800028a:	607b      	str	r3, [r7, #4]
 800028c:	687b      	ldr	r3, [r7, #4]

	/*alternate mode*/
	uint32_t *GPIOD_MODER = (uint32_t *)(0x40020c00 + 0x00);
 800028e:	4b12      	ldr	r3, [pc, #72]	; (80002d8 <tim4_init+0x6c>)
 8000290:	60fb      	str	r3, [r7, #12]
	*GPIOD_MODER &= ~(0b11<<24);
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800029a:	68fb      	ldr	r3, [r7, #12]
 800029c:	601a      	str	r2, [r3, #0]
	*GPIOD_MODER |= (1<<25);
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	601a      	str	r2, [r3, #0]

	/*function 2*/
	uint32_t *GPIOD_AFRH = (uint32_t *)(0x40020c00 + 0x24);
 80002aa:	4b0c      	ldr	r3, [pc, #48]	; (80002dc <tim4_init+0x70>)
 80002ac:	60bb      	str	r3, [r7, #8]
	*GPIOD_AFRH &= ~(0b1111<<16);
 80002ae:	68bb      	ldr	r3, [r7, #8]
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80002b6:	68bb      	ldr	r3, [r7, #8]
 80002b8:	601a      	str	r2, [r3, #0]
	*GPIOD_AFRH |= (1<<17);
 80002ba:	68bb      	ldr	r3, [r7, #8]
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80002c2:	68bb      	ldr	r3, [r7, #8]
 80002c4:	601a      	str	r2, [r3, #0]
}
 80002c6:	bf00      	nop
 80002c8:	3714      	adds	r7, #20
 80002ca:	46bd      	mov	sp, r7
 80002cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d0:	4770      	bx	lr
 80002d2:	bf00      	nop
 80002d4:	40023800 	.word	0x40023800
 80002d8:	40020c00 	.word	0x40020c00
 80002dc:	40020c24 	.word	0x40020c24

080002e0 <tim4_pwm_ch1>:

void tim4_pwm_ch1(uint8_t duty_cycle)
{
 80002e0:	b480      	push	{r7}
 80002e2:	b089      	sub	sp, #36	; 0x24
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	4603      	mov	r3, r0
 80002e8:	71fb      	strb	r3, [r7, #7]
	 * T = 1s = 1000 x 1ms
	 * N = 1000 < 65535
	 * t = 1ms -> f = 1000hz
	 * F = 16 000 000hz -> pre-scaler = F/f = 16 000
	 * */
	uint32_t *ARR = (uint32_t *)(0x40000800 + 0x2c);
 80002ea:	4b16      	ldr	r3, [pc, #88]	; (8000344 <tim4_pwm_ch1+0x64>)
 80002ec:	61fb      	str	r3, [r7, #28]
	*ARR = 1000 - 1;
 80002ee:	69fb      	ldr	r3, [r7, #28]
 80002f0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80002f4:	601a      	str	r2, [r3, #0]
	uint32_t *PCR = (uint32_t *)(0x40000800 + 0x28);
 80002f6:	4b14      	ldr	r3, [pc, #80]	; (8000348 <tim4_pwm_ch1+0x68>)
 80002f8:	61bb      	str	r3, [r7, #24]
	*PCR = 16000 - 1;			//prescaler  = f/(PCR + 1)
 80002fa:	69bb      	ldr	r3, [r7, #24]
 80002fc:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8000300:	601a      	str	r2, [r3, #0]

	uint32_t *CCR = (uint32_t *)(0x40000800 + 0x34);
 8000302:	4b12      	ldr	r3, [pc, #72]	; (800034c <tim4_pwm_ch1+0x6c>)
 8000304:	617b      	str	r3, [r7, #20]
	*CCR = duty_cycle * 10;
 8000306:	79fa      	ldrb	r2, [r7, #7]
 8000308:	4613      	mov	r3, r2
 800030a:	009b      	lsls	r3, r3, #2
 800030c:	4413      	add	r3, r2
 800030e:	005b      	lsls	r3, r3, #1
 8000310:	461a      	mov	r2, r3
 8000312:	697b      	ldr	r3, [r7, #20]
 8000314:	601a      	str	r2, [r3, #0]

	/*start count*/
	/*enable counter CEN bit*/
	uint32_t *CR1 = (uint32_t *)(0x40000800 + 0x00);
 8000316:	4b0e      	ldr	r3, [pc, #56]	; (8000350 <tim4_pwm_ch1+0x70>)
 8000318:	613b      	str	r3, [r7, #16]
	*CR1 |= (1 << 0);
 800031a:	693b      	ldr	r3, [r7, #16]
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	f043 0201 	orr.w	r2, r3, #1
 8000322:	693b      	ldr	r3, [r7, #16]
 8000324:	601a      	str	r2, [r3, #0]

	uint32_t *CCMR = (uint32_t *)(0x40000800 + 0x18);
 8000326:	4b0b      	ldr	r3, [pc, #44]	; (8000354 <tim4_pwm_ch1+0x74>)
 8000328:	60fb      	str	r3, [r7, #12]
	*CCMR |= (1 << 0);
 800032a:	68fb      	ldr	r3, [r7, #12]
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	f043 0201 	orr.w	r2, r3, #1
 8000332:	68fb      	ldr	r3, [r7, #12]
 8000334:	601a      	str	r2, [r3, #0]
}
 8000336:	bf00      	nop
 8000338:	3724      	adds	r7, #36	; 0x24
 800033a:	46bd      	mov	sp, r7
 800033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	4000082c 	.word	0x4000082c
 8000348:	40000828 	.word	0x40000828
 800034c:	40000834 	.word	0x40000834
 8000350:	40000800 	.word	0x40000800
 8000354:	40000818 	.word	0x40000818

08000358 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000358:	b480      	push	{r7}
 800035a:	b083      	sub	sp, #12
 800035c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800035e:	2300      	movs	r3, #0
 8000360:	607b      	str	r3, [r7, #4]
 8000362:	4b10      	ldr	r3, [pc, #64]	; (80003a4 <HAL_MspInit+0x4c>)
 8000364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000366:	4a0f      	ldr	r2, [pc, #60]	; (80003a4 <HAL_MspInit+0x4c>)
 8000368:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800036c:	6453      	str	r3, [r2, #68]	; 0x44
 800036e:	4b0d      	ldr	r3, [pc, #52]	; (80003a4 <HAL_MspInit+0x4c>)
 8000370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000372:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000376:	607b      	str	r3, [r7, #4]
 8000378:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800037a:	2300      	movs	r3, #0
 800037c:	603b      	str	r3, [r7, #0]
 800037e:	4b09      	ldr	r3, [pc, #36]	; (80003a4 <HAL_MspInit+0x4c>)
 8000380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000382:	4a08      	ldr	r2, [pc, #32]	; (80003a4 <HAL_MspInit+0x4c>)
 8000384:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000388:	6413      	str	r3, [r2, #64]	; 0x40
 800038a:	4b06      	ldr	r3, [pc, #24]	; (80003a4 <HAL_MspInit+0x4c>)
 800038c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800038e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000392:	603b      	str	r3, [r7, #0]
 8000394:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000396:	bf00      	nop
 8000398:	370c      	adds	r7, #12
 800039a:	46bd      	mov	sp, r7
 800039c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a0:	4770      	bx	lr
 80003a2:	bf00      	nop
 80003a4:	40023800 	.word	0x40023800

080003a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003a8:	b480      	push	{r7}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003ac:	e7fe      	b.n	80003ac <NMI_Handler+0x4>

080003ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003ae:	b480      	push	{r7}
 80003b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003b2:	e7fe      	b.n	80003b2 <HardFault_Handler+0x4>

080003b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003b8:	e7fe      	b.n	80003b8 <MemManage_Handler+0x4>

080003ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003ba:	b480      	push	{r7}
 80003bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003be:	e7fe      	b.n	80003be <BusFault_Handler+0x4>

080003c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003c4:	e7fe      	b.n	80003c4 <UsageFault_Handler+0x4>

080003c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003c6:	b480      	push	{r7}
 80003c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003ca:	bf00      	nop
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr

080003d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003d8:	bf00      	nop
 80003da:	46bd      	mov	sp, r7
 80003dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e0:	4770      	bx	lr

080003e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003e2:	b480      	push	{r7}
 80003e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003e6:	bf00      	nop
 80003e8:	46bd      	mov	sp, r7
 80003ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ee:	4770      	bx	lr

080003f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003f4:	f000 f890 	bl	8000518 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003f8:	bf00      	nop
 80003fa:	bd80      	pop	{r7, pc}

080003fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000400:	4b06      	ldr	r3, [pc, #24]	; (800041c <SystemInit+0x20>)
 8000402:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000406:	4a05      	ldr	r2, [pc, #20]	; (800041c <SystemInit+0x20>)
 8000408:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800040c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000410:	bf00      	nop
 8000412:	46bd      	mov	sp, r7
 8000414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000418:	4770      	bx	lr
 800041a:	bf00      	nop
 800041c:	e000ed00 	.word	0xe000ed00

08000420 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000420:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000458 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000424:	480d      	ldr	r0, [pc, #52]	; (800045c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000426:	490e      	ldr	r1, [pc, #56]	; (8000460 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000428:	4a0e      	ldr	r2, [pc, #56]	; (8000464 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800042a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800042c:	e002      	b.n	8000434 <LoopCopyDataInit>

0800042e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800042e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000430:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000432:	3304      	adds	r3, #4

08000434 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000434:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000436:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000438:	d3f9      	bcc.n	800042e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800043a:	4a0b      	ldr	r2, [pc, #44]	; (8000468 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800043c:	4c0b      	ldr	r4, [pc, #44]	; (800046c <LoopFillZerobss+0x26>)
  movs r3, #0
 800043e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000440:	e001      	b.n	8000446 <LoopFillZerobss>

08000442 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000442:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000444:	3204      	adds	r2, #4

08000446 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000446:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000448:	d3fb      	bcc.n	8000442 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800044a:	f7ff ffd7 	bl	80003fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800044e:	f000 f95d 	bl	800070c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000452:	f7ff fec1 	bl	80001d8 <main>
  bx  lr    
 8000456:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000458:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800045c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000460:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000464:	08000790 	.word	0x08000790
  ldr r2, =_sbss
 8000468:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800046c:	2000002c 	.word	0x2000002c

08000470 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000470:	e7fe      	b.n	8000470 <ADC_IRQHandler>
	...

08000474 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000478:	4b0e      	ldr	r3, [pc, #56]	; (80004b4 <HAL_Init+0x40>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	4a0d      	ldr	r2, [pc, #52]	; (80004b4 <HAL_Init+0x40>)
 800047e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000482:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000484:	4b0b      	ldr	r3, [pc, #44]	; (80004b4 <HAL_Init+0x40>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	4a0a      	ldr	r2, [pc, #40]	; (80004b4 <HAL_Init+0x40>)
 800048a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800048e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000490:	4b08      	ldr	r3, [pc, #32]	; (80004b4 <HAL_Init+0x40>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	4a07      	ldr	r2, [pc, #28]	; (80004b4 <HAL_Init+0x40>)
 8000496:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800049a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800049c:	2003      	movs	r0, #3
 800049e:	f000 f901 	bl	80006a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004a2:	200f      	movs	r0, #15
 80004a4:	f000 f808 	bl	80004b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004a8:	f7ff ff56 	bl	8000358 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004ac:	2300      	movs	r3, #0
}
 80004ae:	4618      	mov	r0, r3
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	40023c00 	.word	0x40023c00

080004b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004c0:	4b12      	ldr	r3, [pc, #72]	; (800050c <HAL_InitTick+0x54>)
 80004c2:	681a      	ldr	r2, [r3, #0]
 80004c4:	4b12      	ldr	r3, [pc, #72]	; (8000510 <HAL_InitTick+0x58>)
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	4619      	mov	r1, r3
 80004ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80004d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80004d6:	4618      	mov	r0, r3
 80004d8:	f000 f90b 	bl	80006f2 <HAL_SYSTICK_Config>
 80004dc:	4603      	mov	r3, r0
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d001      	beq.n	80004e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004e2:	2301      	movs	r3, #1
 80004e4:	e00e      	b.n	8000504 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	2b0f      	cmp	r3, #15
 80004ea:	d80a      	bhi.n	8000502 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004ec:	2200      	movs	r2, #0
 80004ee:	6879      	ldr	r1, [r7, #4]
 80004f0:	f04f 30ff 	mov.w	r0, #4294967295
 80004f4:	f000 f8e1 	bl	80006ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004f8:	4a06      	ldr	r2, [pc, #24]	; (8000514 <HAL_InitTick+0x5c>)
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80004fe:	2300      	movs	r3, #0
 8000500:	e000      	b.n	8000504 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000502:	2301      	movs	r3, #1
}
 8000504:	4618      	mov	r0, r3
 8000506:	3708      	adds	r7, #8
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	20000000 	.word	0x20000000
 8000510:	20000008 	.word	0x20000008
 8000514:	20000004 	.word	0x20000004

08000518 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800051c:	4b06      	ldr	r3, [pc, #24]	; (8000538 <HAL_IncTick+0x20>)
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	461a      	mov	r2, r3
 8000522:	4b06      	ldr	r3, [pc, #24]	; (800053c <HAL_IncTick+0x24>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	4413      	add	r3, r2
 8000528:	4a04      	ldr	r2, [pc, #16]	; (800053c <HAL_IncTick+0x24>)
 800052a:	6013      	str	r3, [r2, #0]
}
 800052c:	bf00      	nop
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	20000008 	.word	0x20000008
 800053c:	20000028 	.word	0x20000028

08000540 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000540:	b480      	push	{r7}
 8000542:	b085      	sub	sp, #20
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	f003 0307 	and.w	r3, r3, #7
 800054e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000550:	4b0c      	ldr	r3, [pc, #48]	; (8000584 <__NVIC_SetPriorityGrouping+0x44>)
 8000552:	68db      	ldr	r3, [r3, #12]
 8000554:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000556:	68ba      	ldr	r2, [r7, #8]
 8000558:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800055c:	4013      	ands	r3, r2
 800055e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000564:	68bb      	ldr	r3, [r7, #8]
 8000566:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000568:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800056c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000570:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000572:	4a04      	ldr	r2, [pc, #16]	; (8000584 <__NVIC_SetPriorityGrouping+0x44>)
 8000574:	68bb      	ldr	r3, [r7, #8]
 8000576:	60d3      	str	r3, [r2, #12]
}
 8000578:	bf00      	nop
 800057a:	3714      	adds	r7, #20
 800057c:	46bd      	mov	sp, r7
 800057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000582:	4770      	bx	lr
 8000584:	e000ed00 	.word	0xe000ed00

08000588 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800058c:	4b04      	ldr	r3, [pc, #16]	; (80005a0 <__NVIC_GetPriorityGrouping+0x18>)
 800058e:	68db      	ldr	r3, [r3, #12]
 8000590:	0a1b      	lsrs	r3, r3, #8
 8000592:	f003 0307 	and.w	r3, r3, #7
}
 8000596:	4618      	mov	r0, r3
 8000598:	46bd      	mov	sp, r7
 800059a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059e:	4770      	bx	lr
 80005a0:	e000ed00 	.word	0xe000ed00

080005a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	4603      	mov	r3, r0
 80005ac:	6039      	str	r1, [r7, #0]
 80005ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	db0a      	blt.n	80005ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b8:	683b      	ldr	r3, [r7, #0]
 80005ba:	b2da      	uxtb	r2, r3
 80005bc:	490c      	ldr	r1, [pc, #48]	; (80005f0 <__NVIC_SetPriority+0x4c>)
 80005be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005c2:	0112      	lsls	r2, r2, #4
 80005c4:	b2d2      	uxtb	r2, r2
 80005c6:	440b      	add	r3, r1
 80005c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005cc:	e00a      	b.n	80005e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ce:	683b      	ldr	r3, [r7, #0]
 80005d0:	b2da      	uxtb	r2, r3
 80005d2:	4908      	ldr	r1, [pc, #32]	; (80005f4 <__NVIC_SetPriority+0x50>)
 80005d4:	79fb      	ldrb	r3, [r7, #7]
 80005d6:	f003 030f 	and.w	r3, r3, #15
 80005da:	3b04      	subs	r3, #4
 80005dc:	0112      	lsls	r2, r2, #4
 80005de:	b2d2      	uxtb	r2, r2
 80005e0:	440b      	add	r3, r1
 80005e2:	761a      	strb	r2, [r3, #24]
}
 80005e4:	bf00      	nop
 80005e6:	370c      	adds	r7, #12
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr
 80005f0:	e000e100 	.word	0xe000e100
 80005f4:	e000ed00 	.word	0xe000ed00

080005f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b089      	sub	sp, #36	; 0x24
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	60f8      	str	r0, [r7, #12]
 8000600:	60b9      	str	r1, [r7, #8]
 8000602:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	f003 0307 	and.w	r3, r3, #7
 800060a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800060c:	69fb      	ldr	r3, [r7, #28]
 800060e:	f1c3 0307 	rsb	r3, r3, #7
 8000612:	2b04      	cmp	r3, #4
 8000614:	bf28      	it	cs
 8000616:	2304      	movcs	r3, #4
 8000618:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800061a:	69fb      	ldr	r3, [r7, #28]
 800061c:	3304      	adds	r3, #4
 800061e:	2b06      	cmp	r3, #6
 8000620:	d902      	bls.n	8000628 <NVIC_EncodePriority+0x30>
 8000622:	69fb      	ldr	r3, [r7, #28]
 8000624:	3b03      	subs	r3, #3
 8000626:	e000      	b.n	800062a <NVIC_EncodePriority+0x32>
 8000628:	2300      	movs	r3, #0
 800062a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800062c:	f04f 32ff 	mov.w	r2, #4294967295
 8000630:	69bb      	ldr	r3, [r7, #24]
 8000632:	fa02 f303 	lsl.w	r3, r2, r3
 8000636:	43da      	mvns	r2, r3
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	401a      	ands	r2, r3
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000640:	f04f 31ff 	mov.w	r1, #4294967295
 8000644:	697b      	ldr	r3, [r7, #20]
 8000646:	fa01 f303 	lsl.w	r3, r1, r3
 800064a:	43d9      	mvns	r1, r3
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000650:	4313      	orrs	r3, r2
         );
}
 8000652:	4618      	mov	r0, r3
 8000654:	3724      	adds	r7, #36	; 0x24
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
	...

08000660 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	3b01      	subs	r3, #1
 800066c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000670:	d301      	bcc.n	8000676 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000672:	2301      	movs	r3, #1
 8000674:	e00f      	b.n	8000696 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000676:	4a0a      	ldr	r2, [pc, #40]	; (80006a0 <SysTick_Config+0x40>)
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	3b01      	subs	r3, #1
 800067c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800067e:	210f      	movs	r1, #15
 8000680:	f04f 30ff 	mov.w	r0, #4294967295
 8000684:	f7ff ff8e 	bl	80005a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000688:	4b05      	ldr	r3, [pc, #20]	; (80006a0 <SysTick_Config+0x40>)
 800068a:	2200      	movs	r2, #0
 800068c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800068e:	4b04      	ldr	r3, [pc, #16]	; (80006a0 <SysTick_Config+0x40>)
 8000690:	2207      	movs	r2, #7
 8000692:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000694:	2300      	movs	r3, #0
}
 8000696:	4618      	mov	r0, r3
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	e000e010 	.word	0xe000e010

080006a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f7ff ff47 	bl	8000540 <__NVIC_SetPriorityGrouping>
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}

080006ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006ba:	b580      	push	{r7, lr}
 80006bc:	b086      	sub	sp, #24
 80006be:	af00      	add	r7, sp, #0
 80006c0:	4603      	mov	r3, r0
 80006c2:	60b9      	str	r1, [r7, #8]
 80006c4:	607a      	str	r2, [r7, #4]
 80006c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006c8:	2300      	movs	r3, #0
 80006ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006cc:	f7ff ff5c 	bl	8000588 <__NVIC_GetPriorityGrouping>
 80006d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006d2:	687a      	ldr	r2, [r7, #4]
 80006d4:	68b9      	ldr	r1, [r7, #8]
 80006d6:	6978      	ldr	r0, [r7, #20]
 80006d8:	f7ff ff8e 	bl	80005f8 <NVIC_EncodePriority>
 80006dc:	4602      	mov	r2, r0
 80006de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006e2:	4611      	mov	r1, r2
 80006e4:	4618      	mov	r0, r3
 80006e6:	f7ff ff5d 	bl	80005a4 <__NVIC_SetPriority>
}
 80006ea:	bf00      	nop
 80006ec:	3718      	adds	r7, #24
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006f2:	b580      	push	{r7, lr}
 80006f4:	b082      	sub	sp, #8
 80006f6:	af00      	add	r7, sp, #0
 80006f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80006fa:	6878      	ldr	r0, [r7, #4]
 80006fc:	f7ff ffb0 	bl	8000660 <SysTick_Config>
 8000700:	4603      	mov	r3, r0
}
 8000702:	4618      	mov	r0, r3
 8000704:	3708      	adds	r7, #8
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
	...

0800070c <__libc_init_array>:
 800070c:	b570      	push	{r4, r5, r6, lr}
 800070e:	4d0d      	ldr	r5, [pc, #52]	; (8000744 <__libc_init_array+0x38>)
 8000710:	4c0d      	ldr	r4, [pc, #52]	; (8000748 <__libc_init_array+0x3c>)
 8000712:	1b64      	subs	r4, r4, r5
 8000714:	10a4      	asrs	r4, r4, #2
 8000716:	2600      	movs	r6, #0
 8000718:	42a6      	cmp	r6, r4
 800071a:	d109      	bne.n	8000730 <__libc_init_array+0x24>
 800071c:	4d0b      	ldr	r5, [pc, #44]	; (800074c <__libc_init_array+0x40>)
 800071e:	4c0c      	ldr	r4, [pc, #48]	; (8000750 <__libc_init_array+0x44>)
 8000720:	f000 f826 	bl	8000770 <_init>
 8000724:	1b64      	subs	r4, r4, r5
 8000726:	10a4      	asrs	r4, r4, #2
 8000728:	2600      	movs	r6, #0
 800072a:	42a6      	cmp	r6, r4
 800072c:	d105      	bne.n	800073a <__libc_init_array+0x2e>
 800072e:	bd70      	pop	{r4, r5, r6, pc}
 8000730:	f855 3b04 	ldr.w	r3, [r5], #4
 8000734:	4798      	blx	r3
 8000736:	3601      	adds	r6, #1
 8000738:	e7ee      	b.n	8000718 <__libc_init_array+0xc>
 800073a:	f855 3b04 	ldr.w	r3, [r5], #4
 800073e:	4798      	blx	r3
 8000740:	3601      	adds	r6, #1
 8000742:	e7f2      	b.n	800072a <__libc_init_array+0x1e>
 8000744:	08000788 	.word	0x08000788
 8000748:	08000788 	.word	0x08000788
 800074c:	08000788 	.word	0x08000788
 8000750:	0800078c 	.word	0x0800078c

08000754 <memcpy>:
 8000754:	440a      	add	r2, r1
 8000756:	4291      	cmp	r1, r2
 8000758:	f100 33ff 	add.w	r3, r0, #4294967295
 800075c:	d100      	bne.n	8000760 <memcpy+0xc>
 800075e:	4770      	bx	lr
 8000760:	b510      	push	{r4, lr}
 8000762:	f811 4b01 	ldrb.w	r4, [r1], #1
 8000766:	f803 4f01 	strb.w	r4, [r3, #1]!
 800076a:	4291      	cmp	r1, r2
 800076c:	d1f9      	bne.n	8000762 <memcpy+0xe>
 800076e:	bd10      	pop	{r4, pc}

08000770 <_init>:
 8000770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000772:	bf00      	nop
 8000774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000776:	bc08      	pop	{r3}
 8000778:	469e      	mov	lr, r3
 800077a:	4770      	bx	lr

0800077c <_fini>:
 800077c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800077e:	bf00      	nop
 8000780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000782:	bc08      	pop	{r3}
 8000784:	469e      	mov	lr, r3
 8000786:	4770      	bx	lr
