Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Decoder/My3To5Decoder_isim_beh.exe -prj C:/Decoder/My3To5Decoder_beh.prj My3To5Decoder work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Decoder/My3To5Decoder.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND3B2
Compiling module OR2
Compiling module AND2B2
Compiling module AND2B1
Compiling module OR3
Compiling module AND3B3
Compiling module AND3B1
Compiling module INV
Compiling module My3To5Decoder
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 10 Verilog Units
Built simulation executable C:/Decoder/My3To5Decoder_isim_beh.exe
Fuse Memory Usage: 26276 KB
Fuse CPU Usage: 375 ms
