#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 25 23:23:57 2019
# Process ID: 3625
# Current directory: /home/gsaied/Desktop/verilog_rtl/image_conv
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/verilog_rtl/image_conv/vivado.log
# Journal file: /home/gsaied/Desktop/verilog_rtl/image_conv/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/image_conv
# cd $dirt
# read_verilog -sv [ glob *.sv ] 
# synth_design -top rom_wrapper -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Command: synth_design -top rom_wrapper -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3698 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1441.641 ; gain = 91.000 ; free physical = 4133 ; free virtual = 7984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rom_wrapper' [/home/gsaied/Desktop/verilog_rtl/image_conv/rom_wrapper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'rom_array_layer_1' [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:108]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:111]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:114]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:117]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:120]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:123]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:126]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:129]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:132]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:135]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:138]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:141]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:144]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:147]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:150]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:153]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:156]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:159]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:162]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:165]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:168]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:171]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:174]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:177]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:180]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:183]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:186]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:189]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:192]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:195]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:198]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:201]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:204]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:207]
INFO: [Synth 8-3876] $readmem data file 'file_1.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:209]
INFO: [Synth 8-3876] $readmem data file 'file_2.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:210]
INFO: [Synth 8-3876] $readmem data file 'file_3.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:211]
INFO: [Synth 8-3876] $readmem data file 'file_4.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:212]
INFO: [Synth 8-3876] $readmem data file 'file_5.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:213]
INFO: [Synth 8-3876] $readmem data file 'file_6.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:214]
INFO: [Synth 8-3876] $readmem data file 'file_7.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:215]
INFO: [Synth 8-3876] $readmem data file 'file_8.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:216]
INFO: [Synth 8-3876] $readmem data file 'file_9.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:217]
INFO: [Synth 8-3876] $readmem data file 'file_10.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:218]
INFO: [Synth 8-3876] $readmem data file 'file_11.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:219]
INFO: [Synth 8-3876] $readmem data file 'file_12.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:220]
INFO: [Synth 8-3876] $readmem data file 'file_13.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:221]
INFO: [Synth 8-3876] $readmem data file 'file_14.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:222]
INFO: [Synth 8-3876] $readmem data file 'file_15.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:223]
INFO: [Synth 8-3876] $readmem data file 'file_16.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:224]
INFO: [Synth 8-3876] $readmem data file 'file_17.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:225]
INFO: [Synth 8-3876] $readmem data file 'file_18.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:226]
INFO: [Synth 8-3876] $readmem data file 'file_19.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:227]
INFO: [Synth 8-3876] $readmem data file 'file_20.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:228]
INFO: [Synth 8-3876] $readmem data file 'file_21.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:229]
INFO: [Synth 8-3876] $readmem data file 'file_22.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:230]
INFO: [Synth 8-3876] $readmem data file 'file_23.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:231]
INFO: [Synth 8-3876] $readmem data file 'file_24.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:232]
INFO: [Synth 8-3876] $readmem data file 'file_25.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:233]
INFO: [Synth 8-3876] $readmem data file 'file_26.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:234]
INFO: [Synth 8-3876] $readmem data file 'file_27.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:235]
INFO: [Synth 8-3876] $readmem data file 'file_28.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:236]
INFO: [Synth 8-3876] $readmem data file 'file_29.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:237]
INFO: [Synth 8-3876] $readmem data file 'file_30.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:238]
INFO: [Synth 8-3876] $readmem data file 'file_31.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:239]
INFO: [Synth 8-3876] $readmem data file 'file_32.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:240]
INFO: [Synth 8-3876] $readmem data file 'file_33.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:241]
INFO: [Synth 8-3876] $readmem data file 'file_34.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:242]
INFO: [Synth 8-3876] $readmem data file 'file_35.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:243]
INFO: [Synth 8-3876] $readmem data file 'file_36.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:244]
INFO: [Synth 8-3876] $readmem data file 'file_37.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:245]
INFO: [Synth 8-3876] $readmem data file 'file_38.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:246]
INFO: [Synth 8-3876] $readmem data file 'file_39.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:247]
INFO: [Synth 8-3876] $readmem data file 'file_40.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:248]
INFO: [Synth 8-3876] $readmem data file 'file_41.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:249]
INFO: [Synth 8-3876] $readmem data file 'file_42.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:250]
INFO: [Synth 8-3876] $readmem data file 'file_43.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:251]
INFO: [Synth 8-3876] $readmem data file 'file_44.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:252]
INFO: [Synth 8-3876] $readmem data file 'file_45.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:253]
INFO: [Synth 8-3876] $readmem data file 'file_46.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:254]
INFO: [Synth 8-3876] $readmem data file 'file_47.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:255]
INFO: [Synth 8-3876] $readmem data file 'file_48.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:256]
INFO: [Synth 8-3876] $readmem data file 'file_49.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:257]
INFO: [Synth 8-3876] $readmem data file 'file_50.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:258]
INFO: [Synth 8-3876] $readmem data file 'file_51.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:259]
INFO: [Synth 8-3876] $readmem data file 'file_52.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:260]
INFO: [Synth 8-3876] $readmem data file 'file_53.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:261]
INFO: [Synth 8-3876] $readmem data file 'file_54.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:262]
INFO: [Synth 8-3876] $readmem data file 'file_55.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:263]
INFO: [Synth 8-3876] $readmem data file 'file_56.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:264]
INFO: [Synth 8-3876] $readmem data file 'file_57.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:265]
INFO: [Synth 8-3876] $readmem data file 'file_58.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:266]
INFO: [Synth 8-3876] $readmem data file 'file_59.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:267]
INFO: [Synth 8-3876] $readmem data file 'file_60.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:268]
INFO: [Synth 8-3876] $readmem data file 'file_61.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:269]
INFO: [Synth 8-3876] $readmem data file 'file_62.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:270]
INFO: [Synth 8-3876] $readmem data file 'file_63.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:271]
INFO: [Synth 8-3876] $readmem data file 'file_64.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:272]
INFO: [Synth 8-3876] $readmem data file 'file_65.txt' is read successfully [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:273]
INFO: [Synth 8-6155] done synthesizing module 'rom_array_layer_1' (1#1) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'rom_wrapper' (2#1) [/home/gsaied/Desktop/verilog_rtl/image_conv/rom_wrapper.sv:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:01:16 ; elapsed = 00:01:33 . Memory (MB): peak = 8663.820 ; gain = 7313.180 ; free physical = 1204 ; free virtual = 2619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:33 ; elapsed = 00:01:56 . Memory (MB): peak = 8663.820 ; gain = 7313.180 ; free physical = 1292 ; free virtual = 2625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:33 ; elapsed = 00:01:56 . Memory (MB): peak = 8671.824 ; gain = 7321.184 ; free physical = 1271 ; free virtual = 2626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:23 ; elapsed = 00:02:43 . Memory (MB): peak = 8671.824 ; gain = 7321.184 ; free physical = 4056 ; free virtual = 5582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rom_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 64    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[63][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[63][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[63][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[63][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[63][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[63][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[63][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[63][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[63][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[63][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[63][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[62][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[62][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[62][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[62][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[62][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[62][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[62][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[62][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[62][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[62][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[62][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[61][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[61][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[61][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[61][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[61][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[61][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[61][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[61][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[61][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[61][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[61][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[60][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[60][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[60][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[60][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[60][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[60][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[60][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[60][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[60][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[60][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[60][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[59][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[59][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[59][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[59][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[59][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[59][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[59][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[59][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[59][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[59][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[59][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[58][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[58][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[58][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[58][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[58][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[58][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[58][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[58][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[58][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[58][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[58][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[57][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[57][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[57][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[57][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[57][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[57][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[57][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[57][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[57][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[57][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[57][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[56][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[56][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[56][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[56][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[56][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[56][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[56][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[56][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[56][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[56][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[56][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[55][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[55][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[55][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[55][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[55][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[55][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[55][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[55][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[55][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[55][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[55][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rom_out_reg[54][4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:02:46 . Memory (MB): peak = 8671.824 ; gain = 7321.184 ; free physical = 3996 ; free virtual = 5555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:02:46 . Memory (MB): peak = 8671.824 ; gain = 7321.184 ; free physical = 3996 ; free virtual = 5581
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:26 ; elapsed = 00:02:47 . Memory (MB): peak = 8671.824 ; gain = 7321.184 ; free physical = 3995 ; free virtual = 5580
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:27 ; elapsed = 00:02:48 . Memory (MB): peak = 8671.824 ; gain = 7321.184 ; free physical = 3975 ; free virtual = 5604
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:27 ; elapsed = 00:02:48 . Memory (MB): peak = 8671.824 ; gain = 7321.184 ; free physical = 3974 ; free virtual = 5603
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:27 ; elapsed = 00:02:48 . Memory (MB): peak = 8671.824 ; gain = 7321.184 ; free physical = 3974 ; free virtual = 5603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT4 |     1|
|3     |LUT5 |   272|
|4     |FDRE |   331|
|5     |IBUF |     6|
|6     |OBUF |  1024|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |  1635|
|2     |  u1     |rom_array_layer_1 |   273|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:27 ; elapsed = 00:02:48 . Memory (MB): peak = 8671.824 ; gain = 7321.184 ; free physical = 3974 ; free virtual = 5603
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:27 ; elapsed = 00:02:48 . Memory (MB): peak = 8671.824 ; gain = 7321.184 ; free physical = 3962 ; free virtual = 5604
Synthesis Optimization Complete : Time (s): cpu = 00:02:27 ; elapsed = 00:02:48 . Memory (MB): peak = 8671.832 ; gain = 7321.184 ; free physical = 3960 ; free virtual = 5605
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-101] Netlist 'rom_wrapper' is not ideal for floorplanning, since the cellview 'rom_wrapper' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8695.836 ; gain = 0.000 ; free physical = 3802 ; free virtual = 5511
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
306 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:33 ; elapsed = 00:02:54 . Memory (MB): peak = 8695.836 ; gain = 7365.652 ; free physical = 3832 ; free virtual = 5568
# report_design_analysis -file $dirt/design.rpt
report_design_analysis: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 8730.863 ; gain = 35.027 ; free physical = 3136 ; free virtual = 4938
# report_utilization -file $dirt/utiliziation.rpt
# report_timing -file $dirt/timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
couldn't fork child process: not enough memory
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 23:27:43 2019...
