--
--	Conversion of dedo_v01.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Oct 26 17:01:40 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__PM1_DIR_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__PM1_DIR_net_0 : bit;
SIGNAL tmpIO_0__PM1_DIR_net_0 : bit;
TERMINAL tmpSIOVREF__PM1_DIR_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__PM1_DIR_net_0 : bit;
SIGNAL tmpOE__PM1_BRAKEn_net_0 : bit;
SIGNAL tmpFB_0__PM1_BRAKEn_net_0 : bit;
SIGNAL tmpIO_0__PM1_BRAKEn_net_0 : bit;
TERMINAL tmpSIOVREF__PM1_BRAKEn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PM1_BRAKEn_net_0 : bit;
SIGNAL tmpOE__PM1_ENABLE_net_0 : bit;
SIGNAL tmpFB_0__PM1_ENABLE_net_0 : bit;
SIGNAL tmpIO_0__PM1_ENABLE_net_0 : bit;
TERMINAL tmpSIOVREF__PM1_ENABLE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PM1_ENABLE_net_0 : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL Net_16 : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_234 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_15 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_12 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_239 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_11 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_6:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_6:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__PM1_input_net_1 : bit;
SIGNAL tmpOE__PM1_input_net_0 : bit;
SIGNAL Net_788 : bit;
SIGNAL Net_787 : bit;
SIGNAL tmpIO_1__PM1_input_net_1 : bit;
SIGNAL tmpIO_1__PM1_input_net_0 : bit;
TERMINAL tmpSIOVREF__PM1_input_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PM1_input_net_0 : bit;
SIGNAL Net_464 : bit;
SIGNAL Net_737 : bit;
SIGNAL Net_463 : bit;
SIGNAL \PM2_SPD_VDAC8:Net_83\ : bit;
SIGNAL \PM2_SPD_VDAC8:Net_81\ : bit;
SIGNAL \PM2_SPD_VDAC8:Net_82\ : bit;
TERMINAL Net_451 : bit;
TERMINAL \PM2_SPD_VDAC8:Net_77\ : bit;
SIGNAL tmpOE__PM2_BRAKEn_net_0 : bit;
SIGNAL tmpFB_0__PM2_BRAKEn_net_0 : bit;
SIGNAL tmpIO_0__PM2_BRAKEn_net_0 : bit;
TERMINAL tmpSIOVREF__PM2_BRAKEn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PM2_BRAKEn_net_0 : bit;
SIGNAL tmpOE__PM2_DIR_net_0 : bit;
SIGNAL tmpFB_0__PM2_DIR_net_0 : bit;
SIGNAL tmpIO_0__PM2_DIR_net_0 : bit;
TERMINAL tmpSIOVREF__PM2_DIR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PM2_DIR_net_0 : bit;
SIGNAL tmpOE__PM1_tension_net_0 : bit;
SIGNAL tmpFB_0__PM1_tension_net_0 : bit;
TERMINAL Net_193 : bit;
SIGNAL tmpIO_0__PM1_tension_net_0 : bit;
TERMINAL tmpSIOVREF__PM1_tension_net_0 : bit;
TERMINAL Net_293 : bit;
SIGNAL tmpINTERRUPT_0__PM1_tension_net_0 : bit;
SIGNAL Net_750 : bit;
SIGNAL \PM1_HA_TIMER:Net_260\ : bit;
SIGNAL Net_427 : bit;
SIGNAL \PM1_HA_TIMER:Net_55\ : bit;
SIGNAL Net_430 : bit;
SIGNAL \PM1_HA_TIMER:Net_53\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:control_7\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:control_6\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:control_5\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:control_4\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:control_3\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:control_2\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:control_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:control_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:ctrl_enable\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:ctrl_ten\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:capture_last\ : bit;
SIGNAL Net_424 : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:cntr_load\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:count_6\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:count_5\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:count_4\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:count_3\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:count_2\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:count_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:count_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:run_mode\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:hwEnable\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:status_tc\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:trigger_enable\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:per_zero\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:tc_i\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:tc_reg_i\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_690 : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:runmode_enable\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:timer_enable\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:trig_reg\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:status_6\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:status_5\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:status_4\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:status_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:status_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:status_2\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:fifo_full\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:status_3\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:fifo_nempty\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:cs_addr_2\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:cs_addr_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:cs_addr_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:nc0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:nc11\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:nc14\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:nc1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:nc10\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:nc13\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:nc2\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:nc9\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:nc12\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM1_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PM1_HA_TIMER:Net_102\ : bit;
SIGNAL \PM1_HA_TIMER:Net_266\ : bit;
SIGNAL \PM1_SPD_VDAC8:Net_83\ : bit;
SIGNAL \PM1_SPD_VDAC8:Net_81\ : bit;
SIGNAL \PM1_SPD_VDAC8:Net_82\ : bit;
TERMINAL Net_438 : bit;
TERMINAL \PM1_SPD_VDAC8:Net_77\ : bit;
SIGNAL Net_426 : bit;
SIGNAL \PM1_DirCounter:Net_1129\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:Net_43\ : bit;
SIGNAL \PM1_DirCounter:Net_1275\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:Net_49\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:Net_82\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:Net_89\ : bit;
SIGNAL \PM1_DirCounter:Net_1251\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:Net_95\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:Net_91\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:Net_102\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \PM1_DirCounter:Net_1260\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \PM1_DirCounter:Net_1264\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \PM1_DirCounter:Net_1203\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM1_DirCounter:Net_1290\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:sync_clock\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:A_j\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:A_k\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:quad_A_filt\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:B_j\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:B_k\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:quad_B_filt\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:index_filt\ : bit;
SIGNAL \PM1_DirCounter:Net_1232\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:state_2\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:error\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:state_3\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:state_1\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:state_0\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:status_0\ : bit;
SIGNAL \PM1_DirCounter:Net_530\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:status_1\ : bit;
SIGNAL \PM1_DirCounter:Net_611\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:status_2\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:status_3\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:status_4\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:status_5\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:status_6\ : bit;
SIGNAL \PM1_DirCounter:Net_1151\ : bit;
SIGNAL \PM1_DirCounter:Net_1248\ : bit;
SIGNAL \PM1_DirCounter:Net_1229\ : bit;
SIGNAL \PM1_DirCounter:Net_1272\ : bit;
SIGNAL \PM1_DirCounter:Net_1287\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \ADC_TS:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \ADC_TS:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \ADC_TS:clock\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \ADC_TS:ch_addr_5\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \ADC_TS:ch_addr_4\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \ADC_TS:ch_addr_3\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \ADC_TS:ch_addr_2\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \ADC_TS:ch_addr_1\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \ADC_TS:ch_addr_0\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_289 : bit;
TERMINAL Net_288 : bit;
TERMINAL Net_287 : bit;
TERMINAL Net_286 : bit;
TERMINAL Net_285 : bit;
TERMINAL Net_284 : bit;
TERMINAL Net_283 : bit;
TERMINAL Net_282 : bit;
TERMINAL Net_281 : bit;
TERMINAL Net_280 : bit;
TERMINAL Net_279 : bit;
TERMINAL Net_278 : bit;
TERMINAL Net_277 : bit;
TERMINAL Net_276 : bit;
TERMINAL Net_275 : bit;
TERMINAL Net_274 : bit;
TERMINAL Net_273 : bit;
TERMINAL Net_271 : bit;
TERMINAL Net_269 : bit;
TERMINAL Net_268 : bit;
TERMINAL Net_266 : bit;
TERMINAL Net_264 : bit;
TERMINAL Net_263 : bit;
TERMINAL Net_261 : bit;
TERMINAL Net_259 : bit;
TERMINAL Net_258 : bit;
TERMINAL Net_256 : bit;
TERMINAL Net_254 : bit;
TERMINAL Net_253 : bit;
TERMINAL Net_251 : bit;
TERMINAL Net_249 : bit;
TERMINAL Net_248 : bit;
TERMINAL Net_246 : bit;
TERMINAL Net_244 : bit;
TERMINAL Net_243 : bit;
TERMINAL Net_241 : bit;
TERMINAL Net_238 : bit;
TERMINAL Net_237 : bit;
TERMINAL Net_235 : bit;
TERMINAL Net_232 : bit;
TERMINAL Net_231 : bit;
TERMINAL Net_229 : bit;
TERMINAL Net_227 : bit;
TERMINAL Net_226 : bit;
TERMINAL Net_224 : bit;
TERMINAL Net_222 : bit;
TERMINAL Net_221 : bit;
TERMINAL Net_219 : bit;
TERMINAL Net_217 : bit;
TERMINAL Net_216 : bit;
TERMINAL Net_214 : bit;
TERMINAL Net_212 : bit;
TERMINAL Net_211 : bit;
TERMINAL Net_209 : bit;
TERMINAL Net_207 : bit;
TERMINAL Net_206 : bit;
TERMINAL Net_204 : bit;
TERMINAL Net_202 : bit;
TERMINAL Net_201 : bit;
TERMINAL Net_199 : bit;
TERMINAL Net_197 : bit;
TERMINAL Net_196 : bit;
TERMINAL Net_194 : bit;
TERMINAL \ADC_TS:V_single\ : bit;
TERMINAL \ADC_TS:SAR:Net_248\ : bit;
TERMINAL \ADC_TS:SAR:Net_233\ : bit;
SIGNAL \ADC_TS:SAR:vp_ctl_0\ : bit;
SIGNAL \ADC_TS:SAR:vp_ctl_2\ : bit;
SIGNAL \ADC_TS:SAR:vn_ctl_1\ : bit;
SIGNAL \ADC_TS:SAR:vn_ctl_3\ : bit;
SIGNAL \ADC_TS:SAR:vp_ctl_1\ : bit;
SIGNAL \ADC_TS:SAR:vp_ctl_3\ : bit;
SIGNAL \ADC_TS:SAR:vn_ctl_0\ : bit;
SIGNAL \ADC_TS:SAR:vn_ctl_2\ : bit;
SIGNAL \ADC_TS:SAR:Net_188\ : bit;
TERMINAL \ADC_TS:Net_2803\ : bit;
TERMINAL \ADC_TS:SAR:Net_126\ : bit;
TERMINAL \ADC_TS:SAR:Net_215\ : bit;
TERMINAL \ADC_TS:SAR:Net_257\ : bit;
SIGNAL \ADC_TS:SAR:soc\ : bit;
SIGNAL \ADC_TS:SAR:Net_252\ : bit;
SIGNAL Net_191 : bit;
SIGNAL \ADC_TS:SAR:Net_207_11\ : bit;
SIGNAL \ADC_TS:SAR:Net_207_10\ : bit;
SIGNAL \ADC_TS:SAR:Net_207_9\ : bit;
SIGNAL \ADC_TS:SAR:Net_207_8\ : bit;
SIGNAL \ADC_TS:SAR:Net_207_7\ : bit;
SIGNAL \ADC_TS:SAR:Net_207_6\ : bit;
SIGNAL \ADC_TS:SAR:Net_207_5\ : bit;
SIGNAL \ADC_TS:SAR:Net_207_4\ : bit;
SIGNAL \ADC_TS:SAR:Net_207_3\ : bit;
SIGNAL \ADC_TS:SAR:Net_207_2\ : bit;
SIGNAL \ADC_TS:SAR:Net_207_1\ : bit;
SIGNAL \ADC_TS:SAR:Net_207_0\ : bit;
SIGNAL \ADC_TS:Net_3830\ : bit;
TERMINAL \ADC_TS:SAR:Net_209\ : bit;
TERMINAL \ADC_TS:SAR:Net_149\ : bit;
TERMINAL \ADC_TS:SAR:Net_255\ : bit;
TERMINAL \ADC_TS:SAR:Net_368\ : bit;
SIGNAL \ADC_TS:SAR:Net_221\ : bit;
SIGNAL \ADC_TS:SAR:Net_381\ : bit;
SIGNAL \ADC_TS:SAR:Net_376\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:enable\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:control_0\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:load_period\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:control_1\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:control_2\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:count_5\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:count_4\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:count_3\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:count_2\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:count_1\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:count_0\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:status_7\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:status_6\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:status_5\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:status_4\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:status_3\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:status_2\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:status_1\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:status_0\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \ADC_TS:Net_3710\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \ADC_TS:Net_3935\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_192 : bit;
SIGNAL \ADC_TS:soc_out\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:control_7\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:control_6\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:control_5\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:control_4\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:control_3\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:count_6\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \ADC_TS:Net_3874\ : bit;
SIGNAL \ADC_TS:Net_3698\ : bit;
SIGNAL \ADC_TS:nrq\ : bit;
SIGNAL \ADC_TS:Net_3905\ : bit;
SIGNAL \ADC_TS:Net_3867\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \ADC_TS:MODIN1_5\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \ADC_TS:MODIN1_4\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \ADC_TS:MODIN1_3\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \ADC_TS:MODIN1_2\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \ADC_TS:MODIN1_1\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \ADC_TS:MODIN1_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \ADC_TS:MODIN2_5\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \ADC_TS:MODIN2_4\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \ADC_TS:MODIN2_3\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \ADC_TS:MODIN2_2\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \ADC_TS:MODIN2_1\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \ADC_TS:MODIN2_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \ADC_TS:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \ADC_TS:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \ADC_TS:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \ADC_TS:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \ADC_TS:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \ADC_TS:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \ADC_TS:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \ADC_TS:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \ADC_TS:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \ADC_TS:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \ADC_TS:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL tmpOE__PM2_ENABLE_net_0 : bit;
SIGNAL tmpFB_0__PM2_ENABLE_net_0 : bit;
SIGNAL tmpIO_0__PM2_ENABLE_net_0 : bit;
TERMINAL tmpSIOVREF__PM2_ENABLE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PM2_ENABLE_net_0 : bit;
SIGNAL Net_417 : bit;
SIGNAL Net_339 : bit;
SIGNAL \PM2_HA_TIMER:Net_260\ : bit;
SIGNAL Net_418 : bit;
SIGNAL \PM2_HA_TIMER:Net_55\ : bit;
SIGNAL Net_421 : bit;
SIGNAL \PM2_HA_TIMER:Net_53\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:control_7\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:control_6\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:control_5\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:control_4\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:control_3\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:control_2\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:control_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:control_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:ctrl_enable\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:ctrl_ten\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_322 : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:capture_last\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:cntr_load\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:count_6\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:count_5\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:count_4\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:count_3\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:count_2\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:count_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:count_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:run_mode\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:hwEnable\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:status_tc\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:trigger_enable\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:per_zero\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:tc_i\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:tc_reg_i\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:runmode_enable\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:timer_enable\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:trig_reg\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:status_6\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:status_5\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:status_4\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:status_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:status_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:status_2\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:fifo_full\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:status_3\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:fifo_nempty\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:cs_addr_2\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:cs_addr_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:cs_addr_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:nc0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:nc11\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:nc14\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:nc1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:nc10\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:nc13\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:nc2\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:nc9\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:nc12\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \PM2_HA_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PM2_HA_TIMER:Net_102\ : bit;
SIGNAL \PM2_HA_TIMER:Net_266\ : bit;
SIGNAL tmpOE__PM1_SPEED_net_0 : bit;
SIGNAL tmpFB_0__PM1_SPEED_net_0 : bit;
SIGNAL tmpIO_0__PM1_SPEED_net_0 : bit;
TERMINAL tmpSIOVREF__PM1_SPEED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PM1_SPEED_net_0 : bit;
SIGNAL Net_415 : bit;
SIGNAL \PM2_DirCounter:Net_1129\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:Net_43\ : bit;
SIGNAL \PM2_DirCounter:Net_1275\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:Net_49\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:Net_82\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:Net_89\ : bit;
SIGNAL \PM2_DirCounter:Net_1251\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:Net_95\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:Net_91\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:Net_102\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \PM2_DirCounter:Net_1260\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \PM2_DirCounter:Net_1264\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \PM2_DirCounter:Net_1203\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PM2_DirCounter:Net_1290\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:sync_clock\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_323 : bit;
SIGNAL \PM2_DirCounter:bQuadDec:quad_B_filt\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:index_filt\ : bit;
SIGNAL \PM2_DirCounter:Net_1232\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:state_2\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:error\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:state_3\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:state_1\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:state_0\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:status_0\ : bit;
SIGNAL \PM2_DirCounter:Net_530\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:status_1\ : bit;
SIGNAL \PM2_DirCounter:Net_611\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:status_2\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:status_3\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:status_4\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:status_5\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:status_6\ : bit;
SIGNAL \PM2_DirCounter:Net_1151\ : bit;
SIGNAL \PM2_DirCounter:Net_1248\ : bit;
SIGNAL \PM2_DirCounter:Net_1229\ : bit;
SIGNAL \PM2_DirCounter:Net_1272\ : bit;
SIGNAL \PM2_DirCounter:Net_1287\ : bit;
SIGNAL tmpOE__PM2_input_net_1 : bit;
SIGNAL tmpOE__PM2_input_net_0 : bit;
SIGNAL tmpIO_1__PM2_input_net_1 : bit;
SIGNAL tmpIO_1__PM2_input_net_0 : bit;
TERMINAL tmpSIOVREF__PM2_input_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PM2_input_net_0 : bit;
SIGNAL tmpOE__PM2_SPEED_net_0 : bit;
SIGNAL tmpFB_0__PM2_SPEED_net_0 : bit;
SIGNAL tmpIO_0__PM2_SPEED_net_0 : bit;
TERMINAL tmpSIOVREF__PM2_SPEED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PM2_SPEED_net_0 : bit;
SIGNAL tmpOE__PM2_tension_net_0 : bit;
SIGNAL tmpFB_0__PM2_tension_net_0 : bit;
SIGNAL tmpIO_0__PM2_tension_net_0 : bit;
TERMINAL tmpSIOVREF__PM2_tension_net_0 : bit;
TERMINAL Net_454 : bit;
SIGNAL tmpINTERRUPT_0__PM2_tension_net_0 : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_12D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:capture_last\\D\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:cntr_load\\D\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\\D\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \PM1_HA_TIMER:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \PM1_DirCounter:Net_1251\\D\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \PM1_DirCounter:Net_1203\\D\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:state_2\\D\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:state_3\\D\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:state_1\\D\ : bit;
SIGNAL \PM1_DirCounter:bQuadDec:state_0\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \ADC_TS:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \ADC_TS:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:capture_last\\D\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:cntr_load\\D\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\\D\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \PM2_HA_TIMER:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \PM2_DirCounter:Net_1251\\D\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \PM2_DirCounter:Net_1203\\D\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:state_2\\D\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:state_3\\D\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:state_1\\D\ : bit;
SIGNAL \PM2_DirCounter:bQuadDec:state_0\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__PM1_DIR_net_0 <=  ('1') ;

Net_234 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_12D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and Net_239 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_239 and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_239)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_239 and \UART:BUART:pollcount_0\));

\UART:BUART:rx_postpoll\ <= ((Net_239 and \UART:BUART:pollcount_0\)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not Net_239 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_239 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not Net_239 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_239));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\PM1_HA_TIMER:TimerUDB:fifo_load_polarized\ <= ((not \PM1_HA_TIMER:TimerUDB:capture_last\ and Net_787)
	OR (not Net_787 and \PM1_HA_TIMER:TimerUDB:capture_last\));

\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\\D\ <= ((not \PM1_HA_TIMER:TimerUDB:cntr_load\ and not \PM1_HA_TIMER:TimerUDB:count_6\ and not \PM1_HA_TIMER:TimerUDB:count_5\ and not \PM1_HA_TIMER:TimerUDB:count_4\ and not \PM1_HA_TIMER:TimerUDB:count_3\ and not \PM1_HA_TIMER:TimerUDB:count_2\ and not \PM1_HA_TIMER:TimerUDB:count_1\ and \PM1_HA_TIMER:TimerUDB:count_0\));

\PM1_HA_TIMER:TimerUDB:cntr_load\\D\ <= ((not \PM1_HA_TIMER:TimerUDB:count_6\ and not \PM1_HA_TIMER:TimerUDB:count_5\ and not \PM1_HA_TIMER:TimerUDB:count_4\ and not \PM1_HA_TIMER:TimerUDB:count_3\ and not \PM1_HA_TIMER:TimerUDB:count_2\ and not \PM1_HA_TIMER:TimerUDB:count_1\ and \PM1_HA_TIMER:TimerUDB:count_0\));

\PM1_HA_TIMER:TimerUDB:status_tc\ <= ((\PM1_HA_TIMER:TimerUDB:control_7\ and \PM1_HA_TIMER:TimerUDB:per_zero\));

\PM1_DirCounter:Cnt16:CounterUDB:reload\ <= (\PM1_DirCounter:Cnt16:CounterUDB:overflow\
	OR \PM1_DirCounter:Cnt16:CounterUDB:status_1\
	OR \PM1_DirCounter:Net_1260\);

\PM1_DirCounter:Cnt16:CounterUDB:status_0\ <= ((not \PM1_DirCounter:Cnt16:CounterUDB:prevCompare\ and \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_i\));

\PM1_DirCounter:Cnt16:CounterUDB:status_2\ <= ((not \PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\ and \PM1_DirCounter:Cnt16:CounterUDB:overflow\));

\PM1_DirCounter:Cnt16:CounterUDB:status_3\ <= ((not \PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\ and \PM1_DirCounter:Cnt16:CounterUDB:status_1\));

\PM1_DirCounter:Cnt16:CounterUDB:count_enable\ <= ((not \PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\ and \PM1_DirCounter:Cnt16:CounterUDB:control_7\ and \PM1_DirCounter:Net_1203\));

\PM1_DirCounter:Cnt16:CounterUDB:reload_tc\ <= (\PM1_DirCounter:Cnt16:CounterUDB:status_1\
	OR \PM1_DirCounter:Cnt16:CounterUDB:overflow\);

\PM1_DirCounter:bQuadDec:quad_A_filt\\D\ <= ((\PM1_DirCounter:bQuadDec:quad_A_delayed_0\ and \PM1_DirCounter:bQuadDec:quad_A_delayed_1\ and \PM1_DirCounter:bQuadDec:quad_A_delayed_2\)
	OR (\PM1_DirCounter:bQuadDec:quad_A_delayed_2\ and \PM1_DirCounter:bQuadDec:quad_A_filt\)
	OR (\PM1_DirCounter:bQuadDec:quad_A_delayed_1\ and \PM1_DirCounter:bQuadDec:quad_A_filt\)
	OR (\PM1_DirCounter:bQuadDec:quad_A_delayed_0\ and \PM1_DirCounter:bQuadDec:quad_A_filt\));

\PM1_DirCounter:bQuadDec:quad_B_filt\\D\ <= ((\PM1_DirCounter:bQuadDec:quad_B_delayed_0\ and \PM1_DirCounter:bQuadDec:quad_B_delayed_1\ and \PM1_DirCounter:bQuadDec:quad_B_delayed_2\)
	OR (\PM1_DirCounter:bQuadDec:quad_B_delayed_2\ and \PM1_DirCounter:bQuadDec:quad_B_filt\)
	OR (\PM1_DirCounter:bQuadDec:quad_B_delayed_1\ and \PM1_DirCounter:bQuadDec:quad_B_filt\)
	OR (\PM1_DirCounter:bQuadDec:quad_B_delayed_0\ and \PM1_DirCounter:bQuadDec:quad_B_filt\));

\PM1_DirCounter:bQuadDec:state_3\\D\ <= ((not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:quad_A_filt\ and not \PM1_DirCounter:bQuadDec:error\ and not \PM1_DirCounter:bQuadDec:state_0\ and \PM1_DirCounter:bQuadDec:quad_B_filt\ and \PM1_DirCounter:bQuadDec:state_1\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:quad_B_filt\ and not \PM1_DirCounter:bQuadDec:error\ and not \PM1_DirCounter:bQuadDec:state_1\ and \PM1_DirCounter:bQuadDec:quad_A_filt\ and \PM1_DirCounter:bQuadDec:state_0\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:quad_A_filt\ and not \PM1_DirCounter:bQuadDec:quad_B_filt\ and not \PM1_DirCounter:bQuadDec:error\ and \PM1_DirCounter:bQuadDec:state_1\ and \PM1_DirCounter:bQuadDec:state_0\)
	OR (not \PM1_DirCounter:bQuadDec:error\ and not \PM1_DirCounter:bQuadDec:state_1\ and not \PM1_DirCounter:bQuadDec:state_0\ and \PM1_DirCounter:bQuadDec:quad_A_filt\ and \PM1_DirCounter:bQuadDec:quad_B_filt\));

\PM1_DirCounter:bQuadDec:state_2\\D\ <= ((\PM1_DirCounter:bQuadDec:error\ and \PM1_DirCounter:bQuadDec:state_0\)
	OR (\PM1_DirCounter:Net_1260\ and \PM1_DirCounter:bQuadDec:state_0\)
	OR (\PM1_DirCounter:bQuadDec:error\ and \PM1_DirCounter:bQuadDec:state_1\)
	OR (\PM1_DirCounter:Net_1260\ and \PM1_DirCounter:bQuadDec:state_1\)
	OR (\PM1_DirCounter:Net_1260\ and \PM1_DirCounter:bQuadDec:error\));

\PM1_DirCounter:bQuadDec:state_1\\D\ <= ((not \PM1_DirCounter:bQuadDec:quad_B_filt\ and not \PM1_DirCounter:bQuadDec:error\ and not \PM1_DirCounter:bQuadDec:state_1\ and not \PM1_DirCounter:bQuadDec:state_0\ and \PM1_DirCounter:bQuadDec:quad_A_filt\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:state_1\ and not \PM1_DirCounter:bQuadDec:state_0\ and \PM1_DirCounter:bQuadDec:quad_A_filt\ and \PM1_DirCounter:bQuadDec:error\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:error\ and \PM1_DirCounter:bQuadDec:quad_A_filt\ and \PM1_DirCounter:bQuadDec:quad_B_filt\ and \PM1_DirCounter:bQuadDec:state_0\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:error\ and \PM1_DirCounter:bQuadDec:quad_A_filt\ and \PM1_DirCounter:bQuadDec:state_1\));

\PM1_DirCounter:bQuadDec:state_0\\D\ <= ((not \PM1_DirCounter:bQuadDec:quad_A_filt\ and not \PM1_DirCounter:bQuadDec:error\ and not \PM1_DirCounter:bQuadDec:state_1\ and not \PM1_DirCounter:bQuadDec:state_0\ and \PM1_DirCounter:bQuadDec:quad_B_filt\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:state_1\ and not \PM1_DirCounter:bQuadDec:state_0\ and \PM1_DirCounter:bQuadDec:quad_B_filt\ and \PM1_DirCounter:bQuadDec:error\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:error\ and \PM1_DirCounter:bQuadDec:quad_A_filt\ and \PM1_DirCounter:bQuadDec:quad_B_filt\ and \PM1_DirCounter:bQuadDec:state_1\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:error\ and \PM1_DirCounter:bQuadDec:quad_B_filt\ and \PM1_DirCounter:bQuadDec:state_0\));

\PM1_DirCounter:Net_1251\\D\ <= ((not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:quad_B_filt\ and not \PM1_DirCounter:bQuadDec:error\ and \PM1_DirCounter:bQuadDec:quad_A_filt\ and \PM1_DirCounter:bQuadDec:state_1\ and \PM1_DirCounter:bQuadDec:state_0\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:quad_A_filt\ and not \PM1_DirCounter:bQuadDec:quad_B_filt\ and not \PM1_DirCounter:bQuadDec:error\ and not \PM1_DirCounter:bQuadDec:state_0\ and \PM1_DirCounter:bQuadDec:state_1\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:error\ and not \PM1_DirCounter:bQuadDec:state_1\ and \PM1_DirCounter:bQuadDec:quad_A_filt\ and \PM1_DirCounter:bQuadDec:quad_B_filt\ and \PM1_DirCounter:bQuadDec:state_0\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:state_1\ and not \PM1_DirCounter:bQuadDec:state_0\ and \PM1_DirCounter:Net_1251\ and \PM1_DirCounter:bQuadDec:error\)
	OR (not \PM1_DirCounter:bQuadDec:quad_A_filt\ and not \PM1_DirCounter:bQuadDec:error\ and not \PM1_DirCounter:bQuadDec:state_1\ and not \PM1_DirCounter:bQuadDec:state_0\ and \PM1_DirCounter:bQuadDec:quad_B_filt\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:error\ and \PM1_DirCounter:Net_1251\ and \PM1_DirCounter:bQuadDec:quad_A_filt\ and \PM1_DirCounter:bQuadDec:state_0\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:quad_B_filt\ and not \PM1_DirCounter:bQuadDec:error\ and \PM1_DirCounter:Net_1251\ and \PM1_DirCounter:bQuadDec:state_1\)
	OR (not \PM1_DirCounter:bQuadDec:error\ and not \PM1_DirCounter:bQuadDec:state_1\ and not \PM1_DirCounter:bQuadDec:state_0\ and \PM1_DirCounter:Net_1251\ and \PM1_DirCounter:bQuadDec:quad_B_filt\)
	OR (not \PM1_DirCounter:bQuadDec:quad_A_filt\ and not \PM1_DirCounter:bQuadDec:error\ and not \PM1_DirCounter:bQuadDec:state_1\ and not \PM1_DirCounter:bQuadDec:state_0\ and \PM1_DirCounter:Net_1251\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:quad_A_filt\ and not \PM1_DirCounter:bQuadDec:error\ and not \PM1_DirCounter:bQuadDec:state_0\ and \PM1_DirCounter:Net_1251\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:error\ and not \PM1_DirCounter:bQuadDec:state_1\ and \PM1_DirCounter:Net_1251\ and \PM1_DirCounter:bQuadDec:quad_B_filt\));

\PM1_DirCounter:Net_1203\\D\ <= ((not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:quad_A_filt\ and not \PM1_DirCounter:bQuadDec:quad_B_filt\ and not \PM1_DirCounter:bQuadDec:error\ and not \PM1_DirCounter:bQuadDec:state_1\ and \PM1_DirCounter:bQuadDec:state_0\)
	OR (not \PM1_DirCounter:Net_1260\ and not \PM1_DirCounter:bQuadDec:state_1\ and not \PM1_DirCounter:bQuadDec:state_0\ and \PM1_DirCounter:Net_1203\ and \PM1_DirCounter:bQuadDec:error\)
	OR (not \PM1_DirCounter:bQuadDec:quad_A_filt\ and not \PM1_DirCounter:bQuadDec:error\ and not \PM1_DirCounter:bQuadDec:state_1\ and not \PM1_DirCounter:bQuadDec:state_0\ and \PM1_DirCounter:bQuadDec:quad_B_filt\));

\PM1_DirCounter:Net_530\ <= ((not \PM1_DirCounter:Net_1264\ and \PM1_DirCounter:Net_1275\ and \PM1_DirCounter:Net_1251\));

\PM1_DirCounter:Net_611\ <= ((not \PM1_DirCounter:Net_1251\ and not \PM1_DirCounter:Net_1264\ and \PM1_DirCounter:Net_1275\));

\ADC_TS:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (\ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

\ADC_TS:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\ADC_TS:AMuxHw_2_Decoder_is_active\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

\ADC_TS:bSAR_SEQ:cnt_enable\ <= (\ADC_TS:bSAR_SEQ:load_period\
	OR Net_191);

\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_192 and \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \ADC_TS:Net_3935\);

\ADC_TS:bSAR_SEQ:nrq_edge_detect\ <= ((not \ADC_TS:bSAR_SEQ:nrq_reg\ and \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\));

\ADC_TS:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \ADC_TS:ch_addr_5\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_TS:ch_addr_4\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_TS:ch_addr_5\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_TS:ch_addr_5\ and not \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\));

\ADC_TS:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_5\ and \ADC_TS:ch_addr_4\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_4\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_5\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_5\ and \ADC_TS:ch_addr_4\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\));

\ADC_TS:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \ADC_TS:ch_addr_2\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_TS:ch_addr_1\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_TS:ch_addr_2\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_TS:ch_addr_2\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\));

\ADC_TS:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_2\ and \ADC_TS:ch_addr_1\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_1\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_2\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_2\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\));

\PM2_HA_TIMER:TimerUDB:fifo_load_polarized\ <= ((not \PM2_HA_TIMER:TimerUDB:capture_last\ and Net_322)
	OR (not Net_322 and \PM2_HA_TIMER:TimerUDB:capture_last\));

\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\\D\ <= ((not \PM2_HA_TIMER:TimerUDB:cntr_load\ and not \PM2_HA_TIMER:TimerUDB:count_6\ and not \PM2_HA_TIMER:TimerUDB:count_5\ and not \PM2_HA_TIMER:TimerUDB:count_4\ and not \PM2_HA_TIMER:TimerUDB:count_3\ and not \PM2_HA_TIMER:TimerUDB:count_2\ and not \PM2_HA_TIMER:TimerUDB:count_1\ and \PM2_HA_TIMER:TimerUDB:count_0\));

\PM2_HA_TIMER:TimerUDB:cntr_load\\D\ <= ((not \PM2_HA_TIMER:TimerUDB:count_6\ and not \PM2_HA_TIMER:TimerUDB:count_5\ and not \PM2_HA_TIMER:TimerUDB:count_4\ and not \PM2_HA_TIMER:TimerUDB:count_3\ and not \PM2_HA_TIMER:TimerUDB:count_2\ and not \PM2_HA_TIMER:TimerUDB:count_1\ and \PM2_HA_TIMER:TimerUDB:count_0\));

\PM2_HA_TIMER:TimerUDB:status_tc\ <= ((\PM2_HA_TIMER:TimerUDB:control_7\ and \PM2_HA_TIMER:TimerUDB:per_zero\));

\PM2_DirCounter:Cnt16:CounterUDB:reload\ <= (\PM2_DirCounter:Cnt16:CounterUDB:overflow\
	OR \PM2_DirCounter:Cnt16:CounterUDB:status_1\
	OR \PM2_DirCounter:Net_1260\);

\PM2_DirCounter:Cnt16:CounterUDB:status_0\ <= ((not \PM2_DirCounter:Cnt16:CounterUDB:prevCompare\ and \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_i\));

\PM2_DirCounter:Cnt16:CounterUDB:status_2\ <= ((not \PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\ and \PM2_DirCounter:Cnt16:CounterUDB:overflow\));

\PM2_DirCounter:Cnt16:CounterUDB:status_3\ <= ((not \PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\ and \PM2_DirCounter:Cnt16:CounterUDB:status_1\));

\PM2_DirCounter:Cnt16:CounterUDB:count_enable\ <= ((not \PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\ and \PM2_DirCounter:Cnt16:CounterUDB:control_7\ and \PM2_DirCounter:Net_1203\));

\PM2_DirCounter:Cnt16:CounterUDB:reload_tc\ <= (\PM2_DirCounter:Cnt16:CounterUDB:status_1\
	OR \PM2_DirCounter:Cnt16:CounterUDB:overflow\);

\PM2_DirCounter:bQuadDec:state_3\\D\ <= ((not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:quad_A_filt\ and not \PM2_DirCounter:bQuadDec:error\ and not \PM2_DirCounter:bQuadDec:state_0\ and \PM2_DirCounter:bQuadDec:quad_B_filt\ and \PM2_DirCounter:bQuadDec:state_1\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:quad_B_filt\ and not \PM2_DirCounter:bQuadDec:error\ and not \PM2_DirCounter:bQuadDec:state_1\ and \PM2_DirCounter:bQuadDec:quad_A_filt\ and \PM2_DirCounter:bQuadDec:state_0\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:quad_A_filt\ and not \PM2_DirCounter:bQuadDec:quad_B_filt\ and not \PM2_DirCounter:bQuadDec:error\ and \PM2_DirCounter:bQuadDec:state_1\ and \PM2_DirCounter:bQuadDec:state_0\)
	OR (not \PM2_DirCounter:bQuadDec:error\ and not \PM2_DirCounter:bQuadDec:state_1\ and not \PM2_DirCounter:bQuadDec:state_0\ and \PM2_DirCounter:bQuadDec:quad_A_filt\ and \PM2_DirCounter:bQuadDec:quad_B_filt\));

\PM2_DirCounter:bQuadDec:state_2\\D\ <= ((\PM2_DirCounter:bQuadDec:error\ and \PM2_DirCounter:bQuadDec:state_0\)
	OR (\PM2_DirCounter:Net_1260\ and \PM2_DirCounter:bQuadDec:state_0\)
	OR (\PM2_DirCounter:bQuadDec:error\ and \PM2_DirCounter:bQuadDec:state_1\)
	OR (\PM2_DirCounter:Net_1260\ and \PM2_DirCounter:bQuadDec:state_1\)
	OR (\PM2_DirCounter:Net_1260\ and \PM2_DirCounter:bQuadDec:error\));

\PM2_DirCounter:bQuadDec:state_1\\D\ <= ((not \PM2_DirCounter:bQuadDec:quad_B_filt\ and not \PM2_DirCounter:bQuadDec:error\ and not \PM2_DirCounter:bQuadDec:state_1\ and not \PM2_DirCounter:bQuadDec:state_0\ and \PM2_DirCounter:bQuadDec:quad_A_filt\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:state_1\ and not \PM2_DirCounter:bQuadDec:state_0\ and \PM2_DirCounter:bQuadDec:quad_A_filt\ and \PM2_DirCounter:bQuadDec:error\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:error\ and \PM2_DirCounter:bQuadDec:quad_A_filt\ and \PM2_DirCounter:bQuadDec:quad_B_filt\ and \PM2_DirCounter:bQuadDec:state_0\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:error\ and \PM2_DirCounter:bQuadDec:quad_A_filt\ and \PM2_DirCounter:bQuadDec:state_1\));

\PM2_DirCounter:bQuadDec:state_0\\D\ <= ((not \PM2_DirCounter:bQuadDec:quad_A_filt\ and not \PM2_DirCounter:bQuadDec:error\ and not \PM2_DirCounter:bQuadDec:state_1\ and not \PM2_DirCounter:bQuadDec:state_0\ and \PM2_DirCounter:bQuadDec:quad_B_filt\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:state_1\ and not \PM2_DirCounter:bQuadDec:state_0\ and \PM2_DirCounter:bQuadDec:quad_B_filt\ and \PM2_DirCounter:bQuadDec:error\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:error\ and \PM2_DirCounter:bQuadDec:quad_A_filt\ and \PM2_DirCounter:bQuadDec:quad_B_filt\ and \PM2_DirCounter:bQuadDec:state_1\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:error\ and \PM2_DirCounter:bQuadDec:quad_B_filt\ and \PM2_DirCounter:bQuadDec:state_0\));

\PM2_DirCounter:Net_1251\\D\ <= ((not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:quad_B_filt\ and not \PM2_DirCounter:bQuadDec:error\ and \PM2_DirCounter:bQuadDec:quad_A_filt\ and \PM2_DirCounter:bQuadDec:state_1\ and \PM2_DirCounter:bQuadDec:state_0\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:quad_A_filt\ and not \PM2_DirCounter:bQuadDec:quad_B_filt\ and not \PM2_DirCounter:bQuadDec:error\ and not \PM2_DirCounter:bQuadDec:state_0\ and \PM2_DirCounter:bQuadDec:state_1\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:error\ and not \PM2_DirCounter:bQuadDec:state_1\ and \PM2_DirCounter:bQuadDec:quad_A_filt\ and \PM2_DirCounter:bQuadDec:quad_B_filt\ and \PM2_DirCounter:bQuadDec:state_0\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:state_1\ and not \PM2_DirCounter:bQuadDec:state_0\ and \PM2_DirCounter:Net_1251\ and \PM2_DirCounter:bQuadDec:error\)
	OR (not \PM2_DirCounter:bQuadDec:quad_A_filt\ and not \PM2_DirCounter:bQuadDec:error\ and not \PM2_DirCounter:bQuadDec:state_1\ and not \PM2_DirCounter:bQuadDec:state_0\ and \PM2_DirCounter:bQuadDec:quad_B_filt\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:error\ and \PM2_DirCounter:Net_1251\ and \PM2_DirCounter:bQuadDec:quad_A_filt\ and \PM2_DirCounter:bQuadDec:state_0\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:quad_B_filt\ and not \PM2_DirCounter:bQuadDec:error\ and \PM2_DirCounter:Net_1251\ and \PM2_DirCounter:bQuadDec:state_1\)
	OR (not \PM2_DirCounter:bQuadDec:error\ and not \PM2_DirCounter:bQuadDec:state_1\ and not \PM2_DirCounter:bQuadDec:state_0\ and \PM2_DirCounter:Net_1251\ and \PM2_DirCounter:bQuadDec:quad_B_filt\)
	OR (not \PM2_DirCounter:bQuadDec:quad_A_filt\ and not \PM2_DirCounter:bQuadDec:error\ and not \PM2_DirCounter:bQuadDec:state_1\ and not \PM2_DirCounter:bQuadDec:state_0\ and \PM2_DirCounter:Net_1251\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:quad_A_filt\ and not \PM2_DirCounter:bQuadDec:error\ and not \PM2_DirCounter:bQuadDec:state_0\ and \PM2_DirCounter:Net_1251\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:error\ and not \PM2_DirCounter:bQuadDec:state_1\ and \PM2_DirCounter:Net_1251\ and \PM2_DirCounter:bQuadDec:quad_B_filt\));

\PM2_DirCounter:Net_1203\\D\ <= ((not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:quad_A_filt\ and not \PM2_DirCounter:bQuadDec:quad_B_filt\ and not \PM2_DirCounter:bQuadDec:error\ and not \PM2_DirCounter:bQuadDec:state_1\ and \PM2_DirCounter:bQuadDec:state_0\)
	OR (not \PM2_DirCounter:Net_1260\ and not \PM2_DirCounter:bQuadDec:state_1\ and not \PM2_DirCounter:bQuadDec:state_0\ and \PM2_DirCounter:Net_1203\ and \PM2_DirCounter:bQuadDec:error\)
	OR (not \PM2_DirCounter:bQuadDec:quad_A_filt\ and not \PM2_DirCounter:bQuadDec:error\ and not \PM2_DirCounter:bQuadDec:state_1\ and not \PM2_DirCounter:bQuadDec:state_0\ and \PM2_DirCounter:bQuadDec:quad_B_filt\));

\PM2_DirCounter:Net_530\ <= ((not \PM2_DirCounter:Net_1264\ and \PM2_DirCounter:Net_1275\ and \PM2_DirCounter:Net_1251\));

\PM2_DirCounter:Net_611\ <= ((not \PM2_DirCounter:Net_1251\ and not \PM2_DirCounter:Net_1264\ and \PM2_DirCounter:Net_1275\));

PM1_DIR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7c59766f-dbf5-4061-a90e-20614df827b3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PM1_DIR_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PM1_DIR_net_0),
		analog=>(open),
		io=>(tmpIO_0__PM1_DIR_net_0),
		siovref=>(tmpSIOVREF__PM1_DIR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PM1_DIR_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PM1_DIR_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PM1_DIR_net_0);
PM1_BRAKEn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3e5c453d-6d5a-4f21-bf2b-c2a828e67106",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PM1_DIR_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PM1_BRAKEn_net_0),
		analog=>(open),
		io=>(tmpIO_0__PM1_BRAKEn_net_0),
		siovref=>(tmpSIOVREF__PM1_BRAKEn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PM1_DIR_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PM1_DIR_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PM1_BRAKEn_net_0);
PM1_ENABLE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6571da15-a2f0-420a-8431-1ff2ab3f8eba",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PM1_DIR_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PM1_ENABLE_net_0),
		analog=>(open),
		io=>(tmpIO_0__PM1_ENABLE_net_0),
		siovref=>(tmpSIOVREF__PM1_ENABLE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PM1_DIR_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PM1_DIR_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PM1_ENABLE_net_0);
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_16);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>tmpOE__PM1_DIR_net_0,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>tmpOE__PM1_DIR_net_0,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_16);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PM1_DIR_net_0),
		y=>(zero),
		fb=>Net_239,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PM1_DIR_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PM1_DIR_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PM1_DIR_net_0),
		y=>Net_234,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PM1_DIR_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PM1_DIR_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
PM1_input:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1fd6b51c-62e1-42f5-a73d-369422469ca4",
		drive_mode=>"001001",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"00",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>"PM1_HA,PM1_HB",
		pin_mode=>"II",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0000",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__PM1_DIR_net_0, tmpOE__PM1_DIR_net_0),
		y=>(zero, zero),
		fb=>(Net_788, Net_787),
		analog=>(open, open),
		io=>(tmpIO_1__PM1_input_net_1, tmpIO_1__PM1_input_net_0),
		siovref=>(tmpSIOVREF__PM1_input_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PM1_DIR_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PM1_DIR_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PM1_input_net_0);
CHECK_MOVEMENT_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_464);
CLOCK_20:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a90f7548-7b15-41c6-b55f-2118f1ef3101",
		source_clock_id=>"315365C3-2E3E-4f04-84A2-BB564A173261",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_464,
		dig_domain_out=>open);
SPD_CLOCK_20K:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"50000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_737,
		dig_domain_out=>open);
control_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cbbbb2ce-04a2-460e-8422-9345e9f4465c",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_463,
		dig_domain_out=>open);
SPD_COMMAND_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_463);
\PM2_SPD_VDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_451,
		iout=>\PM2_SPD_VDAC8:Net_77\);
\PM2_SPD_VDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\PM2_SPD_VDAC8:Net_77\);
PM2_BRAKEn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"abac844f-b57b-478c-9fe3-9969873abd7a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PM1_DIR_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PM2_BRAKEn_net_0),
		analog=>(open),
		io=>(tmpIO_0__PM2_BRAKEn_net_0),
		siovref=>(tmpSIOVREF__PM2_BRAKEn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PM1_DIR_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PM1_DIR_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PM2_BRAKEn_net_0);
PM2_DIR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"01860db3-844c-4430-8a57-1d23e3eedf15",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PM1_DIR_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PM2_DIR_net_0),
		analog=>(open),
		io=>(tmpIO_0__PM2_DIR_net_0),
		siovref=>(tmpSIOVREF__PM2_DIR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PM1_DIR_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PM1_DIR_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PM2_DIR_net_0);
PM1_tension:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"98f48257-251d-4c80-bfa6-35dbe9e203cf",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PM1_DIR_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PM1_tension_net_0),
		analog=>Net_193,
		io=>(tmpIO_0__PM1_tension_net_0),
		siovref=>(tmpSIOVREF__PM1_tension_net_0),
		annotation=>Net_293,
		in_clock=>zero,
		in_clock_en=>tmpOE__PM1_DIR_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PM1_DIR_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PM1_tension_net_0);
TNS_COMMAND_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_463);
RVT_COMMAND_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_750);
\PM1_HA_TIMER:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_737,
		enable=>tmpOE__PM1_DIR_net_0,
		clock_out=>\PM1_HA_TIMER:TimerUDB:ClockOutFromEnBlock\);
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_737,
		enable=>tmpOE__PM1_DIR_net_0,
		clock_out=>\PM1_HA_TIMER:TimerUDB:Clk_Ctl_i\);
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PM1_HA_TIMER:TimerUDB:Clk_Ctl_i\,
		control=>(\PM1_HA_TIMER:TimerUDB:control_7\, \PM1_HA_TIMER:TimerUDB:control_6\, \PM1_HA_TIMER:TimerUDB:control_5\, \PM1_HA_TIMER:TimerUDB:control_4\,
			\PM1_HA_TIMER:TimerUDB:control_3\, \PM1_HA_TIMER:TimerUDB:control_2\, \PM1_HA_TIMER:TimerUDB:control_1\, \PM1_HA_TIMER:TimerUDB:control_0\));
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000001",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\PM1_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		reset=>zero,
		load=>\PM1_HA_TIMER:TimerUDB:cntr_load\,
		enable=>\PM1_HA_TIMER:TimerUDB:fifo_load_polarized\,
		count=>(\PM1_HA_TIMER:TimerUDB:count_6\, \PM1_HA_TIMER:TimerUDB:count_5\, \PM1_HA_TIMER:TimerUDB:count_4\, \PM1_HA_TIMER:TimerUDB:count_3\,
			\PM1_HA_TIMER:TimerUDB:count_2\, \PM1_HA_TIMER:TimerUDB:count_1\, \PM1_HA_TIMER:TimerUDB:count_0\),
		tc=>open);
\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PM1_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \PM1_HA_TIMER:TimerUDB:status_3\,
			\PM1_HA_TIMER:TimerUDB:status_2\, \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\, \PM1_HA_TIMER:TimerUDB:status_tc\),
		interrupt=>\PM1_HA_TIMER:Net_55\);
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PM1_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \PM1_HA_TIMER:TimerUDB:control_7\, \PM1_HA_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\PM1_HA_TIMER:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PM1_HA_TIMER:TimerUDB:nc11\,
		f0_blk_stat=>\PM1_HA_TIMER:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap0_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PM1_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \PM1_HA_TIMER:TimerUDB:control_7\, \PM1_HA_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\PM1_HA_TIMER:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PM1_HA_TIMER:TimerUDB:nc10\,
		f0_blk_stat=>\PM1_HA_TIMER:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry0\,
		co=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry1\,
		sir=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap0_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap1_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PM1_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \PM1_HA_TIMER:TimerUDB:control_7\, \PM1_HA_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\PM1_HA_TIMER:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PM1_HA_TIMER:TimerUDB:nc9\,
		f0_blk_stat=>\PM1_HA_TIMER:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry1\,
		co=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry2\,
		sir=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap1_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap2_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PM1_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \PM1_HA_TIMER:TimerUDB:control_7\, \PM1_HA_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\PM1_HA_TIMER:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PM1_HA_TIMER:TimerUDB:status_3\,
		f0_blk_stat=>\PM1_HA_TIMER:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap2_1\, \PM1_HA_TIMER:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\PM1_HA_TIMER:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
control_clk_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"55382992-32c2-4855-8123-f54988153140",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_750,
		dig_domain_out=>open);
\PM1_SPD_VDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_438,
		iout=>\PM1_SPD_VDAC8:Net_77\);
\PM1_SPD_VDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\PM1_SPD_VDAC8:Net_77\);
\PM1_DirCounter:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_426);
\PM1_DirCounter:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_737,
		enable=>tmpOE__PM1_DIR_net_0,
		clock_out=>\PM1_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\PM1_DirCounter:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_737,
		enable=>tmpOE__PM1_DIR_net_0,
		clock_out=>\PM1_DirCounter:Cnt16:CounterUDB:Clk_Ctl_i\);
\PM1_DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PM1_DirCounter:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\PM1_DirCounter:Cnt16:CounterUDB:control_7\, \PM1_DirCounter:Cnt16:CounterUDB:control_6\, \PM1_DirCounter:Cnt16:CounterUDB:control_5\, \PM1_DirCounter:Cnt16:CounterUDB:control_4\,
			\PM1_DirCounter:Cnt16:CounterUDB:control_3\, \PM1_DirCounter:Cnt16:CounterUDB:control_2\, \PM1_DirCounter:Cnt16:CounterUDB:control_1\, \PM1_DirCounter:Cnt16:CounterUDB:control_0\));
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\PM1_DirCounter:Net_1260\,
		clock=>\PM1_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\PM1_DirCounter:Cnt16:CounterUDB:status_6\, \PM1_DirCounter:Cnt16:CounterUDB:status_5\, zero, \PM1_DirCounter:Cnt16:CounterUDB:status_3\,
			\PM1_DirCounter:Cnt16:CounterUDB:status_2\, \PM1_DirCounter:Cnt16:CounterUDB:status_1\, \PM1_DirCounter:Cnt16:CounterUDB:status_0\),
		interrupt=>\PM1_DirCounter:Cnt16:Net_43\);
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PM1_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PM1_DirCounter:Net_1251\, \PM1_DirCounter:Cnt16:CounterUDB:count_enable\, \PM1_DirCounter:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PM1_DirCounter:Cnt16:CounterUDB:nc16\,
		cl0=>\PM1_DirCounter:Cnt16:CounterUDB:nc17\,
		z0=>\PM1_DirCounter:Cnt16:CounterUDB:nc1\,
		ff0=>\PM1_DirCounter:Cnt16:CounterUDB:nc10\,
		ce1=>\PM1_DirCounter:Cnt16:CounterUDB:nc2\,
		cl1=>\PM1_DirCounter:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PM1_DirCounter:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\PM1_DirCounter:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PM1_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PM1_DirCounter:Net_1251\, \PM1_DirCounter:Cnt16:CounterUDB:count_enable\, \PM1_DirCounter:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PM1_DirCounter:Cnt16:CounterUDB:per_equal\,
		cl0=>\PM1_DirCounter:Cnt16:CounterUDB:nc43\,
		z0=>\PM1_DirCounter:Cnt16:CounterUDB:status_1\,
		ff0=>\PM1_DirCounter:Cnt16:CounterUDB:overflow\,
		ce1=>\PM1_DirCounter:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\PM1_DirCounter:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PM1_DirCounter:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\PM1_DirCounter:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PM1_DirCounter:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_737,
		enable=>tmpOE__PM1_DIR_net_0,
		clock_out=>\PM1_DirCounter:bQuadDec:sync_clock\);
\PM1_DirCounter:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_787,
		clk=>\PM1_DirCounter:bQuadDec:sync_clock\,
		q=>\PM1_DirCounter:bQuadDec:quad_A_delayed_0\);
\PM1_DirCounter:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:bQuadDec:quad_A_delayed_0\,
		clk=>\PM1_DirCounter:bQuadDec:sync_clock\,
		q=>\PM1_DirCounter:bQuadDec:quad_A_delayed_1\);
\PM1_DirCounter:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:bQuadDec:quad_A_delayed_1\,
		clk=>\PM1_DirCounter:bQuadDec:sync_clock\,
		q=>\PM1_DirCounter:bQuadDec:quad_A_delayed_2\);
\PM1_DirCounter:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_788,
		clk=>\PM1_DirCounter:bQuadDec:sync_clock\,
		q=>\PM1_DirCounter:bQuadDec:quad_B_delayed_0\);
\PM1_DirCounter:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:bQuadDec:quad_B_delayed_0\,
		clk=>\PM1_DirCounter:bQuadDec:sync_clock\,
		q=>\PM1_DirCounter:bQuadDec:quad_B_delayed_1\);
\PM1_DirCounter:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:bQuadDec:quad_B_delayed_1\,
		clk=>\PM1_DirCounter:bQuadDec:sync_clock\,
		q=>\PM1_DirCounter:bQuadDec:quad_B_delayed_2\);
\PM1_DirCounter:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\PM1_DirCounter:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \PM1_DirCounter:bQuadDec:error\,
			\PM1_DirCounter:Net_1260\, \PM1_DirCounter:Net_611\, \PM1_DirCounter:Net_530\),
		interrupt=>Net_426);
RxInt:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_16);
\ADC_TS:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_289, Net_288, Net_287, Net_286,
			Net_285, Net_284, Net_283, Net_282,
			Net_281, Net_280, Net_279, Net_278,
			Net_277, Net_276, Net_275, Net_274,
			Net_273, Net_271, Net_269, Net_268,
			Net_266, Net_264, Net_263, Net_261,
			Net_259, Net_258, Net_256, Net_254,
			Net_253, Net_251, Net_249, Net_248,
			Net_246, Net_244, Net_243, Net_241,
			Net_238, Net_237, Net_235, Net_232,
			Net_231, Net_229, Net_227, Net_226,
			Net_224, Net_222, Net_221, Net_219,
			Net_217, Net_216, Net_214, Net_212,
			Net_211, Net_209, Net_207, Net_206,
			Net_204, Net_202, Net_201, Net_199,
			Net_197, Net_196, Net_194, Net_193),
		hw_ctrl_en=>(\ADC_TS:AMuxHw_2_Decoder_one_hot_63\, \ADC_TS:AMuxHw_2_Decoder_one_hot_62\, \ADC_TS:AMuxHw_2_Decoder_one_hot_61\, \ADC_TS:AMuxHw_2_Decoder_one_hot_60\,
			\ADC_TS:AMuxHw_2_Decoder_one_hot_59\, \ADC_TS:AMuxHw_2_Decoder_one_hot_58\, \ADC_TS:AMuxHw_2_Decoder_one_hot_57\, \ADC_TS:AMuxHw_2_Decoder_one_hot_56\,
			\ADC_TS:AMuxHw_2_Decoder_one_hot_55\, \ADC_TS:AMuxHw_2_Decoder_one_hot_54\, \ADC_TS:AMuxHw_2_Decoder_one_hot_53\, \ADC_TS:AMuxHw_2_Decoder_one_hot_52\,
			\ADC_TS:AMuxHw_2_Decoder_one_hot_51\, \ADC_TS:AMuxHw_2_Decoder_one_hot_50\, \ADC_TS:AMuxHw_2_Decoder_one_hot_49\, \ADC_TS:AMuxHw_2_Decoder_one_hot_48\,
			\ADC_TS:AMuxHw_2_Decoder_one_hot_47\, \ADC_TS:AMuxHw_2_Decoder_one_hot_46\, \ADC_TS:AMuxHw_2_Decoder_one_hot_45\, \ADC_TS:AMuxHw_2_Decoder_one_hot_44\,
			\ADC_TS:AMuxHw_2_Decoder_one_hot_43\, \ADC_TS:AMuxHw_2_Decoder_one_hot_42\, \ADC_TS:AMuxHw_2_Decoder_one_hot_41\, \ADC_TS:AMuxHw_2_Decoder_one_hot_40\,
			\ADC_TS:AMuxHw_2_Decoder_one_hot_39\, \ADC_TS:AMuxHw_2_Decoder_one_hot_38\, \ADC_TS:AMuxHw_2_Decoder_one_hot_37\, \ADC_TS:AMuxHw_2_Decoder_one_hot_36\,
			\ADC_TS:AMuxHw_2_Decoder_one_hot_35\, \ADC_TS:AMuxHw_2_Decoder_one_hot_34\, \ADC_TS:AMuxHw_2_Decoder_one_hot_33\, \ADC_TS:AMuxHw_2_Decoder_one_hot_32\,
			\ADC_TS:AMuxHw_2_Decoder_one_hot_31\, \ADC_TS:AMuxHw_2_Decoder_one_hot_30\, \ADC_TS:AMuxHw_2_Decoder_one_hot_29\, \ADC_TS:AMuxHw_2_Decoder_one_hot_28\,
			\ADC_TS:AMuxHw_2_Decoder_one_hot_27\, \ADC_TS:AMuxHw_2_Decoder_one_hot_26\, \ADC_TS:AMuxHw_2_Decoder_one_hot_25\, \ADC_TS:AMuxHw_2_Decoder_one_hot_24\,
			\ADC_TS:AMuxHw_2_Decoder_one_hot_23\, \ADC_TS:AMuxHw_2_Decoder_one_hot_22\, \ADC_TS:AMuxHw_2_Decoder_one_hot_21\, \ADC_TS:AMuxHw_2_Decoder_one_hot_20\,
			\ADC_TS:AMuxHw_2_Decoder_one_hot_19\, \ADC_TS:AMuxHw_2_Decoder_one_hot_18\, \ADC_TS:AMuxHw_2_Decoder_one_hot_17\, \ADC_TS:AMuxHw_2_Decoder_one_hot_16\,
			\ADC_TS:AMuxHw_2_Decoder_one_hot_15\, \ADC_TS:AMuxHw_2_Decoder_one_hot_14\, \ADC_TS:AMuxHw_2_Decoder_one_hot_13\, \ADC_TS:AMuxHw_2_Decoder_one_hot_12\,
			\ADC_TS:AMuxHw_2_Decoder_one_hot_11\, \ADC_TS:AMuxHw_2_Decoder_one_hot_10\, \ADC_TS:AMuxHw_2_Decoder_one_hot_9\, \ADC_TS:AMuxHw_2_Decoder_one_hot_8\,
			\ADC_TS:AMuxHw_2_Decoder_one_hot_7\, \ADC_TS:AMuxHw_2_Decoder_one_hot_6\, \ADC_TS:AMuxHw_2_Decoder_one_hot_5\, \ADC_TS:AMuxHw_2_Decoder_one_hot_4\,
			\ADC_TS:AMuxHw_2_Decoder_one_hot_3\, \ADC_TS:AMuxHw_2_Decoder_one_hot_2\, \ADC_TS:AMuxHw_2_Decoder_one_hot_1\, \ADC_TS:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\ADC_TS:V_single\);
\ADC_TS:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_TS:SAR:Net_248\,
		signal2=>\ADC_TS:SAR:Net_233\);
\ADC_TS:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC_TS:Net_2803\,
		vminus=>\ADC_TS:SAR:Net_126\,
		ext_pin=>\ADC_TS:SAR:Net_215\,
		vrefhi_out=>\ADC_TS:SAR:Net_257\,
		vref=>\ADC_TS:SAR:Net_248\,
		clock=>\ADC_TS:clock\,
		pump_clock=>\ADC_TS:clock\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_TS:SAR:Net_252\,
		next_out=>Net_191,
		data_out=>(\ADC_TS:SAR:Net_207_11\, \ADC_TS:SAR:Net_207_10\, \ADC_TS:SAR:Net_207_9\, \ADC_TS:SAR:Net_207_8\,
			\ADC_TS:SAR:Net_207_7\, \ADC_TS:SAR:Net_207_6\, \ADC_TS:SAR:Net_207_5\, \ADC_TS:SAR:Net_207_4\,
			\ADC_TS:SAR:Net_207_3\, \ADC_TS:SAR:Net_207_2\, \ADC_TS:SAR:Net_207_1\, \ADC_TS:SAR:Net_207_0\),
		eof_udb=>\ADC_TS:Net_3830\);
\ADC_TS:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_TS:SAR:Net_215\,
		signal2=>\ADC_TS:SAR:Net_209\);
\ADC_TS:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_TS:SAR:Net_126\,
		signal2=>\ADC_TS:SAR:Net_149\);
\ADC_TS:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_TS:SAR:Net_209\);
\ADC_TS:SAR:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_TS:SAR:Net_233\);
\ADC_TS:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_TS:SAR:Net_257\,
		signal2=>\ADC_TS:SAR:Net_149\);
\ADC_TS:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_TS:SAR:Net_255\);
\ADC_TS:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_TS:SAR:Net_368\);
\ADC_TS:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_TS:Net_2803\,
		signal2=>\ADC_TS:V_single\);
\ADC_TS:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_TS:clock\,
		enable=>\ADC_TS:bSAR_SEQ:enable\,
		clock_out=>\ADC_TS:bSAR_SEQ:clk_fin\);
\ADC_TS:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_TS:clock\,
		enable=>tmpOE__PM1_DIR_net_0,
		clock_out=>\ADC_TS:bSAR_SEQ:clk_ctrl\);
\ADC_TS:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ADC_TS:bSAR_SEQ:clk_ctrl\,
		control=>(\ADC_TS:bSAR_SEQ:control_7\, \ADC_TS:bSAR_SEQ:control_6\, \ADC_TS:bSAR_SEQ:control_5\, \ADC_TS:bSAR_SEQ:control_4\,
			\ADC_TS:bSAR_SEQ:control_3\, \ADC_TS:bSAR_SEQ:control_2\, \ADC_TS:bSAR_SEQ:load_period\, \ADC_TS:bSAR_SEQ:enable\));
\ADC_TS:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ADC_TS:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\ADC_TS:bSAR_SEQ:load_period\,
		enable=>\ADC_TS:bSAR_SEQ:cnt_enable\,
		count=>(\ADC_TS:bSAR_SEQ:count_6\, \ADC_TS:ch_addr_5\, \ADC_TS:ch_addr_4\, \ADC_TS:ch_addr_3\,
			\ADC_TS:ch_addr_2\, \ADC_TS:ch_addr_1\, \ADC_TS:ch_addr_0\),
		tc=>\ADC_TS:bSAR_SEQ:cnt_tc\);
\ADC_TS:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\ADC_TS:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_192));
\ADC_TS:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5ae22eca-916d-48d3-bcef-f720111d1e37/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"625100016.00256",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_TS:clock\,
		dig_domain_out=>open);
\ADC_TS:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_TS:Net_3830\,
		trq=>zero,
		nrq=>\ADC_TS:Net_3698\);
\ADC_TS:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_TS:Net_3698\,
		trq=>zero,
		nrq=>\ADC_TS:nrq\);
\ADC_TS:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5ae22eca-916d-48d3-bcef-f720111d1e37/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_TS:Net_3710\,
		dig_domain_out=>open);
\ADC_TS:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_192);
\ADC_TS:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ADC_TS:Net_3710\,
		sc_in=>\ADC_TS:nrq\,
		sc_out=>\ADC_TS:Net_3935\);
\ADC_TS:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\ADC_TS:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\ADC_TS:MODULE_1:g1:a0:gx:u0:lti_1\);
\ADC_TS:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\ADC_TS:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\ADC_TS:MODULE_1:g1:a0:gx:u0:gti_1\);
\ADC_TS:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\ADC_TS:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\ADC_TS:MODULE_1:g1:a0:gx:u0:lti_0\);
\ADC_TS:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\ADC_TS:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\ADC_TS:MODULE_1:g1:a0:gx:u0:gti_0\);
PM2_ENABLE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e40f635c-dfd2-446e-9f4f-e4e41856c611",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PM1_DIR_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PM2_ENABLE_net_0),
		analog=>(open),
		io=>(tmpIO_0__PM2_ENABLE_net_0),
		siovref=>(tmpSIOVREF__PM2_ENABLE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PM1_DIR_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PM1_DIR_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PM2_ENABLE_net_0);
PM2_HA_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_339);
\PM2_HA_TIMER:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_737,
		enable=>tmpOE__PM1_DIR_net_0,
		clock_out=>\PM2_HA_TIMER:TimerUDB:ClockOutFromEnBlock\);
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_737,
		enable=>tmpOE__PM1_DIR_net_0,
		clock_out=>\PM2_HA_TIMER:TimerUDB:Clk_Ctl_i\);
\PM2_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PM2_HA_TIMER:TimerUDB:Clk_Ctl_i\,
		control=>(\PM2_HA_TIMER:TimerUDB:control_7\, \PM2_HA_TIMER:TimerUDB:control_6\, \PM2_HA_TIMER:TimerUDB:control_5\, \PM2_HA_TIMER:TimerUDB:control_4\,
			\PM2_HA_TIMER:TimerUDB:control_3\, \PM2_HA_TIMER:TimerUDB:control_2\, \PM2_HA_TIMER:TimerUDB:control_1\, \PM2_HA_TIMER:TimerUDB:control_0\));
\PM2_HA_TIMER:TimerUDB:sCapCount:counter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000001",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\PM2_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		reset=>zero,
		load=>\PM2_HA_TIMER:TimerUDB:cntr_load\,
		enable=>\PM2_HA_TIMER:TimerUDB:fifo_load_polarized\,
		count=>(\PM2_HA_TIMER:TimerUDB:count_6\, \PM2_HA_TIMER:TimerUDB:count_5\, \PM2_HA_TIMER:TimerUDB:count_4\, \PM2_HA_TIMER:TimerUDB:count_3\,
			\PM2_HA_TIMER:TimerUDB:count_2\, \PM2_HA_TIMER:TimerUDB:count_1\, \PM2_HA_TIMER:TimerUDB:count_0\),
		tc=>open);
\PM2_HA_TIMER:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PM2_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \PM2_HA_TIMER:TimerUDB:status_3\,
			\PM2_HA_TIMER:TimerUDB:status_2\, \PM2_HA_TIMER:TimerUDB:tmp_fifo_load\, \PM2_HA_TIMER:TimerUDB:status_tc\),
		interrupt=>\PM2_HA_TIMER:Net_55\);
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PM2_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \PM2_HA_TIMER:TimerUDB:control_7\, \PM2_HA_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\PM2_HA_TIMER:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PM2_HA_TIMER:TimerUDB:nc11\,
		f0_blk_stat=>\PM2_HA_TIMER:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap0_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PM2_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \PM2_HA_TIMER:TimerUDB:control_7\, \PM2_HA_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\PM2_HA_TIMER:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PM2_HA_TIMER:TimerUDB:nc10\,
		f0_blk_stat=>\PM2_HA_TIMER:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:carry0\,
		co=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:carry1\,
		sir=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap0_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap1_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PM2_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \PM2_HA_TIMER:TimerUDB:control_7\, \PM2_HA_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\PM2_HA_TIMER:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PM2_HA_TIMER:TimerUDB:nc9\,
		f0_blk_stat=>\PM2_HA_TIMER:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:carry1\,
		co=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:carry2\,
		sir=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap1_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap2_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PM2_HA_TIMER:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PM2_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \PM2_HA_TIMER:TimerUDB:control_7\, \PM2_HA_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\PM2_HA_TIMER:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PM2_HA_TIMER:TimerUDB:status_3\,
		f0_blk_stat=>\PM2_HA_TIMER:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap2_1\, \PM2_HA_TIMER:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\PM2_HA_TIMER:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
PM1_SPEED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ae40e9e6-6ac8-49de-8c68-9dba0879db61",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PM1_DIR_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PM1_SPEED_net_0),
		analog=>Net_438,
		io=>(tmpIO_0__PM1_SPEED_net_0),
		siovref=>(tmpSIOVREF__PM1_SPEED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PM1_DIR_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PM1_DIR_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PM1_SPEED_net_0);
\PM2_DirCounter:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_415);
\PM2_DirCounter:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_737,
		enable=>tmpOE__PM1_DIR_net_0,
		clock_out=>\PM2_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\PM2_DirCounter:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_737,
		enable=>tmpOE__PM1_DIR_net_0,
		clock_out=>\PM2_DirCounter:Cnt16:CounterUDB:Clk_Ctl_i\);
\PM2_DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PM2_DirCounter:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\PM2_DirCounter:Cnt16:CounterUDB:control_7\, \PM2_DirCounter:Cnt16:CounterUDB:control_6\, \PM2_DirCounter:Cnt16:CounterUDB:control_5\, \PM2_DirCounter:Cnt16:CounterUDB:control_4\,
			\PM2_DirCounter:Cnt16:CounterUDB:control_3\, \PM2_DirCounter:Cnt16:CounterUDB:control_2\, \PM2_DirCounter:Cnt16:CounterUDB:control_1\, \PM2_DirCounter:Cnt16:CounterUDB:control_0\));
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\PM2_DirCounter:Net_1260\,
		clock=>\PM2_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\PM2_DirCounter:Cnt16:CounterUDB:status_6\, \PM2_DirCounter:Cnt16:CounterUDB:status_5\, zero, \PM2_DirCounter:Cnt16:CounterUDB:status_3\,
			\PM2_DirCounter:Cnt16:CounterUDB:status_2\, \PM2_DirCounter:Cnt16:CounterUDB:status_1\, \PM2_DirCounter:Cnt16:CounterUDB:status_0\),
		interrupt=>\PM2_DirCounter:Cnt16:Net_43\);
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PM2_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PM2_DirCounter:Net_1251\, \PM2_DirCounter:Cnt16:CounterUDB:count_enable\, \PM2_DirCounter:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PM2_DirCounter:Cnt16:CounterUDB:nc16\,
		cl0=>\PM2_DirCounter:Cnt16:CounterUDB:nc17\,
		z0=>\PM2_DirCounter:Cnt16:CounterUDB:nc1\,
		ff0=>\PM2_DirCounter:Cnt16:CounterUDB:nc10\,
		ce1=>\PM2_DirCounter:Cnt16:CounterUDB:nc2\,
		cl1=>\PM2_DirCounter:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PM2_DirCounter:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\PM2_DirCounter:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PM2_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PM2_DirCounter:Net_1251\, \PM2_DirCounter:Cnt16:CounterUDB:count_enable\, \PM2_DirCounter:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PM2_DirCounter:Cnt16:CounterUDB:per_equal\,
		cl0=>\PM2_DirCounter:Cnt16:CounterUDB:nc43\,
		z0=>\PM2_DirCounter:Cnt16:CounterUDB:status_1\,
		ff0=>\PM2_DirCounter:Cnt16:CounterUDB:overflow\,
		ce1=>\PM2_DirCounter:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\PM2_DirCounter:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PM2_DirCounter:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\PM2_DirCounter:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PM2_DirCounter:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_737,
		enable=>tmpOE__PM1_DIR_net_0,
		clock_out=>\PM2_DirCounter:bQuadDec:sync_clock\);
\PM2_DirCounter:bQuadDec:genblk1:DelayQuadA\:cy_dff
	PORT MAP(d=>Net_322,
		clk=>\PM2_DirCounter:bQuadDec:sync_clock\,
		q=>\PM2_DirCounter:bQuadDec:quad_A_filt\);
\PM2_DirCounter:bQuadDec:genblk1:DelayQuadB\:cy_dff
	PORT MAP(d=>Net_323,
		clk=>\PM2_DirCounter:bQuadDec:sync_clock\,
		q=>\PM2_DirCounter:bQuadDec:quad_B_filt\);
\PM2_DirCounter:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\PM2_DirCounter:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \PM2_DirCounter:bQuadDec:error\,
			\PM2_DirCounter:Net_1260\, \PM2_DirCounter:Net_611\, \PM2_DirCounter:Net_530\),
		interrupt=>Net_415);
PM2_input:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"809bcf93-0b64-44cf-862d-266e1d42aeb5",
		drive_mode=>"001001",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"00",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>"PM2_HA,PM2_HB",
		pin_mode=>"II",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0000",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__PM1_DIR_net_0, tmpOE__PM1_DIR_net_0),
		y=>(zero, zero),
		fb=>(Net_323, Net_322),
		analog=>(open, open),
		io=>(tmpIO_1__PM2_input_net_1, tmpIO_1__PM2_input_net_0),
		siovref=>(tmpSIOVREF__PM2_input_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PM1_DIR_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PM1_DIR_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PM2_input_net_0);
PM1_HA_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_690);
PM2_SPEED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"35cd8696-2b04-4b14-a921-251025d69b19",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PM1_DIR_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PM2_SPEED_net_0),
		analog=>Net_451,
		io=>(tmpIO_0__PM2_SPEED_net_0),
		siovref=>(tmpSIOVREF__PM2_SPEED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__PM1_DIR_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PM1_DIR_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PM2_SPEED_net_0);
PM2_tension:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"38951a1e-39ba-40f7-82f5-b254ee14a307",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__PM1_DIR_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PM2_tension_net_0),
		analog=>Net_194,
		io=>(tmpIO_0__PM2_tension_net_0),
		siovref=>(tmpSIOVREF__PM2_tension_net_0),
		annotation=>Net_454,
		in_clock=>zero,
		in_clock_en=>tmpOE__PM1_DIR_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__PM1_DIR_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PM2_tension_net_0);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_12:cy_dff
	PORT MAP(d=>Net_12D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_12);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);
\PM1_HA_TIMER:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_787,
		clk=>\PM1_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\PM1_HA_TIMER:TimerUDB:capture_last\);
\PM1_HA_TIMER:TimerUDB:cntr_load\:cy_dff
	PORT MAP(d=>\PM1_HA_TIMER:TimerUDB:cntr_load\\D\,
		clk=>\PM1_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\PM1_HA_TIMER:TimerUDB:cntr_load\);
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\:cy_dff
	PORT MAP(d=>\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\\D\,
		clk=>\PM1_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\);
\PM1_HA_TIMER:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PM1_HA_TIMER:TimerUDB:status_tc\,
		clk=>\PM1_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\PM1_HA_TIMER:TimerUDB:tc_reg_i\);
\PM1_HA_TIMER:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\PM1_HA_TIMER:TimerUDB:control_7\,
		clk=>\PM1_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\PM1_HA_TIMER:TimerUDB:hwEnable_reg\);
\PM1_HA_TIMER:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\,
		clk=>\PM1_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_690);
\PM1_DirCounter:Net_1251\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:Net_1251\\D\,
		clk=>\PM1_DirCounter:bQuadDec:sync_clock\,
		q=>\PM1_DirCounter:Net_1251\);
\PM1_DirCounter:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PM1_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\PM1_DirCounter:Cnt16:CounterUDB:prevCapture\);
\PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:Cnt16:CounterUDB:overflow\,
		clk=>\PM1_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\);
\PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:Cnt16:CounterUDB:status_1\,
		clk=>\PM1_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\);
\PM1_DirCounter:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:Cnt16:CounterUDB:reload_tc\,
		clk=>\PM1_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\PM1_DirCounter:Net_1275\);
\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\PM1_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\);
\PM1_DirCounter:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\PM1_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\PM1_DirCounter:Net_1264\);
\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:Net_1203\,
		clk=>\PM1_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\);
\PM1_DirCounter:Net_1203\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:Net_1203\\D\,
		clk=>\PM1_DirCounter:bQuadDec:sync_clock\,
		q=>\PM1_DirCounter:Net_1203\);
\PM1_DirCounter:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:bQuadDec:quad_A_filt\\D\,
		clk=>\PM1_DirCounter:bQuadDec:sync_clock\,
		q=>\PM1_DirCounter:bQuadDec:quad_A_filt\);
\PM1_DirCounter:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:bQuadDec:quad_B_filt\\D\,
		clk=>\PM1_DirCounter:bQuadDec:sync_clock\,
		q=>\PM1_DirCounter:bQuadDec:quad_B_filt\);
\PM1_DirCounter:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:bQuadDec:state_2\\D\,
		clk=>\PM1_DirCounter:bQuadDec:sync_clock\,
		q=>\PM1_DirCounter:Net_1260\);
\PM1_DirCounter:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:bQuadDec:state_3\\D\,
		clk=>\PM1_DirCounter:bQuadDec:sync_clock\,
		q=>\PM1_DirCounter:bQuadDec:error\);
\PM1_DirCounter:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:bQuadDec:state_1\\D\,
		clk=>\PM1_DirCounter:bQuadDec:sync_clock\,
		q=>\PM1_DirCounter:bQuadDec:state_1\);
\PM1_DirCounter:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\PM1_DirCounter:bQuadDec:state_0\\D\,
		clk=>\PM1_DirCounter:bQuadDec:sync_clock\,
		q=>\PM1_DirCounter:bQuadDec:state_0\);
\ADC_TS:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\ADC_TS:ch_addr_5\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_old_id_5\);
\ADC_TS:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\ADC_TS:ch_addr_4\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_old_id_4\);
\ADC_TS:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\ADC_TS:ch_addr_3\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_old_id_3\);
\ADC_TS:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\ADC_TS:ch_addr_2\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_old_id_2\);
\ADC_TS:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\ADC_TS:ch_addr_1\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_old_id_1\);
\ADC_TS:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\ADC_TS:ch_addr_0\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_old_id_0\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_0\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_1\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_2\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_3\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_4\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_5\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_6\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_7\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_8\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_9\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_10\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_11\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_12\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_13\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_14\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_15\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_16\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_17\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_18\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_19\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_20\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_21\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_22\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_23\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_24\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_25\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_26\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_27\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_28\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_29\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_30\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_31\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_32\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_33\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_34\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_35\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_36\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_37\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_38\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_39\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_40\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_41\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_42\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_43\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_44\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_45\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_46\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_47\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_48\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_49\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_50\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_51\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_52\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_53\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_54\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_55\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_56\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_57\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_58\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_59\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_60\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_61\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_62\);
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\ADC_TS:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\ADC_TS:clock\,
		q=>\ADC_TS:AMuxHw_2_Decoder_one_hot_63\);
\ADC_TS:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\ADC_TS:bSAR_SEQ:nrq_edge_detect\,
		clk=>\ADC_TS:bSAR_SEQ:clk_fin\,
		q=>Net_192);
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\ADC_TS:Net_3710\,
		q=>\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\);
\ADC_TS:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\ADC_TS:bSAR_SEQ:clk_fin\,
		q=>\ADC_TS:bSAR_SEQ:nrq_reg\);
\PM2_HA_TIMER:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_322,
		clk=>\PM2_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\PM2_HA_TIMER:TimerUDB:capture_last\);
\PM2_HA_TIMER:TimerUDB:cntr_load\:cy_dff
	PORT MAP(d=>\PM2_HA_TIMER:TimerUDB:cntr_load\\D\,
		clk=>\PM2_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\PM2_HA_TIMER:TimerUDB:cntr_load\);
\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\:cy_dff
	PORT MAP(d=>\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\\D\,
		clk=>\PM2_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\);
\PM2_HA_TIMER:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PM2_HA_TIMER:TimerUDB:status_tc\,
		clk=>\PM2_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\PM2_HA_TIMER:TimerUDB:tc_reg_i\);
\PM2_HA_TIMER:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\PM2_HA_TIMER:TimerUDB:control_7\,
		clk=>\PM2_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\PM2_HA_TIMER:TimerUDB:hwEnable_reg\);
\PM2_HA_TIMER:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\PM2_HA_TIMER:TimerUDB:tmp_fifo_load\,
		clk=>\PM2_HA_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_339);
\PM2_DirCounter:Net_1251\:cy_dff
	PORT MAP(d=>\PM2_DirCounter:Net_1251\\D\,
		clk=>\PM2_DirCounter:bQuadDec:sync_clock\,
		q=>\PM2_DirCounter:Net_1251\);
\PM2_DirCounter:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PM2_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\PM2_DirCounter:Cnt16:CounterUDB:prevCapture\);
\PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\PM2_DirCounter:Cnt16:CounterUDB:overflow\,
		clk=>\PM2_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\);
\PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\PM2_DirCounter:Cnt16:CounterUDB:status_1\,
		clk=>\PM2_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\);
\PM2_DirCounter:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PM2_DirCounter:Cnt16:CounterUDB:reload_tc\,
		clk=>\PM2_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\PM2_DirCounter:Net_1275\);
\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\PM2_DirCounter:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\PM2_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\);
\PM2_DirCounter:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\PM2_DirCounter:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\PM2_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\PM2_DirCounter:Net_1264\);
\PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\PM2_DirCounter:Net_1203\,
		clk=>\PM2_DirCounter:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\);
\PM2_DirCounter:Net_1203\:cy_dff
	PORT MAP(d=>\PM2_DirCounter:Net_1203\\D\,
		clk=>\PM2_DirCounter:bQuadDec:sync_clock\,
		q=>\PM2_DirCounter:Net_1203\);
\PM2_DirCounter:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\PM2_DirCounter:bQuadDec:state_2\\D\,
		clk=>\PM2_DirCounter:bQuadDec:sync_clock\,
		q=>\PM2_DirCounter:Net_1260\);
\PM2_DirCounter:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\PM2_DirCounter:bQuadDec:state_3\\D\,
		clk=>\PM2_DirCounter:bQuadDec:sync_clock\,
		q=>\PM2_DirCounter:bQuadDec:error\);
\PM2_DirCounter:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\PM2_DirCounter:bQuadDec:state_1\\D\,
		clk=>\PM2_DirCounter:bQuadDec:sync_clock\,
		q=>\PM2_DirCounter:bQuadDec:state_1\);
\PM2_DirCounter:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\PM2_DirCounter:bQuadDec:state_0\\D\,
		clk=>\PM2_DirCounter:bQuadDec:sync_clock\,
		q=>\PM2_DirCounter:bQuadDec:state_0\);

END R_T_L;
