 B real :1.1
 B Img :3.3
 C real :4
 C Img :2
 B real :2
 B Img :2
 C real :5
 C Img :7
 B real :3.1
 B Img :7.4
 C real :5
 C Img :7
 B real :3.1
 B Img :7.4
 C real :5
 C Img :7
 B real :3.1
 B Img :7.4
 C real :5
 C Img :7
 B real :3.1
 B Img :7.4
 C real :5
 C Img :7
 B real :3.1
 B Img :7.4
 C real :6
 C Img :1

(5.1,5.3)
(7,9)
(8.1,14.4)
(8.1,14.4)
(8.1,14.4)
(8.1,14.4)
(9.1,8.4)

C:\Users\engrm_000\OneDrive\vivado_HLS\complexAdder\compleDoubleAdder\sim\vhdl>call xelab xil_defaultlib.apatb_complexDoubleAdder_top -prj complexDoubleAdder.prj --lib "ieee_proposed=./ieee_proposed" -s complexDoubleAdder  
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_complexDoubleAdder_top -prj complexDoubleAdder.prj --lib ieee_proposed=./ieee_proposed -s complexDoubleAdder 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/xbip_utils_v3_0_5/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/axi_utils_v2_0_1/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_1
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/xbip_dsp48_wrapper_v3_0_4/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/xbip_dsp48_addsub_v3_0_1/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/xbip_dsp48_addsub_v3_0_1/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/xbip_dsp48_multadd_v3_0_1/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/xbip_dsp48_multadd_v3_0_1/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/xbip_bram18k_v3_0_1/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/xbip_bram18k_v3_0_1/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/mult_gen_v12_0_10/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/mult_gen_v12_0_10/mult_gen_v12_0.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd" into library floating_point_v7_1_1
INFO: [VRFC 10-307] analyzing entity fdgS
INFO: [VRFC 10-307] analyzing entity fdgW
INFO: [VRFC 10-307] analyzing entity lutV
INFO: [VRFC 10-307] analyzing entity lutS
INFO: [VRFC 10-307] analyzing entity lutN
INFO: [VRFC 10-307] analyzing entity lutNMuxS
INFO: [VRFC 10-307] analyzing entity srl16eS
INFO: [VRFC 10-307] analyzing entity delayS
INFO: [VRFC 10-307] analyzing entity andW
INFO: [VRFC 10-307] analyzing entity orW
INFO: [VRFC 10-307] analyzing entity srl16ew
INFO: [VRFC 10-307] analyzing entity delayW
INFO: [VRFC 10-307] analyzing entity compW
INFO: [VRFC 10-307] analyzing entity addSubW
INFO: [VRFC 10-307] analyzing entity equalW
INFO: [VRFC 10-307] analyzing entity addW
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity cntrlgen
INFO: [VRFC 10-307] analyzing entity cntrlgen2
INFO: [VRFC 10-307] analyzing entity ppGenR8
INFO: [VRFC 10-307] analyzing entity ppGenR8Msb2
INFO: [VRFC 10-307] analyzing entity addSubShGW
INFO: [VRFC 10-307] analyzing entity addSubShFW
INFO: [VRFC 10-307] analyzing entity vmRoundW
INFO: [VRFC 10-307] analyzing entity vmsMultCore
INFO: [VRFC 10-307] analyzing entity wideEmbedMult4
INFO: [VRFC 10-307] analyzing entity wideEmbedMult16
INFO: [VRFC 10-307] analyzing entity wideEmbedMult
INFO: [VRFC 10-307] analyzing entity dsp48MultALine
INFO: [VRFC 10-307] analyzing entity dsp48Mult
INFO: [VRFC 10-307] analyzing entity xMult
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity delay_s
INFO: [VRFC 10-307] analyzing entity mux_bus2
INFO: [VRFC 10-307] analyzing entity twos_comp
INFO: [VRFC 10-307] analyzing entity carry_chain
INFO: [VRFC 10-307] analyzing entity mux4
INFO: [VRFC 10-307] analyzing entity compare_gt
INFO: [VRFC 10-307] analyzing entity compare_eq_im
INFO: [VRFC 10-307] analyzing entity compare_ne_im
INFO: [VRFC 10-307] analyzing entity compare_eq
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity special_detect
INFO: [VRFC 10-307] analyzing entity norm_zero_det
INFO: [VRFC 10-307] analyzing entity zero_det_sel
INFO: [VRFC 10-307] analyzing entity shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_dec_op
INFO: [VRFC 10-307] analyzing entity flt_dec_op_lat
INFO: [VRFC 10-307] analyzing entity lead_zero_encode
INFO: [VRFC 10-307] analyzing entity lead_zero_encode_shift
INFO: [VRFC 10-307] analyzing entity dsp48e1_wrapper
INFO: [VRFC 10-307] analyzing entity dsp48e2_wrapper
INFO: [VRFC 10-307] analyzing entity addsub_logic
INFO: [VRFC 10-307] analyzing entity addsub_dsp
INFO: [VRFC 10-307] analyzing entity addsub
INFO: [VRFC 10-307] analyzing entity flt_round_bit
INFO: [VRFC 10-307] analyzing entity renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity norm_and_round_logic
INFO: [VRFC 10-307] analyzing entity alignment
INFO: [VRFC 10-307] analyzing entity normalize
INFO: [VRFC 10-307] analyzing entity align_add_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity align_add
INFO: [VRFC 10-307] analyzing entity multadd
INFO: [VRFC 10-307] analyzing entity compare_ge
INFO: [VRFC 10-307] analyzing entity flt_mant_lookup_hp
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv
INFO: [VRFC 10-307] analyzing entity flt_to_fix_conv
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv
INFO: [VRFC 10-307] analyzing entity fp_cmp
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant
INFO: [VRFC 10-307] analyzing entity flt_sqrt_exp
INFO: [VRFC 10-307] analyzing entity flt_sqrt
INFO: [VRFC 10-307] analyzing entity flt_div_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_div_mant
INFO: [VRFC 10-307] analyzing entity flt_div_exp
INFO: [VRFC 10-307] analyzing entity flt_div
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_lat_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e2_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_qq
INFO: [VRFC 10-307] analyzing entity fix_mult_xx
INFO: [VRFC 10-307] analyzing entity fix_mult
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_full
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_part
INFO: [VRFC 10-307] analyzing entity flt_mult_round
INFO: [VRFC 10-307] analyzing entity flt_mult_exp
INFO: [VRFC 10-307] analyzing entity flt_mult
INFO: [VRFC 10-307] analyzing entity flt_add_exp
INFO: [VRFC 10-307] analyzing entity flt_add_logic
INFO: [VRFC 10-307] analyzing entity flt_add_lat_align_add
INFO: [VRFC 10-307] analyzing entity flt_add_lat_norm
INFO: [VRFC 10-307] analyzing entity flt_add_lat_exp
INFO: [VRFC 10-307] analyzing entity flt_add_lat
INFO: [VRFC 10-307] analyzing entity align_add_dsp48e1_hp
INFO: [VRFC 10-307] analyzing entity lead_zero_encode_shift_hp
INFO: [VRFC 10-307] analyzing entity norm_and_round_dsp48e1_hp
INFO: [VRFC 10-307] analyzing entity flt_add_exp_hp
INFO: [VRFC 10-307] analyzing entity flt_add_exp_sp
INFO: [VRFC 10-307] analyzing entity flt_add_dsp
INFO: [VRFC 10-307] analyzing entity flt_add
INFO: [VRFC 10-307] analyzing entity flt_recip_approx
INFO: [VRFC 10-307] analyzing entity flt_recip_nr
INFO: [VRFC 10-307] analyzing entity flt_recip_reduction_calc
INFO: [VRFC 10-307] analyzing entity flt_recip_eval
INFO: [VRFC 10-307] analyzing entity flt_recip_postprocess
INFO: [VRFC 10-307] analyzing entity flt_recip_specialcase
INFO: [VRFC 10-307] analyzing entity flt_recip_recomb
INFO: [VRFC 10-307] analyzing entity flt_recipsqrt_dp_m_calc
INFO: [VRFC 10-307] analyzing entity flt_recip
INFO: [VRFC 10-307] analyzing entity flt_log_addsub
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_combiner_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_single_one_detect
INFO: [VRFC 10-307] analyzing entity flt_log_inproc
INFO: [VRFC 10-307] analyzing entity flt_log_exp
INFO: [VRFC 10-307] analyzing entity flt_log_L_block_memory
INFO: [VRFC 10-307] analyzing entity flt_pt_log_L_block
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul_iter
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul
INFO: [VRFC 10-307] analyzing entity flt_log_rr
INFO: [VRFC 10-307] analyzing entity flt_log_taylor
INFO: [VRFC 10-307] analyzing entity flt_log_shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_log_lead_zero_encode
INFO: [VRFC 10-307] analyzing entity flt_log_normalize
INFO: [VRFC 10-307] analyzing entity flt_log_norm
INFO: [VRFC 10-307] analyzing entity flt_log_rnd
INFO: [VRFC 10-307] analyzing entity flt_log_specialcase
INFO: [VRFC 10-307] analyzing entity flt_log_recomb
INFO: [VRFC 10-307] analyzing entity flt_log
INFO: [VRFC 10-307] analyzing entity flt_exp_specialcase
INFO: [VRFC 10-307] analyzing entity flt_exp_recomb
INFO: [VRFC 10-307] analyzing entity flt_exp_ccm
INFO: [VRFC 10-307] analyzing entity flt_exp_e2A
INFO: [VRFC 10-307] analyzing entity flt_exp_dp_poly
INFO: [VRFC 10-307] analyzing entity flt_exp_e2zmzm1
INFO: [VRFC 10-307] analyzing entity flt_exp_hp
INFO: [VRFC 10-307] analyzing entity flt_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_specialcase
INFO: [VRFC 10-307] analyzing entity flt_fma_round_bit
INFO: [VRFC 10-307] analyzing entity flt_fma_renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_special_detect
INFO: [VRFC 10-307] analyzing entity flt_fma_add_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_alignment
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp1
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp2
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub
INFO: [VRFC 10-307] analyzing entity flt_fma_align_add
INFO: [VRFC 10-307] analyzing entity flt_fma_norm_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add
INFO: [VRFC 10-307] analyzing entity flt_fma_mul
INFO: [VRFC 10-307] analyzing entity flt_fma
INFO: [VRFC 10-307] analyzing entity flt_accum_flt_to_fix
INFO: [VRFC 10-307] analyzing entity flt_accum_bit_encode
INFO: [VRFC 10-307] analyzing entity flt_accum
INFO: [VRFC 10-307] analyzing entity floating_point_v7_1_1_viv
INFO: [VRFC 10-307] analyzing entity floating_point_v7_1_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/xil_defaultlib/complexDoubleAdder_ap_dadd_3_full_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complexDoubleAdder_ap_dadd_3_full_dsp_64
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/AESL_axi_slave_AXILiteS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_AXILiteS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/complexDoubleAdder.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_complexDoubleAdder_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/complexDoubleAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complexDoubleAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/complexDoubleAdder_AXILiteS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complexDoubleAdder_AXILiteS_s_axi
INFO: [VRFC 10-307] analyzing entity complexDoubleAdder_AXILiteS_s_axi_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/mult_gen_v12_0_10/mult_gen_v12_0_vh_rfs.vhd:2317]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/mult_gen_v12_0_10/mult_gen_v12_0_vh_rfs.vhd:2302]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:90424]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd:437]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd:437]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:12666]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:12666]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:30592]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:12666]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:12666]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:12666]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:12666]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:12666]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd:437]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd:437]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd:437]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:30592]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd:437]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd:437]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd:437]
WARNING: [VRFC 10-1303] range is empty (null range) [ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [VRFC 10-982] library name floating_point_v7_1_1 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/complexDoubleAdder_ap_dadd_3_full_dsp_64.vhd:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_viv_comp
Compiling package xbip_utils_v3_0_5.xbip_utils_v3_0_5_pkg
Compiling package axi_utils_v2_0_1.axi_utils_v2_0_1_pkg
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_exp_table_...
Compiling package mult_gen_v12_0_10.mult_gen_v12_0_10_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_pkg
Compiling package floating_point_v7_1_1.flt_utils
Compiling package xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behave of entity xil_defaultlib.complexDoubleAdder_AXILiteS_s_axi_ram [\complexDoubleAdder_AXILiteS_s_a...]
Compiling architecture behave of entity xil_defaultlib.complexDoubleAdder_AXILiteS_s_axi [\complexDoubleAdder_AXILiteS_s_a...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(52,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(14,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(3,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(54,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(11,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(16,0,false,false)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",14,0,0,true,...]
Compiling architecture synth of entity floating_point_v7_1_1.compare_eq_im [\compare_eq_im("zynq",56,(others...]
Compiling architecture rtl of entity floating_point_v7_1_1.zero_det_sel [\zero_det_sel("zynq",false,55,55...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(55,0,false,false)\]
Compiling architecture rtl of entity floating_point_v7_1_1.shift_msb_first [\shift_msb_first(54,55,6,false,f...]
Compiling architecture rtl of entity floating_point_v7_1_1.alignment [\alignment("zynq",53,54,55,11,14...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,1,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(47,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(7,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(4,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(30,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(18,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(25,0,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture rtl of entity floating_point_v7_1_1.dsp48e1_wrapper [\dsp48e1_wrapper(30,18,16,25,16,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(48,0,false,false)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture rtl of entity floating_point_v7_1_1.dsp48e1_wrapper [\dsp48e1_wrapper(30,18,48,25,48,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(9,0,false,false)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(8,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(9,1,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",9,1,0,false,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(56,0,false,false)\]
Compiling architecture synth of entity floating_point_v7_1_1.addsub_dsp [\addsub_dsp("zynq",2,(false,true...]
Compiling architecture rtl of entity floating_point_v7_1_1.addsub [\addsub("zynq",2,(false,true,fal...]
Compiling architecture rtl of entity floating_point_v7_1_1.align_add [\align_add("zynq",2,53,12,14,0,(...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(6,0,false,true)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",6,0,0,true,t...]
Compiling architecture rtl of entity floating_point_v7_1_1.mux4 [\mux4("zynq",8,true,0)(1,4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(4,0,false,true)\]
Compiling architecture rtl of entity floating_point_v7_1_1.mux4 [\mux4("zynq",4,true,0)(1,4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,0,false,true)\]
Compiling architecture rtl of entity floating_point_v7_1_1.mux4 [\mux4("zynq",2,true,0)(1,4)\]
Compiling architecture rtl of entity floating_point_v7_1_1.mux4 [\mux4("zynq",1,true,0)(1,4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(8,0,false,true)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",8,0,0,true,t...]
Compiling architecture rtl of entity floating_point_v7_1_1.lead_zero_encode [\lead_zero_encode("zynq",false,1...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(56,1,false,false)\]
Compiling architecture rtl of entity floating_point_v7_1_1.shift_msb_first [\shift_msb_first(56,58,11,false,...]
Compiling architecture rtl of entity floating_point_v7_1_1.dsp48e1_wrapper [\dsp48e1_wrapper(2,18,48,25,48,f...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(19,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",19,0,0,false...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(28,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(29,0,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(3,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",1,0,0,false,...]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_round_bit [\flt_round_bit("zynq",false,fals...]
Compiling architecture rtl of entity floating_point_v7_1_1.renorm_and_round_logic [\renorm_and_round_logic("zynq",(...]
Compiling architecture rtl of entity floating_point_v7_1_1.norm_and_round_logic [\norm_and_round_logic("zynq",2,5...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(2,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,2,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(12,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",12,0,0,false...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(12,0,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(2,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(12,2,false,false)\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fde_v of entity unisim.FDE [\FDE('0')\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",9,0,1,false,...]
Compiling architecture synth of entity floating_point_v7_1_1.compare_eq_im [\compare_eq_im("zynq",52,(others...]
Compiling architecture rtl of entity floating_point_v7_1_1.special_detect [\special_detect("zynq",false,64,...]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",16,0,1,false...]
Compiling architecture synth of entity floating_point_v7_1_1.compare_gt [\compare_gt("zynq",32,false,1)(1...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(11,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("zynq",11,0,1,false...]
Compiling architecture synth of entity floating_point_v7_1_1.compare_eq [\compare_eq("zynq",32,false,1)(1...]
Compiling architecture synth of entity floating_point_v7_1_1.compare [\compare("zynq",64,true,1)(1,4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(11,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(1,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(12,1,false,false)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(2,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,2,false,true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(2,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,2,false,true)\]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_add_exp [\flt_add_exp("zynq",64,11,53,(-2...]
Compiling architecture synth of entity floating_point_v7_1_1.flt_dec_op [\flt_dec_op("zynq",64,53,false,1...]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_add_logic [\flt_add_logic("zynq",2,64,53,64...]
Compiling architecture rtl of entity floating_point_v7_1_1.flt_add [\flt_add("zynq",1,0,0,0,64,53,64...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(3,1,0,0,0,...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(64,0,false,false)\]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1_viv [\floating_point_v7_1_1_viv("zynq...]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1 [\floating_point_v7_1_1("zynq",1,...]
Compiling architecture complexdoubleadder_ap_dadd_3_full_dsp_64_arch of entity xil_defaultlib.complexDoubleAdder_ap_dadd_3_full_dsp_64 [complexdoubleadder_ap_dadd_3_ful...]
Compiling architecture arch of entity xil_defaultlib.complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp [\complexDoubleAdder_dadd_64ns_64...]
Compiling architecture behav of entity xil_defaultlib.complexDoubleAdder [\complexDoubleAdder(9,32)\]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_AXILiteS [\AESL_axi_slave_AXILiteS("../tv/...]
Compiling architecture behav of entity xil_defaultlib.apatb_complexdoubleadder_top
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot complexDoubleAdder

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/xsim.dir/complexDoubleAdder/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 19:49:30 2016...

****** xsim v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/complexDoubleAdder/xsim_script.tcl
# xsim {complexDoubleAdder} -maxdeltaid 10000 -autoloadwcfg -tclbatch {complexDoubleAdder.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source complexDoubleAdder.tcl
## run all
Note: simulation done!
Time: 7425 ns  Iteration: 1  Process: /apatb_complexDoubleAdder_top/generate_sim_done_proc  File: C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/complexDoubleAdder.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 7425 ns  Iteration: 1  Process: /apatb_complexDoubleAdder_top/generate_sim_done_proc  File: C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/compleDoubleAdder/sim/vhdl/complexDoubleAdder.autotb.vhd
$finish called at time : 7425 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jun 01 19:49:38 2016...
 B real :1.1
 B Img :3.3
 C real :4
 C Img :2
 B real :2
 B Img :2
 C real :5
 C Img :7
 B real :3.1
 B Img :7.4
 C real :5
 C Img :7
 B real :3.1
 B Img :7.4
 C real :5
 C Img :7
 B real :3.1
 B Img :7.4
 C real :5
 C Img :7
 B real :3.1
 B Img :7.4
 C real :5
 C Img :7
 B real :3.1
 B Img :7.4
 C real :6
 C Img :1

(5.1,5.3)
(7,9)
(8.1,14.4)
(8.1,14.4)
(8.1,14.4)
(8.1,14.4)
(9.1,8.4)
