//! RV32I Base Integer Instructions + RV32M Multiply Extension
use derive_more::Display;
#[cfg(feature = "serialize")]
use serde::{Deserialize, Serialize};

/// Arguments of a Risc-V instruction
#[derive(Debug, Clone, Copy, Eq, PartialEq, Default)]
#[cfg_attr(feature = "serialize", derive(Serialize, Deserialize))]
pub struct Args {
    /// Destination Register
    pub rd: u8,
    /// Source Register
    pub rs1: u8,
    /// Source Register
    pub rs2: u8,
    /// Extracted Immediate
    pub imm: u32,
}

/// Operands of RV32I + RV32M
#[derive(Debug, Clone, Copy, Eq, PartialEq, Default, Display)]
#[cfg_attr(feature = "serialize", derive(Serialize, Deserialize))]
#[repr(u8)]
pub enum Op {
    // RV32I Base Integer Instructions
    /// ADD: rd = rs1 + rs2
    /// ADDI: rd = rs1 + imm
    ADD,
    /// SUB: rd = rs1 - rs2
    SUB,
    /// XOR: rd = rs1 ^ rs2
    /// XOR Immediate: rd = rs1 Ë† imm
    XOR,
    /// OR: rd = rs1 | rs2
    /// OR Immediate: rd = rs1 | imm
    OR,
    /// AND: rd = rs1 & rs2
    /// AND Immediate: rd = rs1 & imm
    AND,
    /// Shift Left Logical: rd = rs1 << rs2
    /// Shift Left Logical Immediate: rd = rs1 << imm
    SLL,
    /// Shift Right Logical: rd = rs1 >> rs2
    /// Shift Right Logical Immediate: rd = rs1 >> imm
    SRL,
    /// Shift Right Arithmetic: rd = rs1 >> rs2
    /// Shift Right Arithmetic Immediate: rd = rs1 >> imm
    SRA,
    /// Set Less Than: rd = (rs1 < rs2)?1:0
    /// Set Less Than Immediate: rd = (rs1 < imm)?1:0
    SLT,
    /// Set Less Than (U): rd = (rs1 < rs2)?1:0
    /// Set Less Than Immediate (U): rd = (rs1 < imm)?1:0
    SLTU,
    /// Load Byte: rd = M[rs1+imm]
    LB,
    /// Load Half: rd = M[rs1+imm]
    LH,
    /// Load Word: rd = M[rs1+imm]
    LW,
    /// Load Byte (U): rd = M[rs1+imm]
    LBU,
    /// Load Half (U): rd = M[rs1+imm]
    LHU,
    /// Store Byte: M[rs1+imm] = rs2
    SB,
    /// Store Half: M[rs1+imm] = rs2
    SH,
    /// Store Word: M[rs1+imm] = rs2
    SW,
    /// Branch == : if(rs1 == rs2) PC += imm
    BEQ,
    /// Branch != : if(rs1 != rs2) PC += imm
    BNE,
    /// Branch < : if(rs1 < rs2) PC += imm
    BLT,
    /// Branch >= : if(rs1 >= rs2) PC += imm
    BGE,
    /// Branch < (U) : if(rs1 < rs2) PC += imm
    BLTU,
    /// Branch >= (U) : if(rs1 >= rs2) PC += imm
    BGEU,
    /// Jump And Link Reg: rd = PC+4; PC = rs1 + imm
    JALR,

    /// Environment Call: Transfer Control to OS
    ECALL,

    // RV32M Multiply Extension
    /// MUL: rd = (rs1 * rs2)
    MUL,
    /// MUL High: rd = (rs1 * rs2)
    MULH,
    /// MUL High (S) (U): rd = (rs1 * rs2)
    MULHU,
    /// MUL High (U): rd = (rs1 * rs2)
    MULHSU,
    /// DIV: rd = (rs1 / rs2)
    DIV,
    /// DIV (U): rd = (rs1 / rs2)
    DIVU,
    /// Remainder: rd = (rs1 % rs2)
    REM,
    /// Remainder (U): rd = (rs1 % rs2)
    REMU,

    #[default]
    UNKNOWN,
}

/// NOP Instruction in Risc-V is encoded as ADDI x0, x0, 0.
pub const NOOP: Instruction = Instruction {
    op: Op::ADD,
    args: Args {
        rd: 0,
        rs1: 0,
        rs2: 0,
        imm: 0,
    },
};

/// A RV32 [Instruction] with [Op] and [Args]
#[derive(Debug, Clone, Copy, Eq, PartialEq, Default)]
#[cfg_attr(feature = "serialize", derive(Serialize, Deserialize))]
pub struct Instruction {
    pub op: Op,
    pub args: Args,
}

impl Instruction {
    /// Constructs a new [Instruction] with [Op] and [Args]
    #[must_use]
    pub fn new(op: Op, args: Args) -> Self { Instruction { op, args } }
}
