{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1397216976045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1397216976046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 13:49:35 2014 " "Processing started: Fri Apr 11 13:49:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1397216976046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1397216976046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Initial_recieve_program -c Initial_recieve_program " "Command: quartus_map --read_settings_files=on --write_settings_files=off Initial_recieve_program -c Initial_recieve_program" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1397216976046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1397216976682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initial_recieve_program.vhd 2 1 " "Found 2 design units, including 1 entities, in source file initial_recieve_program.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initial_recieve_program-rtl " "Found design unit 1: initial_recieve_program-rtl" {  } { { "Initial_recieve_program.vhd" "" { Text "C:/Bachelor/Code/VHDL/Initial_recieve_program/Initial_recieve_program.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1397216977274 ""} { "Info" "ISGN_ENTITY_NAME" "1 initial_recieve_program " "Found entity 1: initial_recieve_program" {  } { { "Initial_recieve_program.vhd" "" { Text "C:/Bachelor/Code/VHDL/Initial_recieve_program/Initial_recieve_program.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397216977274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397216977274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Initial_recieve_program " "Elaborating entity \"Initial_recieve_program\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1397216977312 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7 Initial_recieve_program.vhd(25) " "Verilog HDL or VHDL warning at Initial_recieve_program.vhd(25): object \"r7\" assigned a value but never read" {  } { { "Initial_recieve_program.vhd" "" { Text "C:/Bachelor/Code/VHDL/Initial_recieve_program/Initial_recieve_program.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1397216977314 "|Initial_recieve_program"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r8 Initial_recieve_program.vhd(25) " "Verilog HDL or VHDL warning at Initial_recieve_program.vhd(25): object \"r8\" assigned a value but never read" {  } { { "Initial_recieve_program.vhd" "" { Text "C:/Bachelor/Code/VHDL/Initial_recieve_program/Initial_recieve_program.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1397216977314 "|Initial_recieve_program"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_count Initial_recieve_program.vhd(41) " "Verilog HDL or VHDL warning at Initial_recieve_program.vhd(41): object \"data_count\" assigned a value but never read" {  } { { "Initial_recieve_program.vhd" "" { Text "C:/Bachelor/Code/VHDL/Initial_recieve_program/Initial_recieve_program.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1397216977314 "|Initial_recieve_program"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "current_state\[2\] GND " "Pin \"current_state\[2\]\" is stuck at GND" {  } { { "Initial_recieve_program.vhd" "" { Text "C:/Bachelor/Code/VHDL/Initial_recieve_program/Initial_recieve_program.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397216978121 "|initial_recieve_program|current_state[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_state\[3\] GND " "Pin \"current_state\[3\]\" is stuck at GND" {  } { { "Initial_recieve_program.vhd" "" { Text "C:/Bachelor/Code/VHDL/Initial_recieve_program/Initial_recieve_program.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397216978121 "|initial_recieve_program|current_state[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1397216978121 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1397216978324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1397216978324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1397216978371 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1397216978371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1397216978371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1397216978371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "381 " "Peak virtual memory: 381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1397216978403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 11 13:49:38 2014 " "Processing ended: Fri Apr 11 13:49:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1397216978403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1397216978403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1397216978403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1397216978403 ""}
