 
{
   
    "BENCHMARKS": {
        "axi_lite_a32_d32": {
            "status": "active",
            "top": "axi_lite_a32_d32_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib_protocols/axi4-mm/axi_lite_a32_d32/axi_lite_a32_d32_master_top.sv",
           "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "axi_mm_a32_d128": {
            "status": "active",
            "top": "axi_mm_a32_d128_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib_protocols/axi4-mm/axi_mm_a32_d128/axi_mm_a32_d128_master_top.sv",
           "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "axi_mm_a32_d128_packet": {
            "status": "active",
            "top": "axi_mm_a32_d128_packet_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib_protocols/axi4-mm/axi_mm_a32_d128_packet/axi_mm_a32_d128_packet_master_top.sv",
           "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "axi_mm_a32_d128_packet_gen1": {
            "status": "active",
            "top": "axi_mm_a32_d128_packet_gen1_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib_protocols/axi4-mm/axi_mm_a32_d128_packet_gen1/axi_mm_a32_d128_packet_gen1_master_top.sv",
           "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "axi4-mm": {
            "status": "active",
            "top": "axi_mm_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib_protocols/axi4-mm/axi_mm_multi/axi_mm_master_top.sv",
           "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "axi_st_d64": {
            "status": "active",
            "top": "axi_st_d64_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib_protocols/axi4-st/axi_st_d64/axi_st_d64_master_top.sv",
           "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "axi_st_d64_nordy": {
            "status": "active",
            "top": "axi_st_d64_nordy_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib_protocols/axi4-st/axi_st_d64_nordy/axi_st_d64_nordy_master_top.sv",
           "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "axi_st_d256_gen1_gen2": {
            "status": "active",
            "top": "axi_st_d256_gen1_gen2_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib_protocols/axi4-st/axi_st_d256_gen1_gen2/axi_st_d256_gen1_gen2_master_top.sv",
           "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "axi_st_d256_gen2_only": {
            "status": "active",
            "top": "axi_st_d256_gen2_only_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib_protocols/axi4-st/axi_st_d256_gen2_only/axi_st_d256_gen2_only_master_top.sv",
           "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "axi_st_d256_multichannel": {
            "status": "active",
            "top": "axi_st_d256_multichannel_full_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib_protocols/axi4-st/axi_st_d256_multichannel/axi_st_d256_multichannel_full_master_top.sv",
           "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "spim": {
            "status": "active",
            "top": "spim_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/backup/spi/rtl/spim/spim_top.sv",
            "CLOCK_DATA": {
                "Clock1": "sclk_in",
                "Clock2": "sclk",
                "Clock3": "m_avmm_clk"
            }
        },
        "spis": {
            "status": "active",
            "top": "spis_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/backup/spi/rtl/spis/spis_top.sv",
            "CLOCK_DATA": {
                "Clock1": "sclk",
                "Clock2": "s_avmm_clk"
            }
        },
        "ca": {
            "status": "active",
            "top": "ca",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/ca/rtl/ca.sv",
            "CLOCK_DATA": {
                "Clock1": "lane_clk",
                "Clock2": "com_clk"
            }
        },
        "asyncfifo": {
            "status": "active",
            "top": "asyncfifo",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/common/rtl/asyncfifo/asyncfifo.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_write",
                "Clock2": "clk_read"
            }
        },
        "level_delay": {
            "status": "active",
            "top": "level_delay",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/common/rtl/level_delay/level_delay.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_core"
            }
        },
        "levelsync": {
            "status": "active",
            "top": "levelsync",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/common/rtl/levelsync/levelsync.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_dest"
            }
        },
        "levelsync_sr": {
            "status": "active",
            "top": "levelsync_sr",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/common/rtl/levelsync_sr/levelsync_sr.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_dest"
            }
        },
        "rrarb": {
            "status": "active",
            "top": "rrarb",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/common/rtl/rrarb/rrarb.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_core"
            }
        },
        "rst_regen_low": {
            "status": "active",
            "top": "rst_regen_low",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/common/rtl/rst_regen_low/rst_regen_low.sv",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "strobe_gen_w_delay": {
            "status": "active",
            "top": "strobe_gen_w_delay",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/common/rtl/strobe_gen_w_delay/strobe_gen_w_delay.sv",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "syncfifo": {
            "status": "active",
            "top": "syncfifo",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/common/rtl/syncfifo/syncfifo.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_core"
            }
        },
        "ll_auto_sync": {
            "status": "active",
            "top": "ll_auto_sync",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/llink/rtl/II_auto_sync/ll_auto_sync.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "ll_receive": {
            "status": "active",
            "top": "ll_receive",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/llink/rtl/II_receive/ll_receive.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "ll_transmit": {
            "status": "active",
            "top": "ll_transmit",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/llink/rtl/II_transmit/ll_transmit.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif": {
            "status": "active",
            "top": "lpif",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/rtl/lpif.sv",
            "CLOCK_DATA": {
                "Clock1": "lclk",
                "Clock2": "lp_clk_ack"
            }
        },
        "lpif_txrx_x1_f1": {
            "status": "active",
            "top": "lpif_txrx_x1_f1_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x1_f1/lpif_txrx_x1_f1_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x1_h1": {
            "status": "active",
            "top": "lpif_txrx_x1_h1_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x1_h1/lpif_txrx_x1_h1_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x2_f1": {
            "status": "active",
            "top": "lpif_txrx_x2_f1_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x2_f1/lpif_txrx_x2_f1_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x2_h1": {
            "status": "active",
            "top": "lpif_txrx_x2_h1_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x2_h1/lpif_txrx_x2_h1_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x4_f1": {
            "status": "active",
            "top": "lpif_txrx_x2_f1_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x2_f1/lpif_txrx_x2_f1_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x4_f2": {
            "status": "active",
            "top": "lpif_txrx_x4_f2_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x4_f2/lpif_txrx_x4_f2_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x4_h1": {
            "status": "active",
            "top": "lpif_txrx_x4_h1_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x4_h1/lpif_txrx_x4_h1_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x4_h2": {
            "status": "active",
            "top": "lpif_txrx_x4_h2_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x4_h2/lpif_txrx_x4_h2_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x4_q2": {
            "status": "active",
            "top": "lpif_txrx_x4_q2_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x4_q2/lpif_txrx_x4_q2_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x8_f1": {
            "status": "active",
            "top": "lpif_txrx_x8_f1_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x8_f1/lpif_txrx_x8_f1_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x8_f2": {
            "status": "active",
            "top": "lpif_txrx_x8_f2_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x8_f2/lpif_txrx_x8_f2_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x8_h1": {
            "status": "active",
            "top": "lpif_txrx_x8_h1_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x8_h1/lpif_txrx_x8_h1_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x8_h2": {
            "status": "active",
            "top": "lpif_txrx_x8_h2_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x8_h2/lpif_txrx_x8_h2_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x8_q2": {
            "status": "active",
            "top": "lpif_txrx_x8_q2_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x8_q2/lpif_txrx_x8_q2_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x16_h1": {
            "status": "active",
            "top": "lpif_txrx_x16_h1_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x16_h1/lpif_txrx_x16_h1_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x16_f1": {
            "status": "active",
            "top": "lpif_txrx_x16_f1_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x16_f1/lpif_txrx_x16_f1_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x16_f2": {
            "status": "active",
            "top": "lpif_txrx_x16_f2_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x16_f2/lpif_txrx_x16_f2_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x16_h2": {
            "status": "active",
            "top": "lpif_txrx_x16_h2_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x16_h2/lpif_txrx_x16_h2_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "lpif_txrx_x16_q2": {
            "status": "active",
            "top": "lpif_txrx_x16_q2_master_top",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/lpif/lpif_txrx_x16_q2/lpif_txrx_x16_q2_master_top.sv",
            "CLOCK_DATA": {
                "Clock1": "clk_wr"
            }
        },
        "spi-aib": {
            "status": "active",
            "top": "spi_master",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/aib-protocols/spi-aib/rtl/spi_master.sv",
            "CLOCK_DATA": {
                "Clock1": "spi_clk_in",
                "Clock2": "avmm_clk"
            }
        },
        "vsrc": {
            "status": "active",
            "top": "mem",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/Quasar/design/src/main/resources/vsrc/mem/mem.sv",
            "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "dccm_clk_override",
                "Clock3": "icm_clk_override"
            }
        },
        "dmi_wrapper": {
            "status": "active",
            "top": "dmi_wrapper",
            "top_rtl_file":  "RTL_Benchmark/SVerilog/chipsalliance/Quasar/design/src/main/resources/vsrc/dmi_wrapper/dmi_wrapper.sv",
            "CLOCK_DATA": {
                "Clock1": "tck",
                "Clock2": "core_clk"
            }
        }
    }
}