
wifi_soil_watcher.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002edc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08002fe8  08002fe8  00012fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003054  08003054  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08003054  08003054  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003054  08003054  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003054  08003054  00013054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003058  08003058  00013058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  0800305c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  2000005c  080030b8  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000288  080030b8  00020288  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b194  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018b6  00000000  00000000  0002b25c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ba0  00000000  00000000  0002cb18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000091f  00000000  00000000  0002d6b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017855  00000000  00000000  0002dfd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c852  00000000  00000000  0004582c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008a4b2  00000000  00000000  0005207e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000360c  00000000  00000000  000dc530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000dfb3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002fd0 	.word	0x08002fd0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002fd0 	.word	0x08002fd0

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <UART_SendString>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void UART_SendString(UART_HandleTypeDef *huart, char *str) {
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
 8000164:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(huart, (uint8_t*) str, strlen(str), 1000);
 8000166:	6838      	ldr	r0, [r7, #0]
 8000168:	f7ff fff0 	bl	800014c <strlen>
 800016c:	4603      	mov	r3, r0
 800016e:	b29a      	uxth	r2, r3
 8000170:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000174:	6839      	ldr	r1, [r7, #0]
 8000176:	6878      	ldr	r0, [r7, #4]
 8000178:	f002 f870 	bl	800225c <HAL_UART_Transmit>
}
 800017c:	bf00      	nop
 800017e:	3708      	adds	r7, #8
 8000180:	46bd      	mov	sp, r7
 8000182:	bd80      	pop	{r7, pc}

08000184 <fadeLED>:

void fadeLED(bool *flag, uint32_t *i) {
 8000184:	b480      	push	{r7}
 8000186:	b083      	sub	sp, #12
 8000188:	af00      	add	r7, sp, #0
 800018a:	6078      	str	r0, [r7, #4]
 800018c:	6039      	str	r1, [r7, #0]
    if (*flag) {
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	781b      	ldrb	r3, [r3, #0]
 8000192:	2b00      	cmp	r3, #0
 8000194:	d00c      	beq.n	80001b0 <fadeLED+0x2c>
        *i = *i + 1;
 8000196:	683b      	ldr	r3, [r7, #0]
 8000198:	681b      	ldr	r3, [r3, #0]
 800019a:	1c5a      	adds	r2, r3, #1
 800019c:	683b      	ldr	r3, [r7, #0]
 800019e:	601a      	str	r2, [r3, #0]
        if (*i >= 64) {
 80001a0:	683b      	ldr	r3, [r7, #0]
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	2b3f      	cmp	r3, #63	; 0x3f
 80001a6:	d910      	bls.n	80001ca <fadeLED+0x46>
            *flag = false;
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	2200      	movs	r2, #0
 80001ac:	701a      	strb	r2, [r3, #0]
 80001ae:	e00c      	b.n	80001ca <fadeLED+0x46>
        }
    } else {
        if (*i > 0) {
 80001b0:	683b      	ldr	r3, [r7, #0]
 80001b2:	681b      	ldr	r3, [r3, #0]
 80001b4:	2b00      	cmp	r3, #0
 80001b6:	d005      	beq.n	80001c4 <fadeLED+0x40>
        	*i = *i - 1;
 80001b8:	683b      	ldr	r3, [r7, #0]
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	1e5a      	subs	r2, r3, #1
 80001be:	683b      	ldr	r3, [r7, #0]
 80001c0:	601a      	str	r2, [r3, #0]
 80001c2:	e002      	b.n	80001ca <fadeLED+0x46>
        } else {
            *flag = true;
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	2201      	movs	r2, #1
 80001c8:	701a      	strb	r2, [r3, #0]
        }
    }

	TIM2->CCR2 = *i;
 80001ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80001ce:	683b      	ldr	r3, [r7, #0]
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	6393      	str	r3, [r2, #56]	; 0x38
}
 80001d4:	bf00      	nop
 80001d6:	370c      	adds	r7, #12
 80001d8:	46bd      	mov	sp, r7
 80001da:	bc80      	pop	{r7}
 80001dc:	4770      	bx	lr
	...

080001e0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b090      	sub	sp, #64	; 0x40
 80001e4:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80001e6:	f000 fafb 	bl	80007e0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80001ea:	f000 f855 	bl	8000298 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80001ee:	f000 f92d 	bl	800044c <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80001f2:	f000 f901 	bl	80003f8 <MX_USART2_UART_Init>
	MX_TIM2_Init();
 80001f6:	f000 f88b 	bl	8000310 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80001fa:	2104      	movs	r1, #4
 80001fc:	4821      	ldr	r0, [pc, #132]	; (8000284 <main+0xa4>)
 80001fe:	f001 faa1 	bl	8001744 <HAL_TIM_PWM_Start>
	char msg[50];
	uint32_t timer = HAL_GetTick();
 8000202:	f000 fb45 	bl	8000890 <HAL_GetTick>
 8000206:	63f8      	str	r0, [r7, #60]	; 0x3c
	uint32_t i = 0;
 8000208:	2300      	movs	r3, #0
 800020a:	607b      	str	r3, [r7, #4]
	bool flag = 1;
 800020c:	2301      	movs	r3, #1
 800020e:	70fb      	strb	r3, [r7, #3]

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		if (HAL_GetTick() - timer > 2000) {
 8000210:	f000 fb3e 	bl	8000890 <HAL_GetTick>
 8000214:	4602      	mov	r2, r0
 8000216:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000218:	1ad3      	subs	r3, r2, r3
 800021a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800021e:	d914      	bls.n	800024a <main+0x6a>
			timer = HAL_GetTick();
 8000220:	f000 fb36 	bl	8000890 <HAL_GetTick>
 8000224:	63f8      	str	r0, [r7, #60]	; 0x3c
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000226:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800022a:	4817      	ldr	r0, [pc, #92]	; (8000288 <main+0xa8>)
 800022c:	f000 fdb9 	bl	8000da2 <HAL_GPIO_TogglePin>
			sprintf(msg, "Tick: %ld\r\n", timer);
 8000230:	f107 0308 	add.w	r3, r7, #8
 8000234:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000236:	4915      	ldr	r1, [pc, #84]	; (800028c <main+0xac>)
 8000238:	4618      	mov	r0, r3
 800023a:	f002 fa17 	bl	800266c <siprintf>
			UART_SendString(&huart2, msg);
 800023e:	f107 0308 	add.w	r3, r7, #8
 8000242:	4619      	mov	r1, r3
 8000244:	4812      	ldr	r0, [pc, #72]	; (8000290 <main+0xb0>)
 8000246:	f7ff ff89 	bl	800015c <UART_SendString>
		}

		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_SET) {
 800024a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800024e:	4811      	ldr	r0, [pc, #68]	; (8000294 <main+0xb4>)
 8000250:	f000 fd90 	bl	8000d74 <HAL_GPIO_ReadPin>
 8000254:	4603      	mov	r3, r0
 8000256:	2b01      	cmp	r3, #1
 8000258:	d1da      	bne.n	8000210 <main+0x30>
			sprintf(msg, "Tick: %ld\r\n", i);
 800025a:	687a      	ldr	r2, [r7, #4]
 800025c:	f107 0308 	add.w	r3, r7, #8
 8000260:	490a      	ldr	r1, [pc, #40]	; (800028c <main+0xac>)
 8000262:	4618      	mov	r0, r3
 8000264:	f002 fa02 	bl	800266c <siprintf>
			UART_SendString(&huart2, msg);
 8000268:	f107 0308 	add.w	r3, r7, #8
 800026c:	4619      	mov	r1, r3
 800026e:	4808      	ldr	r0, [pc, #32]	; (8000290 <main+0xb0>)
 8000270:	f7ff ff74 	bl	800015c <UART_SendString>
			fadeLED(&flag, &i);
 8000274:	1d3a      	adds	r2, r7, #4
 8000276:	1cfb      	adds	r3, r7, #3
 8000278:	4611      	mov	r1, r2
 800027a:	4618      	mov	r0, r3
 800027c:	f7ff ff82 	bl	8000184 <fadeLED>
		if (HAL_GetTick() - timer > 2000) {
 8000280:	e7c6      	b.n	8000210 <main+0x30>
 8000282:	bf00      	nop
 8000284:	20000078 	.word	0x20000078
 8000288:	40011000 	.word	0x40011000
 800028c:	08002fe8 	.word	0x08002fe8
 8000290:	200000c0 	.word	0x200000c0
 8000294:	40010c00 	.word	0x40010c00

08000298 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000298:	b580      	push	{r7, lr}
 800029a:	b090      	sub	sp, #64	; 0x40
 800029c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800029e:	f107 0318 	add.w	r3, r7, #24
 80002a2:	2228      	movs	r2, #40	; 0x28
 80002a4:	2100      	movs	r1, #0
 80002a6:	4618      	mov	r0, r3
 80002a8:	f002 fa00 	bl	80026ac <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80002ac:	1d3b      	adds	r3, r7, #4
 80002ae:	2200      	movs	r2, #0
 80002b0:	601a      	str	r2, [r3, #0]
 80002b2:	605a      	str	r2, [r3, #4]
 80002b4:	609a      	str	r2, [r3, #8]
 80002b6:	60da      	str	r2, [r3, #12]
 80002b8:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002ba:	2302      	movs	r3, #2
 80002bc:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002be:	2301      	movs	r3, #1
 80002c0:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002c2:	2310      	movs	r3, #16
 80002c4:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002c6:	2300      	movs	r3, #0
 80002c8:	637b      	str	r3, [r7, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80002ca:	f107 0318 	add.w	r3, r7, #24
 80002ce:	4618      	mov	r0, r3
 80002d0:	f000 fd80 	bl	8000dd4 <HAL_RCC_OscConfig>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d001      	beq.n	80002de <SystemClock_Config+0x46>
		Error_Handler();
 80002da:	f000 f929 	bl	8000530 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80002de:	230f      	movs	r3, #15
 80002e0:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002e2:	2300      	movs	r3, #0
 80002e4:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 80002e6:	23a0      	movs	r3, #160	; 0xa0
 80002e8:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ea:	2300      	movs	r3, #0
 80002ec:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ee:	2300      	movs	r3, #0
 80002f0:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80002f2:	1d3b      	adds	r3, r7, #4
 80002f4:	2100      	movs	r1, #0
 80002f6:	4618      	mov	r0, r3
 80002f8:	f000 ffee 	bl	80012d8 <HAL_RCC_ClockConfig>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d001      	beq.n	8000306 <SystemClock_Config+0x6e>
		Error_Handler();
 8000302:	f000 f915 	bl	8000530 <Error_Handler>
	}
}
 8000306:	bf00      	nop
 8000308:	3740      	adds	r7, #64	; 0x40
 800030a:	46bd      	mov	sp, r7
 800030c:	bd80      	pop	{r7, pc}
	...

08000310 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000310:	b580      	push	{r7, lr}
 8000312:	b08e      	sub	sp, #56	; 0x38
 8000314:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000316:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800031a:	2200      	movs	r2, #0
 800031c:	601a      	str	r2, [r3, #0]
 800031e:	605a      	str	r2, [r3, #4]
 8000320:	609a      	str	r2, [r3, #8]
 8000322:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000324:	f107 0320 	add.w	r3, r7, #32
 8000328:	2200      	movs	r2, #0
 800032a:	601a      	str	r2, [r3, #0]
 800032c:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800032e:	1d3b      	adds	r3, r7, #4
 8000330:	2200      	movs	r2, #0
 8000332:	601a      	str	r2, [r3, #0]
 8000334:	605a      	str	r2, [r3, #4]
 8000336:	609a      	str	r2, [r3, #8]
 8000338:	60da      	str	r2, [r3, #12]
 800033a:	611a      	str	r2, [r3, #16]
 800033c:	615a      	str	r2, [r3, #20]
 800033e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000340:	4b2c      	ldr	r3, [pc, #176]	; (80003f4 <MX_TIM2_Init+0xe4>)
 8000342:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000346:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8000348:	4b2a      	ldr	r3, [pc, #168]	; (80003f4 <MX_TIM2_Init+0xe4>)
 800034a:	2200      	movs	r2, #0
 800034c:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800034e:	4b29      	ldr	r3, [pc, #164]	; (80003f4 <MX_TIM2_Init+0xe4>)
 8000350:	2200      	movs	r2, #0
 8000352:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 64;
 8000354:	4b27      	ldr	r3, [pc, #156]	; (80003f4 <MX_TIM2_Init+0xe4>)
 8000356:	2240      	movs	r2, #64	; 0x40
 8000358:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800035a:	4b26      	ldr	r3, [pc, #152]	; (80003f4 <MX_TIM2_Init+0xe4>)
 800035c:	2200      	movs	r2, #0
 800035e:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000360:	4b24      	ldr	r3, [pc, #144]	; (80003f4 <MX_TIM2_Init+0xe4>)
 8000362:	2200      	movs	r2, #0
 8000364:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000366:	4823      	ldr	r0, [pc, #140]	; (80003f4 <MX_TIM2_Init+0xe4>)
 8000368:	f001 f944 	bl	80015f4 <HAL_TIM_Base_Init>
 800036c:	4603      	mov	r3, r0
 800036e:	2b00      	cmp	r3, #0
 8000370:	d001      	beq.n	8000376 <MX_TIM2_Init+0x66>
		Error_Handler();
 8000372:	f000 f8dd 	bl	8000530 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000376:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800037a:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 800037c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000380:	4619      	mov	r1, r3
 8000382:	481c      	ldr	r0, [pc, #112]	; (80003f4 <MX_TIM2_Init+0xe4>)
 8000384:	f001 fb42 	bl	8001a0c <HAL_TIM_ConfigClockSource>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d001      	beq.n	8000392 <MX_TIM2_Init+0x82>
		Error_Handler();
 800038e:	f000 f8cf 	bl	8000530 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8000392:	4818      	ldr	r0, [pc, #96]	; (80003f4 <MX_TIM2_Init+0xe4>)
 8000394:	f001 f97d 	bl	8001692 <HAL_TIM_PWM_Init>
 8000398:	4603      	mov	r3, r0
 800039a:	2b00      	cmp	r3, #0
 800039c:	d001      	beq.n	80003a2 <MX_TIM2_Init+0x92>
		Error_Handler();
 800039e:	f000 f8c7 	bl	8000530 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003a2:	2300      	movs	r3, #0
 80003a4:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003a6:	2300      	movs	r3, #0
 80003a8:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80003aa:	f107 0320 	add.w	r3, r7, #32
 80003ae:	4619      	mov	r1, r3
 80003b0:	4810      	ldr	r0, [pc, #64]	; (80003f4 <MX_TIM2_Init+0xe4>)
 80003b2:	f001 fe97 	bl	80020e4 <HAL_TIMEx_MasterConfigSynchronization>
 80003b6:	4603      	mov	r3, r0
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d001      	beq.n	80003c0 <MX_TIM2_Init+0xb0>
			!= HAL_OK) {
		Error_Handler();
 80003bc:	f000 f8b8 	bl	8000530 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80003c0:	2360      	movs	r3, #96	; 0x60
 80003c2:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 32;
 80003c4:	2320      	movs	r3, #32
 80003c6:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80003c8:	2300      	movs	r3, #0
 80003ca:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80003cc:	2300      	movs	r3, #0
 80003ce:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 80003d0:	1d3b      	adds	r3, r7, #4
 80003d2:	2204      	movs	r2, #4
 80003d4:	4619      	mov	r1, r3
 80003d6:	4807      	ldr	r0, [pc, #28]	; (80003f4 <MX_TIM2_Init+0xe4>)
 80003d8:	f001 fa56 	bl	8001888 <HAL_TIM_PWM_ConfigChannel>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d001      	beq.n	80003e6 <MX_TIM2_Init+0xd6>
			!= HAL_OK) {
		Error_Handler();
 80003e2:	f000 f8a5 	bl	8000530 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 80003e6:	4803      	ldr	r0, [pc, #12]	; (80003f4 <MX_TIM2_Init+0xe4>)
 80003e8:	f000 f8f6 	bl	80005d8 <HAL_TIM_MspPostInit>

}
 80003ec:	bf00      	nop
 80003ee:	3738      	adds	r7, #56	; 0x38
 80003f0:	46bd      	mov	sp, r7
 80003f2:	bd80      	pop	{r7, pc}
 80003f4:	20000078 	.word	0x20000078

080003f8 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80003fc:	4b11      	ldr	r3, [pc, #68]	; (8000444 <MX_USART2_UART_Init+0x4c>)
 80003fe:	4a12      	ldr	r2, [pc, #72]	; (8000448 <MX_USART2_UART_Init+0x50>)
 8000400:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 8000402:	4b10      	ldr	r3, [pc, #64]	; (8000444 <MX_USART2_UART_Init+0x4c>)
 8000404:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000408:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800040a:	4b0e      	ldr	r3, [pc, #56]	; (8000444 <MX_USART2_UART_Init+0x4c>)
 800040c:	2200      	movs	r2, #0
 800040e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000410:	4b0c      	ldr	r3, [pc, #48]	; (8000444 <MX_USART2_UART_Init+0x4c>)
 8000412:	2200      	movs	r2, #0
 8000414:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000416:	4b0b      	ldr	r3, [pc, #44]	; (8000444 <MX_USART2_UART_Init+0x4c>)
 8000418:	2200      	movs	r2, #0
 800041a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800041c:	4b09      	ldr	r3, [pc, #36]	; (8000444 <MX_USART2_UART_Init+0x4c>)
 800041e:	220c      	movs	r2, #12
 8000420:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000422:	4b08      	ldr	r3, [pc, #32]	; (8000444 <MX_USART2_UART_Init+0x4c>)
 8000424:	2200      	movs	r2, #0
 8000426:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000428:	4b06      	ldr	r3, [pc, #24]	; (8000444 <MX_USART2_UART_Init+0x4c>)
 800042a:	2200      	movs	r2, #0
 800042c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800042e:	4805      	ldr	r0, [pc, #20]	; (8000444 <MX_USART2_UART_Init+0x4c>)
 8000430:	f001 feb6 	bl	80021a0 <HAL_UART_Init>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <MX_USART2_UART_Init+0x46>
		Error_Handler();
 800043a:	f000 f879 	bl	8000530 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800043e:	bf00      	nop
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	200000c0 	.word	0x200000c0
 8000448:	40004400 	.word	0x40004400

0800044c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800044c:	b580      	push	{r7, lr}
 800044e:	b088      	sub	sp, #32
 8000450:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000452:	4b33      	ldr	r3, [pc, #204]	; (8000520 <MX_GPIO_Init+0xd4>)
 8000454:	699b      	ldr	r3, [r3, #24]
 8000456:	4a32      	ldr	r2, [pc, #200]	; (8000520 <MX_GPIO_Init+0xd4>)
 8000458:	f043 0320 	orr.w	r3, r3, #32
 800045c:	6193      	str	r3, [r2, #24]
 800045e:	4b30      	ldr	r3, [pc, #192]	; (8000520 <MX_GPIO_Init+0xd4>)
 8000460:	699b      	ldr	r3, [r3, #24]
 8000462:	f003 0320 	and.w	r3, r3, #32
 8000466:	60fb      	str	r3, [r7, #12]
 8000468:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800046a:	4b2d      	ldr	r3, [pc, #180]	; (8000520 <MX_GPIO_Init+0xd4>)
 800046c:	699b      	ldr	r3, [r3, #24]
 800046e:	4a2c      	ldr	r2, [pc, #176]	; (8000520 <MX_GPIO_Init+0xd4>)
 8000470:	f043 0304 	orr.w	r3, r3, #4
 8000474:	6193      	str	r3, [r2, #24]
 8000476:	4b2a      	ldr	r3, [pc, #168]	; (8000520 <MX_GPIO_Init+0xd4>)
 8000478:	699b      	ldr	r3, [r3, #24]
 800047a:	f003 0304 	and.w	r3, r3, #4
 800047e:	60bb      	str	r3, [r7, #8]
 8000480:	68bb      	ldr	r3, [r7, #8]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000482:	4b27      	ldr	r3, [pc, #156]	; (8000520 <MX_GPIO_Init+0xd4>)
 8000484:	699b      	ldr	r3, [r3, #24]
 8000486:	4a26      	ldr	r2, [pc, #152]	; (8000520 <MX_GPIO_Init+0xd4>)
 8000488:	f043 0308 	orr.w	r3, r3, #8
 800048c:	6193      	str	r3, [r2, #24]
 800048e:	4b24      	ldr	r3, [pc, #144]	; (8000520 <MX_GPIO_Init+0xd4>)
 8000490:	699b      	ldr	r3, [r3, #24]
 8000492:	f003 0308 	and.w	r3, r3, #8
 8000496:	607b      	str	r3, [r7, #4]
 8000498:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800049a:	4b21      	ldr	r3, [pc, #132]	; (8000520 <MX_GPIO_Init+0xd4>)
 800049c:	699b      	ldr	r3, [r3, #24]
 800049e:	4a20      	ldr	r2, [pc, #128]	; (8000520 <MX_GPIO_Init+0xd4>)
 80004a0:	f043 0310 	orr.w	r3, r3, #16
 80004a4:	6193      	str	r3, [r2, #24]
 80004a6:	4b1e      	ldr	r3, [pc, #120]	; (8000520 <MX_GPIO_Init+0xd4>)
 80004a8:	699b      	ldr	r3, [r3, #24]
 80004aa:	f003 0310 	and.w	r3, r3, #16
 80004ae:	603b      	str	r3, [r7, #0]
 80004b0:	683b      	ldr	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80004b2:	f107 0310 	add.w	r3, r7, #16
 80004b6:	2200      	movs	r2, #0
 80004b8:	601a      	str	r2, [r3, #0]
 80004ba:	605a      	str	r2, [r3, #4]
 80004bc:	609a      	str	r2, [r3, #8]
 80004be:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80004c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004c4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c6:	2301      	movs	r3, #1
 80004c8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ca:	2300      	movs	r3, #0
 80004cc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ce:	2302      	movs	r3, #2
 80004d0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004d2:	f107 0310 	add.w	r3, r7, #16
 80004d6:	4619      	mov	r1, r3
 80004d8:	4812      	ldr	r0, [pc, #72]	; (8000524 <MX_GPIO_Init+0xd8>)
 80004da:	f000 fac7 	bl	8000a6c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_1;
 80004de:	2302      	movs	r3, #2
 80004e0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004e2:	2301      	movs	r3, #1
 80004e4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e6:	2300      	movs	r3, #0
 80004e8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ea:	2302      	movs	r3, #2
 80004ec:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004ee:	f107 0310 	add.w	r3, r7, #16
 80004f2:	4619      	mov	r1, r3
 80004f4:	480c      	ldr	r0, [pc, #48]	; (8000528 <MX_GPIO_Init+0xdc>)
 80004f6:	f000 fab9 	bl	8000a6c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_12;
 80004fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004fe:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000500:	2300      	movs	r3, #0
 8000502:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000504:	2302      	movs	r3, #2
 8000506:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000508:	2302      	movs	r3, #2
 800050a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800050c:	f107 0310 	add.w	r3, r7, #16
 8000510:	4619      	mov	r1, r3
 8000512:	4806      	ldr	r0, [pc, #24]	; (800052c <MX_GPIO_Init+0xe0>)
 8000514:	f000 faaa 	bl	8000a6c <HAL_GPIO_Init>
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000518:	bf00      	nop
 800051a:	3720      	adds	r7, #32
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}
 8000520:	40021000 	.word	0x40021000
 8000524:	40011000 	.word	0x40011000
 8000528:	40010800 	.word	0x40010800
 800052c:	40010c00 	.word	0x40010c00

08000530 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000534:	b672      	cpsid	i
}
 8000536:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000538:	e7fe      	b.n	8000538 <Error_Handler+0x8>
	...

0800053c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000542:	4b15      	ldr	r3, [pc, #84]	; (8000598 <HAL_MspInit+0x5c>)
 8000544:	699b      	ldr	r3, [r3, #24]
 8000546:	4a14      	ldr	r2, [pc, #80]	; (8000598 <HAL_MspInit+0x5c>)
 8000548:	f043 0301 	orr.w	r3, r3, #1
 800054c:	6193      	str	r3, [r2, #24]
 800054e:	4b12      	ldr	r3, [pc, #72]	; (8000598 <HAL_MspInit+0x5c>)
 8000550:	699b      	ldr	r3, [r3, #24]
 8000552:	f003 0301 	and.w	r3, r3, #1
 8000556:	60bb      	str	r3, [r7, #8]
 8000558:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800055a:	4b0f      	ldr	r3, [pc, #60]	; (8000598 <HAL_MspInit+0x5c>)
 800055c:	69db      	ldr	r3, [r3, #28]
 800055e:	4a0e      	ldr	r2, [pc, #56]	; (8000598 <HAL_MspInit+0x5c>)
 8000560:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000564:	61d3      	str	r3, [r2, #28]
 8000566:	4b0c      	ldr	r3, [pc, #48]	; (8000598 <HAL_MspInit+0x5c>)
 8000568:	69db      	ldr	r3, [r3, #28]
 800056a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000572:	4b0a      	ldr	r3, [pc, #40]	; (800059c <HAL_MspInit+0x60>)
 8000574:	685b      	ldr	r3, [r3, #4]
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800057e:	60fb      	str	r3, [r7, #12]
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000586:	60fb      	str	r3, [r7, #12]
 8000588:	4a04      	ldr	r2, [pc, #16]	; (800059c <HAL_MspInit+0x60>)
 800058a:	68fb      	ldr	r3, [r7, #12]
 800058c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800058e:	bf00      	nop
 8000590:	3714      	adds	r7, #20
 8000592:	46bd      	mov	sp, r7
 8000594:	bc80      	pop	{r7}
 8000596:	4770      	bx	lr
 8000598:	40021000 	.word	0x40021000
 800059c:	40010000 	.word	0x40010000

080005a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b085      	sub	sp, #20
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80005b0:	d10b      	bne.n	80005ca <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80005b2:	4b08      	ldr	r3, [pc, #32]	; (80005d4 <HAL_TIM_Base_MspInit+0x34>)
 80005b4:	69db      	ldr	r3, [r3, #28]
 80005b6:	4a07      	ldr	r2, [pc, #28]	; (80005d4 <HAL_TIM_Base_MspInit+0x34>)
 80005b8:	f043 0301 	orr.w	r3, r3, #1
 80005bc:	61d3      	str	r3, [r2, #28]
 80005be:	4b05      	ldr	r3, [pc, #20]	; (80005d4 <HAL_TIM_Base_MspInit+0x34>)
 80005c0:	69db      	ldr	r3, [r3, #28]
 80005c2:	f003 0301 	and.w	r3, r3, #1
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr
 80005d4:	40021000 	.word	0x40021000

080005d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b088      	sub	sp, #32
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e0:	f107 0310 	add.w	r3, r7, #16
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
 80005e8:	605a      	str	r2, [r3, #4]
 80005ea:	609a      	str	r2, [r3, #8]
 80005ec:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80005f6:	d117      	bne.n	8000628 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f8:	4b0d      	ldr	r3, [pc, #52]	; (8000630 <HAL_TIM_MspPostInit+0x58>)
 80005fa:	699b      	ldr	r3, [r3, #24]
 80005fc:	4a0c      	ldr	r2, [pc, #48]	; (8000630 <HAL_TIM_MspPostInit+0x58>)
 80005fe:	f043 0304 	orr.w	r3, r3, #4
 8000602:	6193      	str	r3, [r2, #24]
 8000604:	4b0a      	ldr	r3, [pc, #40]	; (8000630 <HAL_TIM_MspPostInit+0x58>)
 8000606:	699b      	ldr	r3, [r3, #24]
 8000608:	f003 0304 	and.w	r3, r3, #4
 800060c:	60fb      	str	r3, [r7, #12]
 800060e:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000610:	2302      	movs	r3, #2
 8000612:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000614:	2302      	movs	r3, #2
 8000616:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000618:	2302      	movs	r3, #2
 800061a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800061c:	f107 0310 	add.w	r3, r7, #16
 8000620:	4619      	mov	r1, r3
 8000622:	4804      	ldr	r0, [pc, #16]	; (8000634 <HAL_TIM_MspPostInit+0x5c>)
 8000624:	f000 fa22 	bl	8000a6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000628:	bf00      	nop
 800062a:	3720      	adds	r7, #32
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	40021000 	.word	0x40021000
 8000634:	40010800 	.word	0x40010800

08000638 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b088      	sub	sp, #32
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000640:	f107 0310 	add.w	r3, r7, #16
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
 8000648:	605a      	str	r2, [r3, #4]
 800064a:	609a      	str	r2, [r3, #8]
 800064c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4a1b      	ldr	r2, [pc, #108]	; (80006c0 <HAL_UART_MspInit+0x88>)
 8000654:	4293      	cmp	r3, r2
 8000656:	d12f      	bne.n	80006b8 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000658:	4b1a      	ldr	r3, [pc, #104]	; (80006c4 <HAL_UART_MspInit+0x8c>)
 800065a:	69db      	ldr	r3, [r3, #28]
 800065c:	4a19      	ldr	r2, [pc, #100]	; (80006c4 <HAL_UART_MspInit+0x8c>)
 800065e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000662:	61d3      	str	r3, [r2, #28]
 8000664:	4b17      	ldr	r3, [pc, #92]	; (80006c4 <HAL_UART_MspInit+0x8c>)
 8000666:	69db      	ldr	r3, [r3, #28]
 8000668:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800066c:	60fb      	str	r3, [r7, #12]
 800066e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000670:	4b14      	ldr	r3, [pc, #80]	; (80006c4 <HAL_UART_MspInit+0x8c>)
 8000672:	699b      	ldr	r3, [r3, #24]
 8000674:	4a13      	ldr	r2, [pc, #76]	; (80006c4 <HAL_UART_MspInit+0x8c>)
 8000676:	f043 0304 	orr.w	r3, r3, #4
 800067a:	6193      	str	r3, [r2, #24]
 800067c:	4b11      	ldr	r3, [pc, #68]	; (80006c4 <HAL_UART_MspInit+0x8c>)
 800067e:	699b      	ldr	r3, [r3, #24]
 8000680:	f003 0304 	and.w	r3, r3, #4
 8000684:	60bb      	str	r3, [r7, #8]
 8000686:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000688:	2304      	movs	r3, #4
 800068a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800068c:	2302      	movs	r3, #2
 800068e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000690:	2303      	movs	r3, #3
 8000692:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000694:	f107 0310 	add.w	r3, r7, #16
 8000698:	4619      	mov	r1, r3
 800069a:	480b      	ldr	r0, [pc, #44]	; (80006c8 <HAL_UART_MspInit+0x90>)
 800069c:	f000 f9e6 	bl	8000a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006a0:	2308      	movs	r3, #8
 80006a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a4:	2300      	movs	r3, #0
 80006a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a8:	2300      	movs	r3, #0
 80006aa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ac:	f107 0310 	add.w	r3, r7, #16
 80006b0:	4619      	mov	r1, r3
 80006b2:	4805      	ldr	r0, [pc, #20]	; (80006c8 <HAL_UART_MspInit+0x90>)
 80006b4:	f000 f9da 	bl	8000a6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80006b8:	bf00      	nop
 80006ba:	3720      	adds	r7, #32
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	40004400 	.word	0x40004400
 80006c4:	40021000 	.word	0x40021000
 80006c8:	40010800 	.word	0x40010800

080006cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006d0:	e7fe      	b.n	80006d0 <NMI_Handler+0x4>

080006d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006d2:	b480      	push	{r7}
 80006d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006d6:	e7fe      	b.n	80006d6 <HardFault_Handler+0x4>

080006d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006dc:	e7fe      	b.n	80006dc <MemManage_Handler+0x4>

080006de <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006de:	b480      	push	{r7}
 80006e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006e2:	e7fe      	b.n	80006e2 <BusFault_Handler+0x4>

080006e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006e8:	e7fe      	b.n	80006e8 <UsageFault_Handler+0x4>

080006ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006ea:	b480      	push	{r7}
 80006ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006ee:	bf00      	nop
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bc80      	pop	{r7}
 80006f4:	4770      	bx	lr

080006f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006f6:	b480      	push	{r7}
 80006f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006fa:	bf00      	nop
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bc80      	pop	{r7}
 8000700:	4770      	bx	lr

08000702 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000702:	b480      	push	{r7}
 8000704:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000706:	bf00      	nop
 8000708:	46bd      	mov	sp, r7
 800070a:	bc80      	pop	{r7}
 800070c:	4770      	bx	lr

0800070e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800070e:	b580      	push	{r7, lr}
 8000710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000712:	f000 f8ab 	bl	800086c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000716:	bf00      	nop
 8000718:	bd80      	pop	{r7, pc}
	...

0800071c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000724:	4a14      	ldr	r2, [pc, #80]	; (8000778 <_sbrk+0x5c>)
 8000726:	4b15      	ldr	r3, [pc, #84]	; (800077c <_sbrk+0x60>)
 8000728:	1ad3      	subs	r3, r2, r3
 800072a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800072c:	697b      	ldr	r3, [r7, #20]
 800072e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000730:	4b13      	ldr	r3, [pc, #76]	; (8000780 <_sbrk+0x64>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d102      	bne.n	800073e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000738:	4b11      	ldr	r3, [pc, #68]	; (8000780 <_sbrk+0x64>)
 800073a:	4a12      	ldr	r2, [pc, #72]	; (8000784 <_sbrk+0x68>)
 800073c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800073e:	4b10      	ldr	r3, [pc, #64]	; (8000780 <_sbrk+0x64>)
 8000740:	681a      	ldr	r2, [r3, #0]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	4413      	add	r3, r2
 8000746:	693a      	ldr	r2, [r7, #16]
 8000748:	429a      	cmp	r2, r3
 800074a:	d207      	bcs.n	800075c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800074c:	f001 ffb6 	bl	80026bc <__errno>
 8000750:	4603      	mov	r3, r0
 8000752:	220c      	movs	r2, #12
 8000754:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000756:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800075a:	e009      	b.n	8000770 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800075c:	4b08      	ldr	r3, [pc, #32]	; (8000780 <_sbrk+0x64>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000762:	4b07      	ldr	r3, [pc, #28]	; (8000780 <_sbrk+0x64>)
 8000764:	681a      	ldr	r2, [r3, #0]
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	4413      	add	r3, r2
 800076a:	4a05      	ldr	r2, [pc, #20]	; (8000780 <_sbrk+0x64>)
 800076c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800076e:	68fb      	ldr	r3, [r7, #12]
}
 8000770:	4618      	mov	r0, r3
 8000772:	3718      	adds	r7, #24
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	20005000 	.word	0x20005000
 800077c:	00000400 	.word	0x00000400
 8000780:	20000138 	.word	0x20000138
 8000784:	20000288 	.word	0x20000288

08000788 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800078c:	bf00      	nop
 800078e:	46bd      	mov	sp, r7
 8000790:	bc80      	pop	{r7}
 8000792:	4770      	bx	lr

08000794 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000794:	f7ff fff8 	bl	8000788 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000798:	480b      	ldr	r0, [pc, #44]	; (80007c8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800079a:	490c      	ldr	r1, [pc, #48]	; (80007cc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800079c:	4a0c      	ldr	r2, [pc, #48]	; (80007d0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800079e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007a0:	e002      	b.n	80007a8 <LoopCopyDataInit>

080007a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007a6:	3304      	adds	r3, #4

080007a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007ac:	d3f9      	bcc.n	80007a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ae:	4a09      	ldr	r2, [pc, #36]	; (80007d4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007b0:	4c09      	ldr	r4, [pc, #36]	; (80007d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007b4:	e001      	b.n	80007ba <LoopFillZerobss>

080007b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007b8:	3204      	adds	r2, #4

080007ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007bc:	d3fb      	bcc.n	80007b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007be:	f001 ff83 	bl	80026c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007c2:	f7ff fd0d 	bl	80001e0 <main>
  bx lr
 80007c6:	4770      	bx	lr
  ldr r0, =_sdata
 80007c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007cc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80007d0:	0800305c 	.word	0x0800305c
  ldr r2, =_sbss
 80007d4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80007d8:	20000288 	.word	0x20000288

080007dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007dc:	e7fe      	b.n	80007dc <ADC1_2_IRQHandler>
	...

080007e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007e4:	4b08      	ldr	r3, [pc, #32]	; (8000808 <HAL_Init+0x28>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a07      	ldr	r2, [pc, #28]	; (8000808 <HAL_Init+0x28>)
 80007ea:	f043 0310 	orr.w	r3, r3, #16
 80007ee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007f0:	2003      	movs	r0, #3
 80007f2:	f000 f907 	bl	8000a04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007f6:	200f      	movs	r0, #15
 80007f8:	f000 f808 	bl	800080c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007fc:	f7ff fe9e 	bl	800053c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	40022000 	.word	0x40022000

0800080c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000814:	4b12      	ldr	r3, [pc, #72]	; (8000860 <HAL_InitTick+0x54>)
 8000816:	681a      	ldr	r2, [r3, #0]
 8000818:	4b12      	ldr	r3, [pc, #72]	; (8000864 <HAL_InitTick+0x58>)
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	4619      	mov	r1, r3
 800081e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000822:	fbb3 f3f1 	udiv	r3, r3, r1
 8000826:	fbb2 f3f3 	udiv	r3, r2, r3
 800082a:	4618      	mov	r0, r3
 800082c:	f000 f911 	bl	8000a52 <HAL_SYSTICK_Config>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000836:	2301      	movs	r3, #1
 8000838:	e00e      	b.n	8000858 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	2b0f      	cmp	r3, #15
 800083e:	d80a      	bhi.n	8000856 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000840:	2200      	movs	r2, #0
 8000842:	6879      	ldr	r1, [r7, #4]
 8000844:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000848:	f000 f8e7 	bl	8000a1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800084c:	4a06      	ldr	r2, [pc, #24]	; (8000868 <HAL_InitTick+0x5c>)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000852:	2300      	movs	r3, #0
 8000854:	e000      	b.n	8000858 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000856:	2301      	movs	r3, #1
}
 8000858:	4618      	mov	r0, r3
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	20000000 	.word	0x20000000
 8000864:	20000008 	.word	0x20000008
 8000868:	20000004 	.word	0x20000004

0800086c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000870:	4b05      	ldr	r3, [pc, #20]	; (8000888 <HAL_IncTick+0x1c>)
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	461a      	mov	r2, r3
 8000876:	4b05      	ldr	r3, [pc, #20]	; (800088c <HAL_IncTick+0x20>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4413      	add	r3, r2
 800087c:	4a03      	ldr	r2, [pc, #12]	; (800088c <HAL_IncTick+0x20>)
 800087e:	6013      	str	r3, [r2, #0]
}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	bc80      	pop	{r7}
 8000886:	4770      	bx	lr
 8000888:	20000008 	.word	0x20000008
 800088c:	2000013c 	.word	0x2000013c

08000890 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  return uwTick;
 8000894:	4b02      	ldr	r3, [pc, #8]	; (80008a0 <HAL_GetTick+0x10>)
 8000896:	681b      	ldr	r3, [r3, #0]
}
 8000898:	4618      	mov	r0, r3
 800089a:	46bd      	mov	sp, r7
 800089c:	bc80      	pop	{r7}
 800089e:	4770      	bx	lr
 80008a0:	2000013c 	.word	0x2000013c

080008a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b085      	sub	sp, #20
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	f003 0307 	and.w	r3, r3, #7
 80008b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008b4:	4b0c      	ldr	r3, [pc, #48]	; (80008e8 <__NVIC_SetPriorityGrouping+0x44>)
 80008b6:	68db      	ldr	r3, [r3, #12]
 80008b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008ba:	68ba      	ldr	r2, [r7, #8]
 80008bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008c0:	4013      	ands	r3, r2
 80008c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008c8:	68bb      	ldr	r3, [r7, #8]
 80008ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008d6:	4a04      	ldr	r2, [pc, #16]	; (80008e8 <__NVIC_SetPriorityGrouping+0x44>)
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	60d3      	str	r3, [r2, #12]
}
 80008dc:	bf00      	nop
 80008de:	3714      	adds	r7, #20
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bc80      	pop	{r7}
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008f0:	4b04      	ldr	r3, [pc, #16]	; (8000904 <__NVIC_GetPriorityGrouping+0x18>)
 80008f2:	68db      	ldr	r3, [r3, #12]
 80008f4:	0a1b      	lsrs	r3, r3, #8
 80008f6:	f003 0307 	and.w	r3, r3, #7
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bc80      	pop	{r7}
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop
 8000904:	e000ed00 	.word	0xe000ed00

08000908 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000908:	b480      	push	{r7}
 800090a:	b083      	sub	sp, #12
 800090c:	af00      	add	r7, sp, #0
 800090e:	4603      	mov	r3, r0
 8000910:	6039      	str	r1, [r7, #0]
 8000912:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000918:	2b00      	cmp	r3, #0
 800091a:	db0a      	blt.n	8000932 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	b2da      	uxtb	r2, r3
 8000920:	490c      	ldr	r1, [pc, #48]	; (8000954 <__NVIC_SetPriority+0x4c>)
 8000922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000926:	0112      	lsls	r2, r2, #4
 8000928:	b2d2      	uxtb	r2, r2
 800092a:	440b      	add	r3, r1
 800092c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000930:	e00a      	b.n	8000948 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	b2da      	uxtb	r2, r3
 8000936:	4908      	ldr	r1, [pc, #32]	; (8000958 <__NVIC_SetPriority+0x50>)
 8000938:	79fb      	ldrb	r3, [r7, #7]
 800093a:	f003 030f 	and.w	r3, r3, #15
 800093e:	3b04      	subs	r3, #4
 8000940:	0112      	lsls	r2, r2, #4
 8000942:	b2d2      	uxtb	r2, r2
 8000944:	440b      	add	r3, r1
 8000946:	761a      	strb	r2, [r3, #24]
}
 8000948:	bf00      	nop
 800094a:	370c      	adds	r7, #12
 800094c:	46bd      	mov	sp, r7
 800094e:	bc80      	pop	{r7}
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	e000e100 	.word	0xe000e100
 8000958:	e000ed00 	.word	0xe000ed00

0800095c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800095c:	b480      	push	{r7}
 800095e:	b089      	sub	sp, #36	; 0x24
 8000960:	af00      	add	r7, sp, #0
 8000962:	60f8      	str	r0, [r7, #12]
 8000964:	60b9      	str	r1, [r7, #8]
 8000966:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	f003 0307 	and.w	r3, r3, #7
 800096e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000970:	69fb      	ldr	r3, [r7, #28]
 8000972:	f1c3 0307 	rsb	r3, r3, #7
 8000976:	2b04      	cmp	r3, #4
 8000978:	bf28      	it	cs
 800097a:	2304      	movcs	r3, #4
 800097c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800097e:	69fb      	ldr	r3, [r7, #28]
 8000980:	3304      	adds	r3, #4
 8000982:	2b06      	cmp	r3, #6
 8000984:	d902      	bls.n	800098c <NVIC_EncodePriority+0x30>
 8000986:	69fb      	ldr	r3, [r7, #28]
 8000988:	3b03      	subs	r3, #3
 800098a:	e000      	b.n	800098e <NVIC_EncodePriority+0x32>
 800098c:	2300      	movs	r3, #0
 800098e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000990:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000994:	69bb      	ldr	r3, [r7, #24]
 8000996:	fa02 f303 	lsl.w	r3, r2, r3
 800099a:	43da      	mvns	r2, r3
 800099c:	68bb      	ldr	r3, [r7, #8]
 800099e:	401a      	ands	r2, r3
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009a4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	fa01 f303 	lsl.w	r3, r1, r3
 80009ae:	43d9      	mvns	r1, r3
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009b4:	4313      	orrs	r3, r2
         );
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	3724      	adds	r7, #36	; 0x24
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bc80      	pop	{r7}
 80009be:	4770      	bx	lr

080009c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	3b01      	subs	r3, #1
 80009cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009d0:	d301      	bcc.n	80009d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009d2:	2301      	movs	r3, #1
 80009d4:	e00f      	b.n	80009f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009d6:	4a0a      	ldr	r2, [pc, #40]	; (8000a00 <SysTick_Config+0x40>)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	3b01      	subs	r3, #1
 80009dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009de:	210f      	movs	r1, #15
 80009e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009e4:	f7ff ff90 	bl	8000908 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009e8:	4b05      	ldr	r3, [pc, #20]	; (8000a00 <SysTick_Config+0x40>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ee:	4b04      	ldr	r3, [pc, #16]	; (8000a00 <SysTick_Config+0x40>)
 80009f0:	2207      	movs	r2, #7
 80009f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009f4:	2300      	movs	r3, #0
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	e000e010 	.word	0xe000e010

08000a04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a0c:	6878      	ldr	r0, [r7, #4]
 8000a0e:	f7ff ff49 	bl	80008a4 <__NVIC_SetPriorityGrouping>
}
 8000a12:	bf00      	nop
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}

08000a1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a1a:	b580      	push	{r7, lr}
 8000a1c:	b086      	sub	sp, #24
 8000a1e:	af00      	add	r7, sp, #0
 8000a20:	4603      	mov	r3, r0
 8000a22:	60b9      	str	r1, [r7, #8]
 8000a24:	607a      	str	r2, [r7, #4]
 8000a26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a2c:	f7ff ff5e 	bl	80008ec <__NVIC_GetPriorityGrouping>
 8000a30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a32:	687a      	ldr	r2, [r7, #4]
 8000a34:	68b9      	ldr	r1, [r7, #8]
 8000a36:	6978      	ldr	r0, [r7, #20]
 8000a38:	f7ff ff90 	bl	800095c <NVIC_EncodePriority>
 8000a3c:	4602      	mov	r2, r0
 8000a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a42:	4611      	mov	r1, r2
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff ff5f 	bl	8000908 <__NVIC_SetPriority>
}
 8000a4a:	bf00      	nop
 8000a4c:	3718      	adds	r7, #24
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}

08000a52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a52:	b580      	push	{r7, lr}
 8000a54:	b082      	sub	sp, #8
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f7ff ffb0 	bl	80009c0 <SysTick_Config>
 8000a60:	4603      	mov	r3, r0
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
	...

08000a6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b08b      	sub	sp, #44	; 0x2c
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a76:	2300      	movs	r3, #0
 8000a78:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a7e:	e169      	b.n	8000d54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a80:	2201      	movs	r2, #1
 8000a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a84:	fa02 f303 	lsl.w	r3, r2, r3
 8000a88:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	69fa      	ldr	r2, [r7, #28]
 8000a90:	4013      	ands	r3, r2
 8000a92:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a94:	69ba      	ldr	r2, [r7, #24]
 8000a96:	69fb      	ldr	r3, [r7, #28]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	f040 8158 	bne.w	8000d4e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	4a9a      	ldr	r2, [pc, #616]	; (8000d0c <HAL_GPIO_Init+0x2a0>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d05e      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
 8000aa8:	4a98      	ldr	r2, [pc, #608]	; (8000d0c <HAL_GPIO_Init+0x2a0>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d875      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000aae:	4a98      	ldr	r2, [pc, #608]	; (8000d10 <HAL_GPIO_Init+0x2a4>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d058      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
 8000ab4:	4a96      	ldr	r2, [pc, #600]	; (8000d10 <HAL_GPIO_Init+0x2a4>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d86f      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000aba:	4a96      	ldr	r2, [pc, #600]	; (8000d14 <HAL_GPIO_Init+0x2a8>)
 8000abc:	4293      	cmp	r3, r2
 8000abe:	d052      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
 8000ac0:	4a94      	ldr	r2, [pc, #592]	; (8000d14 <HAL_GPIO_Init+0x2a8>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d869      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000ac6:	4a94      	ldr	r2, [pc, #592]	; (8000d18 <HAL_GPIO_Init+0x2ac>)
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	d04c      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
 8000acc:	4a92      	ldr	r2, [pc, #584]	; (8000d18 <HAL_GPIO_Init+0x2ac>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d863      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000ad2:	4a92      	ldr	r2, [pc, #584]	; (8000d1c <HAL_GPIO_Init+0x2b0>)
 8000ad4:	4293      	cmp	r3, r2
 8000ad6:	d046      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
 8000ad8:	4a90      	ldr	r2, [pc, #576]	; (8000d1c <HAL_GPIO_Init+0x2b0>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d85d      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000ade:	2b12      	cmp	r3, #18
 8000ae0:	d82a      	bhi.n	8000b38 <HAL_GPIO_Init+0xcc>
 8000ae2:	2b12      	cmp	r3, #18
 8000ae4:	d859      	bhi.n	8000b9a <HAL_GPIO_Init+0x12e>
 8000ae6:	a201      	add	r2, pc, #4	; (adr r2, 8000aec <HAL_GPIO_Init+0x80>)
 8000ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aec:	08000b67 	.word	0x08000b67
 8000af0:	08000b41 	.word	0x08000b41
 8000af4:	08000b53 	.word	0x08000b53
 8000af8:	08000b95 	.word	0x08000b95
 8000afc:	08000b9b 	.word	0x08000b9b
 8000b00:	08000b9b 	.word	0x08000b9b
 8000b04:	08000b9b 	.word	0x08000b9b
 8000b08:	08000b9b 	.word	0x08000b9b
 8000b0c:	08000b9b 	.word	0x08000b9b
 8000b10:	08000b9b 	.word	0x08000b9b
 8000b14:	08000b9b 	.word	0x08000b9b
 8000b18:	08000b9b 	.word	0x08000b9b
 8000b1c:	08000b9b 	.word	0x08000b9b
 8000b20:	08000b9b 	.word	0x08000b9b
 8000b24:	08000b9b 	.word	0x08000b9b
 8000b28:	08000b9b 	.word	0x08000b9b
 8000b2c:	08000b9b 	.word	0x08000b9b
 8000b30:	08000b49 	.word	0x08000b49
 8000b34:	08000b5d 	.word	0x08000b5d
 8000b38:	4a79      	ldr	r2, [pc, #484]	; (8000d20 <HAL_GPIO_Init+0x2b4>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d013      	beq.n	8000b66 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b3e:	e02c      	b.n	8000b9a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	623b      	str	r3, [r7, #32]
          break;
 8000b46:	e029      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	3304      	adds	r3, #4
 8000b4e:	623b      	str	r3, [r7, #32]
          break;
 8000b50:	e024      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	68db      	ldr	r3, [r3, #12]
 8000b56:	3308      	adds	r3, #8
 8000b58:	623b      	str	r3, [r7, #32]
          break;
 8000b5a:	e01f      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	68db      	ldr	r3, [r3, #12]
 8000b60:	330c      	adds	r3, #12
 8000b62:	623b      	str	r3, [r7, #32]
          break;
 8000b64:	e01a      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	689b      	ldr	r3, [r3, #8]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d102      	bne.n	8000b74 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b6e:	2304      	movs	r3, #4
 8000b70:	623b      	str	r3, [r7, #32]
          break;
 8000b72:	e013      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	689b      	ldr	r3, [r3, #8]
 8000b78:	2b01      	cmp	r3, #1
 8000b7a:	d105      	bne.n	8000b88 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b7c:	2308      	movs	r3, #8
 8000b7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	69fa      	ldr	r2, [r7, #28]
 8000b84:	611a      	str	r2, [r3, #16]
          break;
 8000b86:	e009      	b.n	8000b9c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b88:	2308      	movs	r3, #8
 8000b8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	69fa      	ldr	r2, [r7, #28]
 8000b90:	615a      	str	r2, [r3, #20]
          break;
 8000b92:	e003      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b94:	2300      	movs	r3, #0
 8000b96:	623b      	str	r3, [r7, #32]
          break;
 8000b98:	e000      	b.n	8000b9c <HAL_GPIO_Init+0x130>
          break;
 8000b9a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b9c:	69bb      	ldr	r3, [r7, #24]
 8000b9e:	2bff      	cmp	r3, #255	; 0xff
 8000ba0:	d801      	bhi.n	8000ba6 <HAL_GPIO_Init+0x13a>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	e001      	b.n	8000baa <HAL_GPIO_Init+0x13e>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	3304      	adds	r3, #4
 8000baa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000bac:	69bb      	ldr	r3, [r7, #24]
 8000bae:	2bff      	cmp	r3, #255	; 0xff
 8000bb0:	d802      	bhi.n	8000bb8 <HAL_GPIO_Init+0x14c>
 8000bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb4:	009b      	lsls	r3, r3, #2
 8000bb6:	e002      	b.n	8000bbe <HAL_GPIO_Init+0x152>
 8000bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bba:	3b08      	subs	r3, #8
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	210f      	movs	r1, #15
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bcc:	43db      	mvns	r3, r3
 8000bce:	401a      	ands	r2, r3
 8000bd0:	6a39      	ldr	r1, [r7, #32]
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd8:	431a      	orrs	r2, r3
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	f000 80b1 	beq.w	8000d4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bec:	4b4d      	ldr	r3, [pc, #308]	; (8000d24 <HAL_GPIO_Init+0x2b8>)
 8000bee:	699b      	ldr	r3, [r3, #24]
 8000bf0:	4a4c      	ldr	r2, [pc, #304]	; (8000d24 <HAL_GPIO_Init+0x2b8>)
 8000bf2:	f043 0301 	orr.w	r3, r3, #1
 8000bf6:	6193      	str	r3, [r2, #24]
 8000bf8:	4b4a      	ldr	r3, [pc, #296]	; (8000d24 <HAL_GPIO_Init+0x2b8>)
 8000bfa:	699b      	ldr	r3, [r3, #24]
 8000bfc:	f003 0301 	and.w	r3, r3, #1
 8000c00:	60bb      	str	r3, [r7, #8]
 8000c02:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c04:	4a48      	ldr	r2, [pc, #288]	; (8000d28 <HAL_GPIO_Init+0x2bc>)
 8000c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c08:	089b      	lsrs	r3, r3, #2
 8000c0a:	3302      	adds	r3, #2
 8000c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c10:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c14:	f003 0303 	and.w	r3, r3, #3
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	220f      	movs	r2, #15
 8000c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c20:	43db      	mvns	r3, r3
 8000c22:	68fa      	ldr	r2, [r7, #12]
 8000c24:	4013      	ands	r3, r2
 8000c26:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	4a40      	ldr	r2, [pc, #256]	; (8000d2c <HAL_GPIO_Init+0x2c0>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d013      	beq.n	8000c58 <HAL_GPIO_Init+0x1ec>
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	4a3f      	ldr	r2, [pc, #252]	; (8000d30 <HAL_GPIO_Init+0x2c4>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d00d      	beq.n	8000c54 <HAL_GPIO_Init+0x1e8>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	4a3e      	ldr	r2, [pc, #248]	; (8000d34 <HAL_GPIO_Init+0x2c8>)
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d007      	beq.n	8000c50 <HAL_GPIO_Init+0x1e4>
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	4a3d      	ldr	r2, [pc, #244]	; (8000d38 <HAL_GPIO_Init+0x2cc>)
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d101      	bne.n	8000c4c <HAL_GPIO_Init+0x1e0>
 8000c48:	2303      	movs	r3, #3
 8000c4a:	e006      	b.n	8000c5a <HAL_GPIO_Init+0x1ee>
 8000c4c:	2304      	movs	r3, #4
 8000c4e:	e004      	b.n	8000c5a <HAL_GPIO_Init+0x1ee>
 8000c50:	2302      	movs	r3, #2
 8000c52:	e002      	b.n	8000c5a <HAL_GPIO_Init+0x1ee>
 8000c54:	2301      	movs	r3, #1
 8000c56:	e000      	b.n	8000c5a <HAL_GPIO_Init+0x1ee>
 8000c58:	2300      	movs	r3, #0
 8000c5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c5c:	f002 0203 	and.w	r2, r2, #3
 8000c60:	0092      	lsls	r2, r2, #2
 8000c62:	4093      	lsls	r3, r2
 8000c64:	68fa      	ldr	r2, [r7, #12]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c6a:	492f      	ldr	r1, [pc, #188]	; (8000d28 <HAL_GPIO_Init+0x2bc>)
 8000c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c6e:	089b      	lsrs	r3, r3, #2
 8000c70:	3302      	adds	r3, #2
 8000c72:	68fa      	ldr	r2, [r7, #12]
 8000c74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d006      	beq.n	8000c92 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c84:	4b2d      	ldr	r3, [pc, #180]	; (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000c86:	689a      	ldr	r2, [r3, #8]
 8000c88:	492c      	ldr	r1, [pc, #176]	; (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000c8a:	69bb      	ldr	r3, [r7, #24]
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	608b      	str	r3, [r1, #8]
 8000c90:	e006      	b.n	8000ca0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c92:	4b2a      	ldr	r3, [pc, #168]	; (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000c94:	689a      	ldr	r2, [r3, #8]
 8000c96:	69bb      	ldr	r3, [r7, #24]
 8000c98:	43db      	mvns	r3, r3
 8000c9a:	4928      	ldr	r1, [pc, #160]	; (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d006      	beq.n	8000cba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000cac:	4b23      	ldr	r3, [pc, #140]	; (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cae:	68da      	ldr	r2, [r3, #12]
 8000cb0:	4922      	ldr	r1, [pc, #136]	; (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cb2:	69bb      	ldr	r3, [r7, #24]
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	60cb      	str	r3, [r1, #12]
 8000cb8:	e006      	b.n	8000cc8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000cba:	4b20      	ldr	r3, [pc, #128]	; (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cbc:	68da      	ldr	r2, [r3, #12]
 8000cbe:	69bb      	ldr	r3, [r7, #24]
 8000cc0:	43db      	mvns	r3, r3
 8000cc2:	491e      	ldr	r1, [pc, #120]	; (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d006      	beq.n	8000ce2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000cd4:	4b19      	ldr	r3, [pc, #100]	; (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cd6:	685a      	ldr	r2, [r3, #4]
 8000cd8:	4918      	ldr	r1, [pc, #96]	; (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cda:	69bb      	ldr	r3, [r7, #24]
 8000cdc:	4313      	orrs	r3, r2
 8000cde:	604b      	str	r3, [r1, #4]
 8000ce0:	e006      	b.n	8000cf0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ce2:	4b16      	ldr	r3, [pc, #88]	; (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000ce4:	685a      	ldr	r2, [r3, #4]
 8000ce6:	69bb      	ldr	r3, [r7, #24]
 8000ce8:	43db      	mvns	r3, r3
 8000cea:	4914      	ldr	r1, [pc, #80]	; (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cec:	4013      	ands	r3, r2
 8000cee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d021      	beq.n	8000d40 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000cfc:	4b0f      	ldr	r3, [pc, #60]	; (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	490e      	ldr	r1, [pc, #56]	; (8000d3c <HAL_GPIO_Init+0x2d0>)
 8000d02:	69bb      	ldr	r3, [r7, #24]
 8000d04:	4313      	orrs	r3, r2
 8000d06:	600b      	str	r3, [r1, #0]
 8000d08:	e021      	b.n	8000d4e <HAL_GPIO_Init+0x2e2>
 8000d0a:	bf00      	nop
 8000d0c:	10320000 	.word	0x10320000
 8000d10:	10310000 	.word	0x10310000
 8000d14:	10220000 	.word	0x10220000
 8000d18:	10210000 	.word	0x10210000
 8000d1c:	10120000 	.word	0x10120000
 8000d20:	10110000 	.word	0x10110000
 8000d24:	40021000 	.word	0x40021000
 8000d28:	40010000 	.word	0x40010000
 8000d2c:	40010800 	.word	0x40010800
 8000d30:	40010c00 	.word	0x40010c00
 8000d34:	40011000 	.word	0x40011000
 8000d38:	40011400 	.word	0x40011400
 8000d3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d40:	4b0b      	ldr	r3, [pc, #44]	; (8000d70 <HAL_GPIO_Init+0x304>)
 8000d42:	681a      	ldr	r2, [r3, #0]
 8000d44:	69bb      	ldr	r3, [r7, #24]
 8000d46:	43db      	mvns	r3, r3
 8000d48:	4909      	ldr	r1, [pc, #36]	; (8000d70 <HAL_GPIO_Init+0x304>)
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d50:	3301      	adds	r3, #1
 8000d52:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	f47f ae8e 	bne.w	8000a80 <HAL_GPIO_Init+0x14>
  }
}
 8000d64:	bf00      	nop
 8000d66:	bf00      	nop
 8000d68:	372c      	adds	r7, #44	; 0x2c
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bc80      	pop	{r7}
 8000d6e:	4770      	bx	lr
 8000d70:	40010400 	.word	0x40010400

08000d74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	689a      	ldr	r2, [r3, #8]
 8000d84:	887b      	ldrh	r3, [r7, #2]
 8000d86:	4013      	ands	r3, r2
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d002      	beq.n	8000d92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	73fb      	strb	r3, [r7, #15]
 8000d90:	e001      	b.n	8000d96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000d92:	2300      	movs	r3, #0
 8000d94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3714      	adds	r7, #20
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bc80      	pop	{r7}
 8000da0:	4770      	bx	lr

08000da2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000da2:	b480      	push	{r7}
 8000da4:	b085      	sub	sp, #20
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
 8000daa:	460b      	mov	r3, r1
 8000dac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	68db      	ldr	r3, [r3, #12]
 8000db2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000db4:	887a      	ldrh	r2, [r7, #2]
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	4013      	ands	r3, r2
 8000dba:	041a      	lsls	r2, r3, #16
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	43d9      	mvns	r1, r3
 8000dc0:	887b      	ldrh	r3, [r7, #2]
 8000dc2:	400b      	ands	r3, r1
 8000dc4:	431a      	orrs	r2, r3
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	611a      	str	r2, [r3, #16]
}
 8000dca:	bf00      	nop
 8000dcc:	3714      	adds	r7, #20
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bc80      	pop	{r7}
 8000dd2:	4770      	bx	lr

08000dd4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d101      	bne.n	8000de6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	e272      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	f000 8087 	beq.w	8000f02 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000df4:	4b92      	ldr	r3, [pc, #584]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	f003 030c 	and.w	r3, r3, #12
 8000dfc:	2b04      	cmp	r3, #4
 8000dfe:	d00c      	beq.n	8000e1a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e00:	4b8f      	ldr	r3, [pc, #572]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	f003 030c 	and.w	r3, r3, #12
 8000e08:	2b08      	cmp	r3, #8
 8000e0a:	d112      	bne.n	8000e32 <HAL_RCC_OscConfig+0x5e>
 8000e0c:	4b8c      	ldr	r3, [pc, #560]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e18:	d10b      	bne.n	8000e32 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e1a:	4b89      	ldr	r3, [pc, #548]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d06c      	beq.n	8000f00 <HAL_RCC_OscConfig+0x12c>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d168      	bne.n	8000f00 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	e24c      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e3a:	d106      	bne.n	8000e4a <HAL_RCC_OscConfig+0x76>
 8000e3c:	4b80      	ldr	r3, [pc, #512]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a7f      	ldr	r2, [pc, #508]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e46:	6013      	str	r3, [r2, #0]
 8000e48:	e02e      	b.n	8000ea8 <HAL_RCC_OscConfig+0xd4>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d10c      	bne.n	8000e6c <HAL_RCC_OscConfig+0x98>
 8000e52:	4b7b      	ldr	r3, [pc, #492]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4a7a      	ldr	r2, [pc, #488]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e5c:	6013      	str	r3, [r2, #0]
 8000e5e:	4b78      	ldr	r3, [pc, #480]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a77      	ldr	r2, [pc, #476]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e68:	6013      	str	r3, [r2, #0]
 8000e6a:	e01d      	b.n	8000ea8 <HAL_RCC_OscConfig+0xd4>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e74:	d10c      	bne.n	8000e90 <HAL_RCC_OscConfig+0xbc>
 8000e76:	4b72      	ldr	r3, [pc, #456]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	4a71      	ldr	r2, [pc, #452]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e80:	6013      	str	r3, [r2, #0]
 8000e82:	4b6f      	ldr	r3, [pc, #444]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a6e      	ldr	r2, [pc, #440]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e8c:	6013      	str	r3, [r2, #0]
 8000e8e:	e00b      	b.n	8000ea8 <HAL_RCC_OscConfig+0xd4>
 8000e90:	4b6b      	ldr	r3, [pc, #428]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a6a      	ldr	r2, [pc, #424]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e9a:	6013      	str	r3, [r2, #0]
 8000e9c:	4b68      	ldr	r3, [pc, #416]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a67      	ldr	r2, [pc, #412]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000ea2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ea6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d013      	beq.n	8000ed8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb0:	f7ff fcee 	bl	8000890 <HAL_GetTick>
 8000eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eb6:	e008      	b.n	8000eca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eb8:	f7ff fcea 	bl	8000890 <HAL_GetTick>
 8000ebc:	4602      	mov	r2, r0
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	2b64      	cmp	r3, #100	; 0x64
 8000ec4:	d901      	bls.n	8000eca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ec6:	2303      	movs	r3, #3
 8000ec8:	e200      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eca:	4b5d      	ldr	r3, [pc, #372]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d0f0      	beq.n	8000eb8 <HAL_RCC_OscConfig+0xe4>
 8000ed6:	e014      	b.n	8000f02 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed8:	f7ff fcda 	bl	8000890 <HAL_GetTick>
 8000edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ede:	e008      	b.n	8000ef2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ee0:	f7ff fcd6 	bl	8000890 <HAL_GetTick>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	1ad3      	subs	r3, r2, r3
 8000eea:	2b64      	cmp	r3, #100	; 0x64
 8000eec:	d901      	bls.n	8000ef2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	e1ec      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ef2:	4b53      	ldr	r3, [pc, #332]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d1f0      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x10c>
 8000efe:	e000      	b.n	8000f02 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d063      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f0e:	4b4c      	ldr	r3, [pc, #304]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f003 030c 	and.w	r3, r3, #12
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d00b      	beq.n	8000f32 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f1a:	4b49      	ldr	r3, [pc, #292]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f003 030c 	and.w	r3, r3, #12
 8000f22:	2b08      	cmp	r3, #8
 8000f24:	d11c      	bne.n	8000f60 <HAL_RCC_OscConfig+0x18c>
 8000f26:	4b46      	ldr	r3, [pc, #280]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d116      	bne.n	8000f60 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f32:	4b43      	ldr	r3, [pc, #268]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f003 0302 	and.w	r3, r3, #2
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d005      	beq.n	8000f4a <HAL_RCC_OscConfig+0x176>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	691b      	ldr	r3, [r3, #16]
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d001      	beq.n	8000f4a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f46:	2301      	movs	r3, #1
 8000f48:	e1c0      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f4a:	4b3d      	ldr	r3, [pc, #244]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	695b      	ldr	r3, [r3, #20]
 8000f56:	00db      	lsls	r3, r3, #3
 8000f58:	4939      	ldr	r1, [pc, #228]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f5e:	e03a      	b.n	8000fd6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	691b      	ldr	r3, [r3, #16]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d020      	beq.n	8000faa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f68:	4b36      	ldr	r3, [pc, #216]	; (8001044 <HAL_RCC_OscConfig+0x270>)
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f6e:	f7ff fc8f 	bl	8000890 <HAL_GetTick>
 8000f72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f74:	e008      	b.n	8000f88 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f76:	f7ff fc8b 	bl	8000890 <HAL_GetTick>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	1ad3      	subs	r3, r2, r3
 8000f80:	2b02      	cmp	r3, #2
 8000f82:	d901      	bls.n	8000f88 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f84:	2303      	movs	r3, #3
 8000f86:	e1a1      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f88:	4b2d      	ldr	r3, [pc, #180]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f003 0302 	and.w	r3, r3, #2
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d0f0      	beq.n	8000f76 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f94:	4b2a      	ldr	r3, [pc, #168]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	695b      	ldr	r3, [r3, #20]
 8000fa0:	00db      	lsls	r3, r3, #3
 8000fa2:	4927      	ldr	r1, [pc, #156]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	600b      	str	r3, [r1, #0]
 8000fa8:	e015      	b.n	8000fd6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000faa:	4b26      	ldr	r3, [pc, #152]	; (8001044 <HAL_RCC_OscConfig+0x270>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb0:	f7ff fc6e 	bl	8000890 <HAL_GetTick>
 8000fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fb6:	e008      	b.n	8000fca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fb8:	f7ff fc6a 	bl	8000890 <HAL_GetTick>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	2b02      	cmp	r3, #2
 8000fc4:	d901      	bls.n	8000fca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	e180      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fca:	4b1d      	ldr	r3, [pc, #116]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f003 0302 	and.w	r3, r3, #2
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d1f0      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f003 0308 	and.w	r3, r3, #8
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d03a      	beq.n	8001058 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	699b      	ldr	r3, [r3, #24]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d019      	beq.n	800101e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fea:	4b17      	ldr	r3, [pc, #92]	; (8001048 <HAL_RCC_OscConfig+0x274>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ff0:	f7ff fc4e 	bl	8000890 <HAL_GetTick>
 8000ff4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ff6:	e008      	b.n	800100a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ff8:	f7ff fc4a 	bl	8000890 <HAL_GetTick>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	2b02      	cmp	r3, #2
 8001004:	d901      	bls.n	800100a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001006:	2303      	movs	r3, #3
 8001008:	e160      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800100a:	4b0d      	ldr	r3, [pc, #52]	; (8001040 <HAL_RCC_OscConfig+0x26c>)
 800100c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800100e:	f003 0302 	and.w	r3, r3, #2
 8001012:	2b00      	cmp	r3, #0
 8001014:	d0f0      	beq.n	8000ff8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001016:	2001      	movs	r0, #1
 8001018:	f000 face 	bl	80015b8 <RCC_Delay>
 800101c:	e01c      	b.n	8001058 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800101e:	4b0a      	ldr	r3, [pc, #40]	; (8001048 <HAL_RCC_OscConfig+0x274>)
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001024:	f7ff fc34 	bl	8000890 <HAL_GetTick>
 8001028:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800102a:	e00f      	b.n	800104c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800102c:	f7ff fc30 	bl	8000890 <HAL_GetTick>
 8001030:	4602      	mov	r2, r0
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	2b02      	cmp	r3, #2
 8001038:	d908      	bls.n	800104c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800103a:	2303      	movs	r3, #3
 800103c:	e146      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
 800103e:	bf00      	nop
 8001040:	40021000 	.word	0x40021000
 8001044:	42420000 	.word	0x42420000
 8001048:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800104c:	4b92      	ldr	r3, [pc, #584]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800104e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001050:	f003 0302 	and.w	r3, r3, #2
 8001054:	2b00      	cmp	r3, #0
 8001056:	d1e9      	bne.n	800102c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f003 0304 	and.w	r3, r3, #4
 8001060:	2b00      	cmp	r3, #0
 8001062:	f000 80a6 	beq.w	80011b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001066:	2300      	movs	r3, #0
 8001068:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800106a:	4b8b      	ldr	r3, [pc, #556]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800106c:	69db      	ldr	r3, [r3, #28]
 800106e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001072:	2b00      	cmp	r3, #0
 8001074:	d10d      	bne.n	8001092 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001076:	4b88      	ldr	r3, [pc, #544]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001078:	69db      	ldr	r3, [r3, #28]
 800107a:	4a87      	ldr	r2, [pc, #540]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800107c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001080:	61d3      	str	r3, [r2, #28]
 8001082:	4b85      	ldr	r3, [pc, #532]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001084:	69db      	ldr	r3, [r3, #28]
 8001086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800108a:	60bb      	str	r3, [r7, #8]
 800108c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800108e:	2301      	movs	r3, #1
 8001090:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001092:	4b82      	ldr	r3, [pc, #520]	; (800129c <HAL_RCC_OscConfig+0x4c8>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800109a:	2b00      	cmp	r3, #0
 800109c:	d118      	bne.n	80010d0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800109e:	4b7f      	ldr	r3, [pc, #508]	; (800129c <HAL_RCC_OscConfig+0x4c8>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a7e      	ldr	r2, [pc, #504]	; (800129c <HAL_RCC_OscConfig+0x4c8>)
 80010a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010aa:	f7ff fbf1 	bl	8000890 <HAL_GetTick>
 80010ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010b0:	e008      	b.n	80010c4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010b2:	f7ff fbed 	bl	8000890 <HAL_GetTick>
 80010b6:	4602      	mov	r2, r0
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	2b64      	cmp	r3, #100	; 0x64
 80010be:	d901      	bls.n	80010c4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80010c0:	2303      	movs	r3, #3
 80010c2:	e103      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010c4:	4b75      	ldr	r3, [pc, #468]	; (800129c <HAL_RCC_OscConfig+0x4c8>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d0f0      	beq.n	80010b2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d106      	bne.n	80010e6 <HAL_RCC_OscConfig+0x312>
 80010d8:	4b6f      	ldr	r3, [pc, #444]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80010da:	6a1b      	ldr	r3, [r3, #32]
 80010dc:	4a6e      	ldr	r2, [pc, #440]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80010de:	f043 0301 	orr.w	r3, r3, #1
 80010e2:	6213      	str	r3, [r2, #32]
 80010e4:	e02d      	b.n	8001142 <HAL_RCC_OscConfig+0x36e>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d10c      	bne.n	8001108 <HAL_RCC_OscConfig+0x334>
 80010ee:	4b6a      	ldr	r3, [pc, #424]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80010f0:	6a1b      	ldr	r3, [r3, #32]
 80010f2:	4a69      	ldr	r2, [pc, #420]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80010f4:	f023 0301 	bic.w	r3, r3, #1
 80010f8:	6213      	str	r3, [r2, #32]
 80010fa:	4b67      	ldr	r3, [pc, #412]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80010fc:	6a1b      	ldr	r3, [r3, #32]
 80010fe:	4a66      	ldr	r2, [pc, #408]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001100:	f023 0304 	bic.w	r3, r3, #4
 8001104:	6213      	str	r3, [r2, #32]
 8001106:	e01c      	b.n	8001142 <HAL_RCC_OscConfig+0x36e>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	2b05      	cmp	r3, #5
 800110e:	d10c      	bne.n	800112a <HAL_RCC_OscConfig+0x356>
 8001110:	4b61      	ldr	r3, [pc, #388]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001112:	6a1b      	ldr	r3, [r3, #32]
 8001114:	4a60      	ldr	r2, [pc, #384]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001116:	f043 0304 	orr.w	r3, r3, #4
 800111a:	6213      	str	r3, [r2, #32]
 800111c:	4b5e      	ldr	r3, [pc, #376]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800111e:	6a1b      	ldr	r3, [r3, #32]
 8001120:	4a5d      	ldr	r2, [pc, #372]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	6213      	str	r3, [r2, #32]
 8001128:	e00b      	b.n	8001142 <HAL_RCC_OscConfig+0x36e>
 800112a:	4b5b      	ldr	r3, [pc, #364]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800112c:	6a1b      	ldr	r3, [r3, #32]
 800112e:	4a5a      	ldr	r2, [pc, #360]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001130:	f023 0301 	bic.w	r3, r3, #1
 8001134:	6213      	str	r3, [r2, #32]
 8001136:	4b58      	ldr	r3, [pc, #352]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001138:	6a1b      	ldr	r3, [r3, #32]
 800113a:	4a57      	ldr	r2, [pc, #348]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800113c:	f023 0304 	bic.w	r3, r3, #4
 8001140:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	68db      	ldr	r3, [r3, #12]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d015      	beq.n	8001176 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800114a:	f7ff fba1 	bl	8000890 <HAL_GetTick>
 800114e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001150:	e00a      	b.n	8001168 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001152:	f7ff fb9d 	bl	8000890 <HAL_GetTick>
 8001156:	4602      	mov	r2, r0
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001160:	4293      	cmp	r3, r2
 8001162:	d901      	bls.n	8001168 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001164:	2303      	movs	r3, #3
 8001166:	e0b1      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001168:	4b4b      	ldr	r3, [pc, #300]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800116a:	6a1b      	ldr	r3, [r3, #32]
 800116c:	f003 0302 	and.w	r3, r3, #2
 8001170:	2b00      	cmp	r3, #0
 8001172:	d0ee      	beq.n	8001152 <HAL_RCC_OscConfig+0x37e>
 8001174:	e014      	b.n	80011a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001176:	f7ff fb8b 	bl	8000890 <HAL_GetTick>
 800117a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800117c:	e00a      	b.n	8001194 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800117e:	f7ff fb87 	bl	8000890 <HAL_GetTick>
 8001182:	4602      	mov	r2, r0
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	f241 3288 	movw	r2, #5000	; 0x1388
 800118c:	4293      	cmp	r3, r2
 800118e:	d901      	bls.n	8001194 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001190:	2303      	movs	r3, #3
 8001192:	e09b      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001194:	4b40      	ldr	r3, [pc, #256]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001196:	6a1b      	ldr	r3, [r3, #32]
 8001198:	f003 0302 	and.w	r3, r3, #2
 800119c:	2b00      	cmp	r3, #0
 800119e:	d1ee      	bne.n	800117e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80011a0:	7dfb      	ldrb	r3, [r7, #23]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d105      	bne.n	80011b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011a6:	4b3c      	ldr	r3, [pc, #240]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80011a8:	69db      	ldr	r3, [r3, #28]
 80011aa:	4a3b      	ldr	r2, [pc, #236]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80011ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	f000 8087 	beq.w	80012ca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011bc:	4b36      	ldr	r3, [pc, #216]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f003 030c 	and.w	r3, r3, #12
 80011c4:	2b08      	cmp	r3, #8
 80011c6:	d061      	beq.n	800128c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	69db      	ldr	r3, [r3, #28]
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d146      	bne.n	800125e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011d0:	4b33      	ldr	r3, [pc, #204]	; (80012a0 <HAL_RCC_OscConfig+0x4cc>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d6:	f7ff fb5b 	bl	8000890 <HAL_GetTick>
 80011da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011dc:	e008      	b.n	80011f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011de:	f7ff fb57 	bl	8000890 <HAL_GetTick>
 80011e2:	4602      	mov	r2, r0
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	d901      	bls.n	80011f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80011ec:	2303      	movs	r3, #3
 80011ee:	e06d      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011f0:	4b29      	ldr	r3, [pc, #164]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d1f0      	bne.n	80011de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a1b      	ldr	r3, [r3, #32]
 8001200:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001204:	d108      	bne.n	8001218 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001206:	4b24      	ldr	r3, [pc, #144]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	4921      	ldr	r1, [pc, #132]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001214:	4313      	orrs	r3, r2
 8001216:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001218:	4b1f      	ldr	r3, [pc, #124]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6a19      	ldr	r1, [r3, #32]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001228:	430b      	orrs	r3, r1
 800122a:	491b      	ldr	r1, [pc, #108]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 800122c:	4313      	orrs	r3, r2
 800122e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001230:	4b1b      	ldr	r3, [pc, #108]	; (80012a0 <HAL_RCC_OscConfig+0x4cc>)
 8001232:	2201      	movs	r2, #1
 8001234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001236:	f7ff fb2b 	bl	8000890 <HAL_GetTick>
 800123a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800123c:	e008      	b.n	8001250 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800123e:	f7ff fb27 	bl	8000890 <HAL_GetTick>
 8001242:	4602      	mov	r2, r0
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	2b02      	cmp	r3, #2
 800124a:	d901      	bls.n	8001250 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800124c:	2303      	movs	r3, #3
 800124e:	e03d      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001250:	4b11      	ldr	r3, [pc, #68]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001258:	2b00      	cmp	r3, #0
 800125a:	d0f0      	beq.n	800123e <HAL_RCC_OscConfig+0x46a>
 800125c:	e035      	b.n	80012ca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800125e:	4b10      	ldr	r3, [pc, #64]	; (80012a0 <HAL_RCC_OscConfig+0x4cc>)
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001264:	f7ff fb14 	bl	8000890 <HAL_GetTick>
 8001268:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800126a:	e008      	b.n	800127e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800126c:	f7ff fb10 	bl	8000890 <HAL_GetTick>
 8001270:	4602      	mov	r2, r0
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	2b02      	cmp	r3, #2
 8001278:	d901      	bls.n	800127e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800127a:	2303      	movs	r3, #3
 800127c:	e026      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800127e:	4b06      	ldr	r3, [pc, #24]	; (8001298 <HAL_RCC_OscConfig+0x4c4>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001286:	2b00      	cmp	r3, #0
 8001288:	d1f0      	bne.n	800126c <HAL_RCC_OscConfig+0x498>
 800128a:	e01e      	b.n	80012ca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	69db      	ldr	r3, [r3, #28]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d107      	bne.n	80012a4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	e019      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
 8001298:	40021000 	.word	0x40021000
 800129c:	40007000 	.word	0x40007000
 80012a0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80012a4:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <HAL_RCC_OscConfig+0x500>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a1b      	ldr	r3, [r3, #32]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d106      	bne.n	80012c6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d001      	beq.n	80012ca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	e000      	b.n	80012cc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80012ca:	2300      	movs	r3, #0
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40021000 	.word	0x40021000

080012d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d101      	bne.n	80012ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e0d0      	b.n	800148e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012ec:	4b6a      	ldr	r3, [pc, #424]	; (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0307 	and.w	r3, r3, #7
 80012f4:	683a      	ldr	r2, [r7, #0]
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d910      	bls.n	800131c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012fa:	4b67      	ldr	r3, [pc, #412]	; (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f023 0207 	bic.w	r2, r3, #7
 8001302:	4965      	ldr	r1, [pc, #404]	; (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	4313      	orrs	r3, r2
 8001308:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800130a:	4b63      	ldr	r3, [pc, #396]	; (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f003 0307 	and.w	r3, r3, #7
 8001312:	683a      	ldr	r2, [r7, #0]
 8001314:	429a      	cmp	r2, r3
 8001316:	d001      	beq.n	800131c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	e0b8      	b.n	800148e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0302 	and.w	r3, r3, #2
 8001324:	2b00      	cmp	r3, #0
 8001326:	d020      	beq.n	800136a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 0304 	and.w	r3, r3, #4
 8001330:	2b00      	cmp	r3, #0
 8001332:	d005      	beq.n	8001340 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001334:	4b59      	ldr	r3, [pc, #356]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	4a58      	ldr	r2, [pc, #352]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 800133a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800133e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f003 0308 	and.w	r3, r3, #8
 8001348:	2b00      	cmp	r3, #0
 800134a:	d005      	beq.n	8001358 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800134c:	4b53      	ldr	r3, [pc, #332]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	4a52      	ldr	r2, [pc, #328]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001352:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001356:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001358:	4b50      	ldr	r3, [pc, #320]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	494d      	ldr	r1, [pc, #308]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001366:	4313      	orrs	r3, r2
 8001368:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 0301 	and.w	r3, r3, #1
 8001372:	2b00      	cmp	r3, #0
 8001374:	d040      	beq.n	80013f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d107      	bne.n	800138e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800137e:	4b47      	ldr	r3, [pc, #284]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d115      	bne.n	80013b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e07f      	b.n	800148e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	2b02      	cmp	r3, #2
 8001394:	d107      	bne.n	80013a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001396:	4b41      	ldr	r3, [pc, #260]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d109      	bne.n	80013b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e073      	b.n	800148e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013a6:	4b3d      	ldr	r3, [pc, #244]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d101      	bne.n	80013b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e06b      	b.n	800148e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013b6:	4b39      	ldr	r3, [pc, #228]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f023 0203 	bic.w	r2, r3, #3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	4936      	ldr	r1, [pc, #216]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 80013c4:	4313      	orrs	r3, r2
 80013c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013c8:	f7ff fa62 	bl	8000890 <HAL_GetTick>
 80013cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013ce:	e00a      	b.n	80013e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013d0:	f7ff fa5e 	bl	8000890 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	f241 3288 	movw	r2, #5000	; 0x1388
 80013de:	4293      	cmp	r3, r2
 80013e0:	d901      	bls.n	80013e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013e2:	2303      	movs	r3, #3
 80013e4:	e053      	b.n	800148e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013e6:	4b2d      	ldr	r3, [pc, #180]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	f003 020c 	and.w	r2, r3, #12
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d1eb      	bne.n	80013d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013f8:	4b27      	ldr	r3, [pc, #156]	; (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0307 	and.w	r3, r3, #7
 8001400:	683a      	ldr	r2, [r7, #0]
 8001402:	429a      	cmp	r2, r3
 8001404:	d210      	bcs.n	8001428 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001406:	4b24      	ldr	r3, [pc, #144]	; (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f023 0207 	bic.w	r2, r3, #7
 800140e:	4922      	ldr	r1, [pc, #136]	; (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	4313      	orrs	r3, r2
 8001414:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001416:	4b20      	ldr	r3, [pc, #128]	; (8001498 <HAL_RCC_ClockConfig+0x1c0>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0307 	and.w	r3, r3, #7
 800141e:	683a      	ldr	r2, [r7, #0]
 8001420:	429a      	cmp	r2, r3
 8001422:	d001      	beq.n	8001428 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	e032      	b.n	800148e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 0304 	and.w	r3, r3, #4
 8001430:	2b00      	cmp	r3, #0
 8001432:	d008      	beq.n	8001446 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001434:	4b19      	ldr	r3, [pc, #100]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	4916      	ldr	r1, [pc, #88]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001442:	4313      	orrs	r3, r2
 8001444:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0308 	and.w	r3, r3, #8
 800144e:	2b00      	cmp	r3, #0
 8001450:	d009      	beq.n	8001466 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001452:	4b12      	ldr	r3, [pc, #72]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	691b      	ldr	r3, [r3, #16]
 800145e:	00db      	lsls	r3, r3, #3
 8001460:	490e      	ldr	r1, [pc, #56]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 8001462:	4313      	orrs	r3, r2
 8001464:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001466:	f000 f821 	bl	80014ac <HAL_RCC_GetSysClockFreq>
 800146a:	4602      	mov	r2, r0
 800146c:	4b0b      	ldr	r3, [pc, #44]	; (800149c <HAL_RCC_ClockConfig+0x1c4>)
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	091b      	lsrs	r3, r3, #4
 8001472:	f003 030f 	and.w	r3, r3, #15
 8001476:	490a      	ldr	r1, [pc, #40]	; (80014a0 <HAL_RCC_ClockConfig+0x1c8>)
 8001478:	5ccb      	ldrb	r3, [r1, r3]
 800147a:	fa22 f303 	lsr.w	r3, r2, r3
 800147e:	4a09      	ldr	r2, [pc, #36]	; (80014a4 <HAL_RCC_ClockConfig+0x1cc>)
 8001480:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001482:	4b09      	ldr	r3, [pc, #36]	; (80014a8 <HAL_RCC_ClockConfig+0x1d0>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff f9c0 	bl	800080c <HAL_InitTick>

  return HAL_OK;
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	40022000 	.word	0x40022000
 800149c:	40021000 	.word	0x40021000
 80014a0:	08002ff4 	.word	0x08002ff4
 80014a4:	20000000 	.word	0x20000000
 80014a8:	20000004 	.word	0x20000004

080014ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b087      	sub	sp, #28
 80014b0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014b2:	2300      	movs	r3, #0
 80014b4:	60fb      	str	r3, [r7, #12]
 80014b6:	2300      	movs	r3, #0
 80014b8:	60bb      	str	r3, [r7, #8]
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
 80014be:	2300      	movs	r3, #0
 80014c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80014c2:	2300      	movs	r3, #0
 80014c4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80014c6:	4b1e      	ldr	r3, [pc, #120]	; (8001540 <HAL_RCC_GetSysClockFreq+0x94>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f003 030c 	and.w	r3, r3, #12
 80014d2:	2b04      	cmp	r3, #4
 80014d4:	d002      	beq.n	80014dc <HAL_RCC_GetSysClockFreq+0x30>
 80014d6:	2b08      	cmp	r3, #8
 80014d8:	d003      	beq.n	80014e2 <HAL_RCC_GetSysClockFreq+0x36>
 80014da:	e027      	b.n	800152c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014dc:	4b19      	ldr	r3, [pc, #100]	; (8001544 <HAL_RCC_GetSysClockFreq+0x98>)
 80014de:	613b      	str	r3, [r7, #16]
      break;
 80014e0:	e027      	b.n	8001532 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	0c9b      	lsrs	r3, r3, #18
 80014e6:	f003 030f 	and.w	r3, r3, #15
 80014ea:	4a17      	ldr	r2, [pc, #92]	; (8001548 <HAL_RCC_GetSysClockFreq+0x9c>)
 80014ec:	5cd3      	ldrb	r3, [r2, r3]
 80014ee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d010      	beq.n	800151c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014fa:	4b11      	ldr	r3, [pc, #68]	; (8001540 <HAL_RCC_GetSysClockFreq+0x94>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	0c5b      	lsrs	r3, r3, #17
 8001500:	f003 0301 	and.w	r3, r3, #1
 8001504:	4a11      	ldr	r2, [pc, #68]	; (800154c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001506:	5cd3      	ldrb	r3, [r2, r3]
 8001508:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a0d      	ldr	r2, [pc, #52]	; (8001544 <HAL_RCC_GetSysClockFreq+0x98>)
 800150e:	fb03 f202 	mul.w	r2, r3, r2
 8001512:	68bb      	ldr	r3, [r7, #8]
 8001514:	fbb2 f3f3 	udiv	r3, r2, r3
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	e004      	b.n	8001526 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	4a0c      	ldr	r2, [pc, #48]	; (8001550 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001520:	fb02 f303 	mul.w	r3, r2, r3
 8001524:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	613b      	str	r3, [r7, #16]
      break;
 800152a:	e002      	b.n	8001532 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800152c:	4b05      	ldr	r3, [pc, #20]	; (8001544 <HAL_RCC_GetSysClockFreq+0x98>)
 800152e:	613b      	str	r3, [r7, #16]
      break;
 8001530:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001532:	693b      	ldr	r3, [r7, #16]
}
 8001534:	4618      	mov	r0, r3
 8001536:	371c      	adds	r7, #28
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	40021000 	.word	0x40021000
 8001544:	007a1200 	.word	0x007a1200
 8001548:	0800300c 	.word	0x0800300c
 800154c:	0800301c 	.word	0x0800301c
 8001550:	003d0900 	.word	0x003d0900

08001554 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001558:	4b02      	ldr	r3, [pc, #8]	; (8001564 <HAL_RCC_GetHCLKFreq+0x10>)
 800155a:	681b      	ldr	r3, [r3, #0]
}
 800155c:	4618      	mov	r0, r3
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr
 8001564:	20000000 	.word	0x20000000

08001568 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800156c:	f7ff fff2 	bl	8001554 <HAL_RCC_GetHCLKFreq>
 8001570:	4602      	mov	r2, r0
 8001572:	4b05      	ldr	r3, [pc, #20]	; (8001588 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	0a1b      	lsrs	r3, r3, #8
 8001578:	f003 0307 	and.w	r3, r3, #7
 800157c:	4903      	ldr	r1, [pc, #12]	; (800158c <HAL_RCC_GetPCLK1Freq+0x24>)
 800157e:	5ccb      	ldrb	r3, [r1, r3]
 8001580:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001584:	4618      	mov	r0, r3
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40021000 	.word	0x40021000
 800158c:	08003004 	.word	0x08003004

08001590 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001594:	f7ff ffde 	bl	8001554 <HAL_RCC_GetHCLKFreq>
 8001598:	4602      	mov	r2, r0
 800159a:	4b05      	ldr	r3, [pc, #20]	; (80015b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	0adb      	lsrs	r3, r3, #11
 80015a0:	f003 0307 	and.w	r3, r3, #7
 80015a4:	4903      	ldr	r1, [pc, #12]	; (80015b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80015a6:	5ccb      	ldrb	r3, [r1, r3]
 80015a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40021000 	.word	0x40021000
 80015b4:	08003004 	.word	0x08003004

080015b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80015c0:	4b0a      	ldr	r3, [pc, #40]	; (80015ec <RCC_Delay+0x34>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a0a      	ldr	r2, [pc, #40]	; (80015f0 <RCC_Delay+0x38>)
 80015c6:	fba2 2303 	umull	r2, r3, r2, r3
 80015ca:	0a5b      	lsrs	r3, r3, #9
 80015cc:	687a      	ldr	r2, [r7, #4]
 80015ce:	fb02 f303 	mul.w	r3, r2, r3
 80015d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80015d4:	bf00      	nop
  }
  while (Delay --);
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	1e5a      	subs	r2, r3, #1
 80015da:	60fa      	str	r2, [r7, #12]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d1f9      	bne.n	80015d4 <RCC_Delay+0x1c>
}
 80015e0:	bf00      	nop
 80015e2:	bf00      	nop
 80015e4:	3714      	adds	r7, #20
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bc80      	pop	{r7}
 80015ea:	4770      	bx	lr
 80015ec:	20000000 	.word	0x20000000
 80015f0:	10624dd3 	.word	0x10624dd3

080015f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d101      	bne.n	8001606 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e041      	b.n	800168a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d106      	bne.n	8001620 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2200      	movs	r2, #0
 8001616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f7fe ffc0 	bl	80005a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2202      	movs	r2, #2
 8001624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	3304      	adds	r3, #4
 8001630:	4619      	mov	r1, r3
 8001632:	4610      	mov	r0, r2
 8001634:	f000 fab2 	bl	8001b9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2201      	movs	r2, #1
 800163c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2201      	movs	r2, #1
 8001644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2201      	movs	r2, #1
 800164c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2201      	movs	r2, #1
 8001654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2201      	movs	r2, #1
 800165c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2201      	movs	r2, #1
 8001664:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2201      	movs	r2, #1
 800166c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2201      	movs	r2, #1
 8001674:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2201      	movs	r2, #1
 800167c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2201      	movs	r2, #1
 8001684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b082      	sub	sp, #8
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d101      	bne.n	80016a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	e041      	b.n	8001728 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d106      	bne.n	80016be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2200      	movs	r2, #0
 80016b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f000 f839 	bl	8001730 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2202      	movs	r2, #2
 80016c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	3304      	adds	r3, #4
 80016ce:	4619      	mov	r1, r3
 80016d0:	4610      	mov	r0, r2
 80016d2:	f000 fa63 	bl	8001b9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2201      	movs	r2, #1
 80016da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2201      	movs	r2, #1
 80016e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2201      	movs	r2, #1
 80016ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2201      	movs	r2, #1
 80016f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2201      	movs	r2, #1
 80016fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2201      	movs	r2, #1
 8001702:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2201      	movs	r2, #1
 800170a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2201      	movs	r2, #1
 8001712:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2201      	movs	r2, #1
 800171a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2201      	movs	r2, #1
 8001722:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001726:	2300      	movs	r3, #0
}
 8001728:	4618      	mov	r0, r3
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	bc80      	pop	{r7}
 8001740:	4770      	bx	lr
	...

08001744 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d109      	bne.n	8001768 <HAL_TIM_PWM_Start+0x24>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800175a:	b2db      	uxtb	r3, r3
 800175c:	2b01      	cmp	r3, #1
 800175e:	bf14      	ite	ne
 8001760:	2301      	movne	r3, #1
 8001762:	2300      	moveq	r3, #0
 8001764:	b2db      	uxtb	r3, r3
 8001766:	e022      	b.n	80017ae <HAL_TIM_PWM_Start+0x6a>
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	2b04      	cmp	r3, #4
 800176c:	d109      	bne.n	8001782 <HAL_TIM_PWM_Start+0x3e>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001774:	b2db      	uxtb	r3, r3
 8001776:	2b01      	cmp	r3, #1
 8001778:	bf14      	ite	ne
 800177a:	2301      	movne	r3, #1
 800177c:	2300      	moveq	r3, #0
 800177e:	b2db      	uxtb	r3, r3
 8001780:	e015      	b.n	80017ae <HAL_TIM_PWM_Start+0x6a>
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	2b08      	cmp	r3, #8
 8001786:	d109      	bne.n	800179c <HAL_TIM_PWM_Start+0x58>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800178e:	b2db      	uxtb	r3, r3
 8001790:	2b01      	cmp	r3, #1
 8001792:	bf14      	ite	ne
 8001794:	2301      	movne	r3, #1
 8001796:	2300      	moveq	r3, #0
 8001798:	b2db      	uxtb	r3, r3
 800179a:	e008      	b.n	80017ae <HAL_TIM_PWM_Start+0x6a>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	bf14      	ite	ne
 80017a8:	2301      	movne	r3, #1
 80017aa:	2300      	moveq	r3, #0
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e05e      	b.n	8001874 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d104      	bne.n	80017c6 <HAL_TIM_PWM_Start+0x82>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2202      	movs	r2, #2
 80017c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80017c4:	e013      	b.n	80017ee <HAL_TIM_PWM_Start+0xaa>
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	2b04      	cmp	r3, #4
 80017ca:	d104      	bne.n	80017d6 <HAL_TIM_PWM_Start+0x92>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2202      	movs	r2, #2
 80017d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80017d4:	e00b      	b.n	80017ee <HAL_TIM_PWM_Start+0xaa>
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	2b08      	cmp	r3, #8
 80017da:	d104      	bne.n	80017e6 <HAL_TIM_PWM_Start+0xa2>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2202      	movs	r2, #2
 80017e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80017e4:	e003      	b.n	80017ee <HAL_TIM_PWM_Start+0xaa>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2202      	movs	r2, #2
 80017ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2201      	movs	r2, #1
 80017f4:	6839      	ldr	r1, [r7, #0]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f000 fc50 	bl	800209c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a1e      	ldr	r2, [pc, #120]	; (800187c <HAL_TIM_PWM_Start+0x138>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d107      	bne.n	8001816 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001814:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a18      	ldr	r2, [pc, #96]	; (800187c <HAL_TIM_PWM_Start+0x138>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d00e      	beq.n	800183e <HAL_TIM_PWM_Start+0xfa>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001828:	d009      	beq.n	800183e <HAL_TIM_PWM_Start+0xfa>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a14      	ldr	r2, [pc, #80]	; (8001880 <HAL_TIM_PWM_Start+0x13c>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d004      	beq.n	800183e <HAL_TIM_PWM_Start+0xfa>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a12      	ldr	r2, [pc, #72]	; (8001884 <HAL_TIM_PWM_Start+0x140>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d111      	bne.n	8001862 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	f003 0307 	and.w	r3, r3, #7
 8001848:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	2b06      	cmp	r3, #6
 800184e:	d010      	beq.n	8001872 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f042 0201 	orr.w	r2, r2, #1
 800185e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001860:	e007      	b.n	8001872 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f042 0201 	orr.w	r2, r2, #1
 8001870:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001872:	2300      	movs	r3, #0
}
 8001874:	4618      	mov	r0, r3
 8001876:	3710      	adds	r7, #16
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	40012c00 	.word	0x40012c00
 8001880:	40000400 	.word	0x40000400
 8001884:	40000800 	.word	0x40000800

08001888 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001894:	2300      	movs	r3, #0
 8001896:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d101      	bne.n	80018a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80018a2:	2302      	movs	r3, #2
 80018a4:	e0ae      	b.n	8001a04 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2201      	movs	r2, #1
 80018aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2b0c      	cmp	r3, #12
 80018b2:	f200 809f 	bhi.w	80019f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80018b6:	a201      	add	r2, pc, #4	; (adr r2, 80018bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80018b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018bc:	080018f1 	.word	0x080018f1
 80018c0:	080019f5 	.word	0x080019f5
 80018c4:	080019f5 	.word	0x080019f5
 80018c8:	080019f5 	.word	0x080019f5
 80018cc:	08001931 	.word	0x08001931
 80018d0:	080019f5 	.word	0x080019f5
 80018d4:	080019f5 	.word	0x080019f5
 80018d8:	080019f5 	.word	0x080019f5
 80018dc:	08001973 	.word	0x08001973
 80018e0:	080019f5 	.word	0x080019f5
 80018e4:	080019f5 	.word	0x080019f5
 80018e8:	080019f5 	.word	0x080019f5
 80018ec:	080019b3 	.word	0x080019b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	68b9      	ldr	r1, [r7, #8]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f000 f9b2 	bl	8001c60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	699a      	ldr	r2, [r3, #24]
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f042 0208 	orr.w	r2, r2, #8
 800190a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	699a      	ldr	r2, [r3, #24]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f022 0204 	bic.w	r2, r2, #4
 800191a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	6999      	ldr	r1, [r3, #24]
 8001922:	68bb      	ldr	r3, [r7, #8]
 8001924:	691a      	ldr	r2, [r3, #16]
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	430a      	orrs	r2, r1
 800192c:	619a      	str	r2, [r3, #24]
      break;
 800192e:	e064      	b.n	80019fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	68b9      	ldr	r1, [r7, #8]
 8001936:	4618      	mov	r0, r3
 8001938:	f000 f9f8 	bl	8001d2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	699a      	ldr	r2, [r3, #24]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800194a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	699a      	ldr	r2, [r3, #24]
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800195a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	6999      	ldr	r1, [r3, #24]
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	021a      	lsls	r2, r3, #8
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	430a      	orrs	r2, r1
 800196e:	619a      	str	r2, [r3, #24]
      break;
 8001970:	e043      	b.n	80019fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	68b9      	ldr	r1, [r7, #8]
 8001978:	4618      	mov	r0, r3
 800197a:	f000 fa41 	bl	8001e00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	69da      	ldr	r2, [r3, #28]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f042 0208 	orr.w	r2, r2, #8
 800198c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	69da      	ldr	r2, [r3, #28]
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f022 0204 	bic.w	r2, r2, #4
 800199c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	69d9      	ldr	r1, [r3, #28]
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	691a      	ldr	r2, [r3, #16]
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	430a      	orrs	r2, r1
 80019ae:	61da      	str	r2, [r3, #28]
      break;
 80019b0:	e023      	b.n	80019fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	68b9      	ldr	r1, [r7, #8]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f000 fa8b 	bl	8001ed4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	69da      	ldr	r2, [r3, #28]
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80019cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	69da      	ldr	r2, [r3, #28]
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80019dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	69d9      	ldr	r1, [r3, #28]
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	691b      	ldr	r3, [r3, #16]
 80019e8:	021a      	lsls	r2, r3, #8
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	430a      	orrs	r2, r1
 80019f0:	61da      	str	r2, [r3, #28]
      break;
 80019f2:	e002      	b.n	80019fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	75fb      	strb	r3, [r7, #23]
      break;
 80019f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2200      	movs	r2, #0
 80019fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001a02:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3718      	adds	r7, #24
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a16:	2300      	movs	r3, #0
 8001a18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d101      	bne.n	8001a28 <HAL_TIM_ConfigClockSource+0x1c>
 8001a24:	2302      	movs	r3, #2
 8001a26:	e0b4      	b.n	8001b92 <HAL_TIM_ConfigClockSource+0x186>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2202      	movs	r2, #2
 8001a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001a46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001a4e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	68ba      	ldr	r2, [r7, #8]
 8001a56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a60:	d03e      	beq.n	8001ae0 <HAL_TIM_ConfigClockSource+0xd4>
 8001a62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a66:	f200 8087 	bhi.w	8001b78 <HAL_TIM_ConfigClockSource+0x16c>
 8001a6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a6e:	f000 8086 	beq.w	8001b7e <HAL_TIM_ConfigClockSource+0x172>
 8001a72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a76:	d87f      	bhi.n	8001b78 <HAL_TIM_ConfigClockSource+0x16c>
 8001a78:	2b70      	cmp	r3, #112	; 0x70
 8001a7a:	d01a      	beq.n	8001ab2 <HAL_TIM_ConfigClockSource+0xa6>
 8001a7c:	2b70      	cmp	r3, #112	; 0x70
 8001a7e:	d87b      	bhi.n	8001b78 <HAL_TIM_ConfigClockSource+0x16c>
 8001a80:	2b60      	cmp	r3, #96	; 0x60
 8001a82:	d050      	beq.n	8001b26 <HAL_TIM_ConfigClockSource+0x11a>
 8001a84:	2b60      	cmp	r3, #96	; 0x60
 8001a86:	d877      	bhi.n	8001b78 <HAL_TIM_ConfigClockSource+0x16c>
 8001a88:	2b50      	cmp	r3, #80	; 0x50
 8001a8a:	d03c      	beq.n	8001b06 <HAL_TIM_ConfigClockSource+0xfa>
 8001a8c:	2b50      	cmp	r3, #80	; 0x50
 8001a8e:	d873      	bhi.n	8001b78 <HAL_TIM_ConfigClockSource+0x16c>
 8001a90:	2b40      	cmp	r3, #64	; 0x40
 8001a92:	d058      	beq.n	8001b46 <HAL_TIM_ConfigClockSource+0x13a>
 8001a94:	2b40      	cmp	r3, #64	; 0x40
 8001a96:	d86f      	bhi.n	8001b78 <HAL_TIM_ConfigClockSource+0x16c>
 8001a98:	2b30      	cmp	r3, #48	; 0x30
 8001a9a:	d064      	beq.n	8001b66 <HAL_TIM_ConfigClockSource+0x15a>
 8001a9c:	2b30      	cmp	r3, #48	; 0x30
 8001a9e:	d86b      	bhi.n	8001b78 <HAL_TIM_ConfigClockSource+0x16c>
 8001aa0:	2b20      	cmp	r3, #32
 8001aa2:	d060      	beq.n	8001b66 <HAL_TIM_ConfigClockSource+0x15a>
 8001aa4:	2b20      	cmp	r3, #32
 8001aa6:	d867      	bhi.n	8001b78 <HAL_TIM_ConfigClockSource+0x16c>
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d05c      	beq.n	8001b66 <HAL_TIM_ConfigClockSource+0x15a>
 8001aac:	2b10      	cmp	r3, #16
 8001aae:	d05a      	beq.n	8001b66 <HAL_TIM_ConfigClockSource+0x15a>
 8001ab0:	e062      	b.n	8001b78 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001ac2:	f000 facc 	bl	800205e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001ad4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	68ba      	ldr	r2, [r7, #8]
 8001adc:	609a      	str	r2, [r3, #8]
      break;
 8001ade:	e04f      	b.n	8001b80 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001af0:	f000 fab5 	bl	800205e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	689a      	ldr	r2, [r3, #8]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b02:	609a      	str	r2, [r3, #8]
      break;
 8001b04:	e03c      	b.n	8001b80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b12:	461a      	mov	r2, r3
 8001b14:	f000 fa2c 	bl	8001f70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2150      	movs	r1, #80	; 0x50
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f000 fa83 	bl	800202a <TIM_ITRx_SetConfig>
      break;
 8001b24:	e02c      	b.n	8001b80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001b32:	461a      	mov	r2, r3
 8001b34:	f000 fa4a 	bl	8001fcc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2160      	movs	r1, #96	; 0x60
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f000 fa73 	bl	800202a <TIM_ITRx_SetConfig>
      break;
 8001b44:	e01c      	b.n	8001b80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b52:	461a      	mov	r2, r3
 8001b54:	f000 fa0c 	bl	8001f70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2140      	movs	r1, #64	; 0x40
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f000 fa63 	bl	800202a <TIM_ITRx_SetConfig>
      break;
 8001b64:	e00c      	b.n	8001b80 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4610      	mov	r0, r2
 8001b72:	f000 fa5a 	bl	800202a <TIM_ITRx_SetConfig>
      break;
 8001b76:	e003      	b.n	8001b80 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	73fb      	strb	r3, [r7, #15]
      break;
 8001b7c:	e000      	b.n	8001b80 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001b7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2201      	movs	r2, #1
 8001b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3710      	adds	r7, #16
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
	...

08001b9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	4a29      	ldr	r2, [pc, #164]	; (8001c54 <TIM_Base_SetConfig+0xb8>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d00b      	beq.n	8001bcc <TIM_Base_SetConfig+0x30>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bba:	d007      	beq.n	8001bcc <TIM_Base_SetConfig+0x30>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	4a26      	ldr	r2, [pc, #152]	; (8001c58 <TIM_Base_SetConfig+0xbc>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d003      	beq.n	8001bcc <TIM_Base_SetConfig+0x30>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	4a25      	ldr	r2, [pc, #148]	; (8001c5c <TIM_Base_SetConfig+0xc0>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d108      	bne.n	8001bde <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	68fa      	ldr	r2, [r7, #12]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a1c      	ldr	r2, [pc, #112]	; (8001c54 <TIM_Base_SetConfig+0xb8>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d00b      	beq.n	8001bfe <TIM_Base_SetConfig+0x62>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bec:	d007      	beq.n	8001bfe <TIM_Base_SetConfig+0x62>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4a19      	ldr	r2, [pc, #100]	; (8001c58 <TIM_Base_SetConfig+0xbc>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d003      	beq.n	8001bfe <TIM_Base_SetConfig+0x62>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4a18      	ldr	r2, [pc, #96]	; (8001c5c <TIM_Base_SetConfig+0xc0>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d108      	bne.n	8001c10 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	68fa      	ldr	r2, [r7, #12]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	68fa      	ldr	r2, [r7, #12]
 8001c22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	689a      	ldr	r2, [r3, #8]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a07      	ldr	r2, [pc, #28]	; (8001c54 <TIM_Base_SetConfig+0xb8>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d103      	bne.n	8001c44 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	691a      	ldr	r2, [r3, #16]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2201      	movs	r2, #1
 8001c48:	615a      	str	r2, [r3, #20]
}
 8001c4a:	bf00      	nop
 8001c4c:	3714      	adds	r7, #20
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bc80      	pop	{r7}
 8001c52:	4770      	bx	lr
 8001c54:	40012c00 	.word	0x40012c00
 8001c58:	40000400 	.word	0x40000400
 8001c5c:	40000800 	.word	0x40000800

08001c60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b087      	sub	sp, #28
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6a1b      	ldr	r3, [r3, #32]
 8001c6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6a1b      	ldr	r3, [r3, #32]
 8001c74:	f023 0201 	bic.w	r2, r3, #1
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	699b      	ldr	r3, [r3, #24]
 8001c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f023 0303 	bic.w	r3, r3, #3
 8001c96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	f023 0302 	bic.w	r3, r3, #2
 8001ca8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	697a      	ldr	r2, [r7, #20]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a1c      	ldr	r2, [pc, #112]	; (8001d28 <TIM_OC1_SetConfig+0xc8>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d10c      	bne.n	8001cd6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	f023 0308 	bic.w	r3, r3, #8
 8001cc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	697a      	ldr	r2, [r7, #20]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	f023 0304 	bic.w	r3, r3, #4
 8001cd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a13      	ldr	r2, [pc, #76]	; (8001d28 <TIM_OC1_SetConfig+0xc8>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d111      	bne.n	8001d02 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ce4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001cec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	695b      	ldr	r3, [r3, #20]
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	68fa      	ldr	r2, [r7, #12]
 8001d0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685a      	ldr	r2, [r3, #4]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	697a      	ldr	r2, [r7, #20]
 8001d1a:	621a      	str	r2, [r3, #32]
}
 8001d1c:	bf00      	nop
 8001d1e:	371c      	adds	r7, #28
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bc80      	pop	{r7}
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	40012c00 	.word	0x40012c00

08001d2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b087      	sub	sp, #28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6a1b      	ldr	r3, [r3, #32]
 8001d3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6a1b      	ldr	r3, [r3, #32]
 8001d40:	f023 0210 	bic.w	r2, r3, #16
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	699b      	ldr	r3, [r3, #24]
 8001d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001d5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	021b      	lsls	r3, r3, #8
 8001d6a:	68fa      	ldr	r2, [r7, #12]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	f023 0320 	bic.w	r3, r3, #32
 8001d76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	011b      	lsls	r3, r3, #4
 8001d7e:	697a      	ldr	r2, [r7, #20]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	4a1d      	ldr	r2, [pc, #116]	; (8001dfc <TIM_OC2_SetConfig+0xd0>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d10d      	bne.n	8001da8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	011b      	lsls	r3, r3, #4
 8001d9a:	697a      	ldr	r2, [r7, #20]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001da6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a14      	ldr	r2, [pc, #80]	; (8001dfc <TIM_OC2_SetConfig+0xd0>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d113      	bne.n	8001dd8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001db6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001dbe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	695b      	ldr	r3, [r3, #20]
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	68fa      	ldr	r2, [r7, #12]
 8001de2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685a      	ldr	r2, [r3, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	697a      	ldr	r2, [r7, #20]
 8001df0:	621a      	str	r2, [r3, #32]
}
 8001df2:	bf00      	nop
 8001df4:	371c      	adds	r7, #28
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bc80      	pop	{r7}
 8001dfa:	4770      	bx	lr
 8001dfc:	40012c00 	.word	0x40012c00

08001e00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b087      	sub	sp, #28
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a1b      	ldr	r3, [r3, #32]
 8001e0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6a1b      	ldr	r3, [r3, #32]
 8001e14:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	f023 0303 	bic.w	r3, r3, #3
 8001e36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68fa      	ldr	r2, [r7, #12]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001e48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	021b      	lsls	r3, r3, #8
 8001e50:	697a      	ldr	r2, [r7, #20]
 8001e52:	4313      	orrs	r3, r2
 8001e54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4a1d      	ldr	r2, [pc, #116]	; (8001ed0 <TIM_OC3_SetConfig+0xd0>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d10d      	bne.n	8001e7a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001e64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	021b      	lsls	r3, r3, #8
 8001e6c:	697a      	ldr	r2, [r7, #20]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001e78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a14      	ldr	r2, [pc, #80]	; (8001ed0 <TIM_OC3_SetConfig+0xd0>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d113      	bne.n	8001eaa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001e90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	695b      	ldr	r3, [r3, #20]
 8001e96:	011b      	lsls	r3, r3, #4
 8001e98:	693a      	ldr	r2, [r7, #16]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	699b      	ldr	r3, [r3, #24]
 8001ea2:	011b      	lsls	r3, r3, #4
 8001ea4:	693a      	ldr	r2, [r7, #16]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	693a      	ldr	r2, [r7, #16]
 8001eae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	68fa      	ldr	r2, [r7, #12]
 8001eb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685a      	ldr	r2, [r3, #4]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	697a      	ldr	r2, [r7, #20]
 8001ec2:	621a      	str	r2, [r3, #32]
}
 8001ec4:	bf00      	nop
 8001ec6:	371c      	adds	r7, #28
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	40012c00 	.word	0x40012c00

08001ed4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b087      	sub	sp, #28
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a1b      	ldr	r3, [r3, #32]
 8001ee2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a1b      	ldr	r3, [r3, #32]
 8001ee8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	69db      	ldr	r3, [r3, #28]
 8001efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001f02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	021b      	lsls	r3, r3, #8
 8001f12:	68fa      	ldr	r2, [r7, #12]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001f1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	031b      	lsls	r3, r3, #12
 8001f26:	693a      	ldr	r2, [r7, #16]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4a0f      	ldr	r2, [pc, #60]	; (8001f6c <TIM_OC4_SetConfig+0x98>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d109      	bne.n	8001f48 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001f3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	695b      	ldr	r3, [r3, #20]
 8001f40:	019b      	lsls	r3, r3, #6
 8001f42:	697a      	ldr	r2, [r7, #20]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	697a      	ldr	r2, [r7, #20]
 8001f4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	68fa      	ldr	r2, [r7, #12]
 8001f52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685a      	ldr	r2, [r3, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	621a      	str	r2, [r3, #32]
}
 8001f62:	bf00      	nop
 8001f64:	371c      	adds	r7, #28
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bc80      	pop	{r7}
 8001f6a:	4770      	bx	lr
 8001f6c:	40012c00 	.word	0x40012c00

08001f70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b087      	sub	sp, #28
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	60f8      	str	r0, [r7, #12]
 8001f78:	60b9      	str	r1, [r7, #8]
 8001f7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6a1b      	ldr	r3, [r3, #32]
 8001f80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6a1b      	ldr	r3, [r3, #32]
 8001f86:	f023 0201 	bic.w	r2, r3, #1
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	699b      	ldr	r3, [r3, #24]
 8001f92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	011b      	lsls	r3, r3, #4
 8001fa0:	693a      	ldr	r2, [r7, #16]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	f023 030a 	bic.w	r3, r3, #10
 8001fac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001fae:	697a      	ldr	r2, [r7, #20]
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	693a      	ldr	r2, [r7, #16]
 8001fba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	697a      	ldr	r2, [r7, #20]
 8001fc0:	621a      	str	r2, [r3, #32]
}
 8001fc2:	bf00      	nop
 8001fc4:	371c      	adds	r7, #28
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr

08001fcc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b087      	sub	sp, #28
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
 8001fe2:	f023 0210 	bic.w	r2, r3, #16
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	699b      	ldr	r3, [r3, #24]
 8001fee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001ff6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	031b      	lsls	r3, r3, #12
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002008:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	011b      	lsls	r3, r3, #4
 800200e:	697a      	ldr	r2, [r7, #20]
 8002010:	4313      	orrs	r3, r2
 8002012:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	697a      	ldr	r2, [r7, #20]
 800201e:	621a      	str	r2, [r3, #32]
}
 8002020:	bf00      	nop
 8002022:	371c      	adds	r7, #28
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr

0800202a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800202a:	b480      	push	{r7}
 800202c:	b085      	sub	sp, #20
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002040:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002042:	683a      	ldr	r2, [r7, #0]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	4313      	orrs	r3, r2
 8002048:	f043 0307 	orr.w	r3, r3, #7
 800204c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	68fa      	ldr	r2, [r7, #12]
 8002052:	609a      	str	r2, [r3, #8]
}
 8002054:	bf00      	nop
 8002056:	3714      	adds	r7, #20
 8002058:	46bd      	mov	sp, r7
 800205a:	bc80      	pop	{r7}
 800205c:	4770      	bx	lr

0800205e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800205e:	b480      	push	{r7}
 8002060:	b087      	sub	sp, #28
 8002062:	af00      	add	r7, sp, #0
 8002064:	60f8      	str	r0, [r7, #12]
 8002066:	60b9      	str	r1, [r7, #8]
 8002068:	607a      	str	r2, [r7, #4]
 800206a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002078:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	021a      	lsls	r2, r3, #8
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	431a      	orrs	r2, r3
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	4313      	orrs	r3, r2
 8002086:	697a      	ldr	r2, [r7, #20]
 8002088:	4313      	orrs	r3, r2
 800208a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	697a      	ldr	r2, [r7, #20]
 8002090:	609a      	str	r2, [r3, #8]
}
 8002092:	bf00      	nop
 8002094:	371c      	adds	r7, #28
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr

0800209c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800209c:	b480      	push	{r7}
 800209e:	b087      	sub	sp, #28
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	f003 031f 	and.w	r3, r3, #31
 80020ae:	2201      	movs	r2, #1
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	6a1a      	ldr	r2, [r3, #32]
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	43db      	mvns	r3, r3
 80020be:	401a      	ands	r2, r3
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	6a1a      	ldr	r2, [r3, #32]
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	f003 031f 	and.w	r3, r3, #31
 80020ce:	6879      	ldr	r1, [r7, #4]
 80020d0:	fa01 f303 	lsl.w	r3, r1, r3
 80020d4:	431a      	orrs	r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	621a      	str	r2, [r3, #32]
}
 80020da:	bf00      	nop
 80020dc:	371c      	adds	r7, #28
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr

080020e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	d101      	bne.n	80020fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80020f8:	2302      	movs	r3, #2
 80020fa:	e046      	b.n	800218a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2201      	movs	r2, #1
 8002100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2202      	movs	r2, #2
 8002108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002122:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68fa      	ldr	r2, [r7, #12]
 800212a:	4313      	orrs	r3, r2
 800212c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68fa      	ldr	r2, [r7, #12]
 8002134:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a16      	ldr	r2, [pc, #88]	; (8002194 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d00e      	beq.n	800215e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002148:	d009      	beq.n	800215e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a12      	ldr	r2, [pc, #72]	; (8002198 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d004      	beq.n	800215e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a10      	ldr	r2, [pc, #64]	; (800219c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d10c      	bne.n	8002178 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002164:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	68ba      	ldr	r2, [r7, #8]
 800216c:	4313      	orrs	r3, r2
 800216e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	68ba      	ldr	r2, [r7, #8]
 8002176:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2201      	movs	r2, #1
 800217c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3714      	adds	r7, #20
 800218e:	46bd      	mov	sp, r7
 8002190:	bc80      	pop	{r7}
 8002192:	4770      	bx	lr
 8002194:	40012c00 	.word	0x40012c00
 8002198:	40000400 	.word	0x40000400
 800219c:	40000800 	.word	0x40000800

080021a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e04d      	b.n	800224e <HAL_UART_Init+0xae>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d111      	bne.n	80021e2 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 f91e 	bl	8002408 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d102      	bne.n	80021da <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a20      	ldr	r2, [pc, #128]	; (8002258 <HAL_UART_Init+0xb8>)
 80021d8:	671a      	str	r2, [r3, #112]	; 0x70
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2224      	movs	r2, #36	; 0x24
 80021e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	68da      	ldr	r2, [r3, #12]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80021f8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f000 f9a8 	bl	8002550 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	691a      	ldr	r2, [r3, #16]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800220e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	695a      	ldr	r2, [r3, #20]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800221e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	68da      	ldr	r2, [r3, #12]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800222e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2220      	movs	r2, #32
 800223a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2220      	movs	r2, #32
 8002242:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	08000639 	.word	0x08000639

0800225c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b08a      	sub	sp, #40	; 0x28
 8002260:	af02      	add	r7, sp, #8
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	60b9      	str	r1, [r7, #8]
 8002266:	603b      	str	r3, [r7, #0]
 8002268:	4613      	mov	r3, r2
 800226a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800226c:	2300      	movs	r3, #0
 800226e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b20      	cmp	r3, #32
 800227a:	d16d      	bne.n	8002358 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d002      	beq.n	8002288 <HAL_UART_Transmit+0x2c>
 8002282:	88fb      	ldrh	r3, [r7, #6]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d101      	bne.n	800228c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e066      	b.n	800235a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2200      	movs	r2, #0
 8002290:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2221      	movs	r2, #33	; 0x21
 8002296:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800229a:	f7fe faf9 	bl	8000890 <HAL_GetTick>
 800229e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	88fa      	ldrh	r2, [r7, #6]
 80022a4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	88fa      	ldrh	r2, [r7, #6]
 80022aa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022b4:	d108      	bne.n	80022c8 <HAL_UART_Transmit+0x6c>
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d104      	bne.n	80022c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	61bb      	str	r3, [r7, #24]
 80022c6:	e003      	b.n	80022d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80022d0:	e02a      	b.n	8002328 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	9300      	str	r3, [sp, #0]
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	2200      	movs	r2, #0
 80022da:	2180      	movs	r1, #128	; 0x80
 80022dc:	68f8      	ldr	r0, [r7, #12]
 80022de:	f000 f8c9 	bl	8002474 <UART_WaitOnFlagUntilTimeout>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e036      	b.n	800235a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10b      	bne.n	800230a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	881b      	ldrh	r3, [r3, #0]
 80022f6:	461a      	mov	r2, r3
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002300:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	3302      	adds	r3, #2
 8002306:	61bb      	str	r3, [r7, #24]
 8002308:	e007      	b.n	800231a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	781a      	ldrb	r2, [r3, #0]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	3301      	adds	r3, #1
 8002318:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800231e:	b29b      	uxth	r3, r3
 8002320:	3b01      	subs	r3, #1
 8002322:	b29a      	uxth	r2, r3
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800232c:	b29b      	uxth	r3, r3
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1cf      	bne.n	80022d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	9300      	str	r3, [sp, #0]
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	2200      	movs	r2, #0
 800233a:	2140      	movs	r1, #64	; 0x40
 800233c:	68f8      	ldr	r0, [r7, #12]
 800233e:	f000 f899 	bl	8002474 <UART_WaitOnFlagUntilTimeout>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e006      	b.n	800235a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2220      	movs	r2, #32
 8002350:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002354:	2300      	movs	r3, #0
 8002356:	e000      	b.n	800235a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002358:	2302      	movs	r3, #2
  }
}
 800235a:	4618      	mov	r0, r3
 800235c:	3720      	adds	r7, #32
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002362:	b480      	push	{r7}
 8002364:	b083      	sub	sp, #12
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800236a:	bf00      	nop
 800236c:	370c      	adds	r7, #12
 800236e:	46bd      	mov	sp, r7
 8002370:	bc80      	pop	{r7}
 8002372:	4770      	bx	lr

08002374 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	bc80      	pop	{r7}
 8002384:	4770      	bx	lr

08002386 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002386:	b480      	push	{r7}
 8002388:	b083      	sub	sp, #12
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800238e:	bf00      	nop
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	bc80      	pop	{r7}
 8002396:	4770      	bx	lr

08002398 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80023a0:	bf00      	nop
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bc80      	pop	{r7}
 80023a8:	4770      	bx	lr

080023aa <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80023aa:	b480      	push	{r7}
 80023ac:	b083      	sub	sp, #12
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80023b2:	bf00      	nop
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bc80      	pop	{r7}
 80023ba:	4770      	bx	lr

080023bc <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80023c4:	bf00      	nop
 80023c6:	370c      	adds	r7, #12
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bc80      	pop	{r7}
 80023cc:	4770      	bx	lr

080023ce <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80023ce:	b480      	push	{r7}
 80023d0:	b083      	sub	sp, #12
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80023d6:	bf00      	nop
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr

080023e0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr

080023f2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80023f2:	b480      	push	{r7}
 80023f4:	b083      	sub	sp, #12
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	6078      	str	r0, [r7, #4]
 80023fa:	460b      	mov	r3, r1
 80023fc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80023fe:	bf00      	nop
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	bc80      	pop	{r7}
 8002406:	4770      	bx	lr

08002408 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a0f      	ldr	r2, [pc, #60]	; (8002450 <UART_InitCallbacksToDefault+0x48>)
 8002414:	649a      	str	r2, [r3, #72]	; 0x48
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a0e      	ldr	r2, [pc, #56]	; (8002454 <UART_InitCallbacksToDefault+0x4c>)
 800241a:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a0e      	ldr	r2, [pc, #56]	; (8002458 <UART_InitCallbacksToDefault+0x50>)
 8002420:	651a      	str	r2, [r3, #80]	; 0x50
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a0d      	ldr	r2, [pc, #52]	; (800245c <UART_InitCallbacksToDefault+0x54>)
 8002426:	655a      	str	r2, [r3, #84]	; 0x54
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	4a0d      	ldr	r2, [pc, #52]	; (8002460 <UART_InitCallbacksToDefault+0x58>)
 800242c:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a0c      	ldr	r2, [pc, #48]	; (8002464 <UART_InitCallbacksToDefault+0x5c>)
 8002432:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a0c      	ldr	r2, [pc, #48]	; (8002468 <UART_InitCallbacksToDefault+0x60>)
 8002438:	661a      	str	r2, [r3, #96]	; 0x60
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a0b      	ldr	r2, [pc, #44]	; (800246c <UART_InitCallbacksToDefault+0x64>)
 800243e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a0b      	ldr	r2, [pc, #44]	; (8002470 <UART_InitCallbacksToDefault+0x68>)
 8002444:	66da      	str	r2, [r3, #108]	; 0x6c

}
 8002446:	bf00      	nop
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr
 8002450:	08002375 	.word	0x08002375
 8002454:	08002363 	.word	0x08002363
 8002458:	08002399 	.word	0x08002399
 800245c:	08002387 	.word	0x08002387
 8002460:	080023ab 	.word	0x080023ab
 8002464:	080023bd 	.word	0x080023bd
 8002468:	080023cf 	.word	0x080023cf
 800246c:	080023e1 	.word	0x080023e1
 8002470:	080023f3 	.word	0x080023f3

08002474 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b090      	sub	sp, #64	; 0x40
 8002478:	af00      	add	r7, sp, #0
 800247a:	60f8      	str	r0, [r7, #12]
 800247c:	60b9      	str	r1, [r7, #8]
 800247e:	603b      	str	r3, [r7, #0]
 8002480:	4613      	mov	r3, r2
 8002482:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002484:	e050      	b.n	8002528 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002486:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002488:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800248c:	d04c      	beq.n	8002528 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800248e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002490:	2b00      	cmp	r3, #0
 8002492:	d007      	beq.n	80024a4 <UART_WaitOnFlagUntilTimeout+0x30>
 8002494:	f7fe f9fc 	bl	8000890 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d241      	bcs.n	8002528 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	330c      	adds	r3, #12
 80024aa:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ae:	e853 3f00 	ldrex	r3, [r3]
 80024b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80024b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80024ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	330c      	adds	r3, #12
 80024c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80024c4:	637a      	str	r2, [r7, #52]	; 0x34
 80024c6:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80024ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80024cc:	e841 2300 	strex	r3, r2, [r1]
 80024d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80024d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d1e5      	bne.n	80024a4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	3314      	adds	r3, #20
 80024de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	e853 3f00 	ldrex	r3, [r3]
 80024e6:	613b      	str	r3, [r7, #16]
   return(result);
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	f023 0301 	bic.w	r3, r3, #1
 80024ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	3314      	adds	r3, #20
 80024f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024f8:	623a      	str	r2, [r7, #32]
 80024fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024fc:	69f9      	ldr	r1, [r7, #28]
 80024fe:	6a3a      	ldr	r2, [r7, #32]
 8002500:	e841 2300 	strex	r3, r2, [r1]
 8002504:	61bb      	str	r3, [r7, #24]
   return(result);
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d1e5      	bne.n	80024d8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2220      	movs	r2, #32
 8002510:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2220      	movs	r2, #32
 8002518:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e00f      	b.n	8002548 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	4013      	ands	r3, r2
 8002532:	68ba      	ldr	r2, [r7, #8]
 8002534:	429a      	cmp	r2, r3
 8002536:	bf0c      	ite	eq
 8002538:	2301      	moveq	r3, #1
 800253a:	2300      	movne	r3, #0
 800253c:	b2db      	uxtb	r3, r3
 800253e:	461a      	mov	r2, r3
 8002540:	79fb      	ldrb	r3, [r7, #7]
 8002542:	429a      	cmp	r2, r3
 8002544:	d09f      	beq.n	8002486 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002546:	2300      	movs	r3, #0
}
 8002548:	4618      	mov	r0, r3
 800254a:	3740      	adds	r7, #64	; 0x40
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	691b      	ldr	r3, [r3, #16]
 800255e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	68da      	ldr	r2, [r3, #12]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	430a      	orrs	r2, r1
 800256c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	691b      	ldr	r3, [r3, #16]
 8002576:	431a      	orrs	r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	4313      	orrs	r3, r2
 800257e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800258a:	f023 030c 	bic.w	r3, r3, #12
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	6812      	ldr	r2, [r2, #0]
 8002592:	68b9      	ldr	r1, [r7, #8]
 8002594:	430b      	orrs	r3, r1
 8002596:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	695b      	ldr	r3, [r3, #20]
 800259e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	699a      	ldr	r2, [r3, #24]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	430a      	orrs	r2, r1
 80025ac:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a2c      	ldr	r2, [pc, #176]	; (8002664 <UART_SetConfig+0x114>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d103      	bne.n	80025c0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80025b8:	f7fe ffea 	bl	8001590 <HAL_RCC_GetPCLK2Freq>
 80025bc:	60f8      	str	r0, [r7, #12]
 80025be:	e002      	b.n	80025c6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80025c0:	f7fe ffd2 	bl	8001568 <HAL_RCC_GetPCLK1Freq>
 80025c4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80025c6:	68fa      	ldr	r2, [r7, #12]
 80025c8:	4613      	mov	r3, r2
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	4413      	add	r3, r2
 80025ce:	009a      	lsls	r2, r3, #2
 80025d0:	441a      	add	r2, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025dc:	4a22      	ldr	r2, [pc, #136]	; (8002668 <UART_SetConfig+0x118>)
 80025de:	fba2 2303 	umull	r2, r3, r2, r3
 80025e2:	095b      	lsrs	r3, r3, #5
 80025e4:	0119      	lsls	r1, r3, #4
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	4613      	mov	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	009a      	lsls	r2, r3, #2
 80025f0:	441a      	add	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80025fc:	4b1a      	ldr	r3, [pc, #104]	; (8002668 <UART_SetConfig+0x118>)
 80025fe:	fba3 0302 	umull	r0, r3, r3, r2
 8002602:	095b      	lsrs	r3, r3, #5
 8002604:	2064      	movs	r0, #100	; 0x64
 8002606:	fb00 f303 	mul.w	r3, r0, r3
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	011b      	lsls	r3, r3, #4
 800260e:	3332      	adds	r3, #50	; 0x32
 8002610:	4a15      	ldr	r2, [pc, #84]	; (8002668 <UART_SetConfig+0x118>)
 8002612:	fba2 2303 	umull	r2, r3, r2, r3
 8002616:	095b      	lsrs	r3, r3, #5
 8002618:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800261c:	4419      	add	r1, r3
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	4613      	mov	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4413      	add	r3, r2
 8002626:	009a      	lsls	r2, r3, #2
 8002628:	441a      	add	r2, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	fbb2 f2f3 	udiv	r2, r2, r3
 8002634:	4b0c      	ldr	r3, [pc, #48]	; (8002668 <UART_SetConfig+0x118>)
 8002636:	fba3 0302 	umull	r0, r3, r3, r2
 800263a:	095b      	lsrs	r3, r3, #5
 800263c:	2064      	movs	r0, #100	; 0x64
 800263e:	fb00 f303 	mul.w	r3, r0, r3
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	011b      	lsls	r3, r3, #4
 8002646:	3332      	adds	r3, #50	; 0x32
 8002648:	4a07      	ldr	r2, [pc, #28]	; (8002668 <UART_SetConfig+0x118>)
 800264a:	fba2 2303 	umull	r2, r3, r2, r3
 800264e:	095b      	lsrs	r3, r3, #5
 8002650:	f003 020f 	and.w	r2, r3, #15
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	440a      	add	r2, r1
 800265a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800265c:	bf00      	nop
 800265e:	3710      	adds	r7, #16
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	40013800 	.word	0x40013800
 8002668:	51eb851f 	.word	0x51eb851f

0800266c <siprintf>:
 800266c:	b40e      	push	{r1, r2, r3}
 800266e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002672:	b500      	push	{lr}
 8002674:	b09c      	sub	sp, #112	; 0x70
 8002676:	ab1d      	add	r3, sp, #116	; 0x74
 8002678:	9002      	str	r0, [sp, #8]
 800267a:	9006      	str	r0, [sp, #24]
 800267c:	9107      	str	r1, [sp, #28]
 800267e:	9104      	str	r1, [sp, #16]
 8002680:	4808      	ldr	r0, [pc, #32]	; (80026a4 <siprintf+0x38>)
 8002682:	4909      	ldr	r1, [pc, #36]	; (80026a8 <siprintf+0x3c>)
 8002684:	f853 2b04 	ldr.w	r2, [r3], #4
 8002688:	9105      	str	r1, [sp, #20]
 800268a:	6800      	ldr	r0, [r0, #0]
 800268c:	a902      	add	r1, sp, #8
 800268e:	9301      	str	r3, [sp, #4]
 8002690:	f000 f89a 	bl	80027c8 <_svfiprintf_r>
 8002694:	2200      	movs	r2, #0
 8002696:	9b02      	ldr	r3, [sp, #8]
 8002698:	701a      	strb	r2, [r3, #0]
 800269a:	b01c      	add	sp, #112	; 0x70
 800269c:	f85d eb04 	ldr.w	lr, [sp], #4
 80026a0:	b003      	add	sp, #12
 80026a2:	4770      	bx	lr
 80026a4:	20000058 	.word	0x20000058
 80026a8:	ffff0208 	.word	0xffff0208

080026ac <memset>:
 80026ac:	4603      	mov	r3, r0
 80026ae:	4402      	add	r2, r0
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d100      	bne.n	80026b6 <memset+0xa>
 80026b4:	4770      	bx	lr
 80026b6:	f803 1b01 	strb.w	r1, [r3], #1
 80026ba:	e7f9      	b.n	80026b0 <memset+0x4>

080026bc <__errno>:
 80026bc:	4b01      	ldr	r3, [pc, #4]	; (80026c4 <__errno+0x8>)
 80026be:	6818      	ldr	r0, [r3, #0]
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	20000058 	.word	0x20000058

080026c8 <__libc_init_array>:
 80026c8:	b570      	push	{r4, r5, r6, lr}
 80026ca:	2600      	movs	r6, #0
 80026cc:	4d0c      	ldr	r5, [pc, #48]	; (8002700 <__libc_init_array+0x38>)
 80026ce:	4c0d      	ldr	r4, [pc, #52]	; (8002704 <__libc_init_array+0x3c>)
 80026d0:	1b64      	subs	r4, r4, r5
 80026d2:	10a4      	asrs	r4, r4, #2
 80026d4:	42a6      	cmp	r6, r4
 80026d6:	d109      	bne.n	80026ec <__libc_init_array+0x24>
 80026d8:	f000 fc7a 	bl	8002fd0 <_init>
 80026dc:	2600      	movs	r6, #0
 80026de:	4d0a      	ldr	r5, [pc, #40]	; (8002708 <__libc_init_array+0x40>)
 80026e0:	4c0a      	ldr	r4, [pc, #40]	; (800270c <__libc_init_array+0x44>)
 80026e2:	1b64      	subs	r4, r4, r5
 80026e4:	10a4      	asrs	r4, r4, #2
 80026e6:	42a6      	cmp	r6, r4
 80026e8:	d105      	bne.n	80026f6 <__libc_init_array+0x2e>
 80026ea:	bd70      	pop	{r4, r5, r6, pc}
 80026ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80026f0:	4798      	blx	r3
 80026f2:	3601      	adds	r6, #1
 80026f4:	e7ee      	b.n	80026d4 <__libc_init_array+0xc>
 80026f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80026fa:	4798      	blx	r3
 80026fc:	3601      	adds	r6, #1
 80026fe:	e7f2      	b.n	80026e6 <__libc_init_array+0x1e>
 8002700:	08003054 	.word	0x08003054
 8002704:	08003054 	.word	0x08003054
 8002708:	08003054 	.word	0x08003054
 800270c:	08003058 	.word	0x08003058

08002710 <__retarget_lock_acquire_recursive>:
 8002710:	4770      	bx	lr

08002712 <__retarget_lock_release_recursive>:
 8002712:	4770      	bx	lr

08002714 <__ssputs_r>:
 8002714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002718:	461f      	mov	r7, r3
 800271a:	688e      	ldr	r6, [r1, #8]
 800271c:	4682      	mov	sl, r0
 800271e:	42be      	cmp	r6, r7
 8002720:	460c      	mov	r4, r1
 8002722:	4690      	mov	r8, r2
 8002724:	680b      	ldr	r3, [r1, #0]
 8002726:	d82c      	bhi.n	8002782 <__ssputs_r+0x6e>
 8002728:	898a      	ldrh	r2, [r1, #12]
 800272a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800272e:	d026      	beq.n	800277e <__ssputs_r+0x6a>
 8002730:	6965      	ldr	r5, [r4, #20]
 8002732:	6909      	ldr	r1, [r1, #16]
 8002734:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002738:	eba3 0901 	sub.w	r9, r3, r1
 800273c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002740:	1c7b      	adds	r3, r7, #1
 8002742:	444b      	add	r3, r9
 8002744:	106d      	asrs	r5, r5, #1
 8002746:	429d      	cmp	r5, r3
 8002748:	bf38      	it	cc
 800274a:	461d      	movcc	r5, r3
 800274c:	0553      	lsls	r3, r2, #21
 800274e:	d527      	bpl.n	80027a0 <__ssputs_r+0x8c>
 8002750:	4629      	mov	r1, r5
 8002752:	f000 f957 	bl	8002a04 <_malloc_r>
 8002756:	4606      	mov	r6, r0
 8002758:	b360      	cbz	r0, 80027b4 <__ssputs_r+0xa0>
 800275a:	464a      	mov	r2, r9
 800275c:	6921      	ldr	r1, [r4, #16]
 800275e:	f000 fbd9 	bl	8002f14 <memcpy>
 8002762:	89a3      	ldrh	r3, [r4, #12]
 8002764:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002768:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800276c:	81a3      	strh	r3, [r4, #12]
 800276e:	6126      	str	r6, [r4, #16]
 8002770:	444e      	add	r6, r9
 8002772:	6026      	str	r6, [r4, #0]
 8002774:	463e      	mov	r6, r7
 8002776:	6165      	str	r5, [r4, #20]
 8002778:	eba5 0509 	sub.w	r5, r5, r9
 800277c:	60a5      	str	r5, [r4, #8]
 800277e:	42be      	cmp	r6, r7
 8002780:	d900      	bls.n	8002784 <__ssputs_r+0x70>
 8002782:	463e      	mov	r6, r7
 8002784:	4632      	mov	r2, r6
 8002786:	4641      	mov	r1, r8
 8002788:	6820      	ldr	r0, [r4, #0]
 800278a:	f000 fb8a 	bl	8002ea2 <memmove>
 800278e:	2000      	movs	r0, #0
 8002790:	68a3      	ldr	r3, [r4, #8]
 8002792:	1b9b      	subs	r3, r3, r6
 8002794:	60a3      	str	r3, [r4, #8]
 8002796:	6823      	ldr	r3, [r4, #0]
 8002798:	4433      	add	r3, r6
 800279a:	6023      	str	r3, [r4, #0]
 800279c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027a0:	462a      	mov	r2, r5
 80027a2:	f000 fb4f 	bl	8002e44 <_realloc_r>
 80027a6:	4606      	mov	r6, r0
 80027a8:	2800      	cmp	r0, #0
 80027aa:	d1e0      	bne.n	800276e <__ssputs_r+0x5a>
 80027ac:	4650      	mov	r0, sl
 80027ae:	6921      	ldr	r1, [r4, #16]
 80027b0:	f000 fbbe 	bl	8002f30 <_free_r>
 80027b4:	230c      	movs	r3, #12
 80027b6:	f8ca 3000 	str.w	r3, [sl]
 80027ba:	89a3      	ldrh	r3, [r4, #12]
 80027bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80027c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027c4:	81a3      	strh	r3, [r4, #12]
 80027c6:	e7e9      	b.n	800279c <__ssputs_r+0x88>

080027c8 <_svfiprintf_r>:
 80027c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027cc:	4698      	mov	r8, r3
 80027ce:	898b      	ldrh	r3, [r1, #12]
 80027d0:	4607      	mov	r7, r0
 80027d2:	061b      	lsls	r3, r3, #24
 80027d4:	460d      	mov	r5, r1
 80027d6:	4614      	mov	r4, r2
 80027d8:	b09d      	sub	sp, #116	; 0x74
 80027da:	d50e      	bpl.n	80027fa <_svfiprintf_r+0x32>
 80027dc:	690b      	ldr	r3, [r1, #16]
 80027de:	b963      	cbnz	r3, 80027fa <_svfiprintf_r+0x32>
 80027e0:	2140      	movs	r1, #64	; 0x40
 80027e2:	f000 f90f 	bl	8002a04 <_malloc_r>
 80027e6:	6028      	str	r0, [r5, #0]
 80027e8:	6128      	str	r0, [r5, #16]
 80027ea:	b920      	cbnz	r0, 80027f6 <_svfiprintf_r+0x2e>
 80027ec:	230c      	movs	r3, #12
 80027ee:	603b      	str	r3, [r7, #0]
 80027f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80027f4:	e0d0      	b.n	8002998 <_svfiprintf_r+0x1d0>
 80027f6:	2340      	movs	r3, #64	; 0x40
 80027f8:	616b      	str	r3, [r5, #20]
 80027fa:	2300      	movs	r3, #0
 80027fc:	9309      	str	r3, [sp, #36]	; 0x24
 80027fe:	2320      	movs	r3, #32
 8002800:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002804:	2330      	movs	r3, #48	; 0x30
 8002806:	f04f 0901 	mov.w	r9, #1
 800280a:	f8cd 800c 	str.w	r8, [sp, #12]
 800280e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80029b0 <_svfiprintf_r+0x1e8>
 8002812:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002816:	4623      	mov	r3, r4
 8002818:	469a      	mov	sl, r3
 800281a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800281e:	b10a      	cbz	r2, 8002824 <_svfiprintf_r+0x5c>
 8002820:	2a25      	cmp	r2, #37	; 0x25
 8002822:	d1f9      	bne.n	8002818 <_svfiprintf_r+0x50>
 8002824:	ebba 0b04 	subs.w	fp, sl, r4
 8002828:	d00b      	beq.n	8002842 <_svfiprintf_r+0x7a>
 800282a:	465b      	mov	r3, fp
 800282c:	4622      	mov	r2, r4
 800282e:	4629      	mov	r1, r5
 8002830:	4638      	mov	r0, r7
 8002832:	f7ff ff6f 	bl	8002714 <__ssputs_r>
 8002836:	3001      	adds	r0, #1
 8002838:	f000 80a9 	beq.w	800298e <_svfiprintf_r+0x1c6>
 800283c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800283e:	445a      	add	r2, fp
 8002840:	9209      	str	r2, [sp, #36]	; 0x24
 8002842:	f89a 3000 	ldrb.w	r3, [sl]
 8002846:	2b00      	cmp	r3, #0
 8002848:	f000 80a1 	beq.w	800298e <_svfiprintf_r+0x1c6>
 800284c:	2300      	movs	r3, #0
 800284e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002852:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002856:	f10a 0a01 	add.w	sl, sl, #1
 800285a:	9304      	str	r3, [sp, #16]
 800285c:	9307      	str	r3, [sp, #28]
 800285e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002862:	931a      	str	r3, [sp, #104]	; 0x68
 8002864:	4654      	mov	r4, sl
 8002866:	2205      	movs	r2, #5
 8002868:	f814 1b01 	ldrb.w	r1, [r4], #1
 800286c:	4850      	ldr	r0, [pc, #320]	; (80029b0 <_svfiprintf_r+0x1e8>)
 800286e:	f000 fb43 	bl	8002ef8 <memchr>
 8002872:	9a04      	ldr	r2, [sp, #16]
 8002874:	b9d8      	cbnz	r0, 80028ae <_svfiprintf_r+0xe6>
 8002876:	06d0      	lsls	r0, r2, #27
 8002878:	bf44      	itt	mi
 800287a:	2320      	movmi	r3, #32
 800287c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002880:	0711      	lsls	r1, r2, #28
 8002882:	bf44      	itt	mi
 8002884:	232b      	movmi	r3, #43	; 0x2b
 8002886:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800288a:	f89a 3000 	ldrb.w	r3, [sl]
 800288e:	2b2a      	cmp	r3, #42	; 0x2a
 8002890:	d015      	beq.n	80028be <_svfiprintf_r+0xf6>
 8002892:	4654      	mov	r4, sl
 8002894:	2000      	movs	r0, #0
 8002896:	f04f 0c0a 	mov.w	ip, #10
 800289a:	9a07      	ldr	r2, [sp, #28]
 800289c:	4621      	mov	r1, r4
 800289e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80028a2:	3b30      	subs	r3, #48	; 0x30
 80028a4:	2b09      	cmp	r3, #9
 80028a6:	d94d      	bls.n	8002944 <_svfiprintf_r+0x17c>
 80028a8:	b1b0      	cbz	r0, 80028d8 <_svfiprintf_r+0x110>
 80028aa:	9207      	str	r2, [sp, #28]
 80028ac:	e014      	b.n	80028d8 <_svfiprintf_r+0x110>
 80028ae:	eba0 0308 	sub.w	r3, r0, r8
 80028b2:	fa09 f303 	lsl.w	r3, r9, r3
 80028b6:	4313      	orrs	r3, r2
 80028b8:	46a2      	mov	sl, r4
 80028ba:	9304      	str	r3, [sp, #16]
 80028bc:	e7d2      	b.n	8002864 <_svfiprintf_r+0x9c>
 80028be:	9b03      	ldr	r3, [sp, #12]
 80028c0:	1d19      	adds	r1, r3, #4
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	9103      	str	r1, [sp, #12]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	bfbb      	ittet	lt
 80028ca:	425b      	neglt	r3, r3
 80028cc:	f042 0202 	orrlt.w	r2, r2, #2
 80028d0:	9307      	strge	r3, [sp, #28]
 80028d2:	9307      	strlt	r3, [sp, #28]
 80028d4:	bfb8      	it	lt
 80028d6:	9204      	strlt	r2, [sp, #16]
 80028d8:	7823      	ldrb	r3, [r4, #0]
 80028da:	2b2e      	cmp	r3, #46	; 0x2e
 80028dc:	d10c      	bne.n	80028f8 <_svfiprintf_r+0x130>
 80028de:	7863      	ldrb	r3, [r4, #1]
 80028e0:	2b2a      	cmp	r3, #42	; 0x2a
 80028e2:	d134      	bne.n	800294e <_svfiprintf_r+0x186>
 80028e4:	9b03      	ldr	r3, [sp, #12]
 80028e6:	3402      	adds	r4, #2
 80028e8:	1d1a      	adds	r2, r3, #4
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	9203      	str	r2, [sp, #12]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	bfb8      	it	lt
 80028f2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80028f6:	9305      	str	r3, [sp, #20]
 80028f8:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80029b4 <_svfiprintf_r+0x1ec>
 80028fc:	2203      	movs	r2, #3
 80028fe:	4650      	mov	r0, sl
 8002900:	7821      	ldrb	r1, [r4, #0]
 8002902:	f000 faf9 	bl	8002ef8 <memchr>
 8002906:	b138      	cbz	r0, 8002918 <_svfiprintf_r+0x150>
 8002908:	2240      	movs	r2, #64	; 0x40
 800290a:	9b04      	ldr	r3, [sp, #16]
 800290c:	eba0 000a 	sub.w	r0, r0, sl
 8002910:	4082      	lsls	r2, r0
 8002912:	4313      	orrs	r3, r2
 8002914:	3401      	adds	r4, #1
 8002916:	9304      	str	r3, [sp, #16]
 8002918:	f814 1b01 	ldrb.w	r1, [r4], #1
 800291c:	2206      	movs	r2, #6
 800291e:	4826      	ldr	r0, [pc, #152]	; (80029b8 <_svfiprintf_r+0x1f0>)
 8002920:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002924:	f000 fae8 	bl	8002ef8 <memchr>
 8002928:	2800      	cmp	r0, #0
 800292a:	d038      	beq.n	800299e <_svfiprintf_r+0x1d6>
 800292c:	4b23      	ldr	r3, [pc, #140]	; (80029bc <_svfiprintf_r+0x1f4>)
 800292e:	bb1b      	cbnz	r3, 8002978 <_svfiprintf_r+0x1b0>
 8002930:	9b03      	ldr	r3, [sp, #12]
 8002932:	3307      	adds	r3, #7
 8002934:	f023 0307 	bic.w	r3, r3, #7
 8002938:	3308      	adds	r3, #8
 800293a:	9303      	str	r3, [sp, #12]
 800293c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800293e:	4433      	add	r3, r6
 8002940:	9309      	str	r3, [sp, #36]	; 0x24
 8002942:	e768      	b.n	8002816 <_svfiprintf_r+0x4e>
 8002944:	460c      	mov	r4, r1
 8002946:	2001      	movs	r0, #1
 8002948:	fb0c 3202 	mla	r2, ip, r2, r3
 800294c:	e7a6      	b.n	800289c <_svfiprintf_r+0xd4>
 800294e:	2300      	movs	r3, #0
 8002950:	f04f 0c0a 	mov.w	ip, #10
 8002954:	4619      	mov	r1, r3
 8002956:	3401      	adds	r4, #1
 8002958:	9305      	str	r3, [sp, #20]
 800295a:	4620      	mov	r0, r4
 800295c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002960:	3a30      	subs	r2, #48	; 0x30
 8002962:	2a09      	cmp	r2, #9
 8002964:	d903      	bls.n	800296e <_svfiprintf_r+0x1a6>
 8002966:	2b00      	cmp	r3, #0
 8002968:	d0c6      	beq.n	80028f8 <_svfiprintf_r+0x130>
 800296a:	9105      	str	r1, [sp, #20]
 800296c:	e7c4      	b.n	80028f8 <_svfiprintf_r+0x130>
 800296e:	4604      	mov	r4, r0
 8002970:	2301      	movs	r3, #1
 8002972:	fb0c 2101 	mla	r1, ip, r1, r2
 8002976:	e7f0      	b.n	800295a <_svfiprintf_r+0x192>
 8002978:	ab03      	add	r3, sp, #12
 800297a:	9300      	str	r3, [sp, #0]
 800297c:	462a      	mov	r2, r5
 800297e:	4638      	mov	r0, r7
 8002980:	4b0f      	ldr	r3, [pc, #60]	; (80029c0 <_svfiprintf_r+0x1f8>)
 8002982:	a904      	add	r1, sp, #16
 8002984:	f3af 8000 	nop.w
 8002988:	1c42      	adds	r2, r0, #1
 800298a:	4606      	mov	r6, r0
 800298c:	d1d6      	bne.n	800293c <_svfiprintf_r+0x174>
 800298e:	89ab      	ldrh	r3, [r5, #12]
 8002990:	065b      	lsls	r3, r3, #25
 8002992:	f53f af2d 	bmi.w	80027f0 <_svfiprintf_r+0x28>
 8002996:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002998:	b01d      	add	sp, #116	; 0x74
 800299a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800299e:	ab03      	add	r3, sp, #12
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	462a      	mov	r2, r5
 80029a4:	4638      	mov	r0, r7
 80029a6:	4b06      	ldr	r3, [pc, #24]	; (80029c0 <_svfiprintf_r+0x1f8>)
 80029a8:	a904      	add	r1, sp, #16
 80029aa:	f000 f91d 	bl	8002be8 <_printf_i>
 80029ae:	e7eb      	b.n	8002988 <_svfiprintf_r+0x1c0>
 80029b0:	0800301e 	.word	0x0800301e
 80029b4:	08003024 	.word	0x08003024
 80029b8:	08003028 	.word	0x08003028
 80029bc:	00000000 	.word	0x00000000
 80029c0:	08002715 	.word	0x08002715

080029c4 <sbrk_aligned>:
 80029c4:	b570      	push	{r4, r5, r6, lr}
 80029c6:	4e0e      	ldr	r6, [pc, #56]	; (8002a00 <sbrk_aligned+0x3c>)
 80029c8:	460c      	mov	r4, r1
 80029ca:	6831      	ldr	r1, [r6, #0]
 80029cc:	4605      	mov	r5, r0
 80029ce:	b911      	cbnz	r1, 80029d6 <sbrk_aligned+0x12>
 80029d0:	f000 fa82 	bl	8002ed8 <_sbrk_r>
 80029d4:	6030      	str	r0, [r6, #0]
 80029d6:	4621      	mov	r1, r4
 80029d8:	4628      	mov	r0, r5
 80029da:	f000 fa7d 	bl	8002ed8 <_sbrk_r>
 80029de:	1c43      	adds	r3, r0, #1
 80029e0:	d00a      	beq.n	80029f8 <sbrk_aligned+0x34>
 80029e2:	1cc4      	adds	r4, r0, #3
 80029e4:	f024 0403 	bic.w	r4, r4, #3
 80029e8:	42a0      	cmp	r0, r4
 80029ea:	d007      	beq.n	80029fc <sbrk_aligned+0x38>
 80029ec:	1a21      	subs	r1, r4, r0
 80029ee:	4628      	mov	r0, r5
 80029f0:	f000 fa72 	bl	8002ed8 <_sbrk_r>
 80029f4:	3001      	adds	r0, #1
 80029f6:	d101      	bne.n	80029fc <sbrk_aligned+0x38>
 80029f8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80029fc:	4620      	mov	r0, r4
 80029fe:	bd70      	pop	{r4, r5, r6, pc}
 8002a00:	20000280 	.word	0x20000280

08002a04 <_malloc_r>:
 8002a04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a08:	1ccd      	adds	r5, r1, #3
 8002a0a:	f025 0503 	bic.w	r5, r5, #3
 8002a0e:	3508      	adds	r5, #8
 8002a10:	2d0c      	cmp	r5, #12
 8002a12:	bf38      	it	cc
 8002a14:	250c      	movcc	r5, #12
 8002a16:	2d00      	cmp	r5, #0
 8002a18:	4607      	mov	r7, r0
 8002a1a:	db01      	blt.n	8002a20 <_malloc_r+0x1c>
 8002a1c:	42a9      	cmp	r1, r5
 8002a1e:	d905      	bls.n	8002a2c <_malloc_r+0x28>
 8002a20:	230c      	movs	r3, #12
 8002a22:	2600      	movs	r6, #0
 8002a24:	603b      	str	r3, [r7, #0]
 8002a26:	4630      	mov	r0, r6
 8002a28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a2c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002b00 <_malloc_r+0xfc>
 8002a30:	f000 f9fc 	bl	8002e2c <__malloc_lock>
 8002a34:	f8d8 3000 	ldr.w	r3, [r8]
 8002a38:	461c      	mov	r4, r3
 8002a3a:	bb5c      	cbnz	r4, 8002a94 <_malloc_r+0x90>
 8002a3c:	4629      	mov	r1, r5
 8002a3e:	4638      	mov	r0, r7
 8002a40:	f7ff ffc0 	bl	80029c4 <sbrk_aligned>
 8002a44:	1c43      	adds	r3, r0, #1
 8002a46:	4604      	mov	r4, r0
 8002a48:	d155      	bne.n	8002af6 <_malloc_r+0xf2>
 8002a4a:	f8d8 4000 	ldr.w	r4, [r8]
 8002a4e:	4626      	mov	r6, r4
 8002a50:	2e00      	cmp	r6, #0
 8002a52:	d145      	bne.n	8002ae0 <_malloc_r+0xdc>
 8002a54:	2c00      	cmp	r4, #0
 8002a56:	d048      	beq.n	8002aea <_malloc_r+0xe6>
 8002a58:	6823      	ldr	r3, [r4, #0]
 8002a5a:	4631      	mov	r1, r6
 8002a5c:	4638      	mov	r0, r7
 8002a5e:	eb04 0903 	add.w	r9, r4, r3
 8002a62:	f000 fa39 	bl	8002ed8 <_sbrk_r>
 8002a66:	4581      	cmp	r9, r0
 8002a68:	d13f      	bne.n	8002aea <_malloc_r+0xe6>
 8002a6a:	6821      	ldr	r1, [r4, #0]
 8002a6c:	4638      	mov	r0, r7
 8002a6e:	1a6d      	subs	r5, r5, r1
 8002a70:	4629      	mov	r1, r5
 8002a72:	f7ff ffa7 	bl	80029c4 <sbrk_aligned>
 8002a76:	3001      	adds	r0, #1
 8002a78:	d037      	beq.n	8002aea <_malloc_r+0xe6>
 8002a7a:	6823      	ldr	r3, [r4, #0]
 8002a7c:	442b      	add	r3, r5
 8002a7e:	6023      	str	r3, [r4, #0]
 8002a80:	f8d8 3000 	ldr.w	r3, [r8]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d038      	beq.n	8002afa <_malloc_r+0xf6>
 8002a88:	685a      	ldr	r2, [r3, #4]
 8002a8a:	42a2      	cmp	r2, r4
 8002a8c:	d12b      	bne.n	8002ae6 <_malloc_r+0xe2>
 8002a8e:	2200      	movs	r2, #0
 8002a90:	605a      	str	r2, [r3, #4]
 8002a92:	e00f      	b.n	8002ab4 <_malloc_r+0xb0>
 8002a94:	6822      	ldr	r2, [r4, #0]
 8002a96:	1b52      	subs	r2, r2, r5
 8002a98:	d41f      	bmi.n	8002ada <_malloc_r+0xd6>
 8002a9a:	2a0b      	cmp	r2, #11
 8002a9c:	d917      	bls.n	8002ace <_malloc_r+0xca>
 8002a9e:	1961      	adds	r1, r4, r5
 8002aa0:	42a3      	cmp	r3, r4
 8002aa2:	6025      	str	r5, [r4, #0]
 8002aa4:	bf18      	it	ne
 8002aa6:	6059      	strne	r1, [r3, #4]
 8002aa8:	6863      	ldr	r3, [r4, #4]
 8002aaa:	bf08      	it	eq
 8002aac:	f8c8 1000 	streq.w	r1, [r8]
 8002ab0:	5162      	str	r2, [r4, r5]
 8002ab2:	604b      	str	r3, [r1, #4]
 8002ab4:	4638      	mov	r0, r7
 8002ab6:	f104 060b 	add.w	r6, r4, #11
 8002aba:	f000 f9bd 	bl	8002e38 <__malloc_unlock>
 8002abe:	f026 0607 	bic.w	r6, r6, #7
 8002ac2:	1d23      	adds	r3, r4, #4
 8002ac4:	1af2      	subs	r2, r6, r3
 8002ac6:	d0ae      	beq.n	8002a26 <_malloc_r+0x22>
 8002ac8:	1b9b      	subs	r3, r3, r6
 8002aca:	50a3      	str	r3, [r4, r2]
 8002acc:	e7ab      	b.n	8002a26 <_malloc_r+0x22>
 8002ace:	42a3      	cmp	r3, r4
 8002ad0:	6862      	ldr	r2, [r4, #4]
 8002ad2:	d1dd      	bne.n	8002a90 <_malloc_r+0x8c>
 8002ad4:	f8c8 2000 	str.w	r2, [r8]
 8002ad8:	e7ec      	b.n	8002ab4 <_malloc_r+0xb0>
 8002ada:	4623      	mov	r3, r4
 8002adc:	6864      	ldr	r4, [r4, #4]
 8002ade:	e7ac      	b.n	8002a3a <_malloc_r+0x36>
 8002ae0:	4634      	mov	r4, r6
 8002ae2:	6876      	ldr	r6, [r6, #4]
 8002ae4:	e7b4      	b.n	8002a50 <_malloc_r+0x4c>
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	e7cc      	b.n	8002a84 <_malloc_r+0x80>
 8002aea:	230c      	movs	r3, #12
 8002aec:	4638      	mov	r0, r7
 8002aee:	603b      	str	r3, [r7, #0]
 8002af0:	f000 f9a2 	bl	8002e38 <__malloc_unlock>
 8002af4:	e797      	b.n	8002a26 <_malloc_r+0x22>
 8002af6:	6025      	str	r5, [r4, #0]
 8002af8:	e7dc      	b.n	8002ab4 <_malloc_r+0xb0>
 8002afa:	605b      	str	r3, [r3, #4]
 8002afc:	deff      	udf	#255	; 0xff
 8002afe:	bf00      	nop
 8002b00:	2000027c 	.word	0x2000027c

08002b04 <_printf_common>:
 8002b04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b08:	4616      	mov	r6, r2
 8002b0a:	4699      	mov	r9, r3
 8002b0c:	688a      	ldr	r2, [r1, #8]
 8002b0e:	690b      	ldr	r3, [r1, #16]
 8002b10:	4607      	mov	r7, r0
 8002b12:	4293      	cmp	r3, r2
 8002b14:	bfb8      	it	lt
 8002b16:	4613      	movlt	r3, r2
 8002b18:	6033      	str	r3, [r6, #0]
 8002b1a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002b1e:	460c      	mov	r4, r1
 8002b20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002b24:	b10a      	cbz	r2, 8002b2a <_printf_common+0x26>
 8002b26:	3301      	adds	r3, #1
 8002b28:	6033      	str	r3, [r6, #0]
 8002b2a:	6823      	ldr	r3, [r4, #0]
 8002b2c:	0699      	lsls	r1, r3, #26
 8002b2e:	bf42      	ittt	mi
 8002b30:	6833      	ldrmi	r3, [r6, #0]
 8002b32:	3302      	addmi	r3, #2
 8002b34:	6033      	strmi	r3, [r6, #0]
 8002b36:	6825      	ldr	r5, [r4, #0]
 8002b38:	f015 0506 	ands.w	r5, r5, #6
 8002b3c:	d106      	bne.n	8002b4c <_printf_common+0x48>
 8002b3e:	f104 0a19 	add.w	sl, r4, #25
 8002b42:	68e3      	ldr	r3, [r4, #12]
 8002b44:	6832      	ldr	r2, [r6, #0]
 8002b46:	1a9b      	subs	r3, r3, r2
 8002b48:	42ab      	cmp	r3, r5
 8002b4a:	dc2b      	bgt.n	8002ba4 <_printf_common+0xa0>
 8002b4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002b50:	1e13      	subs	r3, r2, #0
 8002b52:	6822      	ldr	r2, [r4, #0]
 8002b54:	bf18      	it	ne
 8002b56:	2301      	movne	r3, #1
 8002b58:	0692      	lsls	r2, r2, #26
 8002b5a:	d430      	bmi.n	8002bbe <_printf_common+0xba>
 8002b5c:	4649      	mov	r1, r9
 8002b5e:	4638      	mov	r0, r7
 8002b60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002b64:	47c0      	blx	r8
 8002b66:	3001      	adds	r0, #1
 8002b68:	d023      	beq.n	8002bb2 <_printf_common+0xae>
 8002b6a:	6823      	ldr	r3, [r4, #0]
 8002b6c:	6922      	ldr	r2, [r4, #16]
 8002b6e:	f003 0306 	and.w	r3, r3, #6
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	bf14      	ite	ne
 8002b76:	2500      	movne	r5, #0
 8002b78:	6833      	ldreq	r3, [r6, #0]
 8002b7a:	f04f 0600 	mov.w	r6, #0
 8002b7e:	bf08      	it	eq
 8002b80:	68e5      	ldreq	r5, [r4, #12]
 8002b82:	f104 041a 	add.w	r4, r4, #26
 8002b86:	bf08      	it	eq
 8002b88:	1aed      	subeq	r5, r5, r3
 8002b8a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002b8e:	bf08      	it	eq
 8002b90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002b94:	4293      	cmp	r3, r2
 8002b96:	bfc4      	itt	gt
 8002b98:	1a9b      	subgt	r3, r3, r2
 8002b9a:	18ed      	addgt	r5, r5, r3
 8002b9c:	42b5      	cmp	r5, r6
 8002b9e:	d11a      	bne.n	8002bd6 <_printf_common+0xd2>
 8002ba0:	2000      	movs	r0, #0
 8002ba2:	e008      	b.n	8002bb6 <_printf_common+0xb2>
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	4652      	mov	r2, sl
 8002ba8:	4649      	mov	r1, r9
 8002baa:	4638      	mov	r0, r7
 8002bac:	47c0      	blx	r8
 8002bae:	3001      	adds	r0, #1
 8002bb0:	d103      	bne.n	8002bba <_printf_common+0xb6>
 8002bb2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bba:	3501      	adds	r5, #1
 8002bbc:	e7c1      	b.n	8002b42 <_printf_common+0x3e>
 8002bbe:	2030      	movs	r0, #48	; 0x30
 8002bc0:	18e1      	adds	r1, r4, r3
 8002bc2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002bc6:	1c5a      	adds	r2, r3, #1
 8002bc8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002bcc:	4422      	add	r2, r4
 8002bce:	3302      	adds	r3, #2
 8002bd0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002bd4:	e7c2      	b.n	8002b5c <_printf_common+0x58>
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	4622      	mov	r2, r4
 8002bda:	4649      	mov	r1, r9
 8002bdc:	4638      	mov	r0, r7
 8002bde:	47c0      	blx	r8
 8002be0:	3001      	adds	r0, #1
 8002be2:	d0e6      	beq.n	8002bb2 <_printf_common+0xae>
 8002be4:	3601      	adds	r6, #1
 8002be6:	e7d9      	b.n	8002b9c <_printf_common+0x98>

08002be8 <_printf_i>:
 8002be8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002bec:	7e0f      	ldrb	r7, [r1, #24]
 8002bee:	4691      	mov	r9, r2
 8002bf0:	2f78      	cmp	r7, #120	; 0x78
 8002bf2:	4680      	mov	r8, r0
 8002bf4:	460c      	mov	r4, r1
 8002bf6:	469a      	mov	sl, r3
 8002bf8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002bfa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002bfe:	d807      	bhi.n	8002c10 <_printf_i+0x28>
 8002c00:	2f62      	cmp	r7, #98	; 0x62
 8002c02:	d80a      	bhi.n	8002c1a <_printf_i+0x32>
 8002c04:	2f00      	cmp	r7, #0
 8002c06:	f000 80d5 	beq.w	8002db4 <_printf_i+0x1cc>
 8002c0a:	2f58      	cmp	r7, #88	; 0x58
 8002c0c:	f000 80c1 	beq.w	8002d92 <_printf_i+0x1aa>
 8002c10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002c14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002c18:	e03a      	b.n	8002c90 <_printf_i+0xa8>
 8002c1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002c1e:	2b15      	cmp	r3, #21
 8002c20:	d8f6      	bhi.n	8002c10 <_printf_i+0x28>
 8002c22:	a101      	add	r1, pc, #4	; (adr r1, 8002c28 <_printf_i+0x40>)
 8002c24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002c28:	08002c81 	.word	0x08002c81
 8002c2c:	08002c95 	.word	0x08002c95
 8002c30:	08002c11 	.word	0x08002c11
 8002c34:	08002c11 	.word	0x08002c11
 8002c38:	08002c11 	.word	0x08002c11
 8002c3c:	08002c11 	.word	0x08002c11
 8002c40:	08002c95 	.word	0x08002c95
 8002c44:	08002c11 	.word	0x08002c11
 8002c48:	08002c11 	.word	0x08002c11
 8002c4c:	08002c11 	.word	0x08002c11
 8002c50:	08002c11 	.word	0x08002c11
 8002c54:	08002d9b 	.word	0x08002d9b
 8002c58:	08002cc1 	.word	0x08002cc1
 8002c5c:	08002d55 	.word	0x08002d55
 8002c60:	08002c11 	.word	0x08002c11
 8002c64:	08002c11 	.word	0x08002c11
 8002c68:	08002dbd 	.word	0x08002dbd
 8002c6c:	08002c11 	.word	0x08002c11
 8002c70:	08002cc1 	.word	0x08002cc1
 8002c74:	08002c11 	.word	0x08002c11
 8002c78:	08002c11 	.word	0x08002c11
 8002c7c:	08002d5d 	.word	0x08002d5d
 8002c80:	682b      	ldr	r3, [r5, #0]
 8002c82:	1d1a      	adds	r2, r3, #4
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	602a      	str	r2, [r5, #0]
 8002c88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002c8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002c90:	2301      	movs	r3, #1
 8002c92:	e0a0      	b.n	8002dd6 <_printf_i+0x1ee>
 8002c94:	6820      	ldr	r0, [r4, #0]
 8002c96:	682b      	ldr	r3, [r5, #0]
 8002c98:	0607      	lsls	r7, r0, #24
 8002c9a:	f103 0104 	add.w	r1, r3, #4
 8002c9e:	6029      	str	r1, [r5, #0]
 8002ca0:	d501      	bpl.n	8002ca6 <_printf_i+0xbe>
 8002ca2:	681e      	ldr	r6, [r3, #0]
 8002ca4:	e003      	b.n	8002cae <_printf_i+0xc6>
 8002ca6:	0646      	lsls	r6, r0, #25
 8002ca8:	d5fb      	bpl.n	8002ca2 <_printf_i+0xba>
 8002caa:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002cae:	2e00      	cmp	r6, #0
 8002cb0:	da03      	bge.n	8002cba <_printf_i+0xd2>
 8002cb2:	232d      	movs	r3, #45	; 0x2d
 8002cb4:	4276      	negs	r6, r6
 8002cb6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002cba:	230a      	movs	r3, #10
 8002cbc:	4859      	ldr	r0, [pc, #356]	; (8002e24 <_printf_i+0x23c>)
 8002cbe:	e012      	b.n	8002ce6 <_printf_i+0xfe>
 8002cc0:	682b      	ldr	r3, [r5, #0]
 8002cc2:	6820      	ldr	r0, [r4, #0]
 8002cc4:	1d19      	adds	r1, r3, #4
 8002cc6:	6029      	str	r1, [r5, #0]
 8002cc8:	0605      	lsls	r5, r0, #24
 8002cca:	d501      	bpl.n	8002cd0 <_printf_i+0xe8>
 8002ccc:	681e      	ldr	r6, [r3, #0]
 8002cce:	e002      	b.n	8002cd6 <_printf_i+0xee>
 8002cd0:	0641      	lsls	r1, r0, #25
 8002cd2:	d5fb      	bpl.n	8002ccc <_printf_i+0xe4>
 8002cd4:	881e      	ldrh	r6, [r3, #0]
 8002cd6:	2f6f      	cmp	r7, #111	; 0x6f
 8002cd8:	bf0c      	ite	eq
 8002cda:	2308      	moveq	r3, #8
 8002cdc:	230a      	movne	r3, #10
 8002cde:	4851      	ldr	r0, [pc, #324]	; (8002e24 <_printf_i+0x23c>)
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002ce6:	6865      	ldr	r5, [r4, #4]
 8002ce8:	2d00      	cmp	r5, #0
 8002cea:	bfa8      	it	ge
 8002cec:	6821      	ldrge	r1, [r4, #0]
 8002cee:	60a5      	str	r5, [r4, #8]
 8002cf0:	bfa4      	itt	ge
 8002cf2:	f021 0104 	bicge.w	r1, r1, #4
 8002cf6:	6021      	strge	r1, [r4, #0]
 8002cf8:	b90e      	cbnz	r6, 8002cfe <_printf_i+0x116>
 8002cfa:	2d00      	cmp	r5, #0
 8002cfc:	d04b      	beq.n	8002d96 <_printf_i+0x1ae>
 8002cfe:	4615      	mov	r5, r2
 8002d00:	fbb6 f1f3 	udiv	r1, r6, r3
 8002d04:	fb03 6711 	mls	r7, r3, r1, r6
 8002d08:	5dc7      	ldrb	r7, [r0, r7]
 8002d0a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002d0e:	4637      	mov	r7, r6
 8002d10:	42bb      	cmp	r3, r7
 8002d12:	460e      	mov	r6, r1
 8002d14:	d9f4      	bls.n	8002d00 <_printf_i+0x118>
 8002d16:	2b08      	cmp	r3, #8
 8002d18:	d10b      	bne.n	8002d32 <_printf_i+0x14a>
 8002d1a:	6823      	ldr	r3, [r4, #0]
 8002d1c:	07de      	lsls	r6, r3, #31
 8002d1e:	d508      	bpl.n	8002d32 <_printf_i+0x14a>
 8002d20:	6923      	ldr	r3, [r4, #16]
 8002d22:	6861      	ldr	r1, [r4, #4]
 8002d24:	4299      	cmp	r1, r3
 8002d26:	bfde      	ittt	le
 8002d28:	2330      	movle	r3, #48	; 0x30
 8002d2a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002d2e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002d32:	1b52      	subs	r2, r2, r5
 8002d34:	6122      	str	r2, [r4, #16]
 8002d36:	464b      	mov	r3, r9
 8002d38:	4621      	mov	r1, r4
 8002d3a:	4640      	mov	r0, r8
 8002d3c:	f8cd a000 	str.w	sl, [sp]
 8002d40:	aa03      	add	r2, sp, #12
 8002d42:	f7ff fedf 	bl	8002b04 <_printf_common>
 8002d46:	3001      	adds	r0, #1
 8002d48:	d14a      	bne.n	8002de0 <_printf_i+0x1f8>
 8002d4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d4e:	b004      	add	sp, #16
 8002d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d54:	6823      	ldr	r3, [r4, #0]
 8002d56:	f043 0320 	orr.w	r3, r3, #32
 8002d5a:	6023      	str	r3, [r4, #0]
 8002d5c:	2778      	movs	r7, #120	; 0x78
 8002d5e:	4832      	ldr	r0, [pc, #200]	; (8002e28 <_printf_i+0x240>)
 8002d60:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002d64:	6823      	ldr	r3, [r4, #0]
 8002d66:	6829      	ldr	r1, [r5, #0]
 8002d68:	061f      	lsls	r7, r3, #24
 8002d6a:	f851 6b04 	ldr.w	r6, [r1], #4
 8002d6e:	d402      	bmi.n	8002d76 <_printf_i+0x18e>
 8002d70:	065f      	lsls	r7, r3, #25
 8002d72:	bf48      	it	mi
 8002d74:	b2b6      	uxthmi	r6, r6
 8002d76:	07df      	lsls	r7, r3, #31
 8002d78:	bf48      	it	mi
 8002d7a:	f043 0320 	orrmi.w	r3, r3, #32
 8002d7e:	6029      	str	r1, [r5, #0]
 8002d80:	bf48      	it	mi
 8002d82:	6023      	strmi	r3, [r4, #0]
 8002d84:	b91e      	cbnz	r6, 8002d8e <_printf_i+0x1a6>
 8002d86:	6823      	ldr	r3, [r4, #0]
 8002d88:	f023 0320 	bic.w	r3, r3, #32
 8002d8c:	6023      	str	r3, [r4, #0]
 8002d8e:	2310      	movs	r3, #16
 8002d90:	e7a6      	b.n	8002ce0 <_printf_i+0xf8>
 8002d92:	4824      	ldr	r0, [pc, #144]	; (8002e24 <_printf_i+0x23c>)
 8002d94:	e7e4      	b.n	8002d60 <_printf_i+0x178>
 8002d96:	4615      	mov	r5, r2
 8002d98:	e7bd      	b.n	8002d16 <_printf_i+0x12e>
 8002d9a:	682b      	ldr	r3, [r5, #0]
 8002d9c:	6826      	ldr	r6, [r4, #0]
 8002d9e:	1d18      	adds	r0, r3, #4
 8002da0:	6961      	ldr	r1, [r4, #20]
 8002da2:	6028      	str	r0, [r5, #0]
 8002da4:	0635      	lsls	r5, r6, #24
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	d501      	bpl.n	8002dae <_printf_i+0x1c6>
 8002daa:	6019      	str	r1, [r3, #0]
 8002dac:	e002      	b.n	8002db4 <_printf_i+0x1cc>
 8002dae:	0670      	lsls	r0, r6, #25
 8002db0:	d5fb      	bpl.n	8002daa <_printf_i+0x1c2>
 8002db2:	8019      	strh	r1, [r3, #0]
 8002db4:	2300      	movs	r3, #0
 8002db6:	4615      	mov	r5, r2
 8002db8:	6123      	str	r3, [r4, #16]
 8002dba:	e7bc      	b.n	8002d36 <_printf_i+0x14e>
 8002dbc:	682b      	ldr	r3, [r5, #0]
 8002dbe:	2100      	movs	r1, #0
 8002dc0:	1d1a      	adds	r2, r3, #4
 8002dc2:	602a      	str	r2, [r5, #0]
 8002dc4:	681d      	ldr	r5, [r3, #0]
 8002dc6:	6862      	ldr	r2, [r4, #4]
 8002dc8:	4628      	mov	r0, r5
 8002dca:	f000 f895 	bl	8002ef8 <memchr>
 8002dce:	b108      	cbz	r0, 8002dd4 <_printf_i+0x1ec>
 8002dd0:	1b40      	subs	r0, r0, r5
 8002dd2:	6060      	str	r0, [r4, #4]
 8002dd4:	6863      	ldr	r3, [r4, #4]
 8002dd6:	6123      	str	r3, [r4, #16]
 8002dd8:	2300      	movs	r3, #0
 8002dda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002dde:	e7aa      	b.n	8002d36 <_printf_i+0x14e>
 8002de0:	462a      	mov	r2, r5
 8002de2:	4649      	mov	r1, r9
 8002de4:	4640      	mov	r0, r8
 8002de6:	6923      	ldr	r3, [r4, #16]
 8002de8:	47d0      	blx	sl
 8002dea:	3001      	adds	r0, #1
 8002dec:	d0ad      	beq.n	8002d4a <_printf_i+0x162>
 8002dee:	6823      	ldr	r3, [r4, #0]
 8002df0:	079b      	lsls	r3, r3, #30
 8002df2:	d413      	bmi.n	8002e1c <_printf_i+0x234>
 8002df4:	68e0      	ldr	r0, [r4, #12]
 8002df6:	9b03      	ldr	r3, [sp, #12]
 8002df8:	4298      	cmp	r0, r3
 8002dfa:	bfb8      	it	lt
 8002dfc:	4618      	movlt	r0, r3
 8002dfe:	e7a6      	b.n	8002d4e <_printf_i+0x166>
 8002e00:	2301      	movs	r3, #1
 8002e02:	4632      	mov	r2, r6
 8002e04:	4649      	mov	r1, r9
 8002e06:	4640      	mov	r0, r8
 8002e08:	47d0      	blx	sl
 8002e0a:	3001      	adds	r0, #1
 8002e0c:	d09d      	beq.n	8002d4a <_printf_i+0x162>
 8002e0e:	3501      	adds	r5, #1
 8002e10:	68e3      	ldr	r3, [r4, #12]
 8002e12:	9903      	ldr	r1, [sp, #12]
 8002e14:	1a5b      	subs	r3, r3, r1
 8002e16:	42ab      	cmp	r3, r5
 8002e18:	dcf2      	bgt.n	8002e00 <_printf_i+0x218>
 8002e1a:	e7eb      	b.n	8002df4 <_printf_i+0x20c>
 8002e1c:	2500      	movs	r5, #0
 8002e1e:	f104 0619 	add.w	r6, r4, #25
 8002e22:	e7f5      	b.n	8002e10 <_printf_i+0x228>
 8002e24:	0800302f 	.word	0x0800302f
 8002e28:	08003040 	.word	0x08003040

08002e2c <__malloc_lock>:
 8002e2c:	4801      	ldr	r0, [pc, #4]	; (8002e34 <__malloc_lock+0x8>)
 8002e2e:	f7ff bc6f 	b.w	8002710 <__retarget_lock_acquire_recursive>
 8002e32:	bf00      	nop
 8002e34:	20000278 	.word	0x20000278

08002e38 <__malloc_unlock>:
 8002e38:	4801      	ldr	r0, [pc, #4]	; (8002e40 <__malloc_unlock+0x8>)
 8002e3a:	f7ff bc6a 	b.w	8002712 <__retarget_lock_release_recursive>
 8002e3e:	bf00      	nop
 8002e40:	20000278 	.word	0x20000278

08002e44 <_realloc_r>:
 8002e44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e48:	4680      	mov	r8, r0
 8002e4a:	4614      	mov	r4, r2
 8002e4c:	460e      	mov	r6, r1
 8002e4e:	b921      	cbnz	r1, 8002e5a <_realloc_r+0x16>
 8002e50:	4611      	mov	r1, r2
 8002e52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002e56:	f7ff bdd5 	b.w	8002a04 <_malloc_r>
 8002e5a:	b92a      	cbnz	r2, 8002e68 <_realloc_r+0x24>
 8002e5c:	f000 f868 	bl	8002f30 <_free_r>
 8002e60:	4625      	mov	r5, r4
 8002e62:	4628      	mov	r0, r5
 8002e64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e68:	f000 f8aa 	bl	8002fc0 <_malloc_usable_size_r>
 8002e6c:	4284      	cmp	r4, r0
 8002e6e:	4607      	mov	r7, r0
 8002e70:	d802      	bhi.n	8002e78 <_realloc_r+0x34>
 8002e72:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002e76:	d812      	bhi.n	8002e9e <_realloc_r+0x5a>
 8002e78:	4621      	mov	r1, r4
 8002e7a:	4640      	mov	r0, r8
 8002e7c:	f7ff fdc2 	bl	8002a04 <_malloc_r>
 8002e80:	4605      	mov	r5, r0
 8002e82:	2800      	cmp	r0, #0
 8002e84:	d0ed      	beq.n	8002e62 <_realloc_r+0x1e>
 8002e86:	42bc      	cmp	r4, r7
 8002e88:	4622      	mov	r2, r4
 8002e8a:	4631      	mov	r1, r6
 8002e8c:	bf28      	it	cs
 8002e8e:	463a      	movcs	r2, r7
 8002e90:	f000 f840 	bl	8002f14 <memcpy>
 8002e94:	4631      	mov	r1, r6
 8002e96:	4640      	mov	r0, r8
 8002e98:	f000 f84a 	bl	8002f30 <_free_r>
 8002e9c:	e7e1      	b.n	8002e62 <_realloc_r+0x1e>
 8002e9e:	4635      	mov	r5, r6
 8002ea0:	e7df      	b.n	8002e62 <_realloc_r+0x1e>

08002ea2 <memmove>:
 8002ea2:	4288      	cmp	r0, r1
 8002ea4:	b510      	push	{r4, lr}
 8002ea6:	eb01 0402 	add.w	r4, r1, r2
 8002eaa:	d902      	bls.n	8002eb2 <memmove+0x10>
 8002eac:	4284      	cmp	r4, r0
 8002eae:	4623      	mov	r3, r4
 8002eb0:	d807      	bhi.n	8002ec2 <memmove+0x20>
 8002eb2:	1e43      	subs	r3, r0, #1
 8002eb4:	42a1      	cmp	r1, r4
 8002eb6:	d008      	beq.n	8002eca <memmove+0x28>
 8002eb8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002ebc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002ec0:	e7f8      	b.n	8002eb4 <memmove+0x12>
 8002ec2:	4601      	mov	r1, r0
 8002ec4:	4402      	add	r2, r0
 8002ec6:	428a      	cmp	r2, r1
 8002ec8:	d100      	bne.n	8002ecc <memmove+0x2a>
 8002eca:	bd10      	pop	{r4, pc}
 8002ecc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002ed0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002ed4:	e7f7      	b.n	8002ec6 <memmove+0x24>
	...

08002ed8 <_sbrk_r>:
 8002ed8:	b538      	push	{r3, r4, r5, lr}
 8002eda:	2300      	movs	r3, #0
 8002edc:	4d05      	ldr	r5, [pc, #20]	; (8002ef4 <_sbrk_r+0x1c>)
 8002ede:	4604      	mov	r4, r0
 8002ee0:	4608      	mov	r0, r1
 8002ee2:	602b      	str	r3, [r5, #0]
 8002ee4:	f7fd fc1a 	bl	800071c <_sbrk>
 8002ee8:	1c43      	adds	r3, r0, #1
 8002eea:	d102      	bne.n	8002ef2 <_sbrk_r+0x1a>
 8002eec:	682b      	ldr	r3, [r5, #0]
 8002eee:	b103      	cbz	r3, 8002ef2 <_sbrk_r+0x1a>
 8002ef0:	6023      	str	r3, [r4, #0]
 8002ef2:	bd38      	pop	{r3, r4, r5, pc}
 8002ef4:	20000284 	.word	0x20000284

08002ef8 <memchr>:
 8002ef8:	4603      	mov	r3, r0
 8002efa:	b510      	push	{r4, lr}
 8002efc:	b2c9      	uxtb	r1, r1
 8002efe:	4402      	add	r2, r0
 8002f00:	4293      	cmp	r3, r2
 8002f02:	4618      	mov	r0, r3
 8002f04:	d101      	bne.n	8002f0a <memchr+0x12>
 8002f06:	2000      	movs	r0, #0
 8002f08:	e003      	b.n	8002f12 <memchr+0x1a>
 8002f0a:	7804      	ldrb	r4, [r0, #0]
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	428c      	cmp	r4, r1
 8002f10:	d1f6      	bne.n	8002f00 <memchr+0x8>
 8002f12:	bd10      	pop	{r4, pc}

08002f14 <memcpy>:
 8002f14:	440a      	add	r2, r1
 8002f16:	4291      	cmp	r1, r2
 8002f18:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002f1c:	d100      	bne.n	8002f20 <memcpy+0xc>
 8002f1e:	4770      	bx	lr
 8002f20:	b510      	push	{r4, lr}
 8002f22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f26:	4291      	cmp	r1, r2
 8002f28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f2c:	d1f9      	bne.n	8002f22 <memcpy+0xe>
 8002f2e:	bd10      	pop	{r4, pc}

08002f30 <_free_r>:
 8002f30:	b538      	push	{r3, r4, r5, lr}
 8002f32:	4605      	mov	r5, r0
 8002f34:	2900      	cmp	r1, #0
 8002f36:	d040      	beq.n	8002fba <_free_r+0x8a>
 8002f38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f3c:	1f0c      	subs	r4, r1, #4
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	bfb8      	it	lt
 8002f42:	18e4      	addlt	r4, r4, r3
 8002f44:	f7ff ff72 	bl	8002e2c <__malloc_lock>
 8002f48:	4a1c      	ldr	r2, [pc, #112]	; (8002fbc <_free_r+0x8c>)
 8002f4a:	6813      	ldr	r3, [r2, #0]
 8002f4c:	b933      	cbnz	r3, 8002f5c <_free_r+0x2c>
 8002f4e:	6063      	str	r3, [r4, #4]
 8002f50:	6014      	str	r4, [r2, #0]
 8002f52:	4628      	mov	r0, r5
 8002f54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f58:	f7ff bf6e 	b.w	8002e38 <__malloc_unlock>
 8002f5c:	42a3      	cmp	r3, r4
 8002f5e:	d908      	bls.n	8002f72 <_free_r+0x42>
 8002f60:	6820      	ldr	r0, [r4, #0]
 8002f62:	1821      	adds	r1, r4, r0
 8002f64:	428b      	cmp	r3, r1
 8002f66:	bf01      	itttt	eq
 8002f68:	6819      	ldreq	r1, [r3, #0]
 8002f6a:	685b      	ldreq	r3, [r3, #4]
 8002f6c:	1809      	addeq	r1, r1, r0
 8002f6e:	6021      	streq	r1, [r4, #0]
 8002f70:	e7ed      	b.n	8002f4e <_free_r+0x1e>
 8002f72:	461a      	mov	r2, r3
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	b10b      	cbz	r3, 8002f7c <_free_r+0x4c>
 8002f78:	42a3      	cmp	r3, r4
 8002f7a:	d9fa      	bls.n	8002f72 <_free_r+0x42>
 8002f7c:	6811      	ldr	r1, [r2, #0]
 8002f7e:	1850      	adds	r0, r2, r1
 8002f80:	42a0      	cmp	r0, r4
 8002f82:	d10b      	bne.n	8002f9c <_free_r+0x6c>
 8002f84:	6820      	ldr	r0, [r4, #0]
 8002f86:	4401      	add	r1, r0
 8002f88:	1850      	adds	r0, r2, r1
 8002f8a:	4283      	cmp	r3, r0
 8002f8c:	6011      	str	r1, [r2, #0]
 8002f8e:	d1e0      	bne.n	8002f52 <_free_r+0x22>
 8002f90:	6818      	ldr	r0, [r3, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	4408      	add	r0, r1
 8002f96:	6010      	str	r0, [r2, #0]
 8002f98:	6053      	str	r3, [r2, #4]
 8002f9a:	e7da      	b.n	8002f52 <_free_r+0x22>
 8002f9c:	d902      	bls.n	8002fa4 <_free_r+0x74>
 8002f9e:	230c      	movs	r3, #12
 8002fa0:	602b      	str	r3, [r5, #0]
 8002fa2:	e7d6      	b.n	8002f52 <_free_r+0x22>
 8002fa4:	6820      	ldr	r0, [r4, #0]
 8002fa6:	1821      	adds	r1, r4, r0
 8002fa8:	428b      	cmp	r3, r1
 8002faa:	bf01      	itttt	eq
 8002fac:	6819      	ldreq	r1, [r3, #0]
 8002fae:	685b      	ldreq	r3, [r3, #4]
 8002fb0:	1809      	addeq	r1, r1, r0
 8002fb2:	6021      	streq	r1, [r4, #0]
 8002fb4:	6063      	str	r3, [r4, #4]
 8002fb6:	6054      	str	r4, [r2, #4]
 8002fb8:	e7cb      	b.n	8002f52 <_free_r+0x22>
 8002fba:	bd38      	pop	{r3, r4, r5, pc}
 8002fbc:	2000027c 	.word	0x2000027c

08002fc0 <_malloc_usable_size_r>:
 8002fc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002fc4:	1f18      	subs	r0, r3, #4
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	bfbc      	itt	lt
 8002fca:	580b      	ldrlt	r3, [r1, r0]
 8002fcc:	18c0      	addlt	r0, r0, r3
 8002fce:	4770      	bx	lr

08002fd0 <_init>:
 8002fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fd2:	bf00      	nop
 8002fd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fd6:	bc08      	pop	{r3}
 8002fd8:	469e      	mov	lr, r3
 8002fda:	4770      	bx	lr

08002fdc <_fini>:
 8002fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fde:	bf00      	nop
 8002fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fe2:	bc08      	pop	{r3}
 8002fe4:	469e      	mov	lr, r3
 8002fe6:	4770      	bx	lr
