{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747370865211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747370865216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 22:47:45 2025 " "Processing started: Thu May 15 22:47:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747370865216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370865216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_HDL -c Topmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_HDL -c Topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370865216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747370865640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747370865640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Topmodule " "Found entity 1: Topmodule" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_op " "Found entity 1: and_op" {  } { { "and_op.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/and_op.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_op " "Found entity 1: xor_op" {  } { { "xor_op.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/xor_op.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_op " "Found entity 1: sub_op" {  } { { "sub_op.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/sub_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul_op " "Found entity 1: mul_op" {  } { { "mul_op.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mul_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A HEX_SevenSeg.sv(4) " "Verilog HDL Declaration information at HEX_SevenSeg.sv(4): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "HEX_SevenSeg.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/HEX_SevenSeg.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747370871692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_SevenSeg " "Found entity 1: HEX_SevenSeg" {  } { { "HEX_SevenSeg.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/HEX_SevenSeg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_op_tb " "Found entity 1: and_op_tb" {  } { { "and_op_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/and_op_tb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_op_tb " "Found entity 1: xor_op_tb" {  } { { "xor_op_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/xor_op_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_op_tb " "Found entity 1: sub_op_tb" {  } { { "sub_op_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/sub_op_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul_op_tb " "Found entity 1: mul_op_tb" {  } { { "mul_op_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mul_op_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_tb " "Found entity 1: mux4_1_tb" {  } { { "mux4_1_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux4_1_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_sevenseg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_sevenseg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_SevenSeg_tb " "Found entity 1: HEX_SevenSeg_tb" {  } { { "HEX_SevenSeg_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/HEX_SevenSeg_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Topmodule_tb " "Found entity 1: Topmodule_tb" {  } { { "Topmodule_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data UART.sv(20) " "Verilog HDL Declaration information at UART.sv(20): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "UART.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747370871717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 3 3 " "Found 3 design units, including 3 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871720 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_count_next_logic " "Found entity 2: clk_count_next_logic" {  } { { "UART.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871720 ""} { "Info" "ISGN_ENTITY_NAME" "3 bit_index_next_logic " "Found entity 3: bit_index_next_logic" {  } { { "UART.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_controller " "Found entity 1: pwm_controller" {  } { { "pwm_controller.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador4bit " "Found entity 1: contador4bit" {  } { { "contador4bit.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/contador4bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_menor.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador_menor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_menor " "Found entity 1: comparador_menor" {  } { { "comparador_menor.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/comparador_menor.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador8bit " "Found entity 1: contador8bit" {  } { { "contador8bit.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/contador8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_pwn.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_pwn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_pwm " "Found entity 1: div_pwm" {  } { { "div_pwn.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/div_pwn.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_50m_to_10k.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_50m_to_10k.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_50M_to_10K " "Found entity 1: clk_div_50M_to_10K" {  } { { "clk_div_50M_to_10K.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/clk_div_50M_to_10K.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fsm.sv 3 3 " "Found 3 design units, including 3 entities, in source file uart_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_FSM " "Found entity 1: UART_FSM" {  } { { "UART_FSM.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871744 ""} { "Info" "ISGN_ENTITY_NAME" "2 State_Transition " "Found entity 2: State_Transition" {  } { { "UART_FSM.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871744 ""} { "Info" "ISGN_ENTITY_NAME" "3 Output_Logic " "Found entity 3: Output_Logic" {  } { { "UART_FSM.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_UART " "Found entity 1: tb_UART" {  } { { "tb_UART.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/tb_UART.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_uart_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_uart_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_UART_FSM " "Found entity 1: tb_UART_FSM" {  } { { "tb_UART_FSM.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/tb_UART_FSM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_n " "Found entity 1: reg_n" {  } { { "reg_n.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/reg_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file shift_reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_8 " "Found entity 1: shift_reg_8" {  } { { "shift_reg_8.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/shift_reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871761 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3to8 " "Found entity 2: decoder_3to8" {  } { { "shift_reg_8.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/shift_reg_8.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d_en.sv 3 3 " "Found 3 design units, including 3 entities, in source file flip_flop_d_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_en " "Found entity 1: flip_flop_D_en" {  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871766 ""} { "Info" "ISGN_ENTITY_NAME" "2 FF_D " "Found entity 2: FF_D" {  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871766 ""} { "Info" "ISGN_ENTITY_NAME" "3 d_latch " "Found entity 3: d_latch" {  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370871766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370871766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topmodule " "Elaborating entity \"Topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747370871797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart_inst " "Elaborating entity \"UART\" for hierarchy \"UART:uart_inst\"" {  } { { "Topmodule.sv" "uart_inst" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370871799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_FSM UART:uart_inst\|UART_FSM:fsm_inst " "Elaborating entity \"UART_FSM\" for hierarchy \"UART:uart_inst\|UART_FSM:fsm_inst\"" {  } { { "UART.sv" "fsm_inst" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370871801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Transition UART:uart_inst\|UART_FSM:fsm_inst\|State_Transition:st_trans " "Elaborating entity \"State_Transition\" for hierarchy \"UART:uart_inst\|UART_FSM:fsm_inst\|State_Transition:st_trans\"" {  } { { "UART_FSM.sv" "st_trans" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370871803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 UART:uart_inst\|UART_FSM:fsm_inst\|State_Transition:st_trans\|mux2_1:m1 " "Elaborating entity \"mux2_1\" for hierarchy \"UART:uart_inst\|UART_FSM:fsm_inst\|State_Transition:st_trans\|mux2_1:m1\"" {  } { { "UART_FSM.sv" "m1" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370871805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic UART:uart_inst\|UART_FSM:fsm_inst\|Output_Logic:out_logic " "Elaborating entity \"Output_Logic\" for hierarchy \"UART:uart_inst\|UART_FSM:fsm_inst\|Output_Logic:out_logic\"" {  } { { "UART_FSM.sv" "out_logic" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370871816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n UART:uart_inst\|reg_n:state_reg " "Elaborating entity \"reg_n\" for hierarchy \"UART:uart_inst\|reg_n:state_reg\"" {  } { { "UART.sv" "state_reg" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370871817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D_en UART:uart_inst\|reg_n:state_reg\|flip_flop_D_en:bit_ff\[0\].ff " "Elaborating entity \"flip_flop_D_en\" for hierarchy \"UART:uart_inst\|reg_n:state_reg\|flip_flop_D_en:bit_ff\[0\].ff\"" {  } { { "reg_n.sv" "bit_ff\[0\].ff" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/reg_n.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370871819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D UART:uart_inst\|reg_n:state_reg\|flip_flop_D_en:bit_ff\[0\].ff\|FF_D:ff " "Elaborating entity \"FF_D\" for hierarchy \"UART:uart_inst\|reg_n:state_reg\|flip_flop_D_en:bit_ff\[0\].ff\|FF_D:ff\"" {  } { { "flip_flop_D_en.sv" "ff" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370871823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch UART:uart_inst\|reg_n:state_reg\|flip_flop_D_en:bit_ff\[0\].ff\|FF_D:ff\|d_latch:master " "Elaborating entity \"d_latch\" for hierarchy \"UART:uart_inst\|reg_n:state_reg\|flip_flop_D_en:bit_ff\[0\].ff\|FF_D:ff\|d_latch:master\"" {  } { { "flip_flop_D_en.sv" "master" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370871825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_count_next_logic UART:uart_inst\|clk_count_next_logic:clk_count_logic_inst " "Elaborating entity \"clk_count_next_logic\" for hierarchy \"UART:uart_inst\|clk_count_next_logic:clk_count_logic_inst\"" {  } { { "UART.sv" "clk_count_logic_inst" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370871835 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.sv(160) " "Verilog HDL assignment warning at UART.sv(160): truncated value with size 32 to match size of target (16)" {  } { { "UART.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747370871836 "|Topmodule|UART:uart_inst|clk_count_next_logic:clk_count_logic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n UART:uart_inst\|reg_n:clk_count_reg " "Elaborating entity \"reg_n\" for hierarchy \"UART:uart_inst\|reg_n:clk_count_reg\"" {  } { { "UART.sv" "clk_count_reg" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370871869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_index_next_logic UART:uart_inst\|bit_index_next_logic:bit_index_logic_inst " "Elaborating entity \"bit_index_next_logic\" for hierarchy \"UART:uart_inst\|bit_index_next_logic:bit_index_logic_inst\"" {  } { { "UART.sv" "bit_index_logic_inst" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370871979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART.sv(196) " "Verilog HDL assignment warning at UART.sv(196): truncated value with size 32 to match size of target (3)" {  } { { "UART.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747370871979 "|Topmodule|UART:uart_inst|bit_index_next_logic:bit_index_logic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n UART:uart_inst\|reg_n:bit_index_reg " "Elaborating entity \"reg_n\" for hierarchy \"UART:uart_inst\|reg_n:bit_index_reg\"" {  } { { "UART.sv" "bit_index_reg" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370871986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_8 UART:uart_inst\|shift_reg_8:shift_reg " "Elaborating entity \"shift_reg_8\" for hierarchy \"UART:uart_inst\|shift_reg_8:shift_reg\"" {  } { { "UART.sv" "shift_reg" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370872008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 UART:uart_inst\|shift_reg_8:shift_reg\|decoder_3to8:deco_3to8_inst " "Elaborating entity \"decoder_3to8\" for hierarchy \"UART:uart_inst\|shift_reg_8:shift_reg\|decoder_3to8:deco_3to8_inst\"" {  } { { "shift_reg_8.sv" "deco_3to8_inst" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/shift_reg_8.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370872015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n UART:uart_inst\|reg_n:data_reg " "Elaborating entity \"reg_n\" for hierarchy \"UART:uart_inst\|reg_n:data_reg\"" {  } { { "UART.sv" "data_reg" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370872072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:u_alu " "Elaborating entity \"alu\" for hierarchy \"alu:u_alu\"" {  } { { "Topmodule.sv" "u_alu" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370872187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_op alu:u_alu\|and_op:u_and " "Elaborating entity \"and_op\" for hierarchy \"alu:u_alu\|and_op:u_and\"" {  } { { "alu.sv" "u_and" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370872189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_op alu:u_alu\|xor_op:u_xor " "Elaborating entity \"xor_op\" for hierarchy \"alu:u_alu\|xor_op:u_xor\"" {  } { { "alu.sv" "u_xor" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370872191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_op alu:u_alu\|sub_op:u_sub " "Elaborating entity \"sub_op\" for hierarchy \"alu:u_alu\|sub_op:u_sub\"" {  } { { "alu.sv" "u_sub" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370872192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_op alu:u_alu\|mul_op:u_mul " "Elaborating entity \"mul_op\" for hierarchy \"alu:u_alu\|mul_op:u_mul\"" {  } { { "alu.sv" "u_mul" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370872194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 alu:u_alu\|mux4_1:u_mux " "Elaborating entity \"mux4_1\" for hierarchy \"alu:u_alu\|mux4_1:u_mux\"" {  } { { "alu.sv" "u_mux" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370872195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_SevenSeg HEX_SevenSeg:u_display " "Elaborating entity \"HEX_SevenSeg\" for hierarchy \"HEX_SevenSeg:u_display\"" {  } { { "Topmodule.sv" "u_display" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370872197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_controller pwm_controller:u_pwm " "Elaborating entity \"pwm_controller\" for hierarchy \"pwm_controller:u_pwm\"" {  } { { "Topmodule.sv" "u_pwm" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370872198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pwm_controller.sv(22) " "Verilog HDL assignment warning at pwm_controller.sv(22): truncated value with size 32 to match size of target (12)" {  } { { "pwm_controller.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747370872199 "|Topmodule|pwm_controller:u_pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm_controller.sv(34) " "Verilog HDL assignment warning at pwm_controller.sv(34): truncated value with size 32 to match size of target (8)" {  } { { "pwm_controller.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747370872199 "|Topmodule|pwm_controller:u_pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm_controller.sv(40) " "Verilog HDL assignment warning at pwm_controller.sv(40): truncated value with size 32 to match size of target (8)" {  } { { "pwm_controller.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747370872199 "|Topmodule|pwm_controller:u_pwm"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747370872849 "|Topmodule|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747370872849 "|Topmodule|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747370872849 "|Topmodule|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747370872849 "|Topmodule|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747370872849 "|Topmodule|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747370872849 "|Topmodule|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747370872849 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747370872910 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/output_files/Topmodule.map.smsg " "Generated suppressed messages file C:/Users/jimmy/GitHub/CE1107_PG1/ALU/output_files/Topmodule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370873163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747370873275 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747370873275 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370873306 "|Topmodule|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370873306 "|Topmodule|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370873306 "|Topmodule|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370873306 "|Topmodule|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370873306 "|Topmodule|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370873306 "|Topmodule|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370873306 "|Topmodule|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370873306 "|Topmodule|switches[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747370873306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747370873306 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747370873306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747370873306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747370873306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747370873326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 22:47:53 2025 " "Processing ended: Thu May 15 22:47:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747370873326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747370873326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747370873326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747370873326 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1747370874277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747370874281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 22:47:54 2025 " "Processing started: Thu May 15 22:47:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747370874281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747370874281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU_HDL -c Topmodule " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU_HDL -c Topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747370874281 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747370874377 ""}
{ "Info" "0" "" "Project  = ALU_HDL" {  } {  } 0 0 "Project  = ALU_HDL" 0 0 "Fitter" 0 0 1747370874378 ""}
{ "Info" "0" "" "Revision = Topmodule" {  } {  } 0 0 "Revision = Topmodule" 0 0 "Fitter" 0 0 1747370874378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747370874479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747370874479 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Topmodule 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Topmodule\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747370874485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747370874522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747370874522 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747370874795 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747370874809 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747370874989 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 31 " "No exact pin location assignment(s) for 2 pins of 31 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1747370875164 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1747370881701 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 20 global CLKCTRL_G6 " "clk~inputCLKENA0 with 20 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1747370881761 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1747370881761 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747370881761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747370881764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747370881764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747370881764 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747370881764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747370881764 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747370881764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747370881764 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1747370881764 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747370881764 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747370881790 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "The Timing Analyzer is analyzing 54 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1747370885529 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Topmodule.sdc " "Synopsys Design Constraints File file not found: 'Topmodule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1747370885530 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1747370885530 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|state_reg\|bit_ff\[0\].ff\|ff\|master\|q~3\|combout " "Node \"uart_inst\|state_reg\|bit_ff\[0\].ff\|ff\|master\|q~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885531 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|state_reg\|bit_ff\[0\].ff\|ff\|master\|q~3\|datac " "Node \"uart_inst\|state_reg\|bit_ff\[0\].ff\|ff\|master\|q~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885531 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885531 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~3\|combout " "Node \"uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885531 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~2\|datab " "Node \"uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885531 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~2\|combout " "Node \"uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885531 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~3\|dataf " "Node \"uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885531 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885531 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|combout " "Node \"uart_inst\|bit_index_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885531 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|datab " "Node \"uart_inst\|bit_index_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885531 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885531 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff7\|ff\|master\|q~2\|combout " "Node \"uart_inst\|shift_reg\|ff7\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885531 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff7\|ff\|master\|q~2\|datac " "Node \"uart_inst\|shift_reg\|ff7\|ff\|master\|q~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885531 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885531 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff6\|ff\|master\|q~2\|combout " "Node \"uart_inst\|shift_reg\|ff6\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885531 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff6\|ff\|master\|q~2\|datac " "Node \"uart_inst\|shift_reg\|ff6\|ff\|master\|q~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885531 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885531 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[14\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[14\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[14\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[14\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[13\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[13\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[13\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[13\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[7\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[7\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[7\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[7\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[4\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[4\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[4\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[4\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[12\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[12\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[12\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[12\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[11\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[11\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[11\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[11\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[10\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[10\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[10\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[10\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[9\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[9\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[9\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[9\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[2\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[2\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[2\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[2\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[15\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[15\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[15\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[15\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff4\|ff\|master\|q~2\|combout " "Node \"uart_inst\|shift_reg\|ff4\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff4\|ff\|master\|q~2\|datac " "Node \"uart_inst\|shift_reg\|ff4\|ff\|master\|q~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff3\|ff\|master\|q~3\|combout " "Node \"uart_inst\|shift_reg\|ff3\|ff\|master\|q~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff3\|ff\|master\|q~3\|datac " "Node \"uart_inst\|shift_reg\|ff3\|ff\|master\|q~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[3\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[3\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[3\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[3\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff2\|ff\|master\|q~2\|combout " "Node \"uart_inst\|shift_reg\|ff2\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff2\|ff\|master\|q~2\|datac " "Node \"uart_inst\|shift_reg\|ff2\|ff\|master\|q~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885532 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[5\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[5\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885533 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[5\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[5\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885533 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885533 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[6\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[6\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885533 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[6\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[6\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885533 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885533 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff5\|ff\|master\|q~3\|combout " "Node \"uart_inst\|shift_reg\|ff5\|ff\|master\|q~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885533 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff5\|ff\|master\|q~3\|datac " "Node \"uart_inst\|shift_reg\|ff5\|ff\|master\|q~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885533 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885533 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[2\].ff\|ff\|master\|q~2\|combout " "Node \"uart_inst\|bit_index_reg\|bit_ff\[2\].ff\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885533 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[2\].ff\|ff\|master\|q~2\|datac " "Node \"uart_inst\|bit_index_reg\|bit_ff\[2\].ff\|ff\|master\|q~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885533 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885533 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[8\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[8\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885533 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[8\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[8\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885533 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885533 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885533 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|datad " "Node \"uart_inst\|clk_count_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885533 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885533 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[1\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[1\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885533 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[1\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[1\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370885533 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1747370885533 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1747370885534 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1747370885534 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1747370885534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747370885538 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1747370885602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747370891402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747370895515 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747370896993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747370896993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747370897713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747370900090 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747370900090 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1747370902809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747370903637 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747370903637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747370903639 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747370904693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747370904716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747370904954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747370904955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747370905187 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747370907533 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1747370907705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/output_files/Topmodule.fit.smsg " "Generated suppressed messages file C:/Users/jimmy/GitHub/CE1107_PG1/ALU/output_files/Topmodule.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747370907754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 87 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7162 " "Peak virtual memory: 7162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747370908083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 22:48:28 2025 " "Processing ended: Thu May 15 22:48:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747370908083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747370908083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747370908083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747370908083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1747370908973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747370908977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 22:48:28 2025 " "Processing started: Thu May 15 22:48:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747370908977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1747370908977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU_HDL -c Topmodule " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU_HDL -c Topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1747370908978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1747370909534 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1747370912929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747370913284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 22:48:33 2025 " "Processing ended: Thu May 15 22:48:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747370913284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747370913284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747370913284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1747370913284 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1747370913869 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1747370914269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747370914274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 22:48:34 2025 " "Processing started: Thu May 15 22:48:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747370914274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747370914274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU_HDL -c Topmodule " "Command: quartus_sta ALU_HDL -c Topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747370914274 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747370914370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747370914932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747370914932 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747370914969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747370914969 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "The Timing Analyzer is analyzing 54 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1747370915324 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Topmodule.sdc " "Synopsys Design Constraints File file not found: 'Topmodule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1747370915342 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1747370915342 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747370915343 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747370915343 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff7\|ff\|master\|q~2\|combout " "Node \"uart_inst\|shift_reg\|ff7\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915343 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff7\|ff\|master\|q~2\|datac " "Node \"uart_inst\|shift_reg\|ff7\|ff\|master\|q~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915343 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915343 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff6\|ff\|master\|q~2\|combout " "Node \"uart_inst\|shift_reg\|ff6\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff6\|ff\|master\|q~2\|datac " "Node \"uart_inst\|shift_reg\|ff6\|ff\|master\|q~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff4\|ff\|master\|q~2\|combout " "Node \"uart_inst\|shift_reg\|ff4\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff4\|ff\|master\|q~2\|datac " "Node \"uart_inst\|shift_reg\|ff4\|ff\|master\|q~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff3\|ff\|master\|q~3\|combout " "Node \"uart_inst\|shift_reg\|ff3\|ff\|master\|q~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff3\|ff\|master\|q~3\|datac " "Node \"uart_inst\|shift_reg\|ff3\|ff\|master\|q~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff2\|ff\|master\|q~2\|combout " "Node \"uart_inst\|shift_reg\|ff2\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff2\|ff\|master\|q~2\|datac " "Node \"uart_inst\|shift_reg\|ff2\|ff\|master\|q~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff5\|ff\|master\|q~3\|combout " "Node \"uart_inst\|shift_reg\|ff5\|ff\|master\|q~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|shift_reg\|ff5\|ff\|master\|q~3\|datac " "Node \"uart_inst\|shift_reg\|ff5\|ff\|master\|q~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[13\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[13\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[13\].ff\|ff\|master\|q~1\|datad " "Node \"uart_inst\|clk_count_reg\|bit_ff\[13\].ff\|ff\|master\|q~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[7\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[7\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[7\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[7\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[4\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[4\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[4\].ff\|ff\|master\|q~1\|datad " "Node \"uart_inst\|clk_count_reg\|bit_ff\[4\].ff\|ff\|master\|q~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[12\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[12\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[12\].ff\|ff\|master\|q~1\|datab " "Node \"uart_inst\|clk_count_reg\|bit_ff\[12\].ff\|ff\|master\|q~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[6\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[6\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[6\].ff\|ff\|master\|q~1\|datab " "Node \"uart_inst\|clk_count_reg\|bit_ff\[6\].ff\|ff\|master\|q~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915344 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915344 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[5\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[5\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[5\].ff\|ff\|master\|q~1\|datab " "Node \"uart_inst\|clk_count_reg\|bit_ff\[5\].ff\|ff\|master\|q~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[1\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[1\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[1\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[1\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[3\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[3\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[3\].ff\|ff\|master\|q~1\|datab " "Node \"uart_inst\|clk_count_reg\|bit_ff\[3\].ff\|ff\|master\|q~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[11\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[11\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[11\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[11\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[9\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[9\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[9\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[9\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[10\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[10\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[10\].ff\|ff\|master\|q~1\|datab " "Node \"uart_inst\|clk_count_reg\|bit_ff\[10\].ff\|ff\|master\|q~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[14\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[14\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[14\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[14\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[15\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[15\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[15\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[15\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|combout " "Node \"uart_inst\|bit_index_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|dataa " "Node \"uart_inst\|bit_index_reg\|bit_ff\[0\].ff\|ff\|master\|q~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915345 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~3\|combout " "Node \"uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~2\|datac " "Node \"uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~2\|combout " "Node \"uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~3\|datae " "Node \"uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|q~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|state_reg\|bit_ff\[0\].ff\|ff\|master\|q~3\|combout " "Node \"uart_inst\|state_reg\|bit_ff\[0\].ff\|ff\|master\|q~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|state_reg\|bit_ff\[0\].ff\|ff\|master\|q~3\|datac " "Node \"uart_inst\|state_reg\|bit_ff\[0\].ff\|ff\|master\|q~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[2\].ff\|ff\|master\|q~2\|combout " "Node \"uart_inst\|bit_index_reg\|bit_ff\[2\].ff\|ff\|master\|q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[2\].ff\|ff\|master\|q~2\|datab " "Node \"uart_inst\|bit_index_reg\|bit_ff\[2\].ff\|ff\|master\|q~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[8\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[8\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[8\].ff\|ff\|master\|q~1\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[8\].ff\|ff\|master\|q~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915345 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[2\].ff\|ff\|master\|q~1\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[2\].ff\|ff\|master\|q~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[2\].ff\|ff\|master\|q~1\|datab " "Node \"uart_inst\|clk_count_reg\|bit_ff\[2\].ff\|ff\|master\|q~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747370915345 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747370915345 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1747370915347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747370915347 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747370915347 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747370915354 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747370915373 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747370915373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.574 " "Worst-case setup slack is -8.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370915374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370915374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.574            -264.276 clk  " "   -8.574            -264.276 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370915374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747370915374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.343 " "Worst-case hold slack is -0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370915377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370915377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -3.269 clk  " "   -0.343              -3.269 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370915377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747370915377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747370915379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747370915381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370915382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370915382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -24.272 clk  " "   -0.394             -24.272 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370915382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747370915382 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747370915393 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747370915413 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747370916005 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747370916044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747370916050 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747370916050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.511 " "Worst-case setup slack is -8.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.511            -262.504 clk  " "   -8.511            -262.504 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747370916051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.337 " "Worst-case hold slack is -0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.337              -3.325 clk  " "   -0.337              -3.325 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747370916054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747370916056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747370916057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -23.634 clk  " "   -0.394             -23.634 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747370916059 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747370916068 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747370916175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747370916664 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747370916702 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747370916704 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747370916704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.885 " "Worst-case setup slack is -4.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.885            -128.551 clk  " "   -4.885            -128.551 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747370916705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.514 " "Worst-case hold slack is -0.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.514              -7.017 clk  " "   -0.514              -7.017 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747370916708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747370916710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747370916711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.433 " "Worst-case minimum pulse width slack is -0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.433             -49.763 clk  " "   -0.433             -49.763 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747370916713 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747370916722 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747370916829 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747370916831 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747370916831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.340 " "Worst-case setup slack is -4.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.340            -113.229 clk  " "   -4.340            -113.229 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747370916832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.540 " "Worst-case hold slack is -0.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.540              -7.712 clk  " "   -0.540              -7.712 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747370916835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747370916837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747370916838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.460 " "Worst-case minimum pulse width slack is -0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.460             -55.112 clk  " "   -0.460             -55.112 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747370916839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747370916839 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747370917765 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747370917765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 87 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5229 " "Peak virtual memory: 5229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747370917803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 22:48:37 2025 " "Processing ended: Thu May 15 22:48:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747370917803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747370917803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747370917803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747370917803 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1747370918668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747370918672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 22:48:38 2025 " "Processing started: Thu May 15 22:48:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747370918672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747370918672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU_HDL -c Topmodule " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU_HDL -c Topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747370918672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1747370919431 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1747370919453 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Topmodule.svo C:/Users/jimmy/GitHub/CE1107_PG1/ALU/simulation/modelsim/ simulation " "Generated file Topmodule.svo in folder \"C:/Users/jimmy/GitHub/CE1107_PG1/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747370919575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747370919616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 22:48:39 2025 " "Processing ended: Thu May 15 22:48:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747370919616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747370919616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747370919616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747370919616 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 199 s " "Quartus Prime Full Compilation was successful. 0 errors, 199 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747370920224 ""}
