ndw	,	V_19
radeon_ring_lock	,	F_18
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_38
ring	,	V_4
uint64_t	,	T_2
radeon_device	,	V_1
DIV_ROUND_UP	,	F_17
DMA_PACKET_COPY	,	V_27
table_addr	,	V_23
pd_gpu_addr	,	V_39
radeon_ring_test_lockup	,	F_4
upper_32_bits	,	F_9
lower_32_bits	,	F_8
u32	,	T_1
R600_PTE_GART	,	V_20
radeon_ring	,	V_3
ib	,	V_12
id	,	V_36
radeon_ring_unlock_undo	,	F_23
DMA_PACKET_WRITE	,	V_29
radeon_ring_lockup_update	,	F_3
num_gpu_pages	,	V_44
radeon_semaphore	,	V_47
DMA_PACKET	,	F_7
count	,	V_15
radeon_ring_write	,	F_13
gart	,	V_22
radeon_fence	,	V_45
radeon_semaphore_free	,	F_19
DMA_PACKET_NOP	,	V_31
DRM_ERROR	,	F_16
radeon_ring_unlock_commit	,	F_24
vm	,	V_34
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_40
idx	,	V_7
ridx	,	V_32
ring_index	,	V_49
radeon_semaphore_sync_to	,	F_20
radeon_vm	,	V_33
radeon_semaphore_sync_rings	,	F_21
si_dma_is_lockup	,	F_1
flags	,	V_17
si_dma_vm_flush	,	F_12
radeon_vm_map_gart	,	F_10
reset_mask	,	V_5
num_loops	,	V_56
dst_offset	,	V_43
si_gpu_check_soft_reset	,	F_2
DMA_PACKET_SRBM_WRITE	,	V_35
"radeon: moving bo (%d).\n"	,	L_1
RADEON_GPU_PAGE_SHIFT	,	V_58
rdev	,	V_2
size_in_bytes	,	V_53
si_dma_vm_set_page	,	F_5
sem	,	V_48
copy	,	V_51
addr	,	V_14
value	,	V_18
mask	,	V_6
asic	,	V_50
incr	,	V_16
src	,	V_21
radeon_fence_emit	,	F_22
cur_size_in_bytes	,	V_54
DMA_PTE_PDE_PACKET	,	F_11
R600_RING_TYPE_DMA_INDEX	,	V_8
uint32_t	,	T_3
i	,	V_55
radeon_ib	,	V_11
R600_PTE_VALID	,	V_30
si_copy_dma	,	F_14
RADEON_RESET_DMA	,	V_9
ptr	,	V_25
R600_PTE_SYSTEM	,	V_28
RADEON_RESET_DMA1	,	V_10
dma_ring_index	,	V_52
r	,	V_57
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_37
VM_INVALIDATE_REQUEST	,	V_41
pe	,	V_13
length_dw	,	V_26
bytes	,	V_24
radeon_semaphore_create	,	F_15
trace_radeon_vm_set_page	,	F_6
src_offset	,	V_42
fence	,	V_46
