DECL|DMA_CH0_AESTRIGGER0|macro|DMA_CH0_AESTRIGGER0
DECL|DMA_CH0_EUSCIA0TX|macro|DMA_CH0_EUSCIA0TX
DECL|DMA_CH0_EUSCIB0TX0|macro|DMA_CH0_EUSCIB0TX0
DECL|DMA_CH0_EUSCIB1TX3|macro|DMA_CH0_EUSCIB1TX3
DECL|DMA_CH0_EUSCIB2TX2|macro|DMA_CH0_EUSCIB2TX2
DECL|DMA_CH0_EUSCIB3TX1|macro|DMA_CH0_EUSCIB3TX1
DECL|DMA_CH0_RESERVED0|macro|DMA_CH0_RESERVED0
DECL|DMA_CH0_TIMERA0CCR0|macro|DMA_CH0_TIMERA0CCR0
DECL|DMA_CH1_AESTRIGGER1|macro|DMA_CH1_AESTRIGGER1
DECL|DMA_CH1_EUSCIA0RX|macro|DMA_CH1_EUSCIA0RX
DECL|DMA_CH1_EUSCIB0RX0|macro|DMA_CH1_EUSCIB0RX0
DECL|DMA_CH1_EUSCIB1RX3|macro|DMA_CH1_EUSCIB1RX3
DECL|DMA_CH1_EUSCIB2RX2|macro|DMA_CH1_EUSCIB2RX2
DECL|DMA_CH1_EUSCIB3RX1|macro|DMA_CH1_EUSCIB3RX1
DECL|DMA_CH1_RESERVED0|macro|DMA_CH1_RESERVED0
DECL|DMA_CH1_TIMERA0CCR2|macro|DMA_CH1_TIMERA0CCR2
DECL|DMA_CH2_AESTRIGGER2|macro|DMA_CH2_AESTRIGGER2
DECL|DMA_CH2_EUSCIA1TX|macro|DMA_CH2_EUSCIA1TX
DECL|DMA_CH2_EUSCIB0TX1|macro|DMA_CH2_EUSCIB0TX1
DECL|DMA_CH2_EUSCIB1TX0|macro|DMA_CH2_EUSCIB1TX0
DECL|DMA_CH2_EUSCIB2TX3|macro|DMA_CH2_EUSCIB2TX3
DECL|DMA_CH2_EUSCIB3TX2|macro|DMA_CH2_EUSCIB3TX2
DECL|DMA_CH2_RESERVED0|macro|DMA_CH2_RESERVED0
DECL|DMA_CH2_TIMERA1CCR0|macro|DMA_CH2_TIMERA1CCR0
DECL|DMA_CH3_EUSCIA1RX|macro|DMA_CH3_EUSCIA1RX
DECL|DMA_CH3_EUSCIB0RX1|macro|DMA_CH3_EUSCIB0RX1
DECL|DMA_CH3_EUSCIB1RX0|macro|DMA_CH3_EUSCIB1RX0
DECL|DMA_CH3_EUSCIB2RX3|macro|DMA_CH3_EUSCIB2RX3
DECL|DMA_CH3_EUSCIB3RX2|macro|DMA_CH3_EUSCIB3RX2
DECL|DMA_CH3_RESERVED0|macro|DMA_CH3_RESERVED0
DECL|DMA_CH3_RESERVED1|macro|DMA_CH3_RESERVED1
DECL|DMA_CH3_TIMERA1CCR2|macro|DMA_CH3_TIMERA1CCR2
DECL|DMA_CH4_EUSCIA2TX|macro|DMA_CH4_EUSCIA2TX
DECL|DMA_CH4_EUSCIB0TX2|macro|DMA_CH4_EUSCIB0TX2
DECL|DMA_CH4_EUSCIB1TX1|macro|DMA_CH4_EUSCIB1TX1
DECL|DMA_CH4_EUSCIB2TX0|macro|DMA_CH4_EUSCIB2TX0
DECL|DMA_CH4_EUSCIB3TX3|macro|DMA_CH4_EUSCIB3TX3
DECL|DMA_CH4_RESERVED0|macro|DMA_CH4_RESERVED0
DECL|DMA_CH4_RESERVED1|macro|DMA_CH4_RESERVED1
DECL|DMA_CH4_TIMERA2CCR0|macro|DMA_CH4_TIMERA2CCR0
DECL|DMA_CH5_EUSCIA2RX|macro|DMA_CH5_EUSCIA2RX
DECL|DMA_CH5_EUSCIB0RX2|macro|DMA_CH5_EUSCIB0RX2
DECL|DMA_CH5_EUSCIB1RX1|macro|DMA_CH5_EUSCIB1RX1
DECL|DMA_CH5_EUSCIB2RX0|macro|DMA_CH5_EUSCIB2RX0
DECL|DMA_CH5_EUSCIB3RX3|macro|DMA_CH5_EUSCIB3RX3
DECL|DMA_CH5_RESERVED0|macro|DMA_CH5_RESERVED0
DECL|DMA_CH5_RESERVED1|macro|DMA_CH5_RESERVED1
DECL|DMA_CH5_TIMERA2CCR2|macro|DMA_CH5_TIMERA2CCR2
DECL|DMA_CH6_EUSCIA3TX|macro|DMA_CH6_EUSCIA3TX
DECL|DMA_CH6_EUSCIB0TX3|macro|DMA_CH6_EUSCIB0TX3
DECL|DMA_CH6_EUSCIB1TX2|macro|DMA_CH6_EUSCIB1TX2
DECL|DMA_CH6_EUSCIB2TX1|macro|DMA_CH6_EUSCIB2TX1
DECL|DMA_CH6_EUSCIB3TX0|macro|DMA_CH6_EUSCIB3TX0
DECL|DMA_CH6_EXTERNALPIN|macro|DMA_CH6_EXTERNALPIN
DECL|DMA_CH6_RESERVED0|macro|DMA_CH6_RESERVED0
DECL|DMA_CH6_TIMERA3CCR0|macro|DMA_CH6_TIMERA3CCR0
DECL|DMA_CH7_ADC14|macro|DMA_CH7_ADC14
DECL|DMA_CH7_EUSCIA3RX|macro|DMA_CH7_EUSCIA3RX
DECL|DMA_CH7_EUSCIB0RX3|macro|DMA_CH7_EUSCIB0RX3
DECL|DMA_CH7_EUSCIB1RX2|macro|DMA_CH7_EUSCIB1RX2
DECL|DMA_CH7_EUSCIB2RX1|macro|DMA_CH7_EUSCIB2RX1
DECL|DMA_CH7_EUSCIB3RX0|macro|DMA_CH7_EUSCIB3RX0
DECL|DMA_CH7_RESERVED0|macro|DMA_CH7_RESERVED0
DECL|DMA_CH7_TIMERA3CCR2|macro|DMA_CH7_TIMERA3CCR2
DECL|DMA_CHANNEL_0|macro|DMA_CHANNEL_0
DECL|DMA_CHANNEL_1|macro|DMA_CHANNEL_1
DECL|DMA_CHANNEL_2|macro|DMA_CHANNEL_2
DECL|DMA_CHANNEL_3|macro|DMA_CHANNEL_3
DECL|DMA_CHANNEL_4|macro|DMA_CHANNEL_4
DECL|DMA_CHANNEL_5|macro|DMA_CHANNEL_5
DECL|DMA_CHANNEL_6|macro|DMA_CHANNEL_6
DECL|DMA_CHANNEL_7|macro|DMA_CHANNEL_7
DECL|DMA_ControlTable|typedef|} DMA_ControlTable;
DECL|DMA_INT0|macro|DMA_INT0
DECL|DMA_INT1|macro|DMA_INT1
DECL|DMA_INT2|macro|DMA_INT2
DECL|DMA_INT3|macro|DMA_INT3
DECL|DMA_INTERR|macro|DMA_INTERR
DECL|DMA_TaskStructEntry|macro|DMA_TaskStructEntry
DECL|UDMA_ALT_SELECT|macro|UDMA_ALT_SELECT
DECL|UDMA_ARB_1024|macro|UDMA_ARB_1024
DECL|UDMA_ARB_128|macro|UDMA_ARB_128
DECL|UDMA_ARB_16|macro|UDMA_ARB_16
DECL|UDMA_ARB_1|macro|UDMA_ARB_1
DECL|UDMA_ARB_256|macro|UDMA_ARB_256
DECL|UDMA_ARB_2|macro|UDMA_ARB_2
DECL|UDMA_ARB_32|macro|UDMA_ARB_32
DECL|UDMA_ARB_4|macro|UDMA_ARB_4
DECL|UDMA_ARB_512|macro|UDMA_ARB_512
DECL|UDMA_ARB_64|macro|UDMA_ARB_64
DECL|UDMA_ARB_8|macro|UDMA_ARB_8
DECL|UDMA_ATTR_ALL|macro|UDMA_ATTR_ALL
DECL|UDMA_ATTR_ALTSELECT|macro|UDMA_ATTR_ALTSELECT
DECL|UDMA_ATTR_HIGH_PRIORITY|macro|UDMA_ATTR_HIGH_PRIORITY
DECL|UDMA_ATTR_REQMASK|macro|UDMA_ATTR_REQMASK
DECL|UDMA_ATTR_USEBURST|macro|UDMA_ATTR_USEBURST
DECL|UDMA_DST_INC_16|macro|UDMA_DST_INC_16
DECL|UDMA_DST_INC_32|macro|UDMA_DST_INC_32
DECL|UDMA_DST_INC_8|macro|UDMA_DST_INC_8
DECL|UDMA_DST_INC_NONE|macro|UDMA_DST_INC_NONE
DECL|UDMA_DST_PROT_PRIV|macro|UDMA_DST_PROT_PRIV
DECL|UDMA_MODE_ALT_SELECT|macro|UDMA_MODE_ALT_SELECT
DECL|UDMA_MODE_AUTO|macro|UDMA_MODE_AUTO
DECL|UDMA_MODE_BASIC|macro|UDMA_MODE_BASIC
DECL|UDMA_MODE_MEM_SCATTER_GATHER|macro|UDMA_MODE_MEM_SCATTER_GATHER
DECL|UDMA_MODE_PER_SCATTER_GATHER|macro|UDMA_MODE_PER_SCATTER_GATHER
DECL|UDMA_MODE_PINGPONG|macro|UDMA_MODE_PINGPONG
DECL|UDMA_MODE_STOP|macro|UDMA_MODE_STOP
DECL|UDMA_NEXT_USEBURST|macro|UDMA_NEXT_USEBURST
DECL|UDMA_PRI_SELECT|macro|UDMA_PRI_SELECT
DECL|UDMA_SIZE_16|macro|UDMA_SIZE_16
DECL|UDMA_SIZE_32|macro|UDMA_SIZE_32
DECL|UDMA_SIZE_8|macro|UDMA_SIZE_8
DECL|UDMA_SRC_INC_16|macro|UDMA_SRC_INC_16
DECL|UDMA_SRC_INC_32|macro|UDMA_SRC_INC_32
DECL|UDMA_SRC_INC_8|macro|UDMA_SRC_INC_8
DECL|UDMA_SRC_INC_NONE|macro|UDMA_SRC_INC_NONE
DECL|UDMA_SRC_PROT_PRIV|macro|UDMA_SRC_PROT_PRIV
DECL|_DMA_ControlTable|struct|typedef struct _DMA_ControlTable
DECL|__DMA_H__|macro|__DMA_H__
DECL|control|member|volatile uint32_t control;
DECL|dstEndAddr|member|volatile void *dstEndAddr;
DECL|spare|member|volatile uint32_t spare;
DECL|srcEndAddr|member|volatile void *srcEndAddr;
