{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765274230910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765274230910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  9 15:27:10 2025 " "Processing started: Tue Dec  9 15:27:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765274230910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274230910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Serial_system_bus -c Serial_system_bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Serial_system_bus -c Serial_system_bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274230910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765274231066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765274231066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/core/uart.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR slave_port.v(56) " "Verilog HDL Declaration information at slave_port.v(56): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765274237347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA slave_port.v(57) " "Verilog HDL Declaration information at slave_port.v(57): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765274237347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA slave_port.v(55) " "Verilog HDL Declaration information at slave_port.v(55): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765274237347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sready SREADY slave_port.v(49) " "Verilog HDL Declaration information at slave_port.v(49): object \"sready\" differs only in case from object \"SREADY\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765274237347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rvalid RVALID slave_port.v(36) " "Verilog HDL Declaration information at slave_port.v(36): object \"rvalid\" differs only in case from object \"RVALID\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765274237347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory_bram " "Found entity 1: slave_memory_bram" {  } { { "../rtl/core/slave_memory_bram.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_memory_bram.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "../rtl/core/slave.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../rtl/core/mux3.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/mux3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../rtl/core/mux2.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/mux2.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port.v(64) " "Verilog HDL Declaration information at master_port.v(64): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765274237350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port.v(66) " "Verilog HDL Declaration information at master_port.v(66): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765274237350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port.v(63) " "Verilog HDL Declaration information at master_port.v(63): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765274237350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_memory_bram " "Found entity 1: master_memory_bram" {  } { { "../rtl/core/master_memory_bram.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_memory_bram.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237351 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/core/master.v " "Can't analyze file -- file ../rtl/core/master.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1765274237351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../rtl/core/fifo.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3 " "Found entity 1: dec3" {  } { { "../rtl/core/dec3.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/dec3.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_m2_s3 " "Found entity 1: bus_m2_s3" {  } { { "../rtl/core/bus_m2_s3.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_slave " "Found entity 1: bus_bridge_slave" {  } { { "../rtl/core/bus_bridge_slave.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master " "Found entity 1: bus_bridge_master" {  } { { "../rtl/core/bus_bridge_master.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_master.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../rtl/core/arbiter.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/arbiter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../rtl/core/addr_decoder.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_decoder.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_convert " "Found entity 1: addr_convert" {  } { { "../rtl/core/addr_convert.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_convert.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_uart_bridge " "Found entity 1: demo_uart_bridge" {  } { { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274237359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274237359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_uart_bridge " "Elaborating entity \"demo_uart_bridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765274237415 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transaction_active demo_uart_bridge.v(298) " "Verilog HDL or VHDL warning at demo_uart_bridge.v(298): object \"transaction_active\" assigned a value but never read" {  } { { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765274237417 "|demo_uart_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port master_port:master1_port " "Elaborating entity \"master_port\" for hierarchy \"master_port:master1_port\"" {  } { { "../rtl/demo_uart_bridge.v" "master1_port" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(175) " "Verilog HDL assignment warning at master_port.v(175): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237419 "|demo_uart_bridge|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(181) " "Verilog HDL assignment warning at master_port.v(181): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237419 "|demo_uart_bridge|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(190) " "Verilog HDL assignment warning at master_port.v(190): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237419 "|demo_uart_bridge|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(205) " "Verilog HDL assignment warning at master_port.v(205): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237419 "|demo_uart_bridge|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(231) " "Verilog HDL assignment warning at master_port.v(231): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/master_port.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237419 "|demo_uart_bridge|master_port:master1_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_master bus_bridge_master:master2_bridge " "Elaborating entity \"bus_bridge_master\" for hierarchy \"bus_bridge_master:master2_bridge\"" {  } { { "../rtl/demo_uart_bridge.v" "master2_bridge" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo bus_bridge_master:master2_bridge\|fifo:fifo_queue " "Elaborating entity \"fifo\" for hierarchy \"bus_bridge_master:master2_bridge\|fifo:fifo_queue\"" {  } { { "../rtl/core/bus_bridge_master.v" "fifo_queue" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_master.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237422 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(32) " "Verilog HDL assignment warning at fifo.v(32): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/fifo.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/fifo.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237422 "|demo_uart_bridge|bus_bridge_master:master2_bridge|fifo:fifo_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(36) " "Verilog HDL assignment warning at fifo.v(36): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/fifo.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/fifo.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237422 "|demo_uart_bridge|bus_bridge_master:master2_bridge|fifo:fifo_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart bus_bridge_master:master2_bridge\|uart:uart_module " "Elaborating entity \"uart\" for hierarchy \"bus_bridge_master:master2_bridge\|uart:uart_module\"" {  } { { "../rtl/core/bus_bridge_master.v" "uart_module" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_master.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx bus_bridge_master:master2_bridge\|uart:uart_module\|uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"bus_bridge_master:master2_bridge\|uart:uart_module\|uart_tx:transmitter\"" {  } { { "../rtl/core/uart.v" "transmitter" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(56) " "Verilog HDL assignment warning at uart_tx.v(56): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237424 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(66) " "Verilog HDL assignment warning at uart_tx.v(66): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237424 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(71) " "Verilog HDL assignment warning at uart_tx.v(71): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237424 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(81) " "Verilog HDL assignment warning at uart_tx.v(81): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237424 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx bus_bridge_master:master2_bridge\|uart:uart_module\|uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"bus_bridge_master:master2_bridge\|uart:uart_module\|uart_rx:receiver\"" {  } { { "../rtl/core/uart.v" "receiver" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(55) " "Verilog HDL assignment warning at uart_rx.v(55): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237425 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(64) " "Verilog HDL assignment warning at uart_rx.v(64): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237425 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(65) " "Verilog HDL assignment warning at uart_rx.v(65): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237425 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(74) " "Verilog HDL assignment warning at uart_rx.v(74): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237426 "|demo_uart_bridge|bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_convert bus_bridge_master:master2_bridge\|addr_convert:addr_convert_module " "Elaborating entity \"addr_convert\" for hierarchy \"bus_bridge_master:master2_bridge\|addr_convert:addr_convert_module\"" {  } { { "../rtl/core/bus_bridge_master.v" "addr_convert_module" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_master.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_memory_bram bus_bridge_master:master2_bridge\|master_memory_bram:local_mem " "Elaborating entity \"master_memory_bram\" for hierarchy \"bus_bridge_master:master2_bridge\|master_memory_bram:local_mem\"" {  } { { "../rtl/core/bus_bridge_master.v" "local_mem" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_master.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_m2_s3 bus_m2_s3:bus_inst " "Elaborating entity \"bus_m2_s3\" for hierarchy \"bus_m2_s3:bus_inst\"" {  } { { "../rtl/demo_uart_bridge.v" "bus_inst" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter bus_m2_s3:bus_inst\|arbiter:bus_arbiter " "Elaborating entity \"arbiter\" for hierarchy \"bus_m2_s3:bus_inst\|arbiter:bus_arbiter\"" {  } { { "../rtl/core/bus_m2_s3.v" "bus_arbiter" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237429 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbiter.v(133) " "Verilog HDL Case Statement information at arbiter.v(133): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/arbiter.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/arbiter.v" 133 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765274237429 "|demo_uart_bridge|bus_m2_s3:bus_inst|arbiter:bus_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder bus_m2_s3:bus_inst\|addr_decoder:decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"bus_m2_s3:bus_inst\|addr_decoder:decoder\"" {  } { { "../rtl/core/bus_m2_s3.v" "decoder" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addr_decoder.v(144) " "Verilog HDL assignment warning at addr_decoder.v(144): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/addr_decoder.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_decoder.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237430 "|demo_uart_bridge|bus_m2_s3:bus_inst|addr_decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3 bus_m2_s3:bus_inst\|addr_decoder:decoder\|dec3:mvalid_decoder " "Elaborating entity \"dec3\" for hierarchy \"bus_m2_s3:bus_inst\|addr_decoder:decoder\|dec3:mvalid_decoder\"" {  } { { "../rtl/core/addr_decoder.v" "mvalid_decoder" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/addr_decoder.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 bus_m2_s3:bus_inst\|mux2:wdata_mux " "Elaborating entity \"mux2\" for hierarchy \"bus_m2_s3:bus_inst\|mux2:wdata_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "wdata_mux" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 bus_m2_s3:bus_inst\|mux2:mctrl_mux " "Elaborating entity \"mux2\" for hierarchy \"bus_m2_s3:bus_inst\|mux2:mctrl_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "mctrl_mux" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 bus_m2_s3:bus_inst\|mux3:rdata_mux " "Elaborating entity \"mux3\" for hierarchy \"bus_m2_s3:bus_inst\|mux3:rdata_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "rdata_mux" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_m2_s3.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave1_inst " "Elaborating entity \"slave\" for hierarchy \"slave:slave1_inst\"" {  } { { "../rtl/demo_uart_bridge.v" "slave1_inst" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave:slave1_inst\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"slave:slave1_inst\|slave_port:sp\"" {  } { { "../rtl/core/slave.v" "sp" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237436 "|demo_uart_bridge|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237436 "|demo_uart_bridge|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237436 "|demo_uart_bridge|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237436 "|demo_uart_bridge|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(261) " "Verilog HDL assignment warning at slave_port.v(261): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237436 "|demo_uart_bridge|slave:slave1_inst|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram slave:slave1_inst\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"slave:slave1_inst\|slave_memory_bram:sm\"" {  } { { "../rtl/core/slave.v" "sm" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave2_inst " "Elaborating entity \"slave\" for hierarchy \"slave:slave2_inst\"" {  } { { "../rtl/demo_uart_bridge.v" "slave2_inst" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave:slave2_inst\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"slave:slave2_inst\|slave_port:sp\"" {  } { { "../rtl/core/slave.v" "sp" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237439 "|demo_uart_bridge|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237439 "|demo_uart_bridge|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237439 "|demo_uart_bridge|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237439 "|demo_uart_bridge|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(261) " "Verilog HDL assignment warning at slave_port.v(261): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237439 "|demo_uart_bridge|slave:slave2_inst|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram slave:slave2_inst\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"slave:slave2_inst\|slave_memory_bram:sm\"" {  } { { "../rtl/core/slave.v" "sm" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_slave bus_bridge_slave:slave3_bridge " "Elaborating entity \"bus_bridge_slave\" for hierarchy \"bus_bridge_slave:slave3_bridge\"" {  } { { "../rtl/demo_uart_bridge.v" "slave3_bridge" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237441 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_bridge_access bus_bridge_slave.v(115) " "Verilog HDL or VHDL warning at bus_bridge_slave.v(115): object \"is_bridge_access\" assigned a value but never read" {  } { { "../rtl/core/bus_bridge_slave.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765274237443 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_bridge_access_now bus_bridge_slave.v(121) " "Verilog HDL or VHDL warning at bus_bridge_slave.v(121): object \"is_bridge_access_now\" assigned a value but never read" {  } { { "../rtl/core/bus_bridge_slave.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765274237443 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bridge_rvalid bus_bridge_slave.v(492) " "Verilog HDL or VHDL warning at bus_bridge_slave.v(492): object \"bridge_rvalid\" assigned a value but never read" {  } { { "../rtl/core/bus_bridge_slave.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 492 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765274237443 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bus_bridge_slave.v(121) " "Verilog HDL assignment warning at bus_bridge_slave.v(121): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/core/bus_bridge_slave.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237443 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bus_bridge_slave.v(124) " "Verilog HDL assignment warning at bus_bridge_slave.v(124): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/core/bus_bridge_slave.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237443 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port bus_bridge_slave:slave3_bridge\|slave_port:slave " "Elaborating entity \"slave_port\" for hierarchy \"bus_bridge_slave:slave3_bridge\|slave_port:slave\"" {  } { { "../rtl/core/bus_bridge_slave.v" "slave" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237460 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237460 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237460 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237460 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(261) " "Verilog HDL assignment warning at slave_port.v(261): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_port.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237460 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|slave_port:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart bus_bridge_slave:slave3_bridge\|uart:uart_module " "Elaborating entity \"uart\" for hierarchy \"bus_bridge_slave:slave3_bridge\|uart:uart_module\"" {  } { { "../rtl/core/bus_bridge_slave.v" "uart_module" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/bus_bridge_slave.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_tx:transmitter\"" {  } { { "../rtl/core/uart.v" "transmitter" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(56) " "Verilog HDL assignment warning at uart_tx.v(56): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237462 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(66) " "Verilog HDL assignment warning at uart_tx.v(66): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237462 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(71) " "Verilog HDL assignment warning at uart_tx.v(71): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237462 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(81) " "Verilog HDL assignment warning at uart_tx.v(81): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237462 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"bus_bridge_slave:slave3_bridge\|uart:uart_module\|uart_rx:receiver\"" {  } { { "../rtl/core/uart.v" "receiver" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274237463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(55) " "Verilog HDL assignment warning at uart_rx.v(55): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237464 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(64) " "Verilog HDL assignment warning at uart_rx.v(64): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237464 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(65) " "Verilog HDL assignment warning at uart_rx.v(65): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237464 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(74) " "Verilog HDL assignment warning at uart_rx.v(74): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/core/uart_rx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_rx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765274237464 "|demo_uart_bridge|bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred RAM node \"slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765274237920 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred RAM node \"slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765274237951 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "bus_bridge_slave:slave3_bridge\|slave_memory_bram:local_mem\|memory_rtl_0 " "Inferred RAM node \"bus_bridge_slave:slave3_bridge\|slave_memory_bram:local_mem\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765274237970 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bus_bridge_master:master2_bridge\|fifo:fifo_queue\|queue " "RAM logic \"bus_bridge_master:master2_bridge\|fifo:fifo_queue\|queue\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/core/fifo.v" "queue" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/fifo.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765274237976 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765274237976 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Serial_system_bus.ram0_slave_memory_bram_b1862b5f.hdl.mif " "Parameter INIT_FILE set to db/Serial_system_bus.ram0_slave_memory_bram_b1862b5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Serial_system_bus.ram0_slave_memory_bram_8f0a6464.hdl.mif " "Parameter INIT_FILE set to db/Serial_system_bus.ram0_slave_memory_bram_8f0a6464.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bus_bridge_slave:slave3_bridge\|slave_memory_bram:local_mem\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bus_bridge_slave:slave3_bridge\|slave_memory_bram:local_mem\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Serial_system_bus.ram0_slave_memory_bram_b1862b5f.hdl.mif " "Parameter INIT_FILE set to db/Serial_system_bus.ram0_slave_memory_bram_b1862b5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765274238452 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765274238452 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765274238452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274238504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Serial_system_bus.ram0_slave_memory_bram_b1862b5f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Serial_system_bus.ram0_slave_memory_bram_b1862b5f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238504 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765274238504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d9p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d9p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d9p1 " "Found entity 1: altsyncram_d9p1" {  } { { "db/altsyncram_d9p1.tdf" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/db/altsyncram_d9p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274238544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274238544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274238550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Serial_system_bus.ram0_slave_memory_bram_8f0a6464.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Serial_system_bus.ram0_slave_memory_bram_8f0a6464.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765274238550 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765274238550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8p1 " "Found entity 1: altsyncram_c8p1" {  } { { "db/altsyncram_c8p1.tdf" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/db/altsyncram_c8p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765274238587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274238587 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765274238877 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/core/uart_tx.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/uart_tx.v" 12 -1 0 } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 140 -1 0 } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 141 -1 0 } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 143 -1 0 } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 142 -1 0 } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 208 -1 0 } } { "../rtl/core/slave_memory_bram.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/core/slave_memory_bram.v" 41 -1 0 } } { "../rtl/demo_uart_bridge.v" "" { Text "/home/akitha/Desktop/ads/Serial-System-Bus/rtl/demo_uart_bridge.v" 326 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765274238906 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765274238906 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765274239551 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "84 " "84 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765274241271 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/akitha/Desktop/ads/Serial-System-Bus/Quartus/output_files/Serial_system_bus.map.smsg " "Generated suppressed messages file /home/akitha/Desktop/ads/Serial-System-Bus/Quartus/output_files/Serial_system_bus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274241335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765274241482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765274241482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1829 " "Implemented 1829 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765274241641 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765274241641 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1786 " "Implemented 1786 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765274241641 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765274241641 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765274241641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765274241660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  9 15:27:21 2025 " "Processing ended: Tue Dec  9 15:27:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765274241660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765274241660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765274241660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765274241660 ""}
