#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 14 10:01:13 2022
# Process ID: 7384
# Current directory: F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4824 F:\cpu\7.8-3-pass\tesbench\tesbench\realize_pass\cpu_design\cpu_design.xpr
# Log file: F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/vivado.log
# Journal file: F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips cpuclk]
generate_target all [get_files  F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
export_simulation -of_objects [get_files F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.ip_user_files/sim_scripts -ip_user_files_dir F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.ip_user_files -ipstatic_source_dir F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/modelsim} {questa=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/questa} {riviera=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/riviera} {activehdl=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {30} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42} CONFIG.MMCM_CLKOUT0_DIVIDE_F {28} CONFIG.CLKOUT1_JITTER {359.896} CONFIG.CLKOUT1_PHASE_ERROR {310.955}] [get_ips cpuclk]
generate_target all [get_files  F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs -jobs 16 cpuclk_synth_1
export_simulation -of_objects [get_files F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.ip_user_files/sim_scripts -ip_user_files_dir F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.ip_user_files -ipstatic_source_dir F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/modelsim} {questa=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/questa} {riviera=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/riviera} {activehdl=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKOUT0_DIVIDE_F {21} CONFIG.CLKOUT1_JITTER {338.471}] [get_ips cpuclk]
generate_target all [get_files  F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 16 cpuclk_synth_1
export_simulation -of_objects [get_files F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.ip_user_files/sim_scripts -ip_user_files_dir F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.ip_user_files -ipstatic_source_dir F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/modelsim} {questa=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/questa} {riviera=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/riviera} {activehdl=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {35} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKOUT0_DIVIDE_F {24} CONFIG.CLKOUT1_JITTER {347.989}] [get_ips cpuclk]
generate_target all [get_files  F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 16 cpuclk_synth_1
export_simulation -of_objects [get_files F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.ip_user_files/sim_scripts -ip_user_files_dir F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.ip_user_files -ipstatic_source_dir F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/modelsim} {questa=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/questa} {riviera=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/riviera} {activehdl=F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
