/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* d */
#define d__0__AG CYREG_PRT4_AG
#define d__0__AMUX CYREG_PRT4_AMUX
#define d__0__BIE CYREG_PRT4_BIE
#define d__0__BIT_MASK CYREG_PRT4_BIT_MASK
#define d__0__BYP CYREG_PRT4_BYP
#define d__0__CTL CYREG_PRT4_CTL
#define d__0__DM0 CYREG_PRT4_DM0
#define d__0__DM1 CYREG_PRT4_DM1
#define d__0__DM2 CYREG_PRT4_DM2
#define d__0__DR CYREG_PRT4_DR
#define d__0__INP_DIS CYREG_PRT4_INP_DIS
#define d__0__INTTYPE CYREG_PICU4_INTTYPE3
#define d__0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define d__0__LCD_EN CYREG_PRT4_LCD_EN
#define d__0__MASK 0x08u
#define d__0__PC CYREG_PRT4_PC3
#define d__0__PORT 4u
#define d__0__PRT CYREG_PRT4_PRT
#define d__0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define d__0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define d__0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define d__0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define d__0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define d__0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define d__0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define d__0__PS CYREG_PRT4_PS
#define d__0__SHIFT 3u
#define d__0__SLW CYREG_PRT4_SLW
#define d__1__AG CYREG_PRT4_AG
#define d__1__AMUX CYREG_PRT4_AMUX
#define d__1__BIE CYREG_PRT4_BIE
#define d__1__BIT_MASK CYREG_PRT4_BIT_MASK
#define d__1__BYP CYREG_PRT4_BYP
#define d__1__CTL CYREG_PRT4_CTL
#define d__1__DM0 CYREG_PRT4_DM0
#define d__1__DM1 CYREG_PRT4_DM1
#define d__1__DM2 CYREG_PRT4_DM2
#define d__1__DR CYREG_PRT4_DR
#define d__1__INP_DIS CYREG_PRT4_INP_DIS
#define d__1__INTTYPE CYREG_PICU4_INTTYPE2
#define d__1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define d__1__LCD_EN CYREG_PRT4_LCD_EN
#define d__1__MASK 0x04u
#define d__1__PC CYREG_PRT4_PC2
#define d__1__PORT 4u
#define d__1__PRT CYREG_PRT4_PRT
#define d__1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define d__1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define d__1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define d__1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define d__1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define d__1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define d__1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define d__1__PS CYREG_PRT4_PS
#define d__1__SHIFT 2u
#define d__1__SLW CYREG_PRT4_SLW
#define d__2__AG CYREG_PRT0_AG
#define d__2__AMUX CYREG_PRT0_AMUX
#define d__2__BIE CYREG_PRT0_BIE
#define d__2__BIT_MASK CYREG_PRT0_BIT_MASK
#define d__2__BYP CYREG_PRT0_BYP
#define d__2__CTL CYREG_PRT0_CTL
#define d__2__DM0 CYREG_PRT0_DM0
#define d__2__DM1 CYREG_PRT0_DM1
#define d__2__DM2 CYREG_PRT0_DM2
#define d__2__DR CYREG_PRT0_DR
#define d__2__INP_DIS CYREG_PRT0_INP_DIS
#define d__2__INTTYPE CYREG_PICU0_INTTYPE7
#define d__2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define d__2__LCD_EN CYREG_PRT0_LCD_EN
#define d__2__MASK 0x80u
#define d__2__PC CYREG_PRT0_PC7
#define d__2__PORT 0u
#define d__2__PRT CYREG_PRT0_PRT
#define d__2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define d__2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define d__2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define d__2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define d__2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define d__2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define d__2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define d__2__PS CYREG_PRT0_PS
#define d__2__SHIFT 7u
#define d__2__SLW CYREG_PRT0_SLW
#define d__3__AG CYREG_PRT0_AG
#define d__3__AMUX CYREG_PRT0_AMUX
#define d__3__BIE CYREG_PRT0_BIE
#define d__3__BIT_MASK CYREG_PRT0_BIT_MASK
#define d__3__BYP CYREG_PRT0_BYP
#define d__3__CTL CYREG_PRT0_CTL
#define d__3__DM0 CYREG_PRT0_DM0
#define d__3__DM1 CYREG_PRT0_DM1
#define d__3__DM2 CYREG_PRT0_DM2
#define d__3__DR CYREG_PRT0_DR
#define d__3__INP_DIS CYREG_PRT0_INP_DIS
#define d__3__INTTYPE CYREG_PICU0_INTTYPE6
#define d__3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define d__3__LCD_EN CYREG_PRT0_LCD_EN
#define d__3__MASK 0x40u
#define d__3__PC CYREG_PRT0_PC6
#define d__3__PORT 0u
#define d__3__PRT CYREG_PRT0_PRT
#define d__3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define d__3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define d__3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define d__3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define d__3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define d__3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define d__3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define d__3__PS CYREG_PRT0_PS
#define d__3__SHIFT 6u
#define d__3__SLW CYREG_PRT0_SLW
#define d__4__AG CYREG_PRT0_AG
#define d__4__AMUX CYREG_PRT0_AMUX
#define d__4__BIE CYREG_PRT0_BIE
#define d__4__BIT_MASK CYREG_PRT0_BIT_MASK
#define d__4__BYP CYREG_PRT0_BYP
#define d__4__CTL CYREG_PRT0_CTL
#define d__4__DM0 CYREG_PRT0_DM0
#define d__4__DM1 CYREG_PRT0_DM1
#define d__4__DM2 CYREG_PRT0_DM2
#define d__4__DR CYREG_PRT0_DR
#define d__4__INP_DIS CYREG_PRT0_INP_DIS
#define d__4__INTTYPE CYREG_PICU0_INTTYPE5
#define d__4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define d__4__LCD_EN CYREG_PRT0_LCD_EN
#define d__4__MASK 0x20u
#define d__4__PC CYREG_PRT0_PC5
#define d__4__PORT 0u
#define d__4__PRT CYREG_PRT0_PRT
#define d__4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define d__4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define d__4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define d__4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define d__4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define d__4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define d__4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define d__4__PS CYREG_PRT0_PS
#define d__4__SHIFT 5u
#define d__4__SLW CYREG_PRT0_SLW
#define d__5__AG CYREG_PRT0_AG
#define d__5__AMUX CYREG_PRT0_AMUX
#define d__5__BIE CYREG_PRT0_BIE
#define d__5__BIT_MASK CYREG_PRT0_BIT_MASK
#define d__5__BYP CYREG_PRT0_BYP
#define d__5__CTL CYREG_PRT0_CTL
#define d__5__DM0 CYREG_PRT0_DM0
#define d__5__DM1 CYREG_PRT0_DM1
#define d__5__DM2 CYREG_PRT0_DM2
#define d__5__DR CYREG_PRT0_DR
#define d__5__INP_DIS CYREG_PRT0_INP_DIS
#define d__5__INTTYPE CYREG_PICU0_INTTYPE4
#define d__5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define d__5__LCD_EN CYREG_PRT0_LCD_EN
#define d__5__MASK 0x10u
#define d__5__PC CYREG_PRT0_PC4
#define d__5__PORT 0u
#define d__5__PRT CYREG_PRT0_PRT
#define d__5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define d__5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define d__5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define d__5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define d__5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define d__5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define d__5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define d__5__PS CYREG_PRT0_PS
#define d__5__SHIFT 4u
#define d__5__SLW CYREG_PRT0_SLW
#define d__6__AG CYREG_PRT0_AG
#define d__6__AMUX CYREG_PRT0_AMUX
#define d__6__BIE CYREG_PRT0_BIE
#define d__6__BIT_MASK CYREG_PRT0_BIT_MASK
#define d__6__BYP CYREG_PRT0_BYP
#define d__6__CTL CYREG_PRT0_CTL
#define d__6__DM0 CYREG_PRT0_DM0
#define d__6__DM1 CYREG_PRT0_DM1
#define d__6__DM2 CYREG_PRT0_DM2
#define d__6__DR CYREG_PRT0_DR
#define d__6__INP_DIS CYREG_PRT0_INP_DIS
#define d__6__INTTYPE CYREG_PICU0_INTTYPE3
#define d__6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define d__6__LCD_EN CYREG_PRT0_LCD_EN
#define d__6__MASK 0x08u
#define d__6__PC CYREG_PRT0_PC3
#define d__6__PORT 0u
#define d__6__PRT CYREG_PRT0_PRT
#define d__6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define d__6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define d__6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define d__6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define d__6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define d__6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define d__6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define d__6__PS CYREG_PRT0_PS
#define d__6__SHIFT 3u
#define d__6__SLW CYREG_PRT0_SLW
#define d__7__AG CYREG_PRT0_AG
#define d__7__AMUX CYREG_PRT0_AMUX
#define d__7__BIE CYREG_PRT0_BIE
#define d__7__BIT_MASK CYREG_PRT0_BIT_MASK
#define d__7__BYP CYREG_PRT0_BYP
#define d__7__CTL CYREG_PRT0_CTL
#define d__7__DM0 CYREG_PRT0_DM0
#define d__7__DM1 CYREG_PRT0_DM1
#define d__7__DM2 CYREG_PRT0_DM2
#define d__7__DR CYREG_PRT0_DR
#define d__7__INP_DIS CYREG_PRT0_INP_DIS
#define d__7__INTTYPE CYREG_PICU0_INTTYPE2
#define d__7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define d__7__LCD_EN CYREG_PRT0_LCD_EN
#define d__7__MASK 0x04u
#define d__7__PC CYREG_PRT0_PC2
#define d__7__PORT 0u
#define d__7__PRT CYREG_PRT0_PRT
#define d__7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define d__7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define d__7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define d__7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define d__7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define d__7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define d__7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define d__7__PS CYREG_PRT0_PS
#define d__7__SHIFT 2u
#define d__7__SLW CYREG_PRT0_SLW

/* HV */
#define HV__0__INTTYPE CYREG_PICU3_INTTYPE1
#define HV__0__MASK 0x02u
#define HV__0__PC CYREG_PRT3_PC1
#define HV__0__PORT 3u
#define HV__0__SHIFT 1u
#define HV__AG CYREG_PRT3_AG
#define HV__AMUX CYREG_PRT3_AMUX
#define HV__BIE CYREG_PRT3_BIE
#define HV__BIT_MASK CYREG_PRT3_BIT_MASK
#define HV__BYP CYREG_PRT3_BYP
#define HV__CTL CYREG_PRT3_CTL
#define HV__DM0 CYREG_PRT3_DM0
#define HV__DM1 CYREG_PRT3_DM1
#define HV__DM2 CYREG_PRT3_DM2
#define HV__DR CYREG_PRT3_DR
#define HV__INP_DIS CYREG_PRT3_INP_DIS
#define HV__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define HV__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define HV__LCD_EN CYREG_PRT3_LCD_EN
#define HV__MASK 0x02u
#define HV__PORT 3u
#define HV__PRT CYREG_PRT3_PRT
#define HV__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define HV__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define HV__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define HV__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define HV__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define HV__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define HV__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define HV__PS CYREG_PRT3_PS
#define HV__SHIFT 1u
#define HV__SLW CYREG_PRT3_SLW

/* RX */
#define RX__0__INTTYPE CYREG_PICU3_INTTYPE4
#define RX__0__MASK 0x10u
#define RX__0__PC CYREG_PRT3_PC4
#define RX__0__PORT 3u
#define RX__0__SHIFT 4u
#define RX__AG CYREG_PRT3_AG
#define RX__AMUX CYREG_PRT3_AMUX
#define RX__BIE CYREG_PRT3_BIE
#define RX__BIT_MASK CYREG_PRT3_BIT_MASK
#define RX__BYP CYREG_PRT3_BYP
#define RX__CTL CYREG_PRT3_CTL
#define RX__DM0 CYREG_PRT3_DM0
#define RX__DM1 CYREG_PRT3_DM1
#define RX__DM2 CYREG_PRT3_DM2
#define RX__DR CYREG_PRT3_DR
#define RX__INP_DIS CYREG_PRT3_INP_DIS
#define RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RX__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RX__LCD_EN CYREG_PRT3_LCD_EN
#define RX__MASK 0x10u
#define RX__PORT 3u
#define RX__PRT CYREG_PRT3_PRT
#define RX__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RX__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RX__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RX__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RX__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RX__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RX__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RX__PS CYREG_PRT3_PS
#define RX__SHIFT 4u
#define RX__SLW CYREG_PRT3_SLW

/* SD */
#define SD__0__INTTYPE CYREG_PICU6_INTTYPE0
#define SD__0__MASK 0x01u
#define SD__0__PC CYREG_PRT6_PC0
#define SD__0__PORT 6u
#define SD__0__SHIFT 0u
#define SD__1__INTTYPE CYREG_PICU6_INTTYPE1
#define SD__1__MASK 0x02u
#define SD__1__PC CYREG_PRT6_PC1
#define SD__1__PORT 6u
#define SD__1__SHIFT 1u
#define SD__2__INTTYPE CYREG_PICU6_INTTYPE2
#define SD__2__MASK 0x04u
#define SD__2__PC CYREG_PRT6_PC2
#define SD__2__PORT 6u
#define SD__2__SHIFT 2u
#define SD__3__INTTYPE CYREG_PICU6_INTTYPE3
#define SD__3__MASK 0x08u
#define SD__3__PC CYREG_PRT6_PC3
#define SD__3__PORT 6u
#define SD__3__SHIFT 3u
#define SD__4__INTTYPE CYREG_PICU6_INTTYPE4
#define SD__4__MASK 0x10u
#define SD__4__PC CYREG_PRT6_PC4
#define SD__4__PORT 6u
#define SD__4__SHIFT 4u
#define SD__5__INTTYPE CYREG_PICU6_INTTYPE5
#define SD__5__MASK 0x20u
#define SD__5__PC CYREG_PRT6_PC5
#define SD__5__PORT 6u
#define SD__5__SHIFT 5u
#define SD__6__INTTYPE CYREG_PICU6_INTTYPE6
#define SD__6__MASK 0x40u
#define SD__6__PC CYREG_PRT6_PC6
#define SD__6__PORT 6u
#define SD__6__SHIFT 6u
#define SD__7__INTTYPE CYREG_PICU6_INTTYPE7
#define SD__7__MASK 0x80u
#define SD__7__PC CYREG_PRT6_PC7
#define SD__7__PORT 6u
#define SD__7__SHIFT 7u
#define SD__AG CYREG_PRT6_AG
#define SD__AMUX CYREG_PRT6_AMUX
#define SD__BIE CYREG_PRT6_BIE
#define SD__BIT_MASK CYREG_PRT6_BIT_MASK
#define SD__BYP CYREG_PRT6_BYP
#define SD__CTL CYREG_PRT6_CTL
#define SD__DM0 CYREG_PRT6_DM0
#define SD__DM1 CYREG_PRT6_DM1
#define SD__DM2 CYREG_PRT6_DM2
#define SD__DR CYREG_PRT6_DR
#define SD__INP_DIS CYREG_PRT6_INP_DIS
#define SD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define SD__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SD__LCD_EN CYREG_PRT6_LCD_EN
#define SD__MASK 0xFFu
#define SD__PORT 6u
#define SD__PRT CYREG_PRT6_PRT
#define SD__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SD__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SD__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SD__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SD__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SD__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SD__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SD__PS CYREG_PRT6_PS
#define SD__SHIFT 0u
#define SD__SLW CYREG_PRT6_SLW

/* TX */
#define TX__0__INTTYPE CYREG_PICU3_INTTYPE5
#define TX__0__MASK 0x20u
#define TX__0__PC CYREG_PRT3_PC5
#define TX__0__PORT 3u
#define TX__0__SHIFT 5u
#define TX__AG CYREG_PRT3_AG
#define TX__AMUX CYREG_PRT3_AMUX
#define TX__BIE CYREG_PRT3_BIE
#define TX__BIT_MASK CYREG_PRT3_BIT_MASK
#define TX__BYP CYREG_PRT3_BYP
#define TX__CTL CYREG_PRT3_CTL
#define TX__DM0 CYREG_PRT3_DM0
#define TX__DM1 CYREG_PRT3_DM1
#define TX__DM2 CYREG_PRT3_DM2
#define TX__DR CYREG_PRT3_DR
#define TX__INP_DIS CYREG_PRT3_INP_DIS
#define TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define TX__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define TX__LCD_EN CYREG_PRT3_LCD_EN
#define TX__MASK 0x20u
#define TX__PORT 3u
#define TX__PRT CYREG_PRT3_PRT
#define TX__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define TX__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define TX__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define TX__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define TX__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define TX__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define TX__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define TX__PS CYREG_PRT3_PS
#define TX__SHIFT 5u
#define TX__SLW CYREG_PRT3_SLW

/* BMS */
#define BMS__0__INTTYPE CYREG_PICU3_INTTYPE3
#define BMS__0__MASK 0x08u
#define BMS__0__PC CYREG_PRT3_PC3
#define BMS__0__PORT 3u
#define BMS__0__SHIFT 3u
#define BMS__AG CYREG_PRT3_AG
#define BMS__AMUX CYREG_PRT3_AMUX
#define BMS__BIE CYREG_PRT3_BIE
#define BMS__BIT_MASK CYREG_PRT3_BIT_MASK
#define BMS__BYP CYREG_PRT3_BYP
#define BMS__CTL CYREG_PRT3_CTL
#define BMS__DM0 CYREG_PRT3_DM0
#define BMS__DM1 CYREG_PRT3_DM1
#define BMS__DM2 CYREG_PRT3_DM2
#define BMS__DR CYREG_PRT3_DR
#define BMS__INP_DIS CYREG_PRT3_INP_DIS
#define BMS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define BMS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define BMS__LCD_EN CYREG_PRT3_LCD_EN
#define BMS__MASK 0x08u
#define BMS__PORT 3u
#define BMS__PRT CYREG_PRT3_PRT
#define BMS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define BMS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define BMS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define BMS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define BMS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define BMS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define BMS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define BMS__PS CYREG_PRT3_PS
#define BMS__SHIFT 3u
#define BMS__SLW CYREG_PRT3_SLW

/* CAN */
#define CAN_CanIP__CSR_BUF_SR CYREG_CAN0_CSR_BUF_SR
#define CAN_CanIP__CSR_CFG CYREG_CAN0_CSR_CFG
#define CAN_CanIP__CSR_CMD CYREG_CAN0_CSR_CMD
#define CAN_CanIP__CSR_ERR_SR CYREG_CAN0_CSR_ERR_SR
#define CAN_CanIP__CSR_INT_EN CYREG_CAN0_CSR_INT_EN
#define CAN_CanIP__CSR_INT_SR CYREG_CAN0_CSR_INT_SR
#define CAN_CanIP__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define CAN_CanIP__PM_ACT_MSK 0x01u
#define CAN_CanIP__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define CAN_CanIP__PM_STBY_MSK 0x01u
#define CAN_CanIP__RX0_ACR CYREG_CAN0_RX0_ACR
#define CAN_CanIP__RX0_ACRD CYREG_CAN0_RX0_ACRD
#define CAN_CanIP__RX0_AMR CYREG_CAN0_RX0_AMR
#define CAN_CanIP__RX0_AMRD CYREG_CAN0_RX0_AMRD
#define CAN_CanIP__RX0_CMD CYREG_CAN0_RX0_CMD
#define CAN_CanIP__RX0_DH CYREG_CAN0_RX0_DH
#define CAN_CanIP__RX0_DL CYREG_CAN0_RX0_DL
#define CAN_CanIP__RX0_ID CYREG_CAN0_RX0_ID
#define CAN_CanIP__RX1_ACR CYREG_CAN0_RX1_ACR
#define CAN_CanIP__RX1_ACRD CYREG_CAN0_RX1_ACRD
#define CAN_CanIP__RX1_AMR CYREG_CAN0_RX1_AMR
#define CAN_CanIP__RX1_AMRD CYREG_CAN0_RX1_AMRD
#define CAN_CanIP__RX1_CMD CYREG_CAN0_RX1_CMD
#define CAN_CanIP__RX1_DH CYREG_CAN0_RX1_DH
#define CAN_CanIP__RX1_DL CYREG_CAN0_RX1_DL
#define CAN_CanIP__RX1_ID CYREG_CAN0_RX1_ID
#define CAN_CanIP__RX10_ACR CYREG_CAN0_RX10_ACR
#define CAN_CanIP__RX10_ACRD CYREG_CAN0_RX10_ACRD
#define CAN_CanIP__RX10_AMR CYREG_CAN0_RX10_AMR
#define CAN_CanIP__RX10_AMRD CYREG_CAN0_RX10_AMRD
#define CAN_CanIP__RX10_CMD CYREG_CAN0_RX10_CMD
#define CAN_CanIP__RX10_DH CYREG_CAN0_RX10_DH
#define CAN_CanIP__RX10_DL CYREG_CAN0_RX10_DL
#define CAN_CanIP__RX10_ID CYREG_CAN0_RX10_ID
#define CAN_CanIP__RX11_ACR CYREG_CAN0_RX11_ACR
#define CAN_CanIP__RX11_ACRD CYREG_CAN0_RX11_ACRD
#define CAN_CanIP__RX11_AMR CYREG_CAN0_RX11_AMR
#define CAN_CanIP__RX11_AMRD CYREG_CAN0_RX11_AMRD
#define CAN_CanIP__RX11_CMD CYREG_CAN0_RX11_CMD
#define CAN_CanIP__RX11_DH CYREG_CAN0_RX11_DH
#define CAN_CanIP__RX11_DL CYREG_CAN0_RX11_DL
#define CAN_CanIP__RX11_ID CYREG_CAN0_RX11_ID
#define CAN_CanIP__RX12_ACR CYREG_CAN0_RX12_ACR
#define CAN_CanIP__RX12_ACRD CYREG_CAN0_RX12_ACRD
#define CAN_CanIP__RX12_AMR CYREG_CAN0_RX12_AMR
#define CAN_CanIP__RX12_AMRD CYREG_CAN0_RX12_AMRD
#define CAN_CanIP__RX12_CMD CYREG_CAN0_RX12_CMD
#define CAN_CanIP__RX12_DH CYREG_CAN0_RX12_DH
#define CAN_CanIP__RX12_DL CYREG_CAN0_RX12_DL
#define CAN_CanIP__RX12_ID CYREG_CAN0_RX12_ID
#define CAN_CanIP__RX13_ACR CYREG_CAN0_RX13_ACR
#define CAN_CanIP__RX13_ACRD CYREG_CAN0_RX13_ACRD
#define CAN_CanIP__RX13_AMR CYREG_CAN0_RX13_AMR
#define CAN_CanIP__RX13_AMRD CYREG_CAN0_RX13_AMRD
#define CAN_CanIP__RX13_CMD CYREG_CAN0_RX13_CMD
#define CAN_CanIP__RX13_DH CYREG_CAN0_RX13_DH
#define CAN_CanIP__RX13_DL CYREG_CAN0_RX13_DL
#define CAN_CanIP__RX13_ID CYREG_CAN0_RX13_ID
#define CAN_CanIP__RX14_ACR CYREG_CAN0_RX14_ACR
#define CAN_CanIP__RX14_ACRD CYREG_CAN0_RX14_ACRD
#define CAN_CanIP__RX14_AMR CYREG_CAN0_RX14_AMR
#define CAN_CanIP__RX14_AMRD CYREG_CAN0_RX14_AMRD
#define CAN_CanIP__RX14_CMD CYREG_CAN0_RX14_CMD
#define CAN_CanIP__RX14_DH CYREG_CAN0_RX14_DH
#define CAN_CanIP__RX14_DL CYREG_CAN0_RX14_DL
#define CAN_CanIP__RX14_ID CYREG_CAN0_RX14_ID
#define CAN_CanIP__RX15_ACR CYREG_CAN0_RX15_ACR
#define CAN_CanIP__RX15_ACRD CYREG_CAN0_RX15_ACRD
#define CAN_CanIP__RX15_AMR CYREG_CAN0_RX15_AMR
#define CAN_CanIP__RX15_AMRD CYREG_CAN0_RX15_AMRD
#define CAN_CanIP__RX15_CMD CYREG_CAN0_RX15_CMD
#define CAN_CanIP__RX15_DH CYREG_CAN0_RX15_DH
#define CAN_CanIP__RX15_DL CYREG_CAN0_RX15_DL
#define CAN_CanIP__RX15_ID CYREG_CAN0_RX15_ID
#define CAN_CanIP__RX2_ACR CYREG_CAN0_RX2_ACR
#define CAN_CanIP__RX2_ACRD CYREG_CAN0_RX2_ACRD
#define CAN_CanIP__RX2_AMR CYREG_CAN0_RX2_AMR
#define CAN_CanIP__RX2_AMRD CYREG_CAN0_RX2_AMRD
#define CAN_CanIP__RX2_CMD CYREG_CAN0_RX2_CMD
#define CAN_CanIP__RX2_DH CYREG_CAN0_RX2_DH
#define CAN_CanIP__RX2_DL CYREG_CAN0_RX2_DL
#define CAN_CanIP__RX2_ID CYREG_CAN0_RX2_ID
#define CAN_CanIP__RX3_ACR CYREG_CAN0_RX3_ACR
#define CAN_CanIP__RX3_ACRD CYREG_CAN0_RX3_ACRD
#define CAN_CanIP__RX3_AMR CYREG_CAN0_RX3_AMR
#define CAN_CanIP__RX3_AMRD CYREG_CAN0_RX3_AMRD
#define CAN_CanIP__RX3_CMD CYREG_CAN0_RX3_CMD
#define CAN_CanIP__RX3_DH CYREG_CAN0_RX3_DH
#define CAN_CanIP__RX3_DL CYREG_CAN0_RX3_DL
#define CAN_CanIP__RX3_ID CYREG_CAN0_RX3_ID
#define CAN_CanIP__RX4_ACR CYREG_CAN0_RX4_ACR
#define CAN_CanIP__RX4_ACRD CYREG_CAN0_RX4_ACRD
#define CAN_CanIP__RX4_AMR CYREG_CAN0_RX4_AMR
#define CAN_CanIP__RX4_AMRD CYREG_CAN0_RX4_AMRD
#define CAN_CanIP__RX4_CMD CYREG_CAN0_RX4_CMD
#define CAN_CanIP__RX4_DH CYREG_CAN0_RX4_DH
#define CAN_CanIP__RX4_DL CYREG_CAN0_RX4_DL
#define CAN_CanIP__RX4_ID CYREG_CAN0_RX4_ID
#define CAN_CanIP__RX5_ACR CYREG_CAN0_RX5_ACR
#define CAN_CanIP__RX5_ACRD CYREG_CAN0_RX5_ACRD
#define CAN_CanIP__RX5_AMR CYREG_CAN0_RX5_AMR
#define CAN_CanIP__RX5_AMRD CYREG_CAN0_RX5_AMRD
#define CAN_CanIP__RX5_CMD CYREG_CAN0_RX5_CMD
#define CAN_CanIP__RX5_DH CYREG_CAN0_RX5_DH
#define CAN_CanIP__RX5_DL CYREG_CAN0_RX5_DL
#define CAN_CanIP__RX5_ID CYREG_CAN0_RX5_ID
#define CAN_CanIP__RX6_ACR CYREG_CAN0_RX6_ACR
#define CAN_CanIP__RX6_ACRD CYREG_CAN0_RX6_ACRD
#define CAN_CanIP__RX6_AMR CYREG_CAN0_RX6_AMR
#define CAN_CanIP__RX6_AMRD CYREG_CAN0_RX6_AMRD
#define CAN_CanIP__RX6_CMD CYREG_CAN0_RX6_CMD
#define CAN_CanIP__RX6_DH CYREG_CAN0_RX6_DH
#define CAN_CanIP__RX6_DL CYREG_CAN0_RX6_DL
#define CAN_CanIP__RX6_ID CYREG_CAN0_RX6_ID
#define CAN_CanIP__RX7_ACR CYREG_CAN0_RX7_ACR
#define CAN_CanIP__RX7_ACRD CYREG_CAN0_RX7_ACRD
#define CAN_CanIP__RX7_AMR CYREG_CAN0_RX7_AMR
#define CAN_CanIP__RX7_AMRD CYREG_CAN0_RX7_AMRD
#define CAN_CanIP__RX7_CMD CYREG_CAN0_RX7_CMD
#define CAN_CanIP__RX7_DH CYREG_CAN0_RX7_DH
#define CAN_CanIP__RX7_DL CYREG_CAN0_RX7_DL
#define CAN_CanIP__RX7_ID CYREG_CAN0_RX7_ID
#define CAN_CanIP__RX8_ACR CYREG_CAN0_RX8_ACR
#define CAN_CanIP__RX8_ACRD CYREG_CAN0_RX8_ACRD
#define CAN_CanIP__RX8_AMR CYREG_CAN0_RX8_AMR
#define CAN_CanIP__RX8_AMRD CYREG_CAN0_RX8_AMRD
#define CAN_CanIP__RX8_CMD CYREG_CAN0_RX8_CMD
#define CAN_CanIP__RX8_DH CYREG_CAN0_RX8_DH
#define CAN_CanIP__RX8_DL CYREG_CAN0_RX8_DL
#define CAN_CanIP__RX8_ID CYREG_CAN0_RX8_ID
#define CAN_CanIP__RX9_ACR CYREG_CAN0_RX9_ACR
#define CAN_CanIP__RX9_ACRD CYREG_CAN0_RX9_ACRD
#define CAN_CanIP__RX9_AMR CYREG_CAN0_RX9_AMR
#define CAN_CanIP__RX9_AMRD CYREG_CAN0_RX9_AMRD
#define CAN_CanIP__RX9_CMD CYREG_CAN0_RX9_CMD
#define CAN_CanIP__RX9_DH CYREG_CAN0_RX9_DH
#define CAN_CanIP__RX9_DL CYREG_CAN0_RX9_DL
#define CAN_CanIP__RX9_ID CYREG_CAN0_RX9_ID
#define CAN_CanIP__TX0_CMD CYREG_CAN0_TX0_CMD
#define CAN_CanIP__TX0_DH CYREG_CAN0_TX0_DH
#define CAN_CanIP__TX0_DL CYREG_CAN0_TX0_DL
#define CAN_CanIP__TX0_ID CYREG_CAN0_TX0_ID
#define CAN_CanIP__TX1_CMD CYREG_CAN0_TX1_CMD
#define CAN_CanIP__TX1_DH CYREG_CAN0_TX1_DH
#define CAN_CanIP__TX1_DL CYREG_CAN0_TX1_DL
#define CAN_CanIP__TX1_ID CYREG_CAN0_TX1_ID
#define CAN_CanIP__TX2_CMD CYREG_CAN0_TX2_CMD
#define CAN_CanIP__TX2_DH CYREG_CAN0_TX2_DH
#define CAN_CanIP__TX2_DL CYREG_CAN0_TX2_DL
#define CAN_CanIP__TX2_ID CYREG_CAN0_TX2_ID
#define CAN_CanIP__TX3_CMD CYREG_CAN0_TX3_CMD
#define CAN_CanIP__TX3_DH CYREG_CAN0_TX3_DH
#define CAN_CanIP__TX3_DL CYREG_CAN0_TX3_DL
#define CAN_CanIP__TX3_ID CYREG_CAN0_TX3_ID
#define CAN_CanIP__TX4_CMD CYREG_CAN0_TX4_CMD
#define CAN_CanIP__TX4_DH CYREG_CAN0_TX4_DH
#define CAN_CanIP__TX4_DL CYREG_CAN0_TX4_DL
#define CAN_CanIP__TX4_ID CYREG_CAN0_TX4_ID
#define CAN_CanIP__TX5_CMD CYREG_CAN0_TX5_CMD
#define CAN_CanIP__TX5_DH CYREG_CAN0_TX5_DH
#define CAN_CanIP__TX5_DL CYREG_CAN0_TX5_DL
#define CAN_CanIP__TX5_ID CYREG_CAN0_TX5_ID
#define CAN_CanIP__TX6_CMD CYREG_CAN0_TX6_CMD
#define CAN_CanIP__TX6_DH CYREG_CAN0_TX6_DH
#define CAN_CanIP__TX6_DL CYREG_CAN0_TX6_DL
#define CAN_CanIP__TX6_ID CYREG_CAN0_TX6_ID
#define CAN_CanIP__TX7_CMD CYREG_CAN0_TX7_CMD
#define CAN_CanIP__TX7_DH CYREG_CAN0_TX7_DH
#define CAN_CanIP__TX7_DL CYREG_CAN0_TX7_DL
#define CAN_CanIP__TX7_ID CYREG_CAN0_TX7_ID
#define CAN_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CAN_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CAN_isr__INTC_MASK 0x10000u
#define CAN_isr__INTC_NUMBER 16u
#define CAN_isr__INTC_PRIOR_NUM 7u
#define CAN_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define CAN_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CAN_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define CAN_Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define CAN_Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define CAN_Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define CAN_Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define CAN_Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define CAN_Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define CAN_Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define CAN_Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define CAN_Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define CAN_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define CAN_Timer_TimerHW__PM_ACT_MSK 0x01u
#define CAN_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define CAN_Timer_TimerHW__PM_STBY_MSK 0x01u
#define CAN_Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define CAN_Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define CAN_Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* IMD */
#define IMD__0__INTTYPE CYREG_PICU5_INTTYPE1
#define IMD__0__MASK 0x02u
#define IMD__0__PC CYREG_PRT5_PC1
#define IMD__0__PORT 5u
#define IMD__0__SHIFT 1u
#define IMD__AG CYREG_PRT5_AG
#define IMD__AMUX CYREG_PRT5_AMUX
#define IMD__BIE CYREG_PRT5_BIE
#define IMD__BIT_MASK CYREG_PRT5_BIT_MASK
#define IMD__BYP CYREG_PRT5_BYP
#define IMD__CTL CYREG_PRT5_CTL
#define IMD__DM0 CYREG_PRT5_DM0
#define IMD__DM1 CYREG_PRT5_DM1
#define IMD__DM2 CYREG_PRT5_DM2
#define IMD__DR CYREG_PRT5_DR
#define IMD__INP_DIS CYREG_PRT5_INP_DIS
#define IMD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define IMD__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IMD__LCD_EN CYREG_PRT5_LCD_EN
#define IMD__MASK 0x02u
#define IMD__PORT 5u
#define IMD__PRT CYREG_PRT5_PRT
#define IMD__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IMD__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IMD__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IMD__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IMD__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IMD__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IMD__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IMD__PS CYREG_PRT5_PS
#define IMD__SHIFT 1u
#define IMD__SLW CYREG_PRT5_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU0_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT0_PC1
#define LED__0__PORT 0u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT0_AG
#define LED__AMUX CYREG_PRT0_AMUX
#define LED__BIE CYREG_PRT0_BIE
#define LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED__BYP CYREG_PRT0_BYP
#define LED__CTL CYREG_PRT0_CTL
#define LED__DM0 CYREG_PRT0_DM0
#define LED__DM1 CYREG_PRT0_DM1
#define LED__DM2 CYREG_PRT0_DM2
#define LED__DR CYREG_PRT0_DR
#define LED__INP_DIS CYREG_PRT0_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT0_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 0u
#define LED__PRT CYREG_PRT0_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED__PS CYREG_PRT0_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT0_SLW
#define LED_1__0__INTTYPE CYREG_PICU1_INTTYPE2
#define LED_1__0__MASK 0x04u
#define LED_1__0__PC CYREG_PRT1_PC2
#define LED_1__0__PORT 1u
#define LED_1__0__SHIFT 2u
#define LED_1__AG CYREG_PRT1_AG
#define LED_1__AMUX CYREG_PRT1_AMUX
#define LED_1__BIE CYREG_PRT1_BIE
#define LED_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED_1__BYP CYREG_PRT1_BYP
#define LED_1__CTL CYREG_PRT1_CTL
#define LED_1__DM0 CYREG_PRT1_DM0
#define LED_1__DM1 CYREG_PRT1_DM1
#define LED_1__DM2 CYREG_PRT1_DM2
#define LED_1__DR CYREG_PRT1_DR
#define LED_1__INP_DIS CYREG_PRT1_INP_DIS
#define LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT1_LCD_EN
#define LED_1__MASK 0x04u
#define LED_1__PORT 1u
#define LED_1__PRT CYREG_PRT1_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED_1__PS CYREG_PRT1_PS
#define LED_1__SHIFT 2u
#define LED_1__SLW CYREG_PRT1_SLW

/* D_BL */
#define D_BL__0__INTTYPE CYREG_PICU4_INTTYPE7
#define D_BL__0__MASK 0x80u
#define D_BL__0__PC CYREG_PRT4_PC7
#define D_BL__0__PORT 4u
#define D_BL__0__SHIFT 7u
#define D_BL__AG CYREG_PRT4_AG
#define D_BL__AMUX CYREG_PRT4_AMUX
#define D_BL__BIE CYREG_PRT4_BIE
#define D_BL__BIT_MASK CYREG_PRT4_BIT_MASK
#define D_BL__BYP CYREG_PRT4_BYP
#define D_BL__CTL CYREG_PRT4_CTL
#define D_BL__DM0 CYREG_PRT4_DM0
#define D_BL__DM1 CYREG_PRT4_DM1
#define D_BL__DM2 CYREG_PRT4_DM2
#define D_BL__DR CYREG_PRT4_DR
#define D_BL__INP_DIS CYREG_PRT4_INP_DIS
#define D_BL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define D_BL__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define D_BL__LCD_EN CYREG_PRT4_LCD_EN
#define D_BL__MASK 0x80u
#define D_BL__PORT 4u
#define D_BL__PRT CYREG_PRT4_PRT
#define D_BL__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define D_BL__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define D_BL__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define D_BL__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define D_BL__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define D_BL__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define D_BL__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define D_BL__PS CYREG_PRT4_PS
#define D_BL__SHIFT 7u
#define D_BL__SLW CYREG_PRT4_SLW

/* D_CS */
#define D_CS__0__INTTYPE CYREG_PICU12_INTTYPE1
#define D_CS__0__MASK 0x02u
#define D_CS__0__PC CYREG_PRT12_PC1
#define D_CS__0__PORT 12u
#define D_CS__0__SHIFT 1u
#define D_CS__AG CYREG_PRT12_AG
#define D_CS__BIE CYREG_PRT12_BIE
#define D_CS__BIT_MASK CYREG_PRT12_BIT_MASK
#define D_CS__BYP CYREG_PRT12_BYP
#define D_CS__DM0 CYREG_PRT12_DM0
#define D_CS__DM1 CYREG_PRT12_DM1
#define D_CS__DM2 CYREG_PRT12_DM2
#define D_CS__DR CYREG_PRT12_DR
#define D_CS__INP_DIS CYREG_PRT12_INP_DIS
#define D_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define D_CS__MASK 0x02u
#define D_CS__PORT 12u
#define D_CS__PRT CYREG_PRT12_PRT
#define D_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define D_CS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define D_CS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define D_CS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define D_CS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define D_CS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define D_CS__PS CYREG_PRT12_PS
#define D_CS__SHIFT 1u
#define D_CS__SIO_CFG CYREG_PRT12_SIO_CFG
#define D_CS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define D_CS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define D_CS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define D_CS__SLW CYREG_PRT12_SLW

/* D_RD */
#define D_RD__0__INTTYPE CYREG_PICU4_INTTYPE4
#define D_RD__0__MASK 0x10u
#define D_RD__0__PC CYREG_PRT4_PC4
#define D_RD__0__PORT 4u
#define D_RD__0__SHIFT 4u
#define D_RD__AG CYREG_PRT4_AG
#define D_RD__AMUX CYREG_PRT4_AMUX
#define D_RD__BIE CYREG_PRT4_BIE
#define D_RD__BIT_MASK CYREG_PRT4_BIT_MASK
#define D_RD__BYP CYREG_PRT4_BYP
#define D_RD__CTL CYREG_PRT4_CTL
#define D_RD__DM0 CYREG_PRT4_DM0
#define D_RD__DM1 CYREG_PRT4_DM1
#define D_RD__DM2 CYREG_PRT4_DM2
#define D_RD__DR CYREG_PRT4_DR
#define D_RD__INP_DIS CYREG_PRT4_INP_DIS
#define D_RD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define D_RD__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define D_RD__LCD_EN CYREG_PRT4_LCD_EN
#define D_RD__MASK 0x10u
#define D_RD__PORT 4u
#define D_RD__PRT CYREG_PRT4_PRT
#define D_RD__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define D_RD__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define D_RD__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define D_RD__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define D_RD__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define D_RD__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define D_RD__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define D_RD__PS CYREG_PRT4_PS
#define D_RD__SHIFT 4u
#define D_RD__SLW CYREG_PRT4_SLW

/* D_RS */
#define D_RS__0__INTTYPE CYREG_PICU4_INTTYPE6
#define D_RS__0__MASK 0x40u
#define D_RS__0__PC CYREG_PRT4_PC6
#define D_RS__0__PORT 4u
#define D_RS__0__SHIFT 6u
#define D_RS__AG CYREG_PRT4_AG
#define D_RS__AMUX CYREG_PRT4_AMUX
#define D_RS__BIE CYREG_PRT4_BIE
#define D_RS__BIT_MASK CYREG_PRT4_BIT_MASK
#define D_RS__BYP CYREG_PRT4_BYP
#define D_RS__CTL CYREG_PRT4_CTL
#define D_RS__DM0 CYREG_PRT4_DM0
#define D_RS__DM1 CYREG_PRT4_DM1
#define D_RS__DM2 CYREG_PRT4_DM2
#define D_RS__DR CYREG_PRT4_DR
#define D_RS__INP_DIS CYREG_PRT4_INP_DIS
#define D_RS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define D_RS__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define D_RS__LCD_EN CYREG_PRT4_LCD_EN
#define D_RS__MASK 0x40u
#define D_RS__PORT 4u
#define D_RS__PRT CYREG_PRT4_PRT
#define D_RS__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define D_RS__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define D_RS__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define D_RS__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define D_RS__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define D_RS__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define D_RS__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define D_RS__PS CYREG_PRT4_PS
#define D_RS__SHIFT 6u
#define D_RS__SLW CYREG_PRT4_SLW

/* D_WR */
#define D_WR__0__INTTYPE CYREG_PICU4_INTTYPE5
#define D_WR__0__MASK 0x20u
#define D_WR__0__PC CYREG_PRT4_PC5
#define D_WR__0__PORT 4u
#define D_WR__0__SHIFT 5u
#define D_WR__AG CYREG_PRT4_AG
#define D_WR__AMUX CYREG_PRT4_AMUX
#define D_WR__BIE CYREG_PRT4_BIE
#define D_WR__BIT_MASK CYREG_PRT4_BIT_MASK
#define D_WR__BYP CYREG_PRT4_BYP
#define D_WR__CTL CYREG_PRT4_CTL
#define D_WR__DM0 CYREG_PRT4_DM0
#define D_WR__DM1 CYREG_PRT4_DM1
#define D_WR__DM2 CYREG_PRT4_DM2
#define D_WR__DR CYREG_PRT4_DR
#define D_WR__INP_DIS CYREG_PRT4_INP_DIS
#define D_WR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define D_WR__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define D_WR__LCD_EN CYREG_PRT4_LCD_EN
#define D_WR__MASK 0x20u
#define D_WR__PORT 4u
#define D_WR__PRT CYREG_PRT4_PRT
#define D_WR__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define D_WR__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define D_WR__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define D_WR__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define D_WR__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define D_WR__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define D_WR__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define D_WR__PS CYREG_PRT4_PS
#define D_WR__SHIFT 5u
#define D_WR__SLW CYREG_PRT4_SLW

/* D_RST */
#define D_RST__0__INTTYPE CYREG_PICU12_INTTYPE0
#define D_RST__0__MASK 0x01u
#define D_RST__0__PC CYREG_PRT12_PC0
#define D_RST__0__PORT 12u
#define D_RST__0__SHIFT 0u
#define D_RST__AG CYREG_PRT12_AG
#define D_RST__BIE CYREG_PRT12_BIE
#define D_RST__BIT_MASK CYREG_PRT12_BIT_MASK
#define D_RST__BYP CYREG_PRT12_BYP
#define D_RST__DM0 CYREG_PRT12_DM0
#define D_RST__DM1 CYREG_PRT12_DM1
#define D_RST__DM2 CYREG_PRT12_DM2
#define D_RST__DR CYREG_PRT12_DR
#define D_RST__INP_DIS CYREG_PRT12_INP_DIS
#define D_RST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define D_RST__MASK 0x01u
#define D_RST__PORT 12u
#define D_RST__PRT CYREG_PRT12_PRT
#define D_RST__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define D_RST__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define D_RST__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define D_RST__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define D_RST__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define D_RST__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define D_RST__PS CYREG_PRT12_PS
#define D_RST__SHIFT 0u
#define D_RST__SIO_CFG CYREG_PRT12_SIO_CFG
#define D_RST__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define D_RST__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define D_RST__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define D_RST__SLW CYREG_PRT12_SLW

/* Drive */
#define Drive__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Drive__0__MASK 0x01u
#define Drive__0__PC CYREG_PRT3_PC0
#define Drive__0__PORT 3u
#define Drive__0__SHIFT 0u
#define Drive__AG CYREG_PRT3_AG
#define Drive__AMUX CYREG_PRT3_AMUX
#define Drive__BIE CYREG_PRT3_BIE
#define Drive__BIT_MASK CYREG_PRT3_BIT_MASK
#define Drive__BYP CYREG_PRT3_BYP
#define Drive__CTL CYREG_PRT3_CTL
#define Drive__DM0 CYREG_PRT3_DM0
#define Drive__DM1 CYREG_PRT3_DM1
#define Drive__DM2 CYREG_PRT3_DM2
#define Drive__DR CYREG_PRT3_DR
#define Drive__INP_DIS CYREG_PRT3_INP_DIS
#define Drive__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Drive__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Drive__LCD_EN CYREG_PRT3_LCD_EN
#define Drive__MASK 0x01u
#define Drive__PORT 3u
#define Drive__PRT CYREG_PRT3_PRT
#define Drive__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Drive__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Drive__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Drive__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Drive__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Drive__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Drive__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Drive__PS CYREG_PRT3_PS
#define Drive__SHIFT 0u
#define Drive__SLW CYREG_PRT3_SLW

/* Buzzer */
#define Buzzer__0__INTTYPE CYREG_PICU5_INTTYPE0
#define Buzzer__0__MASK 0x01u
#define Buzzer__0__PC CYREG_PRT5_PC0
#define Buzzer__0__PORT 5u
#define Buzzer__0__SHIFT 0u
#define Buzzer__AG CYREG_PRT5_AG
#define Buzzer__AMUX CYREG_PRT5_AMUX
#define Buzzer__BIE CYREG_PRT5_BIE
#define Buzzer__BIT_MASK CYREG_PRT5_BIT_MASK
#define Buzzer__BYP CYREG_PRT5_BYP
#define Buzzer__CTL CYREG_PRT5_CTL
#define Buzzer__DM0 CYREG_PRT5_DM0
#define Buzzer__DM1 CYREG_PRT5_DM1
#define Buzzer__DM2 CYREG_PRT5_DM2
#define Buzzer__DR CYREG_PRT5_DR
#define Buzzer__INP_DIS CYREG_PRT5_INP_DIS
#define Buzzer__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Buzzer__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Buzzer__LCD_EN CYREG_PRT5_LCD_EN
#define Buzzer__MASK 0x01u
#define Buzzer__PORT 5u
#define Buzzer__PRT CYREG_PRT5_PRT
#define Buzzer__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Buzzer__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Buzzer__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Buzzer__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Buzzer__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Buzzer__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Buzzer__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Buzzer__PS CYREG_PRT5_PS
#define Buzzer__SHIFT 0u
#define Buzzer__SLW CYREG_PRT5_SLW

/* RGB1_1 */
#define RGB1_1__0__INTTYPE CYREG_PICU2_INTTYPE2
#define RGB1_1__0__MASK 0x04u
#define RGB1_1__0__PC CYREG_PRT2_PC2
#define RGB1_1__0__PORT 2u
#define RGB1_1__0__SHIFT 2u
#define RGB1_1__AG CYREG_PRT2_AG
#define RGB1_1__AMUX CYREG_PRT2_AMUX
#define RGB1_1__BIE CYREG_PRT2_BIE
#define RGB1_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define RGB1_1__BYP CYREG_PRT2_BYP
#define RGB1_1__CTL CYREG_PRT2_CTL
#define RGB1_1__DM0 CYREG_PRT2_DM0
#define RGB1_1__DM1 CYREG_PRT2_DM1
#define RGB1_1__DM2 CYREG_PRT2_DM2
#define RGB1_1__DR CYREG_PRT2_DR
#define RGB1_1__INP_DIS CYREG_PRT2_INP_DIS
#define RGB1_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RGB1_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RGB1_1__LCD_EN CYREG_PRT2_LCD_EN
#define RGB1_1__MASK 0x04u
#define RGB1_1__PORT 2u
#define RGB1_1__PRT CYREG_PRT2_PRT
#define RGB1_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RGB1_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RGB1_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RGB1_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RGB1_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RGB1_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RGB1_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RGB1_1__PS CYREG_PRT2_PS
#define RGB1_1__SHIFT 2u
#define RGB1_1__SLW CYREG_PRT2_SLW

/* RGB1_2 */
#define RGB1_2__0__INTTYPE CYREG_PICU1_INTTYPE4
#define RGB1_2__0__MASK 0x10u
#define RGB1_2__0__PC CYREG_PRT1_PC4
#define RGB1_2__0__PORT 1u
#define RGB1_2__0__SHIFT 4u
#define RGB1_2__AG CYREG_PRT1_AG
#define RGB1_2__AMUX CYREG_PRT1_AMUX
#define RGB1_2__BIE CYREG_PRT1_BIE
#define RGB1_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define RGB1_2__BYP CYREG_PRT1_BYP
#define RGB1_2__CTL CYREG_PRT1_CTL
#define RGB1_2__DM0 CYREG_PRT1_DM0
#define RGB1_2__DM1 CYREG_PRT1_DM1
#define RGB1_2__DM2 CYREG_PRT1_DM2
#define RGB1_2__DR CYREG_PRT1_DR
#define RGB1_2__INP_DIS CYREG_PRT1_INP_DIS
#define RGB1_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define RGB1_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define RGB1_2__LCD_EN CYREG_PRT1_LCD_EN
#define RGB1_2__MASK 0x10u
#define RGB1_2__PORT 1u
#define RGB1_2__PRT CYREG_PRT1_PRT
#define RGB1_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define RGB1_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define RGB1_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define RGB1_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define RGB1_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define RGB1_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define RGB1_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define RGB1_2__PS CYREG_PRT1_PS
#define RGB1_2__SHIFT 4u
#define RGB1_2__SLW CYREG_PRT1_SLW

/* RGB2_1 */
#define RGB2_1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define RGB2_1__0__MASK 0x08u
#define RGB2_1__0__PC CYREG_PRT2_PC3
#define RGB2_1__0__PORT 2u
#define RGB2_1__0__SHIFT 3u
#define RGB2_1__AG CYREG_PRT2_AG
#define RGB2_1__AMUX CYREG_PRT2_AMUX
#define RGB2_1__BIE CYREG_PRT2_BIE
#define RGB2_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define RGB2_1__BYP CYREG_PRT2_BYP
#define RGB2_1__CTL CYREG_PRT2_CTL
#define RGB2_1__DM0 CYREG_PRT2_DM0
#define RGB2_1__DM1 CYREG_PRT2_DM1
#define RGB2_1__DM2 CYREG_PRT2_DM2
#define RGB2_1__DR CYREG_PRT2_DR
#define RGB2_1__INP_DIS CYREG_PRT2_INP_DIS
#define RGB2_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RGB2_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RGB2_1__LCD_EN CYREG_PRT2_LCD_EN
#define RGB2_1__MASK 0x08u
#define RGB2_1__PORT 2u
#define RGB2_1__PRT CYREG_PRT2_PRT
#define RGB2_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RGB2_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RGB2_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RGB2_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RGB2_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RGB2_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RGB2_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RGB2_1__PS CYREG_PRT2_PS
#define RGB2_1__SHIFT 3u
#define RGB2_1__SLW CYREG_PRT2_SLW

/* RGB2_2 */
#define RGB2_2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define RGB2_2__0__MASK 0x20u
#define RGB2_2__0__PC CYREG_PRT1_PC5
#define RGB2_2__0__PORT 1u
#define RGB2_2__0__SHIFT 5u
#define RGB2_2__AG CYREG_PRT1_AG
#define RGB2_2__AMUX CYREG_PRT1_AMUX
#define RGB2_2__BIE CYREG_PRT1_BIE
#define RGB2_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define RGB2_2__BYP CYREG_PRT1_BYP
#define RGB2_2__CTL CYREG_PRT1_CTL
#define RGB2_2__DM0 CYREG_PRT1_DM0
#define RGB2_2__DM1 CYREG_PRT1_DM1
#define RGB2_2__DM2 CYREG_PRT1_DM2
#define RGB2_2__DR CYREG_PRT1_DR
#define RGB2_2__INP_DIS CYREG_PRT1_INP_DIS
#define RGB2_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define RGB2_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define RGB2_2__LCD_EN CYREG_PRT1_LCD_EN
#define RGB2_2__MASK 0x20u
#define RGB2_2__PORT 1u
#define RGB2_2__PRT CYREG_PRT1_PRT
#define RGB2_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define RGB2_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define RGB2_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define RGB2_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define RGB2_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define RGB2_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define RGB2_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define RGB2_2__PS CYREG_PRT1_PS
#define RGB2_2__SHIFT 5u
#define RGB2_2__SLW CYREG_PRT1_SLW

/* RGB3_1 */
#define RGB3_1__0__INTTYPE CYREG_PICU2_INTTYPE4
#define RGB3_1__0__MASK 0x10u
#define RGB3_1__0__PC CYREG_PRT2_PC4
#define RGB3_1__0__PORT 2u
#define RGB3_1__0__SHIFT 4u
#define RGB3_1__AG CYREG_PRT2_AG
#define RGB3_1__AMUX CYREG_PRT2_AMUX
#define RGB3_1__BIE CYREG_PRT2_BIE
#define RGB3_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define RGB3_1__BYP CYREG_PRT2_BYP
#define RGB3_1__CTL CYREG_PRT2_CTL
#define RGB3_1__DM0 CYREG_PRT2_DM0
#define RGB3_1__DM1 CYREG_PRT2_DM1
#define RGB3_1__DM2 CYREG_PRT2_DM2
#define RGB3_1__DR CYREG_PRT2_DR
#define RGB3_1__INP_DIS CYREG_PRT2_INP_DIS
#define RGB3_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RGB3_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RGB3_1__LCD_EN CYREG_PRT2_LCD_EN
#define RGB3_1__MASK 0x10u
#define RGB3_1__PORT 2u
#define RGB3_1__PRT CYREG_PRT2_PRT
#define RGB3_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RGB3_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RGB3_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RGB3_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RGB3_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RGB3_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RGB3_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RGB3_1__PS CYREG_PRT2_PS
#define RGB3_1__SHIFT 4u
#define RGB3_1__SLW CYREG_PRT2_SLW

/* RGB3_2 */
#define RGB3_2__0__INTTYPE CYREG_PICU1_INTTYPE6
#define RGB3_2__0__MASK 0x40u
#define RGB3_2__0__PC CYREG_PRT1_PC6
#define RGB3_2__0__PORT 1u
#define RGB3_2__0__SHIFT 6u
#define RGB3_2__AG CYREG_PRT1_AG
#define RGB3_2__AMUX CYREG_PRT1_AMUX
#define RGB3_2__BIE CYREG_PRT1_BIE
#define RGB3_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define RGB3_2__BYP CYREG_PRT1_BYP
#define RGB3_2__CTL CYREG_PRT1_CTL
#define RGB3_2__DM0 CYREG_PRT1_DM0
#define RGB3_2__DM1 CYREG_PRT1_DM1
#define RGB3_2__DM2 CYREG_PRT1_DM2
#define RGB3_2__DR CYREG_PRT1_DR
#define RGB3_2__INP_DIS CYREG_PRT1_INP_DIS
#define RGB3_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define RGB3_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define RGB3_2__LCD_EN CYREG_PRT1_LCD_EN
#define RGB3_2__MASK 0x40u
#define RGB3_2__PORT 1u
#define RGB3_2__PRT CYREG_PRT1_PRT
#define RGB3_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define RGB3_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define RGB3_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define RGB3_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define RGB3_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define RGB3_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define RGB3_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define RGB3_2__PS CYREG_PRT1_PS
#define RGB3_2__SHIFT 6u
#define RGB3_2__SLW CYREG_PRT1_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* isr_can */
#define isr_can__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_can__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_can__INTC_MASK 0x01u
#define isr_can__INTC_NUMBER 0u
#define isr_can__INTC_PRIOR_NUM 7u
#define isr_can__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_can__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_can__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_wdt */
#define isr_wdt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_wdt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_wdt__INTC_MASK 0x04u
#define isr_wdt__INTC_NUMBER 2u
#define isr_wdt__INTC_PRIOR_NUM 7u
#define isr_wdt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_wdt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_wdt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* WDT_Reset */
#define WDT_Reset__0__INTTYPE CYREG_PICU0_INTTYPE0
#define WDT_Reset__0__MASK 0x01u
#define WDT_Reset__0__PC CYREG_PRT0_PC0
#define WDT_Reset__0__PORT 0u
#define WDT_Reset__0__SHIFT 0u
#define WDT_Reset__AG CYREG_PRT0_AG
#define WDT_Reset__AMUX CYREG_PRT0_AMUX
#define WDT_Reset__BIE CYREG_PRT0_BIE
#define WDT_Reset__BIT_MASK CYREG_PRT0_BIT_MASK
#define WDT_Reset__BYP CYREG_PRT0_BYP
#define WDT_Reset__CTL CYREG_PRT0_CTL
#define WDT_Reset__DM0 CYREG_PRT0_DM0
#define WDT_Reset__DM1 CYREG_PRT0_DM1
#define WDT_Reset__DM2 CYREG_PRT0_DM2
#define WDT_Reset__DR CYREG_PRT0_DR
#define WDT_Reset__INP_DIS CYREG_PRT0_INP_DIS
#define WDT_Reset__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define WDT_Reset__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define WDT_Reset__LCD_EN CYREG_PRT0_LCD_EN
#define WDT_Reset__MASK 0x01u
#define WDT_Reset__PORT 0u
#define WDT_Reset__PRT CYREG_PRT0_PRT
#define WDT_Reset__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define WDT_Reset__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define WDT_Reset__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define WDT_Reset__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define WDT_Reset__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define WDT_Reset__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define WDT_Reset__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define WDT_Reset__PS CYREG_PRT0_PS
#define WDT_Reset__SHIFT 0u
#define WDT_Reset__SLW CYREG_PRT0_SLW

/* WDT_Timer */
#define WDT_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define WDT_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define WDT_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define WDT_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define WDT_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define WDT_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define WDT_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define WDT_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define WDT_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define WDT_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define WDT_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define WDT_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define WDT_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define WDT_Timer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define WDT_Timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define WDT_Timer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define WDT_Timer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1

/* Node_Timer */
#define Node_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Node_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Node_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Node_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Node_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Node_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Node_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Node_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Node_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Node_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define Node_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Node_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Node_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Node_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Node_Timer_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Node_Timer_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Node_Timer_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Node_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Node_Timer_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Node_Timer_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Node_Timer_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Node_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB06_A0
#define Node_Timer_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB06_A1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB06_D0
#define Node_Timer_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB06_D1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Node_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Node_Timer_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB06_F0
#define Node_Timer_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB06_F1

/* isr_nodeok */
#define isr_nodeok__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_nodeok__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_nodeok__INTC_MASK 0x02u
#define isr_nodeok__INTC_NUMBER 1u
#define isr_nodeok__INTC_PRIOR_NUM 7u
#define isr_nodeok__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_nodeok__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_nodeok__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x01u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x02u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x02u

/* GraphicLCDIntf */
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define GraphicLCDIntf_GraphLcd8_Lsb__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define GraphicLCDIntf_GraphLcd8_Lsb__A0_REG CYREG_B0_UDB02_A0
#define GraphicLCDIntf_GraphLcd8_Lsb__A1_REG CYREG_B0_UDB02_A1
#define GraphicLCDIntf_GraphLcd8_Lsb__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define GraphicLCDIntf_GraphLcd8_Lsb__D0_REG CYREG_B0_UDB02_D0
#define GraphicLCDIntf_GraphLcd8_Lsb__D1_REG CYREG_B0_UDB02_D1
#define GraphicLCDIntf_GraphLcd8_Lsb__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define GraphicLCDIntf_GraphLcd8_Lsb__F0_REG CYREG_B0_UDB02_F0
#define GraphicLCDIntf_GraphLcd8_Lsb__F1_REG CYREG_B0_UDB02_F1
#define GraphicLCDIntf_GraphLcd8_Lsb__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_REG CYREG_B0_UDB02_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_REG CYREG_B0_UDB02_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__PERIOD_REG CYREG_B0_UDB02_MSK
#define GraphicLCDIntf_LsbReg__0__MASK 0x01u
#define GraphicLCDIntf_LsbReg__0__POS 0
#define GraphicLCDIntf_LsbReg__1__MASK 0x02u
#define GraphicLCDIntf_LsbReg__1__POS 1
#define GraphicLCDIntf_LsbReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define GraphicLCDIntf_LsbReg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define GraphicLCDIntf_LsbReg__2__MASK 0x04u
#define GraphicLCDIntf_LsbReg__2__POS 2
#define GraphicLCDIntf_LsbReg__3__MASK 0x08u
#define GraphicLCDIntf_LsbReg__3__POS 3
#define GraphicLCDIntf_LsbReg__4__MASK 0x10u
#define GraphicLCDIntf_LsbReg__4__POS 4
#define GraphicLCDIntf_LsbReg__5__MASK 0x20u
#define GraphicLCDIntf_LsbReg__5__POS 5
#define GraphicLCDIntf_LsbReg__6__MASK 0x40u
#define GraphicLCDIntf_LsbReg__6__POS 6
#define GraphicLCDIntf_LsbReg__7__MASK 0x80u
#define GraphicLCDIntf_LsbReg__7__POS 7
#define GraphicLCDIntf_LsbReg__MASK 0xFFu
#define GraphicLCDIntf_LsbReg__MASK_REG CYREG_B0_UDB02_MSK
#define GraphicLCDIntf_LsbReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define GraphicLCDIntf_LsbReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define GraphicLCDIntf_LsbReg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define GraphicLCDIntf_LsbReg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define GraphicLCDIntf_LsbReg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define GraphicLCDIntf_LsbReg__STATUS_REG CYREG_B0_UDB02_ST
#define GraphicLCDIntf_StsReg__0__MASK 0x01u
#define GraphicLCDIntf_StsReg__0__POS 0
#define GraphicLCDIntf_StsReg__1__MASK 0x02u
#define GraphicLCDIntf_StsReg__1__POS 1
#define GraphicLCDIntf_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define GraphicLCDIntf_StsReg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define GraphicLCDIntf_StsReg__MASK 0x03u
#define GraphicLCDIntf_StsReg__MASK_REG CYREG_B0_UDB05_MSK
#define GraphicLCDIntf_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define GraphicLCDIntf_StsReg__STATUS_REG CYREG_B0_UDB05_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Dashboard"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000006u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
