$date
	Fri Apr 24 18:48:33 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_main $end
$var wire 1 ! x $end
$var reg 1 " a $end
$var reg 1 # b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
1!
$end
#1
0!
1"
#2
