<profile>

<section name = "Vitis HLS Report for 'wr_data_direct'" level="0">
<item name = "Date">Fri Sep  1 18:39:00 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">wr_data_dir</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.00 ns, 3.250 ns, 1.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 30.000 ns, 30.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 126, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 144, 232, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 435, 128, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Axi_lite_s_axi_U">Axi_lite_s_axi, 0, 0, 144, 232, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_12ns_11ns_11ns_22_4_1_U1">mac_muladd_12ns_11ns_11ns_22_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln66_fu_211_p2">+, 0, 0, 39, 32, 1</column>
<column name="s_dir_TDATA_int_regslice">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="tmp_nbreadreq_fu_104_p9">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter5">or, 0, 0, 2, 1, 1</column>
<column name="select_ln66_fu_217_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="s_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="s_dir_TDATA_blk_n">9, 2, 1, 2</column>
<column name="strm_in_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln61_reg_298">22, 0, 22, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="base_addr_read_reg_259">32, 0, 32, 0</column>
<column name="col_reg_273">11, 0, 11, 0</column>
<column name="col_reg_273_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="data_wr_reg_268">32, 0, 32, 0</column>
<column name="numWrites">32, 0, 32, 0</column>
<column name="select_ln66_reg_288">32, 0, 32, 0</column>
<column name="tmp_reg_264">1, 0, 1, 0</column>
<column name="base_addr_read_reg_259">64, 32, 32, 0</column>
<column name="data_wr_reg_268">64, 32, 32, 0</column>
<column name="select_ln66_reg_288">64, 32, 32, 0</column>
<column name="tmp_reg_264">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_Axi_lite_AWVALID">in, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_AWREADY">out, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_AWADDR">in, 6, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_WVALID">in, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_WREADY">out, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_WDATA">in, 32, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_WSTRB">in, 4, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_ARVALID">in, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_ARREADY">out, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_ARADDR">in, 6, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_RVALID">out, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_RREADY">in, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_RDATA">out, 32, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_RRESP">out, 2, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_BVALID">out, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_BREADY">in, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_BRESP">out, 2, s_axi, Axi_lite, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, wr_data_direct, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, wr_data_direct, return value</column>
<column name="strm_in_TDATA">in, 64, axis, strm_in_V_data_V, pointer</column>
<column name="strm_in_TVALID">in, 1, axis, strm_in_V_dest_V, pointer</column>
<column name="strm_in_TREADY">out, 1, axis, strm_in_V_dest_V, pointer</column>
<column name="strm_in_TDEST">in, 1, axis, strm_in_V_dest_V, pointer</column>
<column name="strm_in_TKEEP">in, 8, axis, strm_in_V_keep_V, pointer</column>
<column name="strm_in_TSTRB">in, 8, axis, strm_in_V_strb_V, pointer</column>
<column name="strm_in_TUSER">in, 1, axis, strm_in_V_user_V, pointer</column>
<column name="strm_in_TLAST">in, 1, axis, strm_in_V_last_V, pointer</column>
<column name="strm_in_TID">in, 1, axis, strm_in_V_id_V, pointer</column>
<column name="s_dir_TDATA">out, 32, axis, s_dir, pointer</column>
<column name="s_dir_TVALID">out, 1, axis, s_dir, pointer</column>
<column name="s_dir_TREADY">in, 1, axis, s_dir, pointer</column>
<column name="s_data_TDATA">out, 32, axis, s_data, pointer</column>
<column name="s_data_TVALID">out, 1, axis, s_data, pointer</column>
<column name="s_data_TREADY">in, 1, axis, s_data, pointer</column>
</table>
</item>
</section>
</profile>
