// Seed: 3828804645
module module_0 #(
    parameter id_1 = 32'd74,
    parameter id_2 = 32'd7
);
  logic [1 'h0 : -1] _id_1 = id_1;
  tri [1  <  id_1 : -1] _id_2 = 1;
  wor [-1 'h0 : id_2] id_3 = 1;
  wire id_4;
  logic [id_1  -  1 'd0 : 1  ?  1 : id_2] id_5;
  ;
  string id_6 = "";
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output uwire id_3,
    output wand id_4,
    output tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wire id_8,
    output tri1 id_9,
    output uwire id_10,
    input uwire id_11,
    output wire id_12,
    input wor id_13,
    output tri0 id_14,
    inout wire id_15,
    output uwire id_16,
    output supply0 id_17
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign {1, 1'b0} = -1;
endmodule
