.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* WS */
.set WS__0__DR, CYREG_GPIO_PRT0_DR
.set WS__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set WS__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set WS__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set WS__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set WS__0__HSIOM_MASK, 0x000000F0
.set WS__0__HSIOM_SHIFT, 4
.set WS__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set WS__0__INTR, CYREG_GPIO_PRT0_INTR
.set WS__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set WS__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set WS__0__MASK, 0x02
.set WS__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set WS__0__OUT_SEL_SHIFT, 2
.set WS__0__OUT_SEL_VAL, 3
.set WS__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WS__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WS__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WS__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WS__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WS__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WS__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WS__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WS__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WS__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WS__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WS__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WS__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WS__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WS__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WS__0__PC, CYREG_GPIO_PRT0_PC
.set WS__0__PC2, CYREG_GPIO_PRT0_PC2
.set WS__0__PORT, 0
.set WS__0__PS, CYREG_GPIO_PRT0_PS
.set WS__0__SHIFT, 1
.set WS__DR, CYREG_GPIO_PRT0_DR
.set WS__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set WS__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set WS__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set WS__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set WS__INTR, CYREG_GPIO_PRT0_INTR
.set WS__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set WS__INTSTAT, CYREG_GPIO_PRT0_INTR
.set WS__MASK, 0x02
.set WS__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WS__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WS__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WS__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WS__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WS__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WS__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WS__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WS__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WS__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WS__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WS__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WS__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WS__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WS__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WS__PC, CYREG_GPIO_PRT0_PC
.set WS__PC2, CYREG_GPIO_PRT0_PC2
.set WS__PORT, 0
.set WS__PS, CYREG_GPIO_PRT0_PS
.set WS__SHIFT, 1

/* SCK */
.set SCK__0__DR, CYREG_GPIO_PRT0_DR
.set SCK__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SCK__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SCK__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SCK__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SCK__0__HSIOM_MASK, 0x0000F000
.set SCK__0__HSIOM_SHIFT, 12
.set SCK__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCK__0__INTR, CYREG_GPIO_PRT0_INTR
.set SCK__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCK__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SCK__0__MASK, 0x08
.set SCK__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set SCK__0__OUT_SEL_SHIFT, 6
.set SCK__0__OUT_SEL_VAL, 0
.set SCK__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SCK__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SCK__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SCK__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SCK__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SCK__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SCK__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SCK__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SCK__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SCK__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SCK__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SCK__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SCK__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SCK__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SCK__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SCK__0__PC, CYREG_GPIO_PRT0_PC
.set SCK__0__PC2, CYREG_GPIO_PRT0_PC2
.set SCK__0__PORT, 0
.set SCK__0__PS, CYREG_GPIO_PRT0_PS
.set SCK__0__SHIFT, 3
.set SCK__DR, CYREG_GPIO_PRT0_DR
.set SCK__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SCK__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SCK__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SCK__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCK__INTR, CYREG_GPIO_PRT0_INTR
.set SCK__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCK__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SCK__MASK, 0x08
.set SCK__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SCK__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SCK__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SCK__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SCK__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SCK__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SCK__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SCK__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SCK__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SCK__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SCK__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SCK__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SCK__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SCK__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SCK__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SCK__PC, CYREG_GPIO_PRT0_PC
.set SCK__PC2, CYREG_GPIO_PRT0_PC2
.set SCK__PORT, 0
.set SCK__PS, CYREG_GPIO_PRT0_PS
.set SCK__SHIFT, 3

/* SDI */
.set SDI__0__DR, CYREG_GPIO_PRT0_DR
.set SDI__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SDI__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SDI__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SDI__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SDI__0__HSIOM_MASK, 0x00000F00
.set SDI__0__HSIOM_SHIFT, 8
.set SDI__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SDI__0__INTR, CYREG_GPIO_PRT0_INTR
.set SDI__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SDI__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SDI__0__MASK, 0x04
.set SDI__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SDI__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SDI__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SDI__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SDI__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SDI__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SDI__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SDI__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SDI__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SDI__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SDI__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SDI__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SDI__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SDI__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SDI__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SDI__0__PC, CYREG_GPIO_PRT0_PC
.set SDI__0__PC2, CYREG_GPIO_PRT0_PC2
.set SDI__0__PORT, 0
.set SDI__0__PS, CYREG_GPIO_PRT0_PS
.set SDI__0__SHIFT, 2
.set SDI__DR, CYREG_GPIO_PRT0_DR
.set SDI__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SDI__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SDI__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SDI__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SDI__INTR, CYREG_GPIO_PRT0_INTR
.set SDI__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SDI__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SDI__MASK, 0x04
.set SDI__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SDI__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SDI__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SDI__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SDI__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SDI__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SDI__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SDI__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SDI__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SDI__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SDI__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SDI__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SDI__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SDI__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SDI__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SDI__PC, CYREG_GPIO_PRT0_PC
.set SDI__PC2, CYREG_GPIO_PRT0_PC2
.set SDI__PORT, 0
.set SDI__PS, CYREG_GPIO_PRT0_PS
.set SDI__SHIFT, 2

/* SW1 */
.set SW1__0__DR, CYREG_GPIO_PRT1_DR
.set SW1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SW1__0__HSIOM_MASK, 0x000000F0
.set SW1__0__HSIOM_SHIFT, 4
.set SW1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW1__0__INTR, CYREG_GPIO_PRT1_INTR
.set SW1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW1__0__MASK, 0x02
.set SW1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW1__0__PC, CYREG_GPIO_PRT1_PC
.set SW1__0__PC2, CYREG_GPIO_PRT1_PC2
.set SW1__0__PORT, 1
.set SW1__0__PS, CYREG_GPIO_PRT1_PS
.set SW1__0__SHIFT, 1
.set SW1__DR, CYREG_GPIO_PRT1_DR
.set SW1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW1__INTR, CYREG_GPIO_PRT1_INTR
.set SW1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW1__MASK, 0x02
.set SW1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW1__PC, CYREG_GPIO_PRT1_PC
.set SW1__PC2, CYREG_GPIO_PRT1_PC2
.set SW1__PORT, 1
.set SW1__PS, CYREG_GPIO_PRT1_PS
.set SW1__SHIFT, 1

/* SW2 */
.set SW2__0__DR, CYREG_GPIO_PRT1_DR
.set SW2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SW2__0__HSIOM_MASK, 0x0000F000
.set SW2__0__HSIOM_SHIFT, 12
.set SW2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW2__0__INTR, CYREG_GPIO_PRT1_INTR
.set SW2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW2__0__MASK, 0x08
.set SW2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW2__0__PC, CYREG_GPIO_PRT1_PC
.set SW2__0__PC2, CYREG_GPIO_PRT1_PC2
.set SW2__0__PORT, 1
.set SW2__0__PS, CYREG_GPIO_PRT1_PS
.set SW2__0__SHIFT, 3
.set SW2__DR, CYREG_GPIO_PRT1_DR
.set SW2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW2__INTR, CYREG_GPIO_PRT1_INTR
.set SW2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW2__MASK, 0x08
.set SW2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW2__PC, CYREG_GPIO_PRT1_PC
.set SW2__PC2, CYREG_GPIO_PRT1_PC2
.set SW2__PORT, 1
.set SW2__PS, CYREG_GPIO_PRT1_PS
.set SW2__SHIFT, 3

/* SW3 */
.set SW3__0__DR, CYREG_GPIO_PRT1_DR
.set SW3__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW3__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW3__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SW3__0__HSIOM_MASK, 0x0000000F
.set SW3__0__HSIOM_SHIFT, 0
.set SW3__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW3__0__INTR, CYREG_GPIO_PRT1_INTR
.set SW3__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW3__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW3__0__MASK, 0x01
.set SW3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW3__0__PC, CYREG_GPIO_PRT1_PC
.set SW3__0__PC2, CYREG_GPIO_PRT1_PC2
.set SW3__0__PORT, 1
.set SW3__0__PS, CYREG_GPIO_PRT1_PS
.set SW3__0__SHIFT, 0
.set SW3__DR, CYREG_GPIO_PRT1_DR
.set SW3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW3__INTR, CYREG_GPIO_PRT1_INTR
.set SW3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW3__MASK, 0x01
.set SW3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW3__PC, CYREG_GPIO_PRT1_PC
.set SW3__PC2, CYREG_GPIO_PRT1_PC2
.set SW3__PORT, 1
.set SW3__PS, CYREG_GPIO_PRT1_PS
.set SW3__SHIFT, 0

/* SW4 */
.set SW4__0__DR, CYREG_GPIO_PRT1_DR
.set SW4__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW4__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW4__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW4__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SW4__0__HSIOM_MASK, 0x00000F00
.set SW4__0__HSIOM_SHIFT, 8
.set SW4__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW4__0__INTR, CYREG_GPIO_PRT1_INTR
.set SW4__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW4__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW4__0__MASK, 0x04
.set SW4__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW4__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW4__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW4__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW4__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW4__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW4__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW4__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW4__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW4__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW4__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW4__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW4__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW4__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW4__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW4__0__PC, CYREG_GPIO_PRT1_PC
.set SW4__0__PC2, CYREG_GPIO_PRT1_PC2
.set SW4__0__PORT, 1
.set SW4__0__PS, CYREG_GPIO_PRT1_PS
.set SW4__0__SHIFT, 2
.set SW4__DR, CYREG_GPIO_PRT1_DR
.set SW4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW4__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW4__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW4__INTR, CYREG_GPIO_PRT1_INTR
.set SW4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW4__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW4__MASK, 0x04
.set SW4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW4__PC, CYREG_GPIO_PRT1_PC
.set SW4__PC2, CYREG_GPIO_PRT1_PC2
.set SW4__PORT, 1
.set SW4__PS, CYREG_GPIO_PRT1_PS
.set SW4__SHIFT, 2

/* SW5 */
.set SW5__0__DR, CYREG_GPIO_PRT2_DR
.set SW5__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SW5__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SW5__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SW5__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SW5__0__HSIOM_MASK, 0x0000000F
.set SW5__0__HSIOM_SHIFT, 0
.set SW5__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW5__0__INTR, CYREG_GPIO_PRT2_INTR
.set SW5__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW5__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SW5__0__MASK, 0x01
.set SW5__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SW5__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SW5__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SW5__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SW5__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SW5__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SW5__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SW5__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SW5__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SW5__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SW5__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SW5__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SW5__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SW5__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SW5__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SW5__0__PC, CYREG_GPIO_PRT2_PC
.set SW5__0__PC2, CYREG_GPIO_PRT2_PC2
.set SW5__0__PORT, 2
.set SW5__0__PS, CYREG_GPIO_PRT2_PS
.set SW5__0__SHIFT, 0
.set SW5__DR, CYREG_GPIO_PRT2_DR
.set SW5__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SW5__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SW5__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SW5__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW5__INTR, CYREG_GPIO_PRT2_INTR
.set SW5__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SW5__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SW5__MASK, 0x01
.set SW5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SW5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SW5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SW5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SW5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SW5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SW5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SW5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SW5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SW5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SW5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SW5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SW5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SW5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SW5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SW5__PC, CYREG_GPIO_PRT2_PC
.set SW5__PC2, CYREG_GPIO_PRT2_PC2
.set SW5__PORT, 2
.set SW5__PS, CYREG_GPIO_PRT2_PS
.set SW5__SHIFT, 0

/* BLE_1_bless_isr */
.set BLE_1_bless_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set BLE_1_bless_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set BLE_1_bless_isr__INTC_MASK, 0x1000
.set BLE_1_bless_isr__INTC_NUMBER, 12
.set BLE_1_bless_isr__INTC_PRIOR_MASK, 0xC0
.set BLE_1_bless_isr__INTC_PRIOR_NUM, 3
.set BLE_1_bless_isr__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set BLE_1_bless_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set BLE_1_bless_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* BLE_1_cy_m0s8_ble */
.set BLE_1_cy_m0s8_ble__ADC_BUMP1, CYREG_BLE_BLERD_ADC_BUMP1
.set BLE_1_cy_m0s8_ble__ADC_BUMP2, CYREG_BLE_BLERD_ADC_BUMP2
.set BLE_1_cy_m0s8_ble__ADV_CH_TX_POWER, CYREG_BLE_BLELL_ADV_CH_TX_POWER
.set BLE_1_cy_m0s8_ble__ADV_CONFIG, CYREG_BLE_BLELL_ADV_CONFIG
.set BLE_1_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT, CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
.set BLE_1_cy_m0s8_ble__ADV_INTR, CYREG_BLE_BLELL_ADV_INTR
.set BLE_1_cy_m0s8_ble__ADV_NEXT_INSTANT, CYREG_BLE_BLELL_ADV_NEXT_INSTANT
.set BLE_1_cy_m0s8_ble__ADV_PARAMS, CYREG_BLE_BLELL_ADV_PARAMS
.set BLE_1_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO, CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
.set BLE_1_cy_m0s8_ble__ADV_TX_DATA_FIFO, CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
.set BLE_1_cy_m0s8_ble__AGC, CYREG_BLE_BLERD_AGC
.set BLE_1_cy_m0s8_ble__BALUN, CYREG_BLE_BLERD_BALUN
.set BLE_1_cy_m0s8_ble__BB_BUMP1, CYREG_BLE_BLERD_BB_BUMP1
.set BLE_1_cy_m0s8_ble__BB_BUMP2, CYREG_BLE_BLERD_BB_BUMP2
.set BLE_1_cy_m0s8_ble__BB_XO, CYREG_BLE_BLERD_BB_XO
.set BLE_1_cy_m0s8_ble__BB_XO_CAPTRIM, CYREG_BLE_BLERD_BB_XO_CAPTRIM
.set BLE_1_cy_m0s8_ble__CE_CNFG_STS_REGISTER, CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
.set BLE_1_cy_m0s8_ble__CE_LENGTH, CYREG_BLE_BLELL_CE_LENGTH
.set BLE_1_cy_m0s8_ble__CFG_1_FCAL, CYREG_BLE_BLERD_CFG_1_FCAL
.set BLE_1_cy_m0s8_ble__CFG_2_FCAL, CYREG_BLE_BLERD_CFG_2_FCAL
.set BLE_1_cy_m0s8_ble__CFG_3_FCAL, CYREG_BLE_BLERD_CFG_3_FCAL
.set BLE_1_cy_m0s8_ble__CFG_4_FCAL, CYREG_BLE_BLERD_CFG_4_FCAL
.set BLE_1_cy_m0s8_ble__CFG_5_FCAL, CYREG_BLE_BLERD_CFG_5_FCAL
.set BLE_1_cy_m0s8_ble__CFG_6_FCAL, CYREG_BLE_BLERD_CFG_6_FCAL
.set BLE_1_cy_m0s8_ble__CFG1, CYREG_BLE_BLERD_CFG1
.set BLE_1_cy_m0s8_ble__CFG2, CYREG_BLE_BLERD_CFG2
.set BLE_1_cy_m0s8_ble__CFGCTRL, CYREG_BLE_BLERD_CFGCTRL
.set BLE_1_cy_m0s8_ble__CLOCK_CONFIG, CYREG_BLE_BLELL_CLOCK_CONFIG
.set BLE_1_cy_m0s8_ble__COMMAND_REGISTER, CYREG_BLE_BLELL_COMMAND_REGISTER
.set BLE_1_cy_m0s8_ble__CONN_CE_COUNTER, CYREG_BLE_BLELL_CONN_CE_COUNTER
.set BLE_1_cy_m0s8_ble__CONN_CE_INSTANT, CYREG_BLE_BLELL_CONN_CE_INSTANT
.set BLE_1_cy_m0s8_ble__CONN_CH_TX_POWER, CYREG_BLE_BLELL_CONN_CH_TX_POWER
.set BLE_1_cy_m0s8_ble__CONN_CONFIG, CYREG_BLE_BLELL_CONN_CONFIG
.set BLE_1_cy_m0s8_ble__CONN_INDEX, CYREG_BLE_BLELL_CONN_INDEX
.set BLE_1_cy_m0s8_ble__CONN_INTERVAL, CYREG_BLE_BLELL_CONN_INTERVAL
.set BLE_1_cy_m0s8_ble__CONN_INTR, CYREG_BLE_BLELL_CONN_INTR
.set BLE_1_cy_m0s8_ble__CONN_INTR_MASK, CYREG_BLE_BLELL_CONN_INTR_MASK
.set BLE_1_cy_m0s8_ble__CONN_PARAM1, CYREG_BLE_BLELL_CONN_PARAM1
.set BLE_1_cy_m0s8_ble__CONN_PARAM2, CYREG_BLE_BLELL_CONN_PARAM2
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD0, CYREG_BLE_BLELL_CONN_REQ_WORD0
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD1, CYREG_BLE_BLELL_CONN_REQ_WORD1
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD10, CYREG_BLE_BLELL_CONN_REQ_WORD10
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD11, CYREG_BLE_BLELL_CONN_REQ_WORD11
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD2, CYREG_BLE_BLELL_CONN_REQ_WORD2
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD3, CYREG_BLE_BLELL_CONN_REQ_WORD3
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD4, CYREG_BLE_BLELL_CONN_REQ_WORD4
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD5, CYREG_BLE_BLELL_CONN_REQ_WORD5
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD6, CYREG_BLE_BLELL_CONN_REQ_WORD6
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD7, CYREG_BLE_BLELL_CONN_REQ_WORD7
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD8, CYREG_BLE_BLELL_CONN_REQ_WORD8
.set BLE_1_cy_m0s8_ble__CONN_REQ_WORD9, CYREG_BLE_BLELL_CONN_REQ_WORD9
.set BLE_1_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR, CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
.set BLE_1_cy_m0s8_ble__CONN_STATUS, CYREG_BLE_BLELL_CONN_STATUS
.set BLE_1_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR, CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
.set BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL, CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
.set BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY, CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
.set BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL, CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
.set BLE_1_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO, CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
.set BLE_1_cy_m0s8_ble__CTR1, CYREG_BLE_BLERD_CTR1
.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_H0, CYREG_BLE_BLELL_DATA_CHANNELS_H0
.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_H1, CYREG_BLE_BLELL_DATA_CHANNELS_H1
.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_L0, CYREG_BLE_BLELL_DATA_CHANNELS_L0
.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_L1, CYREG_BLE_BLELL_DATA_CHANNELS_L1
.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_M0, CYREG_BLE_BLELL_DATA_CHANNELS_M0
.set BLE_1_cy_m0s8_ble__DATA_CHANNELS_M1, CYREG_BLE_BLELL_DATA_CHANNELS_M1
.set BLE_1_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS, CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
.set BLE_1_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS, CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
.set BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
.set BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
.set BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
.set BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
.set BLE_1_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4, CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
.set BLE_1_cy_m0s8_ble__DATA0, CYREG_BLE_BLELL_DATA0
.set BLE_1_cy_m0s8_ble__DATA1, CYREG_BLE_BLELL_DATA1
.set BLE_1_cy_m0s8_ble__DATA10, CYREG_BLE_BLELL_DATA10
.set BLE_1_cy_m0s8_ble__DATA11, CYREG_BLE_BLELL_DATA11
.set BLE_1_cy_m0s8_ble__DATA12, CYREG_BLE_BLELL_DATA12
.set BLE_1_cy_m0s8_ble__DATA13, CYREG_BLE_BLELL_DATA13
.set BLE_1_cy_m0s8_ble__DATA2, CYREG_BLE_BLELL_DATA2
.set BLE_1_cy_m0s8_ble__DATA3, CYREG_BLE_BLELL_DATA3
.set BLE_1_cy_m0s8_ble__DATA4, CYREG_BLE_BLELL_DATA4
.set BLE_1_cy_m0s8_ble__DATA5, CYREG_BLE_BLELL_DATA5
.set BLE_1_cy_m0s8_ble__DATA6, CYREG_BLE_BLELL_DATA6
.set BLE_1_cy_m0s8_ble__DATA7, CYREG_BLE_BLELL_DATA7
.set BLE_1_cy_m0s8_ble__DATA8, CYREG_BLE_BLELL_DATA8
.set BLE_1_cy_m0s8_ble__DATA9, CYREG_BLE_BLELL_DATA9
.set BLE_1_cy_m0s8_ble__DBG_1, CYREG_BLE_BLERD_DBG_1
.set BLE_1_cy_m0s8_ble__DBG_2, CYREG_BLE_BLERD_DBG_2
.set BLE_1_cy_m0s8_ble__DBG_3, CYREG_BLE_BLERD_DBG_3
.set BLE_1_cy_m0s8_ble__DBG_BB, CYREG_BLE_BLERD_DBG_BB
.set BLE_1_cy_m0s8_ble__DBUS, CYREG_BLE_BLERD_DBUS
.set BLE_1_cy_m0s8_ble__DC, CYREG_BLE_BLERD_DC
.set BLE_1_cy_m0s8_ble__DCCAL, CYREG_BLE_BLERD_DCCAL
.set BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_H, CYREG_BLE_BLELL_DEV_PUB_ADDR_H
.set BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_L, CYREG_BLE_BLELL_DEV_PUB_ADDR_L
.set BLE_1_cy_m0s8_ble__DEV_PUB_ADDR_M, CYREG_BLE_BLELL_DEV_PUB_ADDR_M
.set BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_H, CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
.set BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_L, CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
.set BLE_1_cy_m0s8_ble__DEVICE_RAND_ADDR_M, CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
.set BLE_1_cy_m0s8_ble__DIAG1, CYREG_BLE_BLERD_DIAG1
.set BLE_1_cy_m0s8_ble__DPLL_CONFIG, CYREG_BLE_BLELL_DPLL_CONFIG
.set BLE_1_cy_m0s8_ble__DSM1, CYREG_BLE_BLERD_DSM1
.set BLE_1_cy_m0s8_ble__DSM2, CYREG_BLE_BLERD_DSM2
.set BLE_1_cy_m0s8_ble__DSM3, CYREG_BLE_BLERD_DSM3
.set BLE_1_cy_m0s8_ble__DSM4, CYREG_BLE_BLERD_DSM4
.set BLE_1_cy_m0s8_ble__DSM5, CYREG_BLE_BLERD_DSM5
.set BLE_1_cy_m0s8_ble__DSM6, CYREG_BLE_BLERD_DSM6
.set BLE_1_cy_m0s8_ble__DTM_RX_PKT_COUNT, CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
.set BLE_1_cy_m0s8_ble__ENC_CONFIG, CYREG_BLE_BLELL_ENC_CONFIG
.set BLE_1_cy_m0s8_ble__ENC_INTR, CYREG_BLE_BLELL_ENC_INTR
.set BLE_1_cy_m0s8_ble__ENC_INTR_EN, CYREG_BLE_BLELL_ENC_INTR_EN
.set BLE_1_cy_m0s8_ble__ENC_KEY0, CYREG_BLE_BLELL_ENC_KEY0
.set BLE_1_cy_m0s8_ble__ENC_KEY1, CYREG_BLE_BLELL_ENC_KEY1
.set BLE_1_cy_m0s8_ble__ENC_KEY2, CYREG_BLE_BLELL_ENC_KEY2
.set BLE_1_cy_m0s8_ble__ENC_KEY3, CYREG_BLE_BLELL_ENC_KEY3
.set BLE_1_cy_m0s8_ble__ENC_KEY4, CYREG_BLE_BLELL_ENC_KEY4
.set BLE_1_cy_m0s8_ble__ENC_KEY5, CYREG_BLE_BLELL_ENC_KEY5
.set BLE_1_cy_m0s8_ble__ENC_KEY6, CYREG_BLE_BLELL_ENC_KEY6
.set BLE_1_cy_m0s8_ble__ENC_KEY7, CYREG_BLE_BLELL_ENC_KEY7
.set BLE_1_cy_m0s8_ble__ENC_PARAMS, CYREG_BLE_BLELL_ENC_PARAMS
.set BLE_1_cy_m0s8_ble__EVENT_ENABLE, CYREG_BLE_BLELL_EVENT_ENABLE
.set BLE_1_cy_m0s8_ble__EVENT_INTR, CYREG_BLE_BLELL_EVENT_INTR
.set BLE_1_cy_m0s8_ble__FCAL_TEST, CYREG_BLE_BLERD_FCAL_TEST
.set BLE_1_cy_m0s8_ble__FPD_TEST, CYREG_BLE_BLERD_FPD_TEST
.set BLE_1_cy_m0s8_ble__FSM, CYREG_BLE_BLERD_FSM
.set BLE_1_cy_m0s8_ble__IM, CYREG_BLE_BLERD_IM
.set BLE_1_cy_m0s8_ble__INIT_CONFIG, CYREG_BLE_BLELL_INIT_CONFIG
.set BLE_1_cy_m0s8_ble__INIT_INTERVAL, CYREG_BLE_BLELL_INIT_INTERVAL
.set BLE_1_cy_m0s8_ble__INIT_INTR, CYREG_BLE_BLELL_INIT_INTR
.set BLE_1_cy_m0s8_ble__INIT_NEXT_INSTANT, CYREG_BLE_BLELL_INIT_NEXT_INSTANT
.set BLE_1_cy_m0s8_ble__INIT_PARAM, CYREG_BLE_BLELL_INIT_PARAM
.set BLE_1_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO, CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
.set BLE_1_cy_m0s8_ble__INIT_WINDOW, CYREG_BLE_BLELL_INIT_WINDOW
.set BLE_1_cy_m0s8_ble__IQMIS, CYREG_BLE_BLERD_IQMIS
.set BLE_1_cy_m0s8_ble__IV_MASTER0, CYREG_BLE_BLELL_IV_MASTER0
.set BLE_1_cy_m0s8_ble__IV_MASTER1, CYREG_BLE_BLELL_IV_MASTER1
.set BLE_1_cy_m0s8_ble__IV_SLAVE0, CYREG_BLE_BLELL_IV_SLAVE0
.set BLE_1_cy_m0s8_ble__IV_SLAVE1, CYREG_BLE_BLELL_IV_SLAVE1
.set BLE_1_cy_m0s8_ble__KVCAL, CYREG_BLE_BLERD_KVCAL
.set BLE_1_cy_m0s8_ble__LDO, CYREG_BLE_BLERD_LDO
.set BLE_1_cy_m0s8_ble__LDO_BYPASS, CYREG_BLE_BLERD_LDO_BYPASS
.set BLE_1_cy_m0s8_ble__LE_PING_TIMER_ADDR, CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
.set BLE_1_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP, CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
.set BLE_1_cy_m0s8_ble__LE_PING_TIMER_OFFSET, CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
.set BLE_1_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT, CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
.set BLE_1_cy_m0s8_ble__LE_RF_TEST_MODE, CYREG_BLE_BLELL_LE_RF_TEST_MODE
.set BLE_1_cy_m0s8_ble__LF_CLK_CTRL, CYREG_BLE_BLESS_LF_CLK_CTRL
.set BLE_1_cy_m0s8_ble__LL_CLK_EN, CYREG_BLE_BLESS_LL_CLK_EN
.set BLE_1_cy_m0s8_ble__LL_DSM_CTRL, CYREG_BLE_BLESS_LL_DSM_CTRL
.set BLE_1_cy_m0s8_ble__LL_DSM_INTR_STAT, CYREG_BLE_BLESS_LL_DSM_INTR_STAT
.set BLE_1_cy_m0s8_ble__LLH_FEATURE_CONFIG, CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
.set BLE_1_cy_m0s8_ble__MIC_IN0, CYREG_BLE_BLELL_MIC_IN0
.set BLE_1_cy_m0s8_ble__MIC_IN1, CYREG_BLE_BLELL_MIC_IN1
.set BLE_1_cy_m0s8_ble__MIC_OUT0, CYREG_BLE_BLELL_MIC_OUT0
.set BLE_1_cy_m0s8_ble__MIC_OUT1, CYREG_BLE_BLELL_MIC_OUT1
.set BLE_1_cy_m0s8_ble__MODEM, CYREG_BLE_BLERD_MODEM
.set BLE_1_cy_m0s8_ble__MONI, CYREG_BLE_BLERD_MONI
.set BLE_1_cy_m0s8_ble__NEXT_CE_INSTANT, CYREG_BLE_BLELL_NEXT_CE_INSTANT
.set BLE_1_cy_m0s8_ble__NEXT_RESP_TIMER_EXP, CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
.set BLE_1_cy_m0s8_ble__NEXT_SUP_TO, CYREG_BLE_BLELL_NEXT_SUP_TO
.set BLE_1_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT, CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
.set BLE_1_cy_m0s8_ble__PACKET_COUNTER0, CYREG_BLE_BLELL_PACKET_COUNTER0
.set BLE_1_cy_m0s8_ble__PACKET_COUNTER1, CYREG_BLE_BLELL_PACKET_COUNTER1
.set BLE_1_cy_m0s8_ble__PACKET_COUNTER2, CYREG_BLE_BLELL_PACKET_COUNTER2
.set BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER, CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
.set BLE_1_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER, CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
.set BLE_1_cy_m0s8_ble__PDU_RESP_TIMER, CYREG_BLE_BLELL_PDU_RESP_TIMER
.set BLE_1_cy_m0s8_ble__PEER_ADDR_H, CYREG_BLE_BLELL_PEER_ADDR_H
.set BLE_1_cy_m0s8_ble__PEER_ADDR_L, CYREG_BLE_BLELL_PEER_ADDR_L
.set BLE_1_cy_m0s8_ble__PEER_ADDR_M, CYREG_BLE_BLELL_PEER_ADDR_M
.set BLE_1_cy_m0s8_ble__POC_REG__TIM_CONTROL, CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
.set BLE_1_cy_m0s8_ble__RCCAL, CYREG_BLE_BLERD_RCCAL
.set BLE_1_cy_m0s8_ble__READ_IQ_1, CYREG_BLE_BLERD_READ_IQ_1
.set BLE_1_cy_m0s8_ble__READ_IQ_2, CYREG_BLE_BLERD_READ_IQ_2
.set BLE_1_cy_m0s8_ble__READ_IQ_3, CYREG_BLE_BLERD_READ_IQ_3
.set BLE_1_cy_m0s8_ble__READ_IQ_4, CYREG_BLE_BLERD_READ_IQ_4
.set BLE_1_cy_m0s8_ble__RECEIVE_TRIG_CTRL, CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
.set BLE_1_cy_m0s8_ble__RF_CONFIG, CYREG_BLE_BLESS_RF_CONFIG
.set BLE_1_cy_m0s8_ble__RMAP, CYREG_BLE_BLERD_RMAP
.set BLE_1_cy_m0s8_ble__RSSI, CYREG_BLE_BLERD_RSSI
.set BLE_1_cy_m0s8_ble__RX, CYREG_BLE_BLERD_RX
.set BLE_1_cy_m0s8_ble__RX_BUMP1, CYREG_BLE_BLERD_RX_BUMP1
.set BLE_1_cy_m0s8_ble__RX_BUMP2, CYREG_BLE_BLERD_RX_BUMP2
.set BLE_1_cy_m0s8_ble__SCAN_CONFIG, CYREG_BLE_BLELL_SCAN_CONFIG
.set BLE_1_cy_m0s8_ble__SCAN_INTERVAL, CYREG_BLE_BLELL_SCAN_INTERVAL
.set BLE_1_cy_m0s8_ble__SCAN_INTR, CYREG_BLE_BLELL_SCAN_INTR
.set BLE_1_cy_m0s8_ble__SCAN_NEXT_INSTANT, CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
.set BLE_1_cy_m0s8_ble__SCAN_PARAM, CYREG_BLE_BLELL_SCAN_PARAM
.set BLE_1_cy_m0s8_ble__SCAN_WINDOW, CYREG_BLE_BLELL_SCAN_WINDOW
.set BLE_1_cy_m0s8_ble__SL_CONN_INTERVAL, CYREG_BLE_BLELL_SL_CONN_INTERVAL
.set BLE_1_cy_m0s8_ble__SLAVE_LATENCY, CYREG_BLE_BLELL_SLAVE_LATENCY
.set BLE_1_cy_m0s8_ble__SLAVE_TIMING_CONTROL, CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
.set BLE_1_cy_m0s8_ble__SLV_WIN_ADJ, CYREG_BLE_BLELL_SLV_WIN_ADJ
.set BLE_1_cy_m0s8_ble__SUP_TIMEOUT, CYREG_BLE_BLELL_SUP_TIMEOUT
.set BLE_1_cy_m0s8_ble__SY, CYREG_BLE_BLERD_SY
.set BLE_1_cy_m0s8_ble__SY_BUMP1, CYREG_BLE_BLERD_SY_BUMP1
.set BLE_1_cy_m0s8_ble__SY_BUMP2, CYREG_BLE_BLERD_SY_BUMP2
.set BLE_1_cy_m0s8_ble__TEST, CYREG_BLE_BLERD_TEST
.set BLE_1_cy_m0s8_ble__TEST2_SY, CYREG_BLE_BLERD_TEST2_SY
.set BLE_1_cy_m0s8_ble__THRSHD1, CYREG_BLE_BLERD_THRSHD1
.set BLE_1_cy_m0s8_ble__THRSHD2, CYREG_BLE_BLERD_THRSHD2
.set BLE_1_cy_m0s8_ble__THRSHD3, CYREG_BLE_BLERD_THRSHD3
.set BLE_1_cy_m0s8_ble__THRSHD4, CYREG_BLE_BLERD_THRSHD4
.set BLE_1_cy_m0s8_ble__THRSHD5, CYREG_BLE_BLERD_THRSHD5
.set BLE_1_cy_m0s8_ble__TIM_COUNTER_L, CYREG_BLE_BLELL_TIM_COUNTER_L
.set BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET, CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
.set BLE_1_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE, CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
.set BLE_1_cy_m0s8_ble__TX, CYREG_BLE_BLERD_TX
.set BLE_1_cy_m0s8_ble__TX_BUMP1, CYREG_BLE_BLERD_TX_BUMP1
.set BLE_1_cy_m0s8_ble__TX_BUMP2, CYREG_BLE_BLERD_TX_BUMP2
.set BLE_1_cy_m0s8_ble__TX_EN_EXT_DELAY, CYREG_BLE_BLELL_TX_EN_EXT_DELAY
.set BLE_1_cy_m0s8_ble__TX_RX_ON_DELAY, CYREG_BLE_BLELL_TX_RX_ON_DELAY
.set BLE_1_cy_m0s8_ble__TX_RX_SYNTH_DELAY, CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
.set BLE_1_cy_m0s8_ble__TXRX_HOP, CYREG_BLE_BLELL_TXRX_HOP
.set BLE_1_cy_m0s8_ble__WAKEUP_CONFIG, CYREG_BLE_BLELL_WAKEUP_CONFIG
.set BLE_1_cy_m0s8_ble__WAKEUP_CONTROL, CYREG_BLE_BLELL_WAKEUP_CONTROL
.set BLE_1_cy_m0s8_ble__WCO_CONFIG, CYREG_BLE_BLESS_WCO_CONFIG
.set BLE_1_cy_m0s8_ble__WCO_STATUS, CYREG_BLE_BLESS_WCO_STATUS
.set BLE_1_cy_m0s8_ble__WCO_TRIM, CYREG_BLE_BLESS_WCO_TRIM
.set BLE_1_cy_m0s8_ble__WHITELIST_BASE_ADDR, CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
.set BLE_1_cy_m0s8_ble__WIN_MIN_STEP_SIZE, CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
.set BLE_1_cy_m0s8_ble__WINDOW_WIDEN_INTVL, CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
.set BLE_1_cy_m0s8_ble__WINDOW_WIDEN_WINOFF, CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
.set BLE_1_cy_m0s8_ble__WL_ADDR_TYPE, CYREG_BLE_BLELL_WL_ADDR_TYPE
.set BLE_1_cy_m0s8_ble__WL_ENABLE, CYREG_BLE_BLELL_WL_ENABLE
.set BLE_1_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG, CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* I2S_1_bI2S */
.set I2S_1_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set I2S_1_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set I2S_1_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set I2S_1_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set I2S_1_bI2S_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set I2S_1_bI2S_BitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set I2S_1_bI2S_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set I2S_1_bI2S_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set I2S_1_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set I2S_1_bI2S_BitCounter__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set I2S_1_bI2S_BitCounter__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL
.set I2S_1_bI2S_BitCounter__32BIT_COUNT_REG, CYREG_UDB_W32_CTL
.set I2S_1_bI2S_BitCounter__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK
.set I2S_1_bI2S_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set I2S_1_bI2S_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL0
.set I2S_1_bI2S_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set I2S_1_bI2S_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL0
.set I2S_1_bI2S_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set I2S_1_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set I2S_1_bI2S_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set I2S_1_bI2S_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK0
.set I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST0
.set I2S_1_bI2S_BitCounter_ST__32BIT_MASK_REG, CYREG_UDB_W32_MSK
.set I2S_1_bI2S_BitCounter_ST__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set I2S_1_bI2S_BitCounter_ST__32BIT_STATUS_REG, CYREG_UDB_W32_ST
.set I2S_1_bI2S_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK0
.set I2S_1_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set I2S_1_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set I2S_1_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set I2S_1_bI2S_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST0
.set I2S_1_bI2S_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST0
.set I2S_1_bI2S_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST0
.set I2S_1_bI2S_CtlReg__1__MASK, 0x02
.set I2S_1_bI2S_CtlReg__1__POS, 1
.set I2S_1_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set I2S_1_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL1
.set I2S_1_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL1
.set I2S_1_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL1
.set I2S_1_bI2S_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL1
.set I2S_1_bI2S_CtlReg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK1
.set I2S_1_bI2S_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK1
.set I2S_1_bI2S_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK1
.set I2S_1_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK1
.set I2S_1_bI2S_CtlReg__2__MASK, 0x04
.set I2S_1_bI2S_CtlReg__2__POS, 2
.set I2S_1_bI2S_CtlReg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set I2S_1_bI2S_CtlReg__CONTROL_REG, CYREG_UDB_W8_CTL1
.set I2S_1_bI2S_CtlReg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set I2S_1_bI2S_CtlReg__COUNT_REG, CYREG_UDB_W8_CTL1
.set I2S_1_bI2S_CtlReg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set I2S_1_bI2S_CtlReg__MASK, 0x06
.set I2S_1_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set I2S_1_bI2S_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set I2S_1_bI2S_CtlReg__PERIOD_REG, CYREG_UDB_W8_MSK1
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG, CYREG_UDB_W16_A01
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG, CYREG_UDB_W16_A11
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG, CYREG_UDB_W16_D01
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG, CYREG_UDB_W16_D11
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG, CYREG_UDB_W16_F01
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG, CYREG_UDB_W16_F11
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG, CYREG_UDB_CAT16_A1
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__A0_REG, CYREG_UDB_W8_A01
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__A1_REG, CYREG_UDB_W8_A11
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG, CYREG_UDB_CAT16_D1
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__D0_REG, CYREG_UDB_W8_D01
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__D1_REG, CYREG_UDB_W8_D11
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG, CYREG_UDB_CAT16_F1
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__F0_REG, CYREG_UDB_W8_F01
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__F1_REG, CYREG_UDB_W8_F11
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set I2S_1_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set I2S_1_bI2S_Rx_STS_0__Sts__0__MASK, 0x01
.set I2S_1_bI2S_Rx_STS_0__Sts__0__POS, 0
.set I2S_1_bI2S_Rx_STS_0__Sts__1__MASK, 0x02
.set I2S_1_bI2S_Rx_STS_0__Sts__1__POS, 1
.set I2S_1_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set I2S_1_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG, CYREG_UDB_W16_ST1
.set I2S_1_bI2S_Rx_STS_0__Sts__MASK, 0x03
.set I2S_1_bI2S_Rx_STS_0__Sts__MASK_REG, CYREG_UDB_W8_MSK1
.set I2S_1_bI2S_Rx_STS_0__Sts__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set I2S_1_bI2S_Rx_STS_0__Sts__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set I2S_1_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set I2S_1_bI2S_Rx_STS_0__Sts__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST1
.set I2S_1_bI2S_Rx_STS_0__Sts__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST1
.set I2S_1_bI2S_Rx_STS_0__Sts__STATUS_REG, CYREG_UDB_W8_ST1

/* LED_1 */
.set LED_1__0__DR, CYREG_GPIO_PRT1_DR
.set LED_1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED_1__0__HSIOM_MASK, 0x000F0000
.set LED_1__0__HSIOM_SHIFT, 16
.set LED_1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_1__0__INTR, CYREG_GPIO_PRT1_INTR
.set LED_1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_1__0__MASK, 0x10
.set LED_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_1__0__PC, CYREG_GPIO_PRT1_PC
.set LED_1__0__PC2, CYREG_GPIO_PRT1_PC2
.set LED_1__0__PORT, 1
.set LED_1__0__PS, CYREG_GPIO_PRT1_PS
.set LED_1__0__SHIFT, 4
.set LED_1__DR, CYREG_GPIO_PRT1_DR
.set LED_1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_1__INTR, CYREG_GPIO_PRT1_INTR
.set LED_1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_1__MASK, 0x10
.set LED_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_1__PC, CYREG_GPIO_PRT1_PC
.set LED_1__PC2, CYREG_GPIO_PRT1_PC2
.set LED_1__PORT, 1
.set LED_1__PS, CYREG_GPIO_PRT1_PS
.set LED_1__SHIFT, 4

/* LED_2 */
.set LED_2__0__DR, CYREG_GPIO_PRT1_DR
.set LED_2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED_2__0__HSIOM_MASK, 0x00F00000
.set LED_2__0__HSIOM_SHIFT, 20
.set LED_2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_2__0__INTR, CYREG_GPIO_PRT1_INTR
.set LED_2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_2__0__MASK, 0x20
.set LED_2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_2__0__PC, CYREG_GPIO_PRT1_PC
.set LED_2__0__PC2, CYREG_GPIO_PRT1_PC2
.set LED_2__0__PORT, 1
.set LED_2__0__PS, CYREG_GPIO_PRT1_PS
.set LED_2__0__SHIFT, 5
.set LED_2__DR, CYREG_GPIO_PRT1_DR
.set LED_2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED_2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED_2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED_2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_2__INTR, CYREG_GPIO_PRT1_INTR
.set LED_2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED_2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED_2__MASK, 0x20
.set LED_2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED_2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED_2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED_2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED_2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED_2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED_2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED_2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED_2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED_2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED_2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED_2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED_2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED_2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED_2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED_2__PC, CYREG_GPIO_PRT1_PC
.set LED_2__PC2, CYREG_GPIO_PRT1_PC2
.set LED_2__PORT, 1
.set LED_2__PS, CYREG_GPIO_PRT1_PS
.set LED_2__SHIFT, 5

/* SCB_1_miso_m */
.set SCB_1_miso_m__0__DR, CYREG_GPIO_PRT0_DR
.set SCB_1_miso_m__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SCB_1_miso_m__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SCB_1_miso_m__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SCB_1_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SCB_1_miso_m__0__HSIOM_MASK, 0x00F00000
.set SCB_1_miso_m__0__HSIOM_SHIFT, 20
.set SCB_1_miso_m__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCB_1_miso_m__0__INTR, CYREG_GPIO_PRT0_INTR
.set SCB_1_miso_m__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCB_1_miso_m__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SCB_1_miso_m__0__MASK, 0x20
.set SCB_1_miso_m__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SCB_1_miso_m__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SCB_1_miso_m__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SCB_1_miso_m__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SCB_1_miso_m__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SCB_1_miso_m__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SCB_1_miso_m__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SCB_1_miso_m__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SCB_1_miso_m__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SCB_1_miso_m__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SCB_1_miso_m__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SCB_1_miso_m__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SCB_1_miso_m__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SCB_1_miso_m__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SCB_1_miso_m__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SCB_1_miso_m__0__PC, CYREG_GPIO_PRT0_PC
.set SCB_1_miso_m__0__PC2, CYREG_GPIO_PRT0_PC2
.set SCB_1_miso_m__0__PORT, 0
.set SCB_1_miso_m__0__PS, CYREG_GPIO_PRT0_PS
.set SCB_1_miso_m__0__SHIFT, 5
.set SCB_1_miso_m__DR, CYREG_GPIO_PRT0_DR
.set SCB_1_miso_m__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SCB_1_miso_m__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SCB_1_miso_m__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SCB_1_miso_m__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCB_1_miso_m__INTR, CYREG_GPIO_PRT0_INTR
.set SCB_1_miso_m__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCB_1_miso_m__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SCB_1_miso_m__MASK, 0x20
.set SCB_1_miso_m__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SCB_1_miso_m__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SCB_1_miso_m__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SCB_1_miso_m__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SCB_1_miso_m__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SCB_1_miso_m__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SCB_1_miso_m__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SCB_1_miso_m__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SCB_1_miso_m__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SCB_1_miso_m__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SCB_1_miso_m__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SCB_1_miso_m__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SCB_1_miso_m__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SCB_1_miso_m__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SCB_1_miso_m__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SCB_1_miso_m__PC, CYREG_GPIO_PRT0_PC
.set SCB_1_miso_m__PC2, CYREG_GPIO_PRT0_PC2
.set SCB_1_miso_m__PORT, 0
.set SCB_1_miso_m__PS, CYREG_GPIO_PRT0_PS
.set SCB_1_miso_m__SHIFT, 5

/* SCB_1_mosi_m */
.set SCB_1_mosi_m__0__DR, CYREG_GPIO_PRT0_DR
.set SCB_1_mosi_m__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SCB_1_mosi_m__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SCB_1_mosi_m__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SCB_1_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SCB_1_mosi_m__0__HSIOM_MASK, 0x000F0000
.set SCB_1_mosi_m__0__HSIOM_SHIFT, 16
.set SCB_1_mosi_m__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCB_1_mosi_m__0__INTR, CYREG_GPIO_PRT0_INTR
.set SCB_1_mosi_m__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCB_1_mosi_m__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SCB_1_mosi_m__0__MASK, 0x10
.set SCB_1_mosi_m__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set SCB_1_mosi_m__0__OUT_SEL_SHIFT, 8
.set SCB_1_mosi_m__0__OUT_SEL_VAL, -1
.set SCB_1_mosi_m__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SCB_1_mosi_m__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SCB_1_mosi_m__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SCB_1_mosi_m__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SCB_1_mosi_m__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SCB_1_mosi_m__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SCB_1_mosi_m__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SCB_1_mosi_m__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SCB_1_mosi_m__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SCB_1_mosi_m__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SCB_1_mosi_m__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SCB_1_mosi_m__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SCB_1_mosi_m__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SCB_1_mosi_m__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SCB_1_mosi_m__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SCB_1_mosi_m__0__PC, CYREG_GPIO_PRT0_PC
.set SCB_1_mosi_m__0__PC2, CYREG_GPIO_PRT0_PC2
.set SCB_1_mosi_m__0__PORT, 0
.set SCB_1_mosi_m__0__PS, CYREG_GPIO_PRT0_PS
.set SCB_1_mosi_m__0__SHIFT, 4
.set SCB_1_mosi_m__DR, CYREG_GPIO_PRT0_DR
.set SCB_1_mosi_m__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SCB_1_mosi_m__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SCB_1_mosi_m__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SCB_1_mosi_m__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCB_1_mosi_m__INTR, CYREG_GPIO_PRT0_INTR
.set SCB_1_mosi_m__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SCB_1_mosi_m__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SCB_1_mosi_m__MASK, 0x10
.set SCB_1_mosi_m__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SCB_1_mosi_m__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SCB_1_mosi_m__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SCB_1_mosi_m__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SCB_1_mosi_m__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SCB_1_mosi_m__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SCB_1_mosi_m__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SCB_1_mosi_m__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SCB_1_mosi_m__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SCB_1_mosi_m__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SCB_1_mosi_m__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SCB_1_mosi_m__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SCB_1_mosi_m__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SCB_1_mosi_m__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SCB_1_mosi_m__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SCB_1_mosi_m__PC, CYREG_GPIO_PRT0_PC
.set SCB_1_mosi_m__PC2, CYREG_GPIO_PRT0_PC2
.set SCB_1_mosi_m__PORT, 0
.set SCB_1_mosi_m__PS, CYREG_GPIO_PRT0_PS
.set SCB_1_mosi_m__SHIFT, 4

/* SCB_1_SCB */
.set SCB_1_SCB__CTRL, CYREG_SCB0_CTRL
.set SCB_1_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set SCB_1_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set SCB_1_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set SCB_1_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set SCB_1_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set SCB_1_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set SCB_1_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set SCB_1_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set SCB_1_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set SCB_1_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set SCB_1_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set SCB_1_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set SCB_1_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set SCB_1_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set SCB_1_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set SCB_1_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set SCB_1_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set SCB_1_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set SCB_1_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set SCB_1_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set SCB_1_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set SCB_1_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set SCB_1_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set SCB_1_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set SCB_1_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set SCB_1_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set SCB_1_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set SCB_1_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set SCB_1_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set SCB_1_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set SCB_1_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set SCB_1_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set SCB_1_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set SCB_1_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set SCB_1_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set SCB_1_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set SCB_1_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set SCB_1_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set SCB_1_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set SCB_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set SCB_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set SCB_1_SCB__INTR_M, CYREG_SCB0_INTR_M
.set SCB_1_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set SCB_1_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set SCB_1_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set SCB_1_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set SCB_1_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set SCB_1_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set SCB_1_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set SCB_1_SCB__INTR_S, CYREG_SCB0_INTR_S
.set SCB_1_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set SCB_1_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set SCB_1_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set SCB_1_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set SCB_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set SCB_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set SCB_1_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set SCB_1_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set SCB_1_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set SCB_1_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set SCB_1_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set SCB_1_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set SCB_1_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set SCB_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set SCB_1_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set SCB_1_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set SCB_1_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set SCB_1_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set SCB_1_SCB__SS0_POSISTION, 0
.set SCB_1_SCB__SS1_POSISTION, 1
.set SCB_1_SCB__SS2_POSISTION, 2
.set SCB_1_SCB__SS3_POSISTION, 3
.set SCB_1_SCB__STATUS, CYREG_SCB0_STATUS
.set SCB_1_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set SCB_1_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set SCB_1_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set SCB_1_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set SCB_1_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set SCB_1_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set SCB_1_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set SCB_1_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set SCB_1_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* SCB_1_SCBCLK */
.set SCB_1_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
.set SCB_1_SCBCLK__DIV_ID, 0x00000040
.set SCB_1_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set SCB_1_SCBCLK__PA_DIV_ID, 0x000000FF

/* SCB_1_sclk_m */
.set SCB_1_sclk_m__0__DR, CYREG_GPIO_PRT1_DR
.set SCB_1_sclk_m__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SCB_1_sclk_m__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SCB_1_sclk_m__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SCB_1_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SCB_1_sclk_m__0__HSIOM_MASK, 0xF0000000
.set SCB_1_sclk_m__0__HSIOM_SHIFT, 28
.set SCB_1_sclk_m__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SCB_1_sclk_m__0__INTR, CYREG_GPIO_PRT1_INTR
.set SCB_1_sclk_m__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SCB_1_sclk_m__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SCB_1_sclk_m__0__MASK, 0x80
.set SCB_1_sclk_m__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set SCB_1_sclk_m__0__OUT_SEL_SHIFT, 14
.set SCB_1_sclk_m__0__OUT_SEL_VAL, -1
.set SCB_1_sclk_m__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SCB_1_sclk_m__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SCB_1_sclk_m__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SCB_1_sclk_m__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SCB_1_sclk_m__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SCB_1_sclk_m__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SCB_1_sclk_m__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SCB_1_sclk_m__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SCB_1_sclk_m__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SCB_1_sclk_m__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SCB_1_sclk_m__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SCB_1_sclk_m__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SCB_1_sclk_m__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SCB_1_sclk_m__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SCB_1_sclk_m__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SCB_1_sclk_m__0__PC, CYREG_GPIO_PRT1_PC
.set SCB_1_sclk_m__0__PC2, CYREG_GPIO_PRT1_PC2
.set SCB_1_sclk_m__0__PORT, 1
.set SCB_1_sclk_m__0__PS, CYREG_GPIO_PRT1_PS
.set SCB_1_sclk_m__0__SHIFT, 7
.set SCB_1_sclk_m__DR, CYREG_GPIO_PRT1_DR
.set SCB_1_sclk_m__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SCB_1_sclk_m__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SCB_1_sclk_m__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SCB_1_sclk_m__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SCB_1_sclk_m__INTR, CYREG_GPIO_PRT1_INTR
.set SCB_1_sclk_m__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SCB_1_sclk_m__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SCB_1_sclk_m__MASK, 0x80
.set SCB_1_sclk_m__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SCB_1_sclk_m__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SCB_1_sclk_m__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SCB_1_sclk_m__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SCB_1_sclk_m__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SCB_1_sclk_m__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SCB_1_sclk_m__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SCB_1_sclk_m__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SCB_1_sclk_m__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SCB_1_sclk_m__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SCB_1_sclk_m__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SCB_1_sclk_m__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SCB_1_sclk_m__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SCB_1_sclk_m__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SCB_1_sclk_m__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SCB_1_sclk_m__PC, CYREG_GPIO_PRT1_PC
.set SCB_1_sclk_m__PC2, CYREG_GPIO_PRT1_PC2
.set SCB_1_sclk_m__PORT, 1
.set SCB_1_sclk_m__PS, CYREG_GPIO_PRT1_PS
.set SCB_1_sclk_m__SHIFT, 7

/* SCB_1_ss0_m */
.set SCB_1_ss0_m__0__DR, CYREG_GPIO_PRT1_DR
.set SCB_1_ss0_m__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SCB_1_ss0_m__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SCB_1_ss0_m__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SCB_1_ss0_m__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SCB_1_ss0_m__0__HSIOM_MASK, 0x0F000000
.set SCB_1_ss0_m__0__HSIOM_SHIFT, 24
.set SCB_1_ss0_m__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SCB_1_ss0_m__0__INTR, CYREG_GPIO_PRT1_INTR
.set SCB_1_ss0_m__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SCB_1_ss0_m__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SCB_1_ss0_m__0__MASK, 0x40
.set SCB_1_ss0_m__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set SCB_1_ss0_m__0__OUT_SEL_SHIFT, 12
.set SCB_1_ss0_m__0__OUT_SEL_VAL, -1
.set SCB_1_ss0_m__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SCB_1_ss0_m__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SCB_1_ss0_m__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SCB_1_ss0_m__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SCB_1_ss0_m__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SCB_1_ss0_m__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SCB_1_ss0_m__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SCB_1_ss0_m__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SCB_1_ss0_m__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SCB_1_ss0_m__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SCB_1_ss0_m__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SCB_1_ss0_m__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SCB_1_ss0_m__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SCB_1_ss0_m__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SCB_1_ss0_m__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SCB_1_ss0_m__0__PC, CYREG_GPIO_PRT1_PC
.set SCB_1_ss0_m__0__PC2, CYREG_GPIO_PRT1_PC2
.set SCB_1_ss0_m__0__PORT, 1
.set SCB_1_ss0_m__0__PS, CYREG_GPIO_PRT1_PS
.set SCB_1_ss0_m__0__SHIFT, 6
.set SCB_1_ss0_m__DR, CYREG_GPIO_PRT1_DR
.set SCB_1_ss0_m__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SCB_1_ss0_m__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SCB_1_ss0_m__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SCB_1_ss0_m__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SCB_1_ss0_m__INTR, CYREG_GPIO_PRT1_INTR
.set SCB_1_ss0_m__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SCB_1_ss0_m__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SCB_1_ss0_m__MASK, 0x40
.set SCB_1_ss0_m__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SCB_1_ss0_m__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SCB_1_ss0_m__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SCB_1_ss0_m__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SCB_1_ss0_m__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SCB_1_ss0_m__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SCB_1_ss0_m__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SCB_1_ss0_m__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SCB_1_ss0_m__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SCB_1_ss0_m__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SCB_1_ss0_m__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SCB_1_ss0_m__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SCB_1_ss0_m__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SCB_1_ss0_m__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SCB_1_ss0_m__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SCB_1_ss0_m__PC, CYREG_GPIO_PRT1_PC
.set SCB_1_ss0_m__PC2, CYREG_GPIO_PRT1_PC2
.set SCB_1_ss0_m__PORT, 1
.set SCB_1_ss0_m__PS, CYREG_GPIO_PRT1_PS
.set SCB_1_ss0_m__SHIFT, 6

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_1__INTC_MASK, 0x20000
.set isr_1__INTC_NUMBER, 17
.set isr_1__INTC_PRIOR_MASK, 0xC000
.set isr_1__INTC_PRIOR_NUM, 3
.set isr_1__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isr_1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* ADC_In */
.set ADC_In__0__DR, CYREG_GPIO_PRT3_DR
.set ADC_In__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set ADC_In__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set ADC_In__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set ADC_In__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set ADC_In__0__HSIOM_MASK, 0xF0000000
.set ADC_In__0__HSIOM_SHIFT, 28
.set ADC_In__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set ADC_In__0__INTR, CYREG_GPIO_PRT3_INTR
.set ADC_In__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set ADC_In__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set ADC_In__0__MASK, 0x80
.set ADC_In__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set ADC_In__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set ADC_In__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set ADC_In__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set ADC_In__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set ADC_In__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set ADC_In__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set ADC_In__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set ADC_In__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set ADC_In__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set ADC_In__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set ADC_In__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set ADC_In__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set ADC_In__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set ADC_In__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set ADC_In__0__PC, CYREG_GPIO_PRT3_PC
.set ADC_In__0__PC2, CYREG_GPIO_PRT3_PC2
.set ADC_In__0__PORT, 3
.set ADC_In__0__PS, CYREG_GPIO_PRT3_PS
.set ADC_In__0__SHIFT, 7
.set ADC_In__DR, CYREG_GPIO_PRT3_DR
.set ADC_In__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set ADC_In__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set ADC_In__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set ADC_In__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set ADC_In__INTR, CYREG_GPIO_PRT3_INTR
.set ADC_In__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set ADC_In__INTSTAT, CYREG_GPIO_PRT3_INTR
.set ADC_In__MASK, 0x80
.set ADC_In__PA__CFG0, CYREG_UDB_PA3_CFG0
.set ADC_In__PA__CFG1, CYREG_UDB_PA3_CFG1
.set ADC_In__PA__CFG10, CYREG_UDB_PA3_CFG10
.set ADC_In__PA__CFG11, CYREG_UDB_PA3_CFG11
.set ADC_In__PA__CFG12, CYREG_UDB_PA3_CFG12
.set ADC_In__PA__CFG13, CYREG_UDB_PA3_CFG13
.set ADC_In__PA__CFG14, CYREG_UDB_PA3_CFG14
.set ADC_In__PA__CFG2, CYREG_UDB_PA3_CFG2
.set ADC_In__PA__CFG3, CYREG_UDB_PA3_CFG3
.set ADC_In__PA__CFG4, CYREG_UDB_PA3_CFG4
.set ADC_In__PA__CFG5, CYREG_UDB_PA3_CFG5
.set ADC_In__PA__CFG6, CYREG_UDB_PA3_CFG6
.set ADC_In__PA__CFG7, CYREG_UDB_PA3_CFG7
.set ADC_In__PA__CFG8, CYREG_UDB_PA3_CFG8
.set ADC_In__PA__CFG9, CYREG_UDB_PA3_CFG9
.set ADC_In__PC, CYREG_GPIO_PRT3_PC
.set ADC_In__PC2, CYREG_GPIO_PRT3_PC2
.set ADC_In__PORT, 3
.set ADC_In__PS, CYREG_GPIO_PRT3_PS
.set ADC_In__SHIFT, 7

/* UART_1_rx */
.set UART_1_rx__0__DR, CYREG_GPIO_PRT0_DR
.set UART_1_rx__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UART_1_rx__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UART_1_rx__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UART_1_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UART_1_rx__0__HSIOM_MASK, 0x0000000F
.set UART_1_rx__0__HSIOM_SHIFT, 0
.set UART_1_rx__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_1_rx__0__INTR, CYREG_GPIO_PRT0_INTR
.set UART_1_rx__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_1_rx__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UART_1_rx__0__MASK, 0x01
.set UART_1_rx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_1_rx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_1_rx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_1_rx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_1_rx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_1_rx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_1_rx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_1_rx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_1_rx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_1_rx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_1_rx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_1_rx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_1_rx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_1_rx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_1_rx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_1_rx__0__PC, CYREG_GPIO_PRT0_PC
.set UART_1_rx__0__PC2, CYREG_GPIO_PRT0_PC2
.set UART_1_rx__0__PORT, 0
.set UART_1_rx__0__PS, CYREG_GPIO_PRT0_PS
.set UART_1_rx__0__SHIFT, 0
.set UART_1_rx__DR, CYREG_GPIO_PRT0_DR
.set UART_1_rx__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UART_1_rx__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UART_1_rx__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UART_1_rx__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_1_rx__INTR, CYREG_GPIO_PRT0_INTR
.set UART_1_rx__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_1_rx__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UART_1_rx__MASK, 0x01
.set UART_1_rx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_1_rx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_1_rx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_1_rx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_1_rx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_1_rx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_1_rx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_1_rx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_1_rx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_1_rx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_1_rx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_1_rx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_1_rx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_1_rx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_1_rx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_1_rx__PC, CYREG_GPIO_PRT0_PC
.set UART_1_rx__PC2, CYREG_GPIO_PRT0_PC2
.set UART_1_rx__PORT, 0
.set UART_1_rx__PS, CYREG_GPIO_PRT0_PS
.set UART_1_rx__SHIFT, 0

/* UART_1_SCB */
.set UART_1_SCB__CTRL, CYREG_SCB1_CTRL
.set UART_1_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set UART_1_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set UART_1_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set UART_1_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set UART_1_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set UART_1_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set UART_1_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set UART_1_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set UART_1_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set UART_1_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set UART_1_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set UART_1_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set UART_1_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set UART_1_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set UART_1_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set UART_1_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set UART_1_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set UART_1_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set UART_1_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set UART_1_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set UART_1_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set UART_1_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set UART_1_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set UART_1_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set UART_1_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set UART_1_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set UART_1_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set UART_1_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set UART_1_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set UART_1_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set UART_1_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set UART_1_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set UART_1_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set UART_1_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set UART_1_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set UART_1_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set UART_1_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set UART_1_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set UART_1_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set UART_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set UART_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set UART_1_SCB__INTR_M, CYREG_SCB1_INTR_M
.set UART_1_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set UART_1_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set UART_1_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set UART_1_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set UART_1_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set UART_1_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set UART_1_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set UART_1_SCB__INTR_S, CYREG_SCB1_INTR_S
.set UART_1_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set UART_1_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set UART_1_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set UART_1_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set UART_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set UART_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set UART_1_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set UART_1_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set UART_1_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set UART_1_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set UART_1_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set UART_1_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set UART_1_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set UART_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set UART_1_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set UART_1_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set UART_1_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set UART_1_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set UART_1_SCB__SS0_POSISTION, 0
.set UART_1_SCB__SS1_POSISTION, 1
.set UART_1_SCB__SS2_POSISTION, 2
.set UART_1_SCB__SS3_POSISTION, 3
.set UART_1_SCB__STATUS, CYREG_SCB1_STATUS
.set UART_1_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set UART_1_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set UART_1_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set UART_1_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set UART_1_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set UART_1_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set UART_1_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set UART_1_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set UART_1_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* UART_1_SCBCLK */
.set UART_1_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set UART_1_SCBCLK__DIV_ID, 0x00000042
.set UART_1_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set UART_1_SCBCLK__PA_DIV_ID, 0x000000FF

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set Clock_1__DIV_ID, 0x00000043
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_4 */
.set Clock_4__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set Clock_4__DIV_ID, 0x00000041
.set Clock_4__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_4__PA_DIV_ID, 0x000000FF

/* TCPWM_1_cy_m0s8_tcpwm_1 */
.set TCPWM_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set TCPWM_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set TCPWM_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set TCPWM_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set TCPWM_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set TCPWM_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set TCPWM_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set TCPWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set TCPWM_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E06119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
