Test case 226

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  inj_select_a_1755301683136_508 = 0
  rst = 0
  bus_in = ae777e26
  clk = 0

Mismatched outputs:
  bus_out:
    Verilator=00100110000000000111011110101110
    Iverilog=00100110011111100111011110101110
    CXXRTL=00100110011111100111011110101110
    CXXSLG=00100110011111100111011110101110
    CXXSLG_SV2V=00100110011111100111011110101110
    Xcelium=00100110011111100111011110101110
