// Seed: 3677011799
module module_0;
endmodule
module module_1;
  logic id_1;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd28
) (
    input wire _id_0
);
  supply1 id_2;
  tri1 id_3;
  assign id_3 = 1'd0 % -1;
  assign id_2 = id_3;
  wire id_4[id_0 : 1], id_5;
  assign id_3 = 1;
  parameter id_6 = -1'b0;
  module_0 modCall_1 ();
  wire id_7;
  assign id_2 = -1;
  assign id_5 = id_6[1];
  assign id_2 = id_7;
endmodule
module module_3 (
    input  wor   id_0,
    output wand  id_1,
    output wor   id_2,
    output wire  id_3,
    input  tri   id_4,
    input  tri0  id_5,
    output logic id_6,
    input  wire  id_7
);
  assign id_1 = 1;
  assign id_2 = 1;
  module_0 modCall_1 ();
  always_latch id_6 = id_0;
  nand primCall (id_1, id_4, id_5, id_7);
  wire id_9, id_10;
  assign id_9 = -1;
endmodule
