--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Adder4.twx Adder4.ncd -o Adder4.twr Adder4.pcf -ucf
Adder4.ucf

Design file:              Adder4.ncd
Physical constraint file: Adder4.pcf
Device,package,speed:     xc3s250e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |CO             |    9.225|
A<0>           |Y<0>           |    7.169|
A<0>           |Y<1>           |    7.191|
A<0>           |Y<2>           |    7.752|
A<0>           |Y<3>           |    9.993|
A<1>           |CO             |    8.355|
A<1>           |Y<1>           |    6.217|
A<1>           |Y<2>           |    6.882|
A<1>           |Y<3>           |    9.123|
A<2>           |CO             |    6.490|
A<2>           |Y<2>           |    6.904|
A<2>           |Y<3>           |    7.258|
A<3>           |CO             |    6.659|
A<3>           |Y<3>           |    7.122|
B<0>           |CO             |    9.174|
B<0>           |Y<0>           |    6.059|
B<0>           |Y<1>           |    7.140|
B<0>           |Y<2>           |    7.701|
B<0>           |Y<3>           |    9.942|
B<1>           |CO             |    8.069|
B<1>           |Y<1>           |    5.803|
B<1>           |Y<2>           |    6.596|
B<1>           |Y<3>           |    8.837|
B<2>           |CO             |    6.890|
B<2>           |Y<2>           |    6.335|
B<2>           |Y<3>           |    7.658|
B<3>           |CO             |    6.164|
B<3>           |Y<3>           |    6.375|
CI             |CO             |   10.183|
CI             |Y<0>           |    7.871|
CI             |Y<1>           |    8.149|
CI             |Y<2>           |    8.710|
CI             |Y<3>           |   10.951|
---------------+---------------+---------+


Analysis completed TUE 27 NOV 14:28:50 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 116 MB



