Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Dec 12 22:47:32 2019
| Host         : zephy running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file util.rpt -hierarchical -hierarchical_percentages
| Design       : design_1_wrapper
| Device       : 7z020clg400-1
| Design State : Routed
-------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+--------------+---------------+------------+------------+--------------+
|                                                 Instance                                                 |                                                        Module                                                        |   Total LUTs  |   Logic LUTs  |  LUTRAMs  |     SRLs     |      FFs      |   RAMB36   |   RAMB18   | DSP48 Blocks |
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+--------------+---------------+------------+------------+--------------+
| design_1_wrapper                                                                                         |                                                                                                                (top) | 36185(68.02%) | 34065(64.03%) | 22(0.13%) | 2098(12.06%) | 52883(49.70%) | 94(67.14%) | 48(17.14%) |   27(12.27%) |
|   design_1_i                                                                                             |                                                                                                             design_1 | 36185(68.02%) | 34065(64.03%) | 22(0.13%) | 2098(12.06%) | 52883(49.70%) | 94(67.14%) | 48(17.14%) |   27(12.27%) |
|     (design_1_i)                                                                                         |                                                                                                             design_1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|     axi_mem_intercon                                                                                     |                                                                                          design_1_axi_mem_intercon_0 |    986(1.85%) |    925(1.74%) | 10(0.06%) |    51(0.29%) |   1124(1.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       m00_couplers                                                                                       |                                                                                             m00_couplers_imp_1R706YB |    335(0.63%) |    325(0.61%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_pc                                                                                          |                                                                                                   design_1_auto_pc_1 |    335(0.63%) |    325(0.61%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                           |                                             design_1_auto_pc_1_axi_protocol_converter_v2_1_20_axi_protocol_converter |    335(0.63%) |    325(0.61%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (inst)                                                                                       |                                             design_1_auto_pc_1_axi_protocol_converter_v2_1_20_axi_protocol_converter |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_axi4_axi3.axi3_conv_inst                                                                 |                                                          design_1_auto_pc_1_axi_protocol_converter_v2_1_20_axi3_conv |    335(0.63%) |    325(0.61%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                        |                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized0 |    136(0.26%) |    134(0.25%) |  2(0.01%) |     0(0.00%) |    154(0.14%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_READ.USE_SPLIT_R.read_addr_inst)                                                    |                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized0 |     88(0.17%) |     88(0.17%) |  0(0.00%) |     0(0.00%) |    116(0.11%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 USE_R_CHANNEL.cmd_queue                                                                  |                                                   design_1_auto_pc_1_axi_data_fifo_v2_1_19_axic_fifo__parameterized0 |     50(0.09%) |     48(0.09%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   inst                                                                                   |                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__parameterized0 |     50(0.09%) |     48(0.09%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (inst)                                                                               |                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__parameterized0 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     fifo_gen_inst                                                                        |                                                            design_1_auto_pc_1_fifo_generator_v13_2_5__parameterized0 |     31(0.06%) |     29(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       inst_fifo_gen                                                                      |                                                      design_1_auto_pc_1_fifo_generator_v13_2_5_synth__parameterized0 |     31(0.06%) |     29(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gconvfifo.rf                                                                     |                                                                design_1_auto_pc_1_fifo_generator_top__parameterized0 |     31(0.06%) |     29(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                           grf.rf                                                                         |                                                            design_1_auto_pc_1_fifo_generator_ramfifo__parameterized0 |     31(0.06%) |     29(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                     |                                                                                        design_1_auto_pc_1_rd_logic_9 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gr1.gr1_int.rfwft                                                          |                                                                                        design_1_auto_pc_1_rd_fwft_13 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               grss.rsts                                                                  |                                                                             design_1_auto_pc_1_rd_status_flags_ss_14 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               rpntr                                                                      |                                                                                    design_1_auto_pc_1_rd_bin_cntr_15 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                     |                                                                                       design_1_auto_pc_1_wr_logic_10 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gwss.wsts                                                                  |                                                                             design_1_auto_pc_1_wr_status_flags_ss_11 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               wpntr                                                                      |                                                                                    design_1_auto_pc_1_wr_bin_cntr_12 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                        |                                                                            design_1_auto_pc_1_memory__parameterized0 |      3(0.01%) |      1(0.01%) |  2(0.01%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                    |                                                                            design_1_auto_pc_1_memory__parameterized0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gdm.dm_gen.dm                                                              |                                                                              design_1_auto_pc_1_dmem__parameterized0 |      3(0.01%) |      1(0.01%) |  2(0.01%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             rstblk                                                                       |                                                                                 design_1_auto_pc_1_reset_blk_ramfifo |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (rstblk)                                                                   |                                                                                 design_1_auto_pc_1_reset_blk_ramfifo |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                        |                                                                                 design_1_auto_pc_1_xpm_cdc_async_rst |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                      |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_20_b_downsizer |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.write_addr_inst                                                                  |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv |    180(0.34%) |    172(0.32%) |  8(0.05%) |     0(0.00%) |    219(0.21%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                                              |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv |     84(0.16%) |     84(0.16%) |  0(0.00%) |     0(0.00%) |    127(0.12%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 USE_BURSTS.cmd_queue                                                                     |                                                        design_1_auto_pc_1_axi_data_fifo_v2_1_19_axic_fifo__xdcDup__1 |     48(0.09%) |     44(0.08%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   inst                                                                                   |                                                         design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__xdcDup__1 |     48(0.09%) |     44(0.08%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (inst)                                                                               |                                                         design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__xdcDup__1 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     fifo_gen_inst                                                                        |                                                                 design_1_auto_pc_1_fifo_generator_v13_2_5__xdcDup__1 |     32(0.06%) |     28(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       inst_fifo_gen                                                                      |                                                           design_1_auto_pc_1_fifo_generator_v13_2_5_synth__xdcDup__1 |     32(0.06%) |     28(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gconvfifo.rf                                                                     |                                                                     design_1_auto_pc_1_fifo_generator_top__xdcDup__1 |     32(0.06%) |     28(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                           grf.rf                                                                         |                                                                 design_1_auto_pc_1_fifo_generator_ramfifo__xdcDup__1 |     32(0.06%) |     28(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                     |                                                                                        design_1_auto_pc_1_rd_logic_0 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gr1.gr1_int.rfwft                                                          |                                                                                         design_1_auto_pc_1_rd_fwft_6 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               grss.rsts                                                                  |                                                                              design_1_auto_pc_1_rd_status_flags_ss_7 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               rpntr                                                                      |                                                                                     design_1_auto_pc_1_rd_bin_cntr_8 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                     |                                                                                        design_1_auto_pc_1_wr_logic_1 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gwss.wsts                                                                  |                                                                              design_1_auto_pc_1_wr_status_flags_ss_4 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               wpntr                                                                      |                                                                                     design_1_auto_pc_1_wr_bin_cntr_5 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                        |                                                                                          design_1_auto_pc_1_memory_2 |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                    |                                                                                          design_1_auto_pc_1_memory_2 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gdm.dm_gen.dm                                                              |                                                                                            design_1_auto_pc_1_dmem_3 |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             rstblk                                                                       |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (rstblk)                                                                   |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                        |                                                                              design_1_auto_pc_1_xpm_cdc_async_rst__3 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 USE_B_CHANNEL.cmd_b_queue                                                                |                                                                   design_1_auto_pc_1_axi_data_fifo_v2_1_19_axic_fifo |     51(0.10%) |     47(0.09%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   inst                                                                                   |                                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen |     51(0.10%) |     47(0.09%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (inst)                                                                               |                                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     fifo_gen_inst                                                                        |                                                                            design_1_auto_pc_1_fifo_generator_v13_2_5 |     32(0.06%) |     28(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       inst_fifo_gen                                                                      |                                                                      design_1_auto_pc_1_fifo_generator_v13_2_5_synth |     32(0.06%) |     28(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gconvfifo.rf                                                                     |                                                                                design_1_auto_pc_1_fifo_generator_top |     32(0.06%) |     28(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                           grf.rf                                                                         |                                                                            design_1_auto_pc_1_fifo_generator_ramfifo |     32(0.06%) |     28(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                     |                                                                                          design_1_auto_pc_1_rd_logic |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gr1.gr1_int.rfwft                                                          |                                                                                           design_1_auto_pc_1_rd_fwft |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               grss.rsts                                                                  |                                                                                design_1_auto_pc_1_rd_status_flags_ss |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               rpntr                                                                      |                                                                                       design_1_auto_pc_1_rd_bin_cntr |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                     |                                                                                          design_1_auto_pc_1_wr_logic |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gwss.wsts                                                                  |                                                                                design_1_auto_pc_1_wr_status_flags_ss |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               wpntr                                                                      |                                                                                       design_1_auto_pc_1_wr_bin_cntr |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                        |                                                                                            design_1_auto_pc_1_memory |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                    |                                                                                            design_1_auto_pc_1_memory |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gdm.dm_gen.dm                                                              |                                                                                              design_1_auto_pc_1_dmem |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             rstblk                                                                       |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (rstblk)                                                                   |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                        |                                                                              design_1_auto_pc_1_xpm_cdc_async_rst__4 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.write_data_inst                                                                  |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_20_w_axi3_conv |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       s00_couplers                                                                                       |                                                                                              s00_couplers_imp_7HNO1D |    176(0.33%) |    152(0.29%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_us                                                                                          |                                                                                                   design_1_auto_us_0 |    176(0.33%) |    152(0.29%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                           |                                                                  design_1_auto_us_0_axi_dwidth_converter_v2_1_20_top |    176(0.33%) |    152(0.29%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                |                                                          design_1_auto_us_0_axi_dwidth_converter_v2_1_20_axi_upsizer |    176(0.33%) |    152(0.29%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                     |                                                     design_1_auto_us_0_axi_register_slice_v2_1_20_axi_register_slice |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |    136(0.13%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 r.r_pipe                                                                                 |                                    design_1_auto_us_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |    136(0.13%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                             |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_20_r_upsizer |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.read_addr_inst                                                                    |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_20_a_upsizer |     51(0.10%) |     27(0.05%) |  0(0.00%) |    24(0.14%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_READ.read_addr_inst)                                                                |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_20_a_upsizer |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                                                  |                                                            design_1_auto_us_0_generic_baseblocks_v2_1_0_command_fifo |     51(0.10%) |     27(0.05%) |  0(0.00%) |    24(0.14%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               si_register_slice_inst                                                                     |                                     design_1_auto_us_0_axi_register_slice_v2_1_20_axi_register_slice__parameterized0 |     38(0.07%) |     38(0.07%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ar.ar_pipe                                                                               |                                                    design_1_auto_us_0_axi_register_slice_v2_1_20_axic_register_slice |     38(0.07%) |     38(0.07%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       s01_couplers                                                                                       |                                                                                             s01_couplers_imp_1W60HW0 |    195(0.37%) |    171(0.32%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_us                                                                                          |                                                                                                   design_1_auto_us_1 |    195(0.37%) |    171(0.32%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                           |                                                                  design_1_auto_us_1_axi_dwidth_converter_v2_1_20_top |    195(0.37%) |    171(0.32%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                |                                                          design_1_auto_us_1_axi_dwidth_converter_v2_1_20_axi_upsizer |    195(0.37%) |    171(0.32%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                           |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_20_w_upsizer |     99(0.19%) |     99(0.19%) |  0(0.00%) |     0(0.00%) |     90(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.write_addr_inst                                                                  |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_20_a_upsizer |     61(0.11%) |     37(0.07%) |  0(0.00%) |    24(0.14%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                                              |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_20_a_upsizer |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                                                  |                                                            design_1_auto_us_1_generic_baseblocks_v2_1_0_command_fifo |     61(0.11%) |     37(0.07%) |  0(0.00%) |    24(0.14%) |     32(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               si_register_slice_inst                                                                     |                                                     design_1_auto_us_1_axi_register_slice_v2_1_20_axi_register_slice |     38(0.07%) |     38(0.07%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 aw.aw_pipe                                                                               |                                                    design_1_auto_us_1_axi_register_slice_v2_1_20_axic_register_slice |     38(0.07%) |     38(0.07%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       xbar                                                                                               |                                                                                                      design_1_xbar_0 |    283(0.53%) |    280(0.53%) |  0(0.00%) |     3(0.02%) |    329(0.31%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         inst                                                                                             |                                                                    design_1_xbar_0_axi_crossbar_v2_1_21_axi_crossbar |    283(0.53%) |    280(0.53%) |  0(0.00%) |     3(0.02%) |    329(0.31%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           gen_samd.crossbar_samd                                                                         |                                                                        design_1_xbar_0_axi_crossbar_v2_1_21_crossbar |    283(0.53%) |    280(0.53%) |  0(0.00%) |     3(0.02%) |    329(0.31%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (gen_samd.crossbar_samd)                                                                     |                                                                        design_1_xbar_0_axi_crossbar_v2_1_21_crossbar |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             addr_arbiter_ar                                                                              |                                                                    design_1_xbar_0_axi_crossbar_v2_1_21_addr_arbiter |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     54(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             addr_arbiter_aw                                                                              |                                                                  design_1_xbar_0_axi_crossbar_v2_1_21_addr_arbiter_0 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     55(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_decerr_slave.decerr_slave_inst                                                           |                                                                    design_1_xbar_0_axi_crossbar_v2_1_21_decerr_slave |     24(0.05%) |     24(0.05%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                 |                                                                       design_1_xbar_0_axi_crossbar_v2_1_21_wdata_mux |     50(0.09%) |     49(0.09%) |  0(0.00%) |     1(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               gen_wmux.wmux_aw_fifo                                                                      |                                              design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized0 |     50(0.09%) |     49(0.09%) |  0(0.00%) |     1(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (gen_wmux.wmux_aw_fifo)                                                                  |                                              design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized0 |     47(0.09%) |     47(0.09%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |                                                    design_1_xbar_0_axi_data_fifo_v2_1_19_ndeep_srl__parameterized0_5 |      4(0.01%) |      3(0.01%) |  0(0.00%) |     1(0.01%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[0].reg_slice_mi                                                             |                                                        design_1_xbar_0_axi_register_slice_v2_1_20_axi_register_slice |     64(0.12%) |     64(0.12%) |  0(0.00%) |     0(0.00%) |    142(0.13%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               b.b_pipe                                                                                   |                                     design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized1_3 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               r.r_pipe                                                                                   |                                     design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2_4 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |    136(0.13%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                 |                                                       design_1_xbar_0_axi_crossbar_v2_1_21_wdata_mux__parameterized0 |     12(0.02%) |     11(0.02%) |  0(0.00%) |     1(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               gen_wmux.wmux_aw_fifo                                                                      |                                              design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized1 |     12(0.02%) |     11(0.02%) |  0(0.00%) |     1(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (gen_wmux.wmux_aw_fifo)                                                                  |                                              design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |                                                      design_1_xbar_0_axi_data_fifo_v2_1_19_ndeep_srl__parameterized1 |      3(0.01%) |      2(0.01%) |  0(0.00%) |     1(0.01%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[1].reg_slice_mi                                                             |                                                      design_1_xbar_0_axi_register_slice_v2_1_20_axi_register_slice_1 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               b.b_pipe                                                                                   |                                       design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               r.r_pipe                                                                                   |                                       design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                              |                                                                   design_1_xbar_0_axi_crossbar_v2_1_21_si_transactor |     25(0.05%) |     25(0.05%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                             |                                                   design_1_xbar_0_axi_crossbar_v2_1_21_si_transactor__parameterized0 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                               |                                                                        design_1_xbar_0_axi_crossbar_v2_1_21_splitter |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                               |                                                                    design_1_xbar_0_axi_crossbar_v2_1_21_wdata_router |     18(0.03%) |     17(0.03%) |  0(0.00%) |     1(0.01%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               wrouter_aw_fifo                                                                            |                                                              design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo |     18(0.03%) |     17(0.03%) |  0(0.00%) |     1(0.01%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (wrouter_aw_fifo)                                                                        |                                                              design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |                                                      design_1_xbar_0_axi_data_fifo_v2_1_19_ndeep_srl__parameterized0 |      5(0.01%) |      4(0.01%) |  0(0.00%) |     1(0.01%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             splitter_aw_mi                                                                               |                                                                      design_1_xbar_0_axi_crossbar_v2_1_21_splitter_2 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|     hier_0                                                                                               |                                                                                                    hier_0_imp_MHUNTD | 34826(65.46%) | 32827(61.70%) | 12(0.07%) | 1987(11.42%) | 51278(48.19%) | 94(67.14%) | 48(17.14%) |   27(12.27%) |
|       axi_dma_0                                                                                          |                                                                                                 design_1_axi_dma_0_0 |   1416(2.66%) |   1297(2.44%) | 12(0.07%) |   107(0.61%) |   2094(1.97%) |   4(2.86%) |   2(0.71%) |     0(0.00%) |
|         U0                                                                                               |                                                                                         design_1_axi_dma_0_0_axi_dma |   1416(2.66%) |   1297(2.44%) | 12(0.07%) |   107(0.61%) |   2094(1.97%) |   4(2.86%) |   2(0.71%) |     0(0.00%) |
|           (U0)                                                                                           |                                                                                         design_1_axi_dma_0_0_axi_dma |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                 |                                                                               design_1_axi_dma_0_0_axi_dma_mm2s_mngr |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     76(0.07%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR)                                             |                                                                               design_1_axi_dma_0_0_axi_dma_mm2s_mngr |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                      |                                                                             design_1_axi_dma_0_0_axi_dma_smple_sm_31 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                           |                                                                          design_1_axi_dma_0_0_axi_dma_mm2s_cmdsts_if |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                         |                                                                           design_1_axi_dma_0_0_axi_dma_mm2s_sts_mngr |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                 |                                                                               design_1_axi_dma_0_0_axi_dma_s2mm_mngr |     29(0.05%) |     29(0.05%) |  0(0.00%) |     0(0.00%) |    104(0.10%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR)                                             |                                                                               design_1_axi_dma_0_0_axi_dma_s2mm_mngr |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                      |                                                                                design_1_axi_dma_0_0_axi_dma_smple_sm |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                           |                                                                          design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |     35(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                         |                                                                           design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           I_AXI_DMA_REG_MODULE                                                                           |                                                                              design_1_axi_dma_0_0_axi_dma_reg_module |    152(0.29%) |    152(0.29%) |  0(0.00%) |     0(0.00%) |    265(0.25%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                |                                                                                 design_1_axi_dma_0_0_axi_dma_lite_if |    121(0.23%) |    121(0.23%) |  0(0.00%) |     0(0.00%) |     85(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                       |                                                                                design_1_axi_dma_0_0_axi_dma_register |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |     90(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                       |                                                                           design_1_axi_dma_0_0_axi_dma_register_s2mm |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     90(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           I_PRMRY_DATAMOVER                                                                              |                                                                                   design_1_axi_dma_0_0_axi_datamover |   1206(2.27%) |   1087(2.04%) | 12(0.07%) |   107(0.61%) |   1611(1.51%) |   4(2.86%) |   2(0.71%) |     0(0.00%) |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                            |                                                                    design_1_axi_dma_0_0_axi_datamover_mm2s_full_wrap |    402(0.76%) |    367(0.69%) |  0(0.00%) |    35(0.20%) |    505(0.47%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                           |                                                                       design_1_axi_dma_0_0_axi_datamover_skid_buf_13 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |     72(0.07%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                |                                                                             design_1_axi_dma_0_0_axi_datamover_rd_sf |     58(0.11%) |     58(0.11%) |  0(0.00%) |     0(0.00%) |     75(0.07%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                 (GEN_INCLUDE_MM2S_SF.I_RD_SF)                                                            |                                                                             design_1_axi_dma_0_0_axi_datamover_rd_sf |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_DATA_FIFO                                                                              |                                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                            |                                                                                    design_1_axi_dma_0_0_sync_fifo_fg |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                        |                                                                                    design_1_axi_dma_0_0_sync_fifo_fg |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                 |                                                                                   design_1_axi_dma_0_0_xpm_fifo_sync |     41(0.08%) |     41(0.08%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                       xpm_fifo_base_inst                                                                 |                                                                                   design_1_axi_dma_0_0_xpm_fifo_base |     41(0.08%) |     41(0.08%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         (xpm_fifo_base_inst)                                                             |                                                                                   design_1_axi_dma_0_0_xpm_fifo_base |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_fwft.rdpp1_inst                                                              |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_23 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                  |                                                                                 design_1_axi_dma_0_0_xpm_memory_base |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         rdp_inst                                                                         |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_24 |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdpp1_inst                                                                       |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_25 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rst_d1_inst                                                                      |                                                                             design_1_axi_dma_0_0_xpm_fifo_reg_bit_26 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrp_inst                                                                         |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_27 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrpp1_inst                                                                       |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_28 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         xpm_fifo_rst_inst                                                                |                                                                                 design_1_axi_dma_0_0_xpm_fifo_rst_30 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                            |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (OMIT_DRE_CNTL.I_DRE_CNTL_FIFO)                                                        |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_22 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_ADDR_CNTL                                                                                |                                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl |     33(0.06%) |     10(0.02%) |  0(0.00%) |    23(0.13%) |     55(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_ADDR_CNTL)                                                                            |                                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                           |                                                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |     32(0.06%) |      9(0.02%) |  0(0.00%) |    23(0.13%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                                       |                                                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                                   design_1_axi_dma_0_0_srl_fifo_f_18 |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                               design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                               design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_20 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                       |                                                                                   design_1_axi_dma_0_0_dynshreg_f_21 |     25(0.05%) |      2(0.01%) |  0(0.00%) |    23(0.13%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_CMD_STATUS                                                                               |                                                                        design_1_axi_dma_0_0_axi_datamover_cmd_status |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     69(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                       |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_CMD_FIFO                                                                               |                                                                           design_1_axi_dma_0_0_axi_datamover_fifo_16 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_MSTR_PCC                                                                                 |                                                                               design_1_axi_dma_0_0_axi_datamover_pcc |    200(0.38%) |    200(0.38%) |  0(0.00%) |     0(0.00%) |    183(0.17%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_MSTR_PCC)                                                                             |                                                                               design_1_axi_dma_0_0_axi_datamover_pcc |    199(0.37%) |    199(0.37%) |  0(0.00%) |     0(0.00%) |    183(0.17%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_STRT_STRB_GEN                                                                          |                                                                         design_1_axi_dma_0_0_axi_datamover_strb_gen2 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RD_DATA_CNTL                                                                             |                                                                       design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     60(0.11%) |     48(0.09%) |  0(0.00%) |    12(0.07%) |     43(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_RD_DATA_CNTL)                                                                         |                                                                       design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     23(0.04%) |     23(0.04%) |  0(0.00%) |     0(0.00%) |     37(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                      |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |     38(0.07%) |     26(0.05%) |  0(0.00%) |    12(0.07%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                                  |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized0 |     37(0.07%) |     25(0.05%) |  0(0.00%) |    12(0.07%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |     37(0.07%) |     25(0.05%) |  0(0.00%) |    12(0.07%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_15 |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                       |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized0 |     19(0.04%) |      7(0.01%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RD_STATUS_CNTLR                                                                          |                                                                    design_1_axi_dma_0_0_axi_datamover_rd_status_cntl |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RESET                                                                                    |                                                                          design_1_axi_dma_0_0_axi_datamover_reset_14 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                            |                                                                    design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap |    804(1.51%) |    720(1.35%) | 12(0.07%) |    72(0.41%) |   1106(1.04%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                      |                                                                          design_1_axi_dma_0_0_axi_datamover_skid_buf |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     80(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                        |                                                                         design_1_axi_dma_0_0_axi_datamover_indet_btt |    164(0.31%) |    152(0.29%) | 12(0.07%) |     0(0.00%) |    227(0.21%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                 (GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT)                                                    |                                                                         design_1_axi_dma_0_0_axi_datamover_indet_btt |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                    |                                                          design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0 |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     86(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_DATA_FIFO                                                                              |                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                            |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                        |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                 |                                                                   design_1_axi_dma_0_0_xpm_fifo_sync__parameterized3 |     24(0.05%) |     24(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                       xpm_fifo_base_inst                                                                 |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |     24(0.05%) |     24(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         (xpm_fifo_base_inst)                                                             |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                  |                                                                 design_1_axi_dma_0_0_xpm_memory_base__parameterized1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         rdp_inst                                                                         |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized2 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdpp1_inst                                                                       |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized3 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rst_d1_inst                                                                      |                                                                              design_1_axi_dma_0_0_xpm_fifo_reg_bit_9 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrp_inst                                                                         |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_10 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrpp1_inst                                                                       |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_11 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         xpm_fifo_rst_inst                                                                |                                                                                 design_1_axi_dma_0_0_xpm_fifo_rst_12 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_XD_FIFO                                                                                |                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0 |     66(0.12%) |     54(0.10%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     66(0.12%) |     54(0.10%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                    |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                 |                                                                   design_1_axi_dma_0_0_xpm_fifo_sync__parameterized1 |     50(0.09%) |     38(0.07%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       xpm_fifo_base_inst                                                                 |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |     50(0.09%) |     38(0.07%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         (xpm_fifo_base_inst)                                                             |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_fwft.rdpp1_inst                                                              |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized1 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                  |                                                                 design_1_axi_dma_0_0_xpm_memory_base__parameterized0 |     12(0.02%) |      0(0.00%) | 12(0.07%) |     0(0.00%) |     26(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdp_inst                                                                         |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized6 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdpp1_inst                                                                       |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized7 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rst_d1_inst                                                                      |                                                                                design_1_axi_dma_0_0_xpm_fifo_reg_bit |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrp_inst                                                                         |                                                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_6 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrpp1_inst                                                                       |                                                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_7 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         xpm_fifo_rst_inst                                                                |                                                                                    design_1_axi_dma_0_0_xpm_fifo_rst |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                      |                                                                            design_1_axi_dma_0_0_axi_datamover_ibttcc |    167(0.31%) |    167(0.31%) |  0(0.00%) |     0(0.00%) |    254(0.24%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                     |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_realign |    213(0.40%) |    191(0.36%) |  0(0.00%) |    22(0.13%) |    190(0.18%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER)                                                 |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_realign |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                       |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |    181(0.34%) |    176(0.33%) |  0(0.00%) |     5(0.03%) |    176(0.17%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_INCLUDE_SCATTER.I_S2MM_SCATTER)                                                   |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |     83(0.16%) |     83(0.16%) |  0(0.00%) |     0(0.00%) |     71(0.07%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   I_MSSAI_SKID_BUF                                                                       |                                                                    design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf |     61(0.11%) |     61(0.11%) |  0(0.00%) |     0(0.00%) |     83(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   I_TSTRB_FIFO                                                                           |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |     20(0.04%) |     15(0.03%) |  0(0.00%) |     5(0.03%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (I_TSTRB_FIFO)                                                                       |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                             |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized5 |     18(0.03%) |     13(0.02%) |  0(0.00%) |     5(0.03%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       I_SRL_FIFO_RBU_F                                                                   |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |     18(0.03%) |     13(0.02%) |  0(0.00%) |     5(0.03%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         (I_SRL_FIFO_RBU_F)                                                               |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         CNTR_INCR_DECR_ADDN_F_I                                                          |                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         DYNSHREG_F_I                                                                     |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized5 |      9(0.02%) |      4(0.01%) |  0(0.00%) |     5(0.03%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   SLICE_INSERTION                                                                        |                                                                             design_1_axi_dma_0_0_axi_datamover_slice |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_DRE_CNTL_FIFO                                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |     31(0.06%) |     14(0.03%) |  0(0.00%) |    17(0.10%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (I_DRE_CNTL_FIFO)                                                                      |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized4 |     29(0.05%) |     12(0.02%) |  0(0.00%) |    17(0.10%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |     29(0.05%) |     12(0.02%) |  0(0.00%) |    17(0.10%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f_5 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                       |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized4 |     25(0.05%) |      8(0.02%) |  0(0.00%) |    17(0.10%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_ADDR_CNTL                                                                                |                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |     32(0.06%) |      9(0.02%) |  0(0.00%) |    23(0.13%) |     53(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_ADDR_CNTL)                                                                            |                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     47(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                           |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |     31(0.06%) |      8(0.02%) |  0(0.00%) |    23(0.13%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                                       |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                                      design_1_axi_dma_0_0_srl_fifo_f |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f_4 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                       |                                                                                      design_1_axi_dma_0_0_dynshreg_f |     25(0.05%) |      2(0.01%) |  0(0.00%) |    23(0.13%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_CMD_STATUS                                                                               |                                                        design_1_axi_dma_0_0_axi_datamover_cmd_status__parameterized0 |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |     97(0.09%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                       |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     34(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_CMD_FIFO                                                                               |                                                                              design_1_axi_dma_0_0_axi_datamover_fifo |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RESET                                                                                    |                                                                             design_1_axi_dma_0_0_axi_datamover_reset |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_S2MM_MMAP_SKID_BUF                                                                       |                                                                       design_1_axi_dma_0_0_axi_datamover_skid2mm_buf |     40(0.08%) |     40(0.08%) |  0(0.00%) |     0(0.00%) |     78(0.07%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_WR_DATA_CNTL                                                                             |                                                                       design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     82(0.15%) |     73(0.14%) |  0(0.00%) |     9(0.05%) |     66(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_WR_DATA_CNTL)                                                                         |                                                                       design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     47(0.09%) |     47(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                      |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |     35(0.07%) |     26(0.05%) |  0(0.00%) |     9(0.05%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                                  |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized6 |     34(0.06%) |     25(0.05%) |  0(0.00%) |     9(0.05%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |     34(0.06%) |     25(0.05%) |  0(0.00%) |     9(0.05%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                       |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized6 |     17(0.03%) |      8(0.02%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_WR_STATUS_CNTLR                                                                          |                                                                    design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |     54(0.10%) |     36(0.07%) |  0(0.00%) |    18(0.10%) |     58(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_WR_STATUS_CNTLR)                                                                      |                                                                    design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     43(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |     30(0.06%) |     14(0.03%) |  0(0.00%) |    16(0.09%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO)                                      |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized3 |     29(0.05%) |     13(0.02%) |  0(0.00%) |    16(0.09%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |     29(0.05%) |     13(0.02%) |  0(0.00%) |    16(0.09%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                       |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized3 |     23(0.04%) |      7(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_WRESP_STATUS_FIFO                                                                      |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |     19(0.04%) |     17(0.03%) |  0(0.00%) |     2(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (I_WRESP_STATUS_FIFO)                                                                  |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized2 |     15(0.03%) |     13(0.02%) |  0(0.00%) |     2(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |     15(0.03%) |     13(0.02%) |  0(0.00%) |     2(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                       |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized2 |      4(0.01%) |      2(0.01%) |  0(0.00%) |     2(0.01%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           I_RST_MODULE                                                                                   |                                                                              design_1_axi_dma_0_0_axi_dma_rst_module |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (I_RST_MODULE)                                                                               |                                                                              design_1_axi_dma_0_0_axi_dma_rst_module |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                   |                                                                                   design_1_axi_dma_0_0_axi_dma_reset |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                   |                                                                                 design_1_axi_dma_0_0_axi_dma_reset_1 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             REG_HRD_RST                                                                                  |                                                                                        design_1_axi_dma_0_0_cdc_sync |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             REG_HRD_RST_OUT                                                                              |                                                                                      design_1_axi_dma_0_0_cdc_sync_2 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       myproject_axi_0                                                                                    |                                                                                           design_1_myproject_axi_0_0 | 33412(62.80%) | 31532(59.27%) |  0(0.00%) | 1880(10.80%) | 49184(46.23%) | 90(64.29%) | 46(16.43%) |   27(12.27%) |
|         inst                                                                                             |                                                                             design_1_myproject_axi_0_0_myproject_axi | 33412(62.80%) | 31532(59.27%) |  0(0.00%) | 1880(10.80%) | 49184(46.23%) | 90(64.29%) | 46(16.43%) |   27(12.27%) |
|           (inst)                                                                                         |                                                                             design_1_myproject_axi_0_0_myproject_axi |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           Block_myproject_axi_exit27_proc_U0                                                             |                                                           design_1_myproject_axi_0_0_Block_myproject_axi_exit27_proc |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     61(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           Loop_1_proc421_U0                                                                              |                                                                            design_1_myproject_axi_0_0_Loop_1_proc421 |    130(0.24%) |    130(0.24%) |  0(0.00%) |     0(0.00%) |    191(0.18%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (Loop_1_proc421_U0)                                                                          |                                                                            design_1_myproject_axi_0_0_Loop_1_proc421 |     79(0.15%) |     79(0.15%) |  0(0.00%) |     0(0.00%) |    121(0.11%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             regslice_both_in_data_U                                                                      |                                                         design_1_myproject_axi_0_0_regslice_both__parameterized0_399 |     39(0.07%) |     39(0.07%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                                                  |                                                                  design_1_myproject_axi_0_0_ibuf__parameterized0_403 |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               obuf_inst                                                                                  |                                                                  design_1_myproject_axi_0_0_obuf__parameterized0_404 |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             regslice_both_in_last_V_U                                                                    |                                                                         design_1_myproject_axi_0_0_regslice_both_400 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                                                  |                                                                                  design_1_myproject_axi_0_0_ibuf_401 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               obuf_inst                                                                                  |                                                                                  design_1_myproject_axi_0_0_obuf_402 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           Loop_2_proc_U0                                                                                 |                                                                               design_1_myproject_axi_0_0_Loop_2_proc |    438(0.82%) |    438(0.82%) |  0(0.00%) |     0(0.00%) |    406(0.38%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (Loop_2_proc_U0)                                                                             |                                                                               design_1_myproject_axi_0_0_Loop_2_proc |    226(0.42%) |    226(0.42%) |  0(0.00%) |     0(0.00%) |    262(0.25%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             myproject_axi_lshr_32ns_32ns_32_2_1_U586                                                     |                                                       design_1_myproject_axi_0_0_myproject_axi_lshr_32ns_32ns_32_2_1 |     73(0.14%) |     73(0.14%) |  0(0.00%) |     0(0.00%) |     36(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             myproject_axi_shl_64ns_32ns_64_2_1_U587                                                      |                                                        design_1_myproject_axi_0_0_myproject_axi_shl_64ns_32ns_64_2_1 |     86(0.16%) |     86(0.16%) |  0(0.00%) |     0(0.00%) |     36(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             regslice_both_out_data_U                                                                     |                                                             design_1_myproject_axi_0_0_regslice_both__parameterized0 |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     68(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (regslice_both_out_data_U)                                                                 |                                                             design_1_myproject_axi_0_0_regslice_both__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                                                  |                                                                      design_1_myproject_axi_0_0_ibuf__parameterized0 |     40(0.08%) |     40(0.08%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               obuf_inst                                                                                  |                                                                      design_1_myproject_axi_0_0_obuf__parameterized0 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             regslice_both_out_last_V_U                                                                   |                                                                             design_1_myproject_axi_0_0_regslice_both |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                                                  |                                                                                      design_1_myproject_axi_0_0_ibuf |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               obuf_inst                                                                                  |                                                                                      design_1_myproject_axi_0_0_obuf |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           in_local_V_data_0_V_U                                                                          |                                                                          design_1_myproject_axi_0_0_fifo_w8_d16384_A |     76(0.14%) |     76(0.14%) |  0(0.00%) |     0(0.00%) |     62(0.06%) |   4(2.86%) |   0(0.00%) |     0(0.00%) |
|           is_last_0_i_loc_channel_U                                                                      |                                                                              design_1_myproject_axi_0_0_fifo_w1_d2_A |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (is_last_0_i_loc_channel_U)                                                                  |                                                                              design_1_myproject_axi_0_0_fifo_w1_d2_A |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w1_d2_A_ram                                                                           |                                                                     design_1_myproject_axi_0_0_fifo_w1_d2_A_shiftReg |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           myproject_U0                                                                                   |                                                                                 design_1_myproject_axi_0_0_myproject | 32611(61.30%) | 30731(57.77%) |  0(0.00%) | 1880(10.80%) | 48243(45.34%) | 86(61.43%) | 46(16.43%) |   27(12.27%) |
|             (myproject_U0)                                                                               |                                                                                 design_1_myproject_axi_0_0_myproject |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0                         |                       design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s |   3836(7.21%) |   3516(6.61%) |  0(0.00%) |   320(1.84%) |   4519(4.25%) |   0(0.00%) |   0(0.00%) |     5(2.27%) |
|               (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0)                     |                       design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s |   1902(3.58%) |   1902(3.58%) |  0(0.00%) |     0(0.00%) |   4379(4.12%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_0_U                                                                  |          design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_398 |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_1_U                                                                  |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_375 |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_397 |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_2_U                                                                  |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_376 |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_396 |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_3_U                                                                  |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_377 |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_395 |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1370_0_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_378 |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_394 |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1370_1_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_379 |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_393 |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1370_2_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_380 |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_392 |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1370_3_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_381 |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core_U  |     design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_s_line_bufflbW_core |     40(0.08%) |      0(0.00%) |  0(0.00%) |    40(0.23%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mul_20s_14s_32_5_1_U47                                                       |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_14s_32_5_1_382 |    334(0.63%) |    334(0.63%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U                                               |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_14s_32_5_1_MulnS_1_391 |    334(0.63%) |    334(0.63%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|               myproject_axi_mul_20s_14s_32_5_1_U48                                                       |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_14s_32_5_1_383 |    305(0.57%) |    305(0.57%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U                                               |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_14s_32_5_1_MulnS_1_390 |    305(0.57%) |    305(0.57%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|               myproject_axi_mul_20s_14s_32_5_1_U49                                                       |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_14s_32_5_1_384 |    352(0.66%) |    352(0.66%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U                                               |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_14s_32_5_1_MulnS_1_389 |    352(0.66%) |    352(0.66%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|               myproject_axi_mul_20s_14s_32_5_1_U50                                                       |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_14s_32_5_1_385 |    360(0.68%) |    360(0.68%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U                                               |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_14s_32_5_1_MulnS_1_388 |    360(0.68%) |    360(0.68%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|               myproject_axi_mul_20s_15s_32_5_1_U46                                                       |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_15s_32_5_1_386 |    343(0.64%) |    343(0.64%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U                                               |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_15s_32_5_1_MulnS_0_387 |    343(0.64%) |    343(0.64%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|             conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0                        |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s |  7302(13.73%) |  7110(13.36%) |  0(0.00%) |   192(1.10%) |   8492(7.98%) |   0(0.00%) |   0(0.00%) |     9(4.09%) |
|               (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0)                    |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s |   3908(7.35%) |   3908(7.35%) |  0(0.00%) |     0(0.00%) |   8312(7.81%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_0_0_U                                                                |          design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_374 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_0_1_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_327 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_373 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_0_2_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_328 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_372 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_0_3_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_329 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_371 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_0_4_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_330 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_370 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_0_5_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_331 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_369 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_0_6_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_332 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_368 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_0_7_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_333 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_367 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_1_0_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_334 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_366 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_1_1_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_335 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_365 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_1_2_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_336 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_364 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_1_3_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_337 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_363 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_1_4_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_338 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_362 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_1_5_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_339 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_361 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_1_6_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_340 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_360 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_1_7_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_341 |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core_U  |     design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_s_line_bufJfO_core |     12(0.02%) |      0(0.00%) |  0(0.00%) |    12(0.07%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mul_20s_13s_32_5_1_U131                                                      |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_342 |    347(0.65%) |    347(0.65%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_MulnS_2_359 |    347(0.65%) |    347(0.65%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|               myproject_axi_mul_20s_13s_32_5_1_U132                                                      |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_343 |    360(0.68%) |    360(0.68%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_MulnS_2_358 |    360(0.68%) |    360(0.68%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|               myproject_axi_mul_20s_13s_32_5_1_U133                                                      |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_344 |    391(0.73%) |    391(0.73%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_MulnS_2_357 |    391(0.73%) |    391(0.73%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|               myproject_axi_mul_20s_13s_32_5_1_U134                                                      |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_345 |    378(0.71%) |    378(0.71%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_MulnS_2_356 |    378(0.71%) |    378(0.71%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|               myproject_axi_mul_20s_13s_32_5_1_U135                                                      |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_346 |    340(0.64%) |    340(0.64%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_MulnS_2_355 |    340(0.64%) |    340(0.64%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|               myproject_axi_mul_20s_13s_32_5_1_U136                                                      |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_347 |    396(0.74%) |    396(0.74%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_MulnS_2_354 |    396(0.74%) |    396(0.74%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|               myproject_axi_mul_20s_13s_32_5_1_U137                                                      |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_348 |    383(0.72%) |    383(0.72%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_MulnS_2_353 |    383(0.72%) |    383(0.72%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|               myproject_axi_mul_20s_13s_32_5_1_U138                                                      |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_349 |    420(0.79%) |    420(0.79%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_MulnS_2_352 |    420(0.79%) |    420(0.79%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|               myproject_axi_mul_20s_13s_32_5_1_U139                                                      |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_350 |    375(0.70%) |    375(0.70%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                               |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_MulnS_2_351 |    375(0.70%) |    375(0.70%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|             conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0                        |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s |    458(0.86%) |    394(0.74%) |  0(0.00%) |    64(0.37%) |    740(0.70%) |   0(0.00%) |   0(0.00%) |     5(2.27%) |
|               (conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0)                    |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s |    394(0.74%) |    394(0.74%) |  0(0.00%) |     0(0.00%) |    732(0.69%) |   0(0.00%) |   0(0.00%) |     5(2.27%) |
|               line_buffer_Array_V_2_0_0_U                                                                |          design_1_myproject_axi_0_0_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb |     32(0.06%) |      0(0.00%) |  0(0.00%) |    32(0.18%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb_core_326 |     32(0.06%) |      0(0.00%) |  0(0.00%) |    32(0.18%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_1_0_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb_325 |     32(0.06%) |      0(0.00%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb_core_U  |     design_1_myproject_axi_0_0_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_s_line_bufbkb_core |     32(0.06%) |      0(0.00%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0                            |                          design_1_myproject_axi_0_0_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s |   1057(1.99%) |   1057(1.99%) |  0(0.00%) |     0(0.00%) |   1775(1.67%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|               (dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0)                        |                          design_1_myproject_axi_0_0_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_s |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |    417(0.39%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s_fu_111                |                          design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s |   1041(1.96%) |   1041(1.96%) |  0(0.00%) |     0(0.00%) |   1358(1.28%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 (grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s_fu_111)            |                          design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s |    493(0.93%) |    493(0.93%) |  0(0.00%) |     0(0.00%) |   1358(1.28%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_20s_14s_32_5_1_U398                                                    |                                                          design_1_myproject_axi_0_0_myproject_axi_mul_20s_14s_32_5_1 |    549(1.03%) |    549(1.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_20s_14s_32_5_1_MulnS_1_U                                             |                                                  design_1_myproject_axi_0_0_myproject_axi_mul_20s_14s_32_5_1_MulnS_1 |    549(1.03%) |    549(1.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|             dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0                            |                          design_1_myproject_axi_0_0_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s |   1349(2.54%) |   1349(2.54%) |  0(0.00%) |     0(0.00%) |   1958(1.84%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|               (dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0)                        |                          design_1_myproject_axi_0_0_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s |     20(0.04%) |     20(0.04%) |  0(0.00%) |     0(0.00%) |    532(0.50%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147                |                          design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s |   1329(2.50%) |   1329(2.50%) |  0(0.00%) |     0(0.00%) |   1426(1.34%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 (grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147)            |                          design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s |    828(1.56%) |    828(1.56%) |  0(0.00%) |     0(0.00%) |   1426(1.34%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_20s_15s_32_5_1_U333                                                    |                                                          design_1_myproject_axi_0_0_myproject_axi_mul_20s_15s_32_5_1 |    505(0.95%) |    505(0.95%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_20s_15s_32_5_1_MulnS_0_U                                             |                                                  design_1_myproject_axi_0_0_myproject_axi_mul_20s_15s_32_5_1_MulnS_0 |    505(0.95%) |    505(0.95%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|             dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0                             |                           design_1_myproject_axi_0_0_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s |  6776(12.74%) |  6776(12.74%) |  0(0.00%) |     0(0.00%) |   8608(8.09%) |   0(0.00%) |   0(0.00%) |     5(2.27%) |
|               (dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0)                         |                           design_1_myproject_axi_0_0_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s |     40(0.08%) |     40(0.08%) |  0(0.00%) |     0(0.00%) |   1462(1.37%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s_fu_440                |                          design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s |  6736(12.66%) |  6736(12.66%) |  0(0.00%) |     0(0.00%) |   7146(6.72%) |   0(0.00%) |   0(0.00%) |     5(2.27%) |
|                 (grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s_fu_440)            |                          design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s |   3709(6.97%) |   3709(6.97%) |  0(0.00%) |     0(0.00%) |   7146(6.72%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_20s_12s_32_5_1_U225                                                    |                                                          design_1_myproject_axi_0_0_myproject_axi_mul_20s_12s_32_5_1 |    636(1.20%) |    636(1.20%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U                                             |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_12s_32_5_1_MulnS_3_324 |    636(1.20%) |    636(1.20%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_12s_32_5_1_U226                                                    |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_12s_32_5_1_319 |    578(1.09%) |    578(1.09%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U                                             |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_12s_32_5_1_MulnS_3_323 |    578(1.09%) |    578(1.09%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_12s_32_5_1_U227                                                    |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_12s_32_5_1_320 |    620(1.17%) |    620(1.17%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_20s_12s_32_5_1_MulnS_3_U                                             |                                                  design_1_myproject_axi_0_0_myproject_axi_mul_20s_12s_32_5_1_MulnS_3 |    620(1.17%) |    620(1.17%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_13s_32_5_1_U223                                                    |                                                          design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1 |    592(1.11%) |    592(1.11%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                             |                                              design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_MulnS_2_322 |    592(1.11%) |    592(1.11%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_20s_13s_32_5_1_U224                                                    |                                                      design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_321 |    658(1.24%) |    658(1.24%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_20s_13s_32_5_1_MulnS_2_U                                             |                                                  design_1_myproject_axi_0_0_myproject_axi_mul_20s_13s_32_5_1_MulnS_2 |    658(1.24%) |    658(1.24%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|             layer10_out_V_data_0_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1600_A |     62(0.12%) |     62(0.12%) |  0(0.00%) |     0(0.00%) |     71(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer10_out_V_data_1_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d1600_A_8 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     71(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer10_out_V_data_2_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d1600_A_9 |     63(0.12%) |     63(0.12%) |  0(0.00%) |     0(0.00%) |     71(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer10_out_V_data_3_V_U                                                                     |                                                                       design_1_myproject_axi_0_0_fifo_w20_d1600_A_10 |     64(0.12%) |     64(0.12%) |  0(0.00%) |     0(0.00%) |     71(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer10_out_V_data_4_V_U                                                                     |                                                                       design_1_myproject_axi_0_0_fifo_w20_d1600_A_11 |     64(0.12%) |     64(0.12%) |  0(0.00%) |     0(0.00%) |     71(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer10_out_V_data_5_V_U                                                                     |                                                                       design_1_myproject_axi_0_0_fifo_w20_d1600_A_12 |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     71(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer10_out_V_data_6_V_U                                                                     |                                                                       design_1_myproject_axi_0_0_fifo_w20_d1600_A_13 |     62(0.12%) |     62(0.12%) |  0(0.00%) |     0(0.00%) |     71(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer10_out_V_data_7_V_U                                                                     |                                                                       design_1_myproject_axi_0_0_fifo_w20_d1600_A_14 |     62(0.12%) |     62(0.12%) |  0(0.00%) |     0(0.00%) |     71(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer11_out_V_data_0_V_U                                                                     |                                                                           design_1_myproject_axi_0_0_fifo_w20_d169_A |     58(0.11%) |     58(0.11%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer11_out_V_data_1_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d169_A_15 |     58(0.11%) |     58(0.11%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer11_out_V_data_2_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d169_A_16 |     58(0.11%) |     58(0.11%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer11_out_V_data_3_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d169_A_17 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer11_out_V_data_4_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d169_A_18 |     58(0.11%) |     58(0.11%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer11_out_V_data_5_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d169_A_19 |     58(0.11%) |     58(0.11%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer11_out_V_data_6_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d169_A_20 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer11_out_V_data_7_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d169_A_21 |     58(0.11%) |     58(0.11%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer12_out_V_data_0_V_U                                                                     |                                                                           design_1_myproject_axi_0_0_fifo_w20_d121_A |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer12_out_V_data_1_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d121_A_22 |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer12_out_V_data_2_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d121_A_23 |     58(0.11%) |     58(0.11%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer12_out_V_data_3_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d121_A_24 |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer12_out_V_data_4_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d121_A_25 |     58(0.11%) |     58(0.11%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer12_out_V_data_5_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d121_A_26 |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer12_out_V_data_6_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d121_A_27 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer12_out_V_data_7_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d121_A_28 |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer15_out_V_data_0_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d121_A_29 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     59(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer15_out_V_data_1_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d121_A_30 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     59(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer15_out_V_data_2_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d121_A_31 |     53(0.10%) |     53(0.10%) |  0(0.00%) |     0(0.00%) |     59(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer15_out_V_data_3_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d121_A_32 |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |     59(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer15_out_V_data_4_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d121_A_33 |     53(0.10%) |     53(0.10%) |  0(0.00%) |     0(0.00%) |     59(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer15_out_V_data_5_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d121_A_34 |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     59(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer15_out_V_data_6_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d121_A_35 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     59(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer15_out_V_data_7_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w20_d121_A_36 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     59(0.06%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer16_out_V_data_0_V_U                                                                     |                                                                             design_1_myproject_axi_0_0_fifo_w20_d9_A |     19(0.04%) |     10(0.02%) |  0(0.00%) |     9(0.05%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_0_V_U)                                                                 |                                                                             design_1_myproject_axi_0_0_fifo_w20_d9_A |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d9_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d9_A_shiftReg_318 |     12(0.02%) |      3(0.01%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_1_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d9_A_37 |     20(0.04%) |     11(0.02%) |  0(0.00%) |     9(0.05%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_1_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d9_A_37 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d9_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d9_A_shiftReg_317 |     12(0.02%) |      3(0.01%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_2_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d9_A_38 |     19(0.04%) |     10(0.02%) |  0(0.00%) |     9(0.05%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_2_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d9_A_38 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d9_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d9_A_shiftReg_316 |     12(0.02%) |      3(0.01%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_3_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d9_A_39 |     20(0.04%) |     11(0.02%) |  0(0.00%) |     9(0.05%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_3_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d9_A_39 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d9_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d9_A_shiftReg_315 |     12(0.02%) |      3(0.01%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_4_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d9_A_40 |     22(0.04%) |     13(0.02%) |  0(0.00%) |     9(0.05%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_4_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d9_A_40 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d9_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d9_A_shiftReg_314 |     12(0.02%) |      3(0.01%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_5_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d9_A_41 |     20(0.04%) |     11(0.02%) |  0(0.00%) |     9(0.05%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_5_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d9_A_41 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d9_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d9_A_shiftReg_313 |     12(0.02%) |      3(0.01%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_6_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d9_A_42 |     20(0.04%) |     11(0.02%) |  0(0.00%) |     9(0.05%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_6_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d9_A_42 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d9_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d9_A_shiftReg_312 |     12(0.02%) |      3(0.01%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer16_out_V_data_7_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d9_A_43 |     21(0.04%) |     12(0.02%) |  0(0.00%) |     9(0.05%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer16_out_V_data_7_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d9_A_43 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d9_A_ram                                                                        |                                                                    design_1_myproject_axi_0_0_fifo_w20_d9_A_shiftReg |     12(0.02%) |      3(0.01%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer18_out_V_data_0_V_U                                                                     |                                                                             design_1_myproject_axi_0_0_fifo_w20_d1_A |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer18_out_V_data_0_V_U)                                                                 |                                                                             design_1_myproject_axi_0_0_fifo_w20_d1_A |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_311 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer18_out_V_data_1_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_44 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer18_out_V_data_1_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_44 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_310 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer18_out_V_data_2_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_45 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer18_out_V_data_2_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_45 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_309 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer18_out_V_data_3_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_46 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer18_out_V_data_3_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_46 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_308 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer18_out_V_data_4_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_47 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer18_out_V_data_4_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_47 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_307 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer18_out_V_data_5_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_48 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer18_out_V_data_5_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_48 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_306 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer18_out_V_data_6_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_49 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer18_out_V_data_6_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_49 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_305 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer18_out_V_data_7_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_50 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer18_out_V_data_7_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_50 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_304 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer21_out_V_data_0_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_51 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer21_out_V_data_0_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_51 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_303 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer21_out_V_data_1_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_52 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer21_out_V_data_1_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_52 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_302 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer21_out_V_data_2_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_53 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer21_out_V_data_2_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_53 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_301 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer21_out_V_data_3_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_54 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer21_out_V_data_3_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_54 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_300 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer21_out_V_data_4_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_55 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer21_out_V_data_4_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_55 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_299 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer21_out_V_data_5_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_56 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer21_out_V_data_5_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_56 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_298 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer21_out_V_data_6_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_57 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer21_out_V_data_6_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_57 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_297 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer21_out_V_data_7_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_58 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer21_out_V_data_7_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_58 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_296 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_0_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_59 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer22_out_V_data_0_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_59 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_295 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_10_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_60 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer22_out_V_data_10_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_60 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_294 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_11_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_61 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer22_out_V_data_11_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_61 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_293 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_12_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_62 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer22_out_V_data_12_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_62 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_292 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_13_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_63 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer22_out_V_data_13_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_63 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_291 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_14_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_64 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer22_out_V_data_14_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_64 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_290 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_15_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_65 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer22_out_V_data_15_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_65 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_289 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_1_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_66 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer22_out_V_data_1_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_66 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_288 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_2_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_67 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer22_out_V_data_2_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_67 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_287 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_3_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_68 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer22_out_V_data_3_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_68 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_286 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_4_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_69 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer22_out_V_data_4_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_69 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_285 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_5_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_70 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer22_out_V_data_5_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_70 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_284 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_6_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_71 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_7_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_72 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer22_out_V_data_7_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_72 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_283 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_8_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_73 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer22_out_V_data_8_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_73 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_282 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer22_out_V_data_9_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_74 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer22_out_V_data_9_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_74 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_281 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_0_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_75 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer25_out_V_data_0_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_75 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_280 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_10_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_76 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer25_out_V_data_10_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_76 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_279 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_11_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_77 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer25_out_V_data_11_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_77 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_278 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_12_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_78 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer25_out_V_data_12_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_78 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_277 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_13_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_79 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer25_out_V_data_13_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_79 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_276 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_14_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_80 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer25_out_V_data_14_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_80 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_275 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_15_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_81 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer25_out_V_data_15_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_81 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_274 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_1_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_82 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer25_out_V_data_1_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_82 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_273 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_2_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_83 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer25_out_V_data_2_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_83 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_272 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_3_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_84 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer25_out_V_data_3_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_84 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_271 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_4_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_85 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer25_out_V_data_4_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_85 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_270 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_5_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_86 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer25_out_V_data_5_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_86 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_269 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_6_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_87 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_7_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_88 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer25_out_V_data_7_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_88 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_268 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_8_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_89 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer25_out_V_data_8_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_89 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_267 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer25_out_V_data_9_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_90 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer25_out_V_data_9_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_90 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_266 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer26_out_V_data_0_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_91 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer26_out_V_data_0_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_91 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_265 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer26_out_V_data_1_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_92 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer26_out_V_data_1_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_92 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg_264 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer26_out_V_data_2_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_93 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer26_out_V_data_2_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1_A_93 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w20_d1_A_ram                                                                        |                                                                    design_1_myproject_axi_0_0_fifo_w20_d1_A_shiftReg |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_0_V_U                                                                      |                                                                         design_1_myproject_axi_0_0_fifo_w20_d15876_A |     72(0.14%) |     72(0.14%) |  0(0.00%) |     0(0.00%) |     80(0.08%) |   9(6.43%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_1_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d15876_A_94 |     70(0.13%) |     70(0.13%) |  0(0.00%) |     0(0.00%) |     77(0.07%) |   8(5.71%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_2_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d15876_A_95 |     72(0.14%) |     72(0.14%) |  0(0.00%) |     0(0.00%) |     80(0.08%) |   9(6.43%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_3_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d15876_A_96 |     72(0.14%) |     72(0.14%) |  0(0.00%) |     0(0.00%) |     81(0.08%) |   9(6.43%) |   0(0.00%) |     0(0.00%) |
|             layer5_out_V_data_0_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d15876_A_97 |     77(0.14%) |     77(0.14%) |  0(0.00%) |     0(0.00%) |     78(0.07%) |   8(5.71%) |   0(0.00%) |     0(0.00%) |
|             layer5_out_V_data_1_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d15876_A_98 |     77(0.14%) |     77(0.14%) |  0(0.00%) |     0(0.00%) |     76(0.07%) |   7(5.00%) |   0(0.00%) |     0(0.00%) |
|             layer5_out_V_data_2_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d15876_A_99 |     77(0.14%) |     77(0.14%) |  0(0.00%) |     0(0.00%) |     78(0.07%) |   8(5.71%) |   0(0.00%) |     0(0.00%) |
|             layer5_out_V_data_3_V_U                                                                      |                                                                     design_1_myproject_axi_0_0_fifo_w20_d15876_A_100 |     76(0.14%) |     76(0.14%) |  0(0.00%) |     0(0.00%) |     78(0.07%) |   8(5.71%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_0_V_U                                                                      |                                                                          design_1_myproject_axi_0_0_fifo_w20_d1764_A |     83(0.16%) |     83(0.16%) |  0(0.00%) |     0(0.00%) |     74(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer6_out_V_data_1_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d1764_A_101 |     83(0.16%) |     83(0.16%) |  0(0.00%) |     0(0.00%) |     74(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer6_out_V_data_2_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d1764_A_102 |     83(0.16%) |     83(0.16%) |  0(0.00%) |     0(0.00%) |     74(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer6_out_V_data_3_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d1764_A_103 |     84(0.16%) |     84(0.16%) |  0(0.00%) |     0(0.00%) |     74(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer7_out_V_data_0_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d1600_A_104 |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     77(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer7_out_V_data_1_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d1600_A_105 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     77(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer7_out_V_data_2_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d1600_A_106 |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     77(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer7_out_V_data_3_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d1600_A_107 |     71(0.13%) |     71(0.13%) |  0(0.00%) |     0(0.00%) |     77(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer7_out_V_data_4_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d1600_A_108 |     68(0.13%) |     68(0.13%) |  0(0.00%) |     0(0.00%) |     77(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer7_out_V_data_5_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d1600_A_109 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     77(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer7_out_V_data_6_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d1600_A_110 |     68(0.13%) |     68(0.13%) |  0(0.00%) |     0(0.00%) |     77(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             layer7_out_V_data_7_V_U                                                                      |                                                                      design_1_myproject_axi_0_0_fifo_w20_d1600_A_111 |     67(0.13%) |     67(0.13%) |  0(0.00%) |     0(0.00%) |     77(0.07%) |   1(0.71%) |   1(0.36%) |     0(0.00%) |
|             pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0                       |                     design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s |   1817(3.42%) |   1273(2.39%) |  0(0.00%) |   544(3.13%) |   3134(2.95%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0)                   |                     design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s |    794(1.49%) |    794(1.49%) |  0(0.00%) |     0(0.00%) |   3066(2.88%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_0_U                                                                |          design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe |     68(0.13%) |      0(0.00%) |  0(0.00%) |    68(0.39%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_263 |     68(0.13%) |      0(0.00%) |  0(0.00%) |    68(0.39%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_1_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_234 |     68(0.13%) |      0(0.00%) |  0(0.00%) |    68(0.39%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_262 |     68(0.13%) |      0(0.00%) |  0(0.00%) |    68(0.39%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_2_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_235 |     68(0.13%) |      0(0.00%) |  0(0.00%) |    68(0.39%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_261 |     68(0.13%) |      0(0.00%) |  0(0.00%) |    68(0.39%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_3_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_236 |     71(0.13%) |      3(0.01%) |  0(0.00%) |    68(0.39%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_260 |     71(0.13%) |      3(0.01%) |  0(0.00%) |    68(0.39%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_1_0_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_237 |     69(0.13%) |      1(0.01%) |  0(0.00%) |    68(0.39%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_259 |     69(0.13%) |      1(0.01%) |  0(0.00%) |    68(0.39%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_1_1_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_238 |     69(0.13%) |      1(0.01%) |  0(0.00%) |    68(0.39%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_258 |     69(0.13%) |      1(0.01%) |  0(0.00%) |    68(0.39%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_1_2_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_239 |     69(0.13%) |      1(0.01%) |  0(0.00%) |    68(0.39%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_257 |     69(0.13%) |      1(0.01%) |  0(0.00%) |    68(0.39%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_1_3_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_240 |     70(0.13%) |      2(0.01%) |  0(0.00%) |    68(0.39%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core_U  |     design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_s_line_budEe_core |     70(0.13%) |      2(0.01%) |  0(0.00%) |    68(0.39%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U19                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_241 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U20                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_242 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U21                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_243 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U22                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_244 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U23                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_245 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U24                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_246 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U25                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_247 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U26                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_248 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U27                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_249 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U28                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_250 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U29                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_251 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U30                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_252 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U31                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_253 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U32                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_254 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U33                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_255 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U34                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_256 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0                      |                    design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s |   2890(5.43%) |   2346(4.41%) |  0(0.00%) |   544(3.13%) |   6000(5.64%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0)                  |                    design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s |   1390(2.61%) |   1390(2.61%) |  0(0.00%) |     0(0.00%) |   5864(5.51%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_0_0_U                                                                |          design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde |     34(0.06%) |      0(0.00%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_233 |     34(0.06%) |      0(0.00%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_0_1_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_172 |     34(0.06%) |      0(0.00%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_232 |     34(0.06%) |      0(0.00%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_0_2_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_173 |     34(0.06%) |      0(0.00%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_231 |     34(0.06%) |      0(0.00%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_0_3_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_174 |     34(0.06%) |      0(0.00%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_230 |     34(0.06%) |      0(0.00%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_0_4_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_175 |     34(0.06%) |      0(0.00%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_229 |     34(0.06%) |      0(0.00%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_0_5_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_176 |     34(0.06%) |      0(0.00%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_228 |     34(0.06%) |      0(0.00%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_0_6_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_177 |     34(0.06%) |      0(0.00%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_227 |     34(0.06%) |      0(0.00%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_0_7_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_178 |     39(0.07%) |      5(0.01%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_226 |     39(0.07%) |      5(0.01%) |  0(0.00%) |    34(0.20%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_1_0_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_179 |     35(0.07%) |      1(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_225 |     35(0.07%) |      1(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_1_1_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_180 |     35(0.07%) |      1(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_224 |     35(0.07%) |      1(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_1_2_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_181 |     35(0.07%) |      1(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_223 |     35(0.07%) |      1(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_1_3_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_182 |     35(0.07%) |      1(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_222 |     35(0.07%) |      1(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_1_4_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_183 |     35(0.07%) |      1(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_221 |     35(0.07%) |      1(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_1_5_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_184 |     35(0.07%) |      1(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_220 |     35(0.07%) |      1(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_1_6_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_185 |     35(0.07%) |      1(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_219 |     35(0.07%) |      1(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_4_1_7_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_186 |     36(0.07%) |      2(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core_U  |     design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_s_line_btde_core |     36(0.07%) |      2(0.01%) |  0(0.00%) |    34(0.20%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U100                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_187 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U101                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_188 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U102                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_189 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U103                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_190 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U104                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_191 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U105                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_192 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U82                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_193 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U83                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_194 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U84                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_195 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U85                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_196 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U86                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_197 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U87                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_198 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U88                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_199 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U89                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_200 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U90                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_201 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U91                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_202 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U92                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_203 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U93                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_204 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U94                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_205 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U95                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_206 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U96                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_207 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U97                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_208 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U98                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_209 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U99                                                           |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_210 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U106                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_211 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U107                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_212 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U108                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_213 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U109                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_214 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U110                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_215 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U111                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_216 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U112                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_217 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U113                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_218 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0                      |                    design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s |   2479(4.66%) |   2335(4.39%) |  0(0.00%) |   144(0.83%) |   5994(5.63%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0)                  |                    design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s |   1378(2.59%) |   1378(2.59%) |  0(0.00%) |     0(0.00%) |   5858(5.51%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_0_0_U                                                                |          design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio |      9(0.02%) |      0(0.00%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_171 |      9(0.02%) |      0(0.00%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_0_1_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_112 |      9(0.02%) |      0(0.00%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_170 |      9(0.02%) |      0(0.00%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_0_2_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_113 |      9(0.02%) |      0(0.00%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_169 |      9(0.02%) |      0(0.00%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_0_3_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_114 |      9(0.02%) |      0(0.00%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_168 |      9(0.02%) |      0(0.00%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_0_4_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_115 |      9(0.02%) |      0(0.00%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_167 |      9(0.02%) |      0(0.00%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_0_5_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_116 |      9(0.02%) |      0(0.00%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_166 |      9(0.02%) |      0(0.00%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_0_6_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_117 |      9(0.02%) |      0(0.00%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_165 |      9(0.02%) |      0(0.00%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_0_7_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_118 |     14(0.03%) |      5(0.01%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_164 |     14(0.03%) |      5(0.01%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_1_0_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_119 |     10(0.02%) |      1(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_163 |     10(0.02%) |      1(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_1_1_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_120 |     10(0.02%) |      1(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_162 |     10(0.02%) |      1(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_1_2_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_121 |     10(0.02%) |      1(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_161 |     10(0.02%) |      1(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_1_3_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_122 |     10(0.02%) |      1(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_160 |     10(0.02%) |      1(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_1_4_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_123 |     10(0.02%) |      1(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_159 |     10(0.02%) |      1(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_1_5_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_124 |     10(0.02%) |      1(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_158 |     10(0.02%) |      1(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_1_6_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_125 |     10(0.02%) |      1(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_157 |     10(0.02%) |      1(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_5_1_7_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_126 |     11(0.02%) |      2(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core_U  |     design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_s_line_bZio_core |     11(0.02%) |      2(0.01%) |  0(0.00%) |     9(0.05%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U174                                                          |                                                              design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U175                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_127 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U176                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_128 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U177                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_129 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U178                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_130 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U179                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_131 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U180                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_132 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U181                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_133 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U182                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_134 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U183                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_135 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U184                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_136 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U185                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_137 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U186                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_138 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U187                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_139 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U188                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_140 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U189                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_141 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U190                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_142 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U191                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_143 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U192                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_144 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U193                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_145 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U194                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_146 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U195                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_147 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U196                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_148 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_164_20_1_1_U197                                                          |                                                          design_1_myproject_axi_0_0_myproject_axi_mux_164_20_1_1_149 |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U198                                                           |                                                               design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U199                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_150 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U200                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_151 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U201                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_152 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U202                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_153 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U203                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_154 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U204                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_155 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_94_20_1_1_U205                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_94_20_1_1_156 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0                       |                     design_1_myproject_axi_0_0_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_s |    173(0.33%) |    173(0.33%) |  0(0.00%) |     0(0.00%) |    603(0.57%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0                          |                        design_1_myproject_axi_0_0_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s |    132(0.25%) |    132(0.25%) |  0(0.00%) |     0(0.00%) |    157(0.15%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0                         |                       design_1_myproject_axi_0_0_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_s |    132(0.25%) |    132(0.25%) |  0(0.00%) |     0(0.00%) |    342(0.32%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0                         |                       design_1_myproject_axi_0_0_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_s |    125(0.23%) |    125(0.23%) |  0(0.00%) |     0(0.00%) |    338(0.32%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0                         |                       design_1_myproject_axi_0_0_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_s |     97(0.18%) |     97(0.18%) |  0(0.00%) |     0(0.00%) |    323(0.30%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0                               |                             design_1_myproject_axi_0_0_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s |    265(0.50%) |    265(0.50%) |  0(0.00%) |     0(0.00%) |    343(0.32%) |   0(0.00%) |   2(0.71%) |     1(0.45%) |
|               (softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0)                           |                             design_1_myproject_axi_0_0_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_fu_30             |                      design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s |    261(0.49%) |    261(0.49%) |  0(0.00%) |     0(0.00%) |    327(0.31%) |   0(0.00%) |   2(0.71%) |     1(0.45%) |
|                 (grp_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_fu_30)         |                      design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s |    214(0.40%) |    214(0.40%) |  0(0.00%) |     0(0.00%) |    325(0.31%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 exp_table4_U                                                                             |           design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|                   softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4_rom_U  |       design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4_rom |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|                 invert_table5_U                                                                          |          design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|                   softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk_rom_U |      design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk_rom |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   1(0.36%) |     0(0.00%) |
|                 myproject_axi_mul_17ns_18s_28_2_1_U434                                                   |                                                         design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_28_2_1 |     20(0.04%) |     20(0.04%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_17ns_18s_28_2_1_MulnS_4_U                                            |                                                 design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_28_2_1_MulnS_4 |     20(0.04%) |     20(0.04%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     1(0.45%) |
|             start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0_U             |            design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0_U            |           design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0_U                |               design_1_myproject_axi_0_0_start_for_dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0_U                |               design_1_myproject_axi_0_0_start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0_U                 |                design_1_myproject_axi_0_0_start_for_dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk_U           |          design_1_myproject_axi_0_0_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6bgk |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl_U           |          design_1_myproject_axi_0_0_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bhl |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil_U           |          design_1_myproject_axi_0_0_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config1bil |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl_U           |          design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25bjl |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0_U              |             design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0_U             |            design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0_U             |            design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0_U             |            design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0_U                   |                  design_1_myproject_axi_0_0_start_for_softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_0_V_U                                                                         |                                                                           design_1_myproject_axi_0_0_fifo_w20_d1_A_x |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_0_V_U)                                                                     |                                                                           design_1_myproject_axi_0_0_fifo_w20_d1_A_x |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w20_d1_A_x_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_x_shiftReg_7 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_1_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w20_d1_A_x_0 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_1_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w20_d1_A_x_0 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w20_d1_A_x_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w20_d1_A_x_shiftReg_6 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_2_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w20_d1_A_x_1 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_2_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w20_d1_A_x_1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w20_d1_A_x_ram                                                                        |                                                                  design_1_myproject_axi_0_0_fifo_w20_d1_A_x_shiftReg |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           start_for_Block_myproject_axi_exit27_proc_U0_U                                                 |                                              design_1_myproject_axi_0_0_start_for_Block_myproject_axi_exit27_proc_U0 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           start_for_myproject_U0_U                                                                       |                                                                    design_1_myproject_axi_0_0_start_for_myproject_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_0_U                                                                                 |                                                                             design_1_myproject_axi_0_0_fifo_w20_d2_A |     26(0.05%) |     26(0.05%) |  0(0.00%) |     0(0.00%) |     44(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_0_U)                                                                             |                                                                             design_1_myproject_axi_0_0_fifo_w20_d2_A |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w20_d2_A_ram                                                                          |                                                                  design_1_myproject_axi_0_0_fifo_w20_d2_A_shiftReg_5 |     20(0.04%) |     20(0.04%) |  0(0.00%) |     0(0.00%) |     40(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_1_U                                                                                 |                                                                           design_1_myproject_axi_0_0_fifo_w20_d2_A_2 |     24(0.05%) |     24(0.05%) |  0(0.00%) |     0(0.00%) |     44(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_1_U)                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w20_d2_A_2 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w20_d2_A_ram                                                                          |                                                                  design_1_myproject_axi_0_0_fifo_w20_d2_A_shiftReg_4 |     20(0.04%) |     20(0.04%) |  0(0.00%) |     0(0.00%) |     40(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_2_U                                                                                 |                                                                           design_1_myproject_axi_0_0_fifo_w20_d2_A_3 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     44(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_2_U)                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w20_d2_A_3 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w20_d2_A_ram                                                                          |                                                                    design_1_myproject_axi_0_0_fifo_w20_d2_A_shiftReg |     41(0.08%) |     41(0.08%) |  0(0.00%) |     0(0.00%) |     40(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|     processing_system7_0                                                                                 |                                                                                      design_1_processing_system7_0_0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       (processing_system7_0)                                                                             |                                                                                      design_1_processing_system7_0_0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       inst                                                                                               |                                           design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|     ps7_0_axi_periph                                                                                     |                                                                                          design_1_ps7_0_axi_periph_0 |    361(0.68%) |    302(0.57%) |  0(0.00%) |    59(0.34%) |    448(0.42%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       s00_couplers                                                                                       |                                                                                              s00_couplers_imp_UYSKKA |    361(0.68%) |    302(0.57%) |  0(0.00%) |    59(0.34%) |    448(0.42%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_pc                                                                                          |                                                                                                   design_1_auto_pc_0 |    361(0.68%) |    302(0.57%) |  0(0.00%) |    59(0.34%) |    448(0.42%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                           |                                             design_1_auto_pc_0_axi_protocol_converter_v2_1_20_axi_protocol_converter |    361(0.68%) |    302(0.57%) |  0(0.00%) |    59(0.34%) |    448(0.42%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                         |                                                                design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s |    361(0.68%) |    302(0.57%) |  0(0.00%) |    59(0.34%) |    448(0.42%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                                                     |                                                                design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               RD.ar_channel_0                                                                            |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_ar_channel |     77(0.14%) |     77(0.14%) |  0(0.00%) |     0(0.00%) |     83(0.08%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (RD.ar_channel_0)                                                                        |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_ar_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ar_cmd_fsm_0                                                                             |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 cmd_translator_0                                                                         |                                               design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator_1 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     69(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (cmd_translator_0)                                                                     |                                               design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator_1 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   incr_cmd_0                                                                             |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_incr_cmd_2 |     39(0.07%) |     39(0.07%) |  0(0.00%) |     0(0.00%) |     23(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   wrap_cmd_0                                                                             |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_wrap_cmd_3 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     43(0.04%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               RD.r_channel_0                                                                             |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_r_channel |     60(0.11%) |     15(0.03%) |  0(0.00%) |    45(0.26%) |     24(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (RD.r_channel_0)                                                                         |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_r_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     14(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 rd_data_fifo_0                                                                           |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 |     39(0.07%) |      7(0.01%) |  0(0.00%) |    32(0.18%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 transaction_fifo_0                                                                       |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 |     21(0.04%) |      8(0.02%) |  0(0.00%) |    13(0.07%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               SI_REG                                                                                     |                                                     design_1_auto_pc_0_axi_register_slice_v2_1_20_axi_register_slice |    128(0.24%) |    128(0.24%) |  0(0.00%) |     0(0.00%) |    248(0.23%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ar.ar_pipe                                                                               |                                                    design_1_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice |     44(0.08%) |     44(0.08%) |  0(0.00%) |     0(0.00%) |     67(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 aw.aw_pipe                                                                               |                                                  design_1_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice_0 |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     59(0.06%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 b.b_pipe                                                                                 |                                    design_1_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |     30(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 r.r_pipe                                                                                 |                                    design_1_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |     27(0.05%) |     27(0.05%) |  0(0.00%) |     0(0.00%) |     92(0.09%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               WR.aw_channel_0                                                                            |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_aw_channel |     67(0.13%) |     67(0.13%) |  0(0.00%) |     0(0.00%) |     75(0.07%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (WR.aw_channel_0)                                                                        |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_aw_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 aw_cmd_fsm_0                                                                             |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 cmd_translator_0                                                                         |                                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (cmd_translator_0)                                                                     |                                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   incr_cmd_0                                                                             |                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_incr_cmd |     34(0.06%) |     34(0.06%) |  0(0.00%) |     0(0.00%) |     19(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   wrap_cmd_0                                                                             |                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_wrap_cmd |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     35(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|               WR.b_channel_0                                                                             |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_b_channel |     33(0.06%) |     19(0.04%) |  0(0.00%) |    14(0.08%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (WR.b_channel_0)                                                                         |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_b_channel |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     13(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 bid_fifo_0                                                                               |                                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo |     19(0.04%) |      7(0.01%) |  0(0.00%) |    12(0.07%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 bresp_fifo_0                                                                             |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 |      5(0.01%) |      3(0.01%) |  0(0.00%) |     2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|     rst_ps7_0_100M                                                                                       |                                                                                            design_1_rst_ps7_0_100M_0 |     16(0.03%) |     15(0.03%) |  0(0.00%) |     1(0.01%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|       U0                                                                                                 |                                                                             design_1_rst_ps7_0_100M_0_proc_sys_reset |     16(0.03%) |     15(0.03%) |  0(0.00%) |     1(0.01%) |     33(0.03%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         (U0)                                                                                             |                                                                             design_1_rst_ps7_0_100M_0_proc_sys_reset |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         EXT_LPF                                                                                          |                                                                                        design_1_rst_ps7_0_100M_0_lpf |      5(0.01%) |      4(0.01%) |  0(0.00%) |     1(0.01%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           (EXT_LPF)                                                                                      |                                                                                        design_1_rst_ps7_0_100M_0_lpf |      2(0.01%) |      1(0.01%) |  0(0.00%) |     1(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                      |                                                                                   design_1_rst_ps7_0_100M_0_cdc_sync |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                      |                                                                                 design_1_rst_ps7_0_100M_0_cdc_sync_0 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|         SEQ                                                                                              |                                                                               design_1_rst_ps7_0_100M_0_sequence_psr |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     15(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           (SEQ)                                                                                          |                                                                               design_1_rst_ps7_0_100M_0_sequence_psr |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
|           SEQ_COUNTER                                                                                    |                                                                                    design_1_rst_ps7_0_100M_0_upcnt_n |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |     0(0.00%) |
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+--------------+---------------+------------+------------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


