// Seed: 1148048547
program module_0;
  logic [7:0] id_1;
  wire id_3;
  assign id_1[1] = 1;
  wire id_4;
  wand id_5 = 1;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = "";
  module_0();
  wire id_6;
  wand id_7 = id_1 == 1;
  assign id_2[{1, 1&""}] = 1;
  wire id_8 = id_6;
  wire id_9;
  wire id_10 = id_8;
endmodule
