INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadofile/data_send_device/data_send_device-1/p14/p14.srcs/sources_1/new/send_byte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_byte
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadofile/data_send_device/data_send_device-1/p14/p14.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
