library ieee;
use ieee.std_logic_1164.all;

entity afficheur is 
  port (
    EN : in std_logic_vector(7 downto 0);
    HEX0, HEX1 : out std_logic_vector(6 downto 0);
    SIGN : out std_logic
  );
end entity;

architecture arch_afficheur of afficheur is: -- Déclaration des signaux interne

signal S : std_logic_vector(7 downto 0);

component segment is -- Déclaration des components (identique à l'entity) => voir segment.vhd
  port (
    E : in std_logic_vector(3 downto 0);
    HEX : out std_logic_vector(6 downto 0)
  );
end component;

begin
  
  process(S)
    begin
      if S(7) = '1' then
        SIGN <= '0';
        S <= std_logic_vector(unsigned(not(S)) + 1);
      else
        SIGN <= '1';
        S <= S;
      end if;
  end process;


  U1 : segment port map(S(3 downto 0), HEX0);
  U2 : segment port map(S(7 downto 4), HEX1);

  

end arch_afficheur;