onerror {resume}
quietly virtual function -install /cpu_testbench/dut/cntl -env /cpu_testbench/dut/cntl { &{/cpu_testbench/dut/cntl/ALUSrc, /cpu_testbench/dut/cntl/ALUOp, /cpu_testbench/dut/cntl/MemWrite, /cpu_testbench/dut/cntl/MemToReg, /cpu_testbench/dut/cntl/RegWrite }} PipelinedControl
quietly virtual function -install /cpu_testbench/dut/reg32 -env /cpu_testbench/dut/reg32 { &{/cpu_testbench/dut/reg32/register32by64[30], /cpu_testbench/dut/reg32/register32by64[29], /cpu_testbench/dut/reg32/register32by64[5], /cpu_testbench/dut/reg32/register32by64[4], /cpu_testbench/dut/reg32/register32by64[3], /cpu_testbench/dut/reg32/register32by64[2], /cpu_testbench/dut/reg32/register32by64[1] }} Test6Results
quietly WaveActivateNextPane {} 0
add wave -noupdate /cpu_testbench/clk
add wave -noupdate /cpu_testbench/reset
add wave -noupdate -divider IF
add wave -noupdate -radix decimal /cpu_testbench/dut/NextAddr_DEC
add wave -noupdate -radix decimal /cpu_testbench/dut/PCOut_DEC
add wave -noupdate /cpu_testbench/dut/instruction_DEC
add wave -noupdate -divider DEC
add wave -noupdate /cpu_testbench/dut/cntl/decodeI/opcode
add wave -noupdate -group DECODE -radix unsigned /cpu_testbench/dut/Rn_DEC
add wave -noupdate -group DECODE -radix decimal /cpu_testbench/dut/Da_DEC
add wave -noupdate -group DECODE -radix unsigned /cpu_testbench/dut/Ab_DEC
add wave -noupdate -group DECODE -radix decimal /cpu_testbench/dut/Db_DEC
add wave -noupdate -group DECODE -radix decimal /cpu_testbench/dut/ALU_Imm12_DEC
add wave -noupdate -radix decimal -childformat {{{/cpu_testbench/dut/MuxedALUSrc_DEC[63]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[62]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[61]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[60]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[59]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[58]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[57]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[56]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[55]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[54]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[53]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[52]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[51]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[50]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[49]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[48]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[47]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[46]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[45]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[44]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[43]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[42]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[41]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[40]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[39]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[38]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[37]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[36]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[35]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[34]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[33]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[32]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[31]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[30]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[29]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[28]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[27]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[26]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[25]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[24]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[23]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[22]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[21]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[20]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[19]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[18]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[17]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[16]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[15]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[14]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[13]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[12]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[11]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[10]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[9]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[8]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[7]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[6]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[5]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[4]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[3]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[2]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[1]} -radix decimal} {{/cpu_testbench/dut/MuxedALUSrc_DEC[0]} -radix decimal}} -subitemconfig {{/cpu_testbench/dut/MuxedALUSrc_DEC[63]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[62]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[61]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[60]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[59]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[58]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[57]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[56]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[55]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[54]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[53]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[52]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[51]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[50]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[49]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[48]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[47]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[46]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[45]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[44]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[43]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[42]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[41]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[40]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[39]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[38]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[37]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[36]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[35]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[34]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[33]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[32]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[31]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[30]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[29]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[28]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[27]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[26]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[25]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[24]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[23]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[22]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[21]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[20]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[19]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[18]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[17]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[16]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[15]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[14]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[13]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[12]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[11]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[10]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[9]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[8]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[7]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[6]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[5]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[4]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[3]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[2]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[1]} {-height 15 -radix decimal} {/cpu_testbench/dut/MuxedALUSrc_DEC[0]} {-height 15 -radix decimal}} /cpu_testbench/dut/MuxedALUSrc_DEC
add wave -noupdate -divider FWD
add wave -noupdate -group FORWARD -radix unsigned /cpu_testbench/dut/Rn_DEC
add wave -noupdate -group FORWARD /cpu_testbench/dut/forwardUnit/opcode
add wave -noupdate -group FORWARD -radix unsigned /cpu_testbench/dut/Rn_EX
add wave -noupdate -group FORWARD /cpu_testbench/dut/RegWrite_EX
add wave -noupdate -group FORWARD -radix unsigned /cpu_testbench/dut/Rm_DEC
add wave -noupdate -group FORWARD /cpu_testbench/dut/RegWrite_MEM
add wave -noupdate -group FORWARD -radix unsigned /cpu_testbench/dut/Rd_EX
add wave -noupdate -group FORWARD -radix decimal /cpu_testbench/dut/Rd_DEC
add wave -noupdate -group FORWARD -radix unsigned /cpu_testbench/dut/Rd_MEM
add wave -noupdate -group FORWARD -radix decimal /cpu_testbench/dut/Rd_WR
add wave -noupdate -group FORWARD -radix unsigned /cpu_testbench/dut/FwdScA
add wave -noupdate -group FORWARD -radix unsigned /cpu_testbench/dut/FwdScB
add wave -noupdate -group FORWARD -radix unsigned /cpu_testbench/dut/FwdScC
add wave -noupdate -group FORWARD -radix decimal /cpu_testbench/dut/ALUResult_EX
add wave -noupdate -group FORWARD -radix decimal /cpu_testbench/dut/Dw_WR
add wave -noupdate -group FORWARD -radix decimal /cpu_testbench/dut/Dw_MEM
add wave -noupdate -group FORWARD /cpu_testbench/dut/RegWrite_DEC
add wave -noupdate -group FORWARD /cpu_testbench/dut/RegWrite_EX
add wave -noupdate -group FORWARD /cpu_testbench/dut/RegWrite_MEM
add wave -noupdate -group FORWARD /cpu_testbench/dut/RegWrite_WR
add wave -noupdate -group FORWARD /cpu_testbench/dut/MemRead_DEC
add wave -noupdate -group FORWARD /cpu_testbench/dut/MemWrite_EX
add wave -noupdate -group FORWARD /cpu_testbench/dut/MemWrite_MEM
add wave -noupdate -group FORWARD /cpu_testbench/dut/RegWrite_WR
add wave -noupdate -group FORWARD -radix decimal /cpu_testbench/dut/ALUResult_MEM
add wave -noupdate -group FORWARD -radix decimal /cpu_testbench/dut/DAddr9_DEC
add wave -noupdate -radix decimal /cpu_testbench/dut/DAddr9_EX
add wave -noupdate -radix decimal /cpu_testbench/dut/MuxedALUSrc_DEC
add wave -noupdate -radix unsigned /cpu_testbench/dut/ALUSrc_DEC
add wave -noupdate -divider CondBranch
add wave -noupdate -group Branch -radix decimal /cpu_testbench/dut/CondAddr19_DEC
add wave -noupdate -group Branch -radix decimal /cpu_testbench/dut/CondAddr19_EX
add wave -noupdate -group Branch /cpu_testbench/dut/CondBrTaken_DEC
add wave -noupdate -group Branch /cpu_testbench/dut/CondBrTaken_EX
add wave -noupdate -group Branch /cpu_testbench/dut/cntl/negativeFlag
add wave -noupdate -group Branch /cpu_testbench/dut/cntl/overflowFlag
add wave -noupdate -group Branch /cpu_testbench/dut/cntl/carry_outFlag
add wave -noupdate -group Branch /cpu_testbench/dut/cntl/setFlagsPrev
add wave -noupdate -divider EX
add wave -noupdate -group EXECUTE -radix decimal /cpu_testbench/dut/B_DEC
add wave -noupdate -group EXECUTE -radix decimal /cpu_testbench/dut/DaF_EX
add wave -noupdate -group EXECUTE -radix decimal /cpu_testbench/dut/B_EX
add wave -noupdate -group EXECUTE /cpu_testbench/dut/theALU/operation
add wave -noupdate -group EXECUTE -radix decimal -childformat {{{/cpu_testbench/dut/ALUResult_EX[63]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[62]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[61]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[60]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[59]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[58]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[57]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[56]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[55]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[54]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[53]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[52]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[51]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[50]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[49]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[48]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[47]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[46]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[45]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[44]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[43]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[42]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[41]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[40]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[39]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[38]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[37]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[36]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[35]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[34]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[33]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[32]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[31]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[30]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[29]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[28]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[27]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[26]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[25]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[24]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[23]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[22]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[21]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[20]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[19]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[18]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[17]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[16]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[15]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[14]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[13]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[12]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[11]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[10]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[9]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[8]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[7]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[6]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[5]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[4]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[3]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[2]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[1]} -radix decimal} {{/cpu_testbench/dut/ALUResult_EX[0]} -radix decimal}} -subitemconfig {{/cpu_testbench/dut/ALUResult_EX[63]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[62]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[61]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[60]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[59]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[58]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[57]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[56]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[55]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[54]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[53]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[52]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[51]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[50]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[49]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[48]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[47]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[46]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[45]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[44]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[43]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[42]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[41]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[40]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[39]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[38]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[37]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[36]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[35]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[34]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[33]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[32]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[31]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[30]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[29]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[28]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[27]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[26]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[25]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[24]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[23]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[22]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[21]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[20]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[19]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[18]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[17]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[16]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[15]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[14]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[13]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[12]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[11]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[10]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[9]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[8]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[7]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[6]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[5]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[4]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[3]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[2]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[1]} {-height 15 -radix decimal} {/cpu_testbench/dut/ALUResult_EX[0]} {-height 15 -radix decimal}} /cpu_testbench/dut/ALUResult_EX
add wave -noupdate -group EXECUTE /cpu_testbench/dut/alusourceEX
add wave -noupdate -divider MEM
add wave -noupdate -group MEMRE/WR -radix decimal /cpu_testbench/dut/ALUResult_MEM
add wave -noupdate -group MEMRE/WR -radix decimal /cpu_testbench/dut/Db_MEM
add wave -noupdate -group MEMRE/WR /cpu_testbench/dut/MemWrite_MEM
add wave -noupdate -group MEMRE/WR /cpu_testbench/dut/MemRead_MEM
add wave -noupdate -divider WR
add wave -noupdate -group WRITE /cpu_testbench/dut/regwritesource
add wave -noupdate -group WRITE -radix unsigned /cpu_testbench/dut/Rd_WR
add wave -noupdate -group WRITE -radix decimal /cpu_testbench/dut/Dw_WR
add wave -noupdate -group WRITE /cpu_testbench/dut/RegWrite_WR
add wave -noupdate -group t12res -radix decimal {/cpu_testbench/dut/reg32/register32by64[30]}
add wave -noupdate -group t12res -radix decimal {/cpu_testbench/dut/reg32/register32by64[28]}
add wave -noupdate -group t12res -radix decimal {/cpu_testbench/dut/reg32/register32by64[1]}
add wave -noupdate -group t12res -radix decimal {/cpu_testbench/dut/reg32/register32by64[0]}
add wave -noupdate -group t12res -divider {New Divider}
add wave -noupdate -group t11res -radix decimal {/cpu_testbench/dut/reg32/register32by64[11]}
add wave -noupdate -group t11res -radix decimal {/cpu_testbench/dut/reg32/register32by64[12]}
add wave -noupdate -group t11res -radix decimal {/cpu_testbench/dut/reg32/register32by64[13]}
add wave -noupdate -group t11res -radix decimal {/cpu_testbench/dut/reg32/register32by64[14]}
add wave -noupdate -group t11res -radix decimal {/cpu_testbench/dut/reg32/register32by64[15]}
add wave -noupdate -group t11res -radix decimal {/cpu_testbench/dut/reg32/register32by64[16]}
add wave -noupdate -group t11res -radix decimal {/cpu_testbench/dut/reg32/register32by64[17]}
add wave -noupdate -group t11res -radix decimal {/cpu_testbench/dut/reg32/register32by64[18]}
add wave -noupdate -group t11res -radix decimal {/cpu_testbench/dut/reg32/register32by64[19]}
add wave -noupdate -group t11res -radix decimal {/cpu_testbench/dut/reg32/register32by64[20]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[0]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[1]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[2]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[3]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[4]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[5]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[6]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[7]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[8]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[9]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[10]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[14]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[15]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[16]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[17]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/reg32/register32by64[18]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/mem/mem[0]}
add wave -noupdate -group t10res -radix decimal {/cpu_testbench/dut/mem/mem[8]}
add wave -noupdate -group t6res -radix decimal {/cpu_testbench/dut/reg32/register32by64[0]}
add wave -noupdate -group t6res -radix decimal {/cpu_testbench/dut/reg32/register32by64[1]}
add wave -noupdate -group t6res -radix decimal {/cpu_testbench/dut/reg32/register32by64[2]}
add wave -noupdate -group t6res -radix decimal {/cpu_testbench/dut/reg32/register32by64[3]}
add wave -noupdate -group t6res -radix decimal {/cpu_testbench/dut/reg32/register32by64[4]}
add wave -noupdate -group t6res -radix decimal {/cpu_testbench/dut/reg32/register32by64[5]}
add wave -noupdate -group t6res -radix decimal {/cpu_testbench/dut/reg32/register32by64[29]}
add wave -noupdate -group t6res -radix decimal {/cpu_testbench/dut/reg32/register32by64[30]}
add wave -noupdate -group t5res -radix decimal {/cpu_testbench/dut/reg32/register32by64[0]}
add wave -noupdate -group t5res -radix decimal {/cpu_testbench/dut/reg32/register32by64[1]}
add wave -noupdate -group t4res -radix decimal {/cpu_testbench/dut/reg32/register32by64[0]}
add wave -noupdate -group t4res -radix decimal {/cpu_testbench/dut/reg32/register32by64[1]}
add wave -noupdate -group t4res -radix decimal {/cpu_testbench/dut/reg32/register32by64[2]}
add wave -noupdate -group t4res -radix decimal {/cpu_testbench/dut/reg32/register32by64[3]}
add wave -noupdate -group t4res -radix decimal {/cpu_testbench/dut/reg32/register32by64[4]}
add wave -noupdate -group t4res -radix decimal {/cpu_testbench/dut/reg32/register32by64[5]}
add wave -noupdate -group t4res -radix decimal {/cpu_testbench/dut/reg32/register32by64[6]}
add wave -noupdate -group t4res -radix decimal {/cpu_testbench/dut/reg32/register32by64[7]}
add wave -noupdate -group t4res -radix decimal {/cpu_testbench/dut/mem/mem[0]}
add wave -noupdate -group t4res -radix decimal {/cpu_testbench/dut/mem/mem[8]}
add wave -noupdate -group t4res -radix decimal {/cpu_testbench/dut/mem/mem[16]}
add wave -noupdate -group t3res -radix decimal {/cpu_testbench/dut/reg32/register32by64[0]}
add wave -noupdate -group t3res -radix decimal {/cpu_testbench/dut/reg32/register32by64[1]}
add wave -noupdate -group t3res -radix decimal {/cpu_testbench/dut/reg32/register32by64[2]}
add wave -noupdate -group t3res -radix decimal {/cpu_testbench/dut/reg32/register32by64[3]}
add wave -noupdate -group t3res -radix decimal {/cpu_testbench/dut/reg32/register32by64[4]}
add wave -noupdate -group t3res -radix decimal {/cpu_testbench/dut/reg32/register32by64[5]}
add wave -noupdate -group t2res -radix decimal {/cpu_testbench/dut/reg32/register32by64[7]}
add wave -noupdate -group t2res -radix decimal {/cpu_testbench/dut/reg32/register32by64[6]}
add wave -noupdate -group t2res -radix decimal {/cpu_testbench/dut/reg32/register32by64[5]}
add wave -noupdate -group t2res -radix decimal {/cpu_testbench/dut/reg32/register32by64[4]}
add wave -noupdate -group t2res -radix decimal {/cpu_testbench/dut/reg32/register32by64[3]}
add wave -noupdate -group t2res -radix decimal {/cpu_testbench/dut/reg32/register32by64[2]}
add wave -noupdate -group t2res -radix decimal {/cpu_testbench/dut/reg32/register32by64[1]}
add wave -noupdate -group t2res -radix decimal {/cpu_testbench/dut/reg32/register32by64[0]}
add wave -noupdate -group t1Res -radix decimal -childformat {{{/cpu_testbench/dut/reg32/register32by64[4][63]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][62]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][61]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][60]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][59]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][58]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][57]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][56]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][55]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][54]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][53]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][52]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][51]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][50]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][49]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][48]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][47]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][46]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][45]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][44]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][43]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][42]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][41]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][40]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][39]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][38]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][37]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][36]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][35]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][34]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][33]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][32]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][31]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][30]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][29]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][28]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][27]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][26]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][25]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][24]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][23]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][22]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][21]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][20]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][19]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][18]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][17]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][16]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][15]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][14]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][13]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][12]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][11]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][10]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][9]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][8]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][7]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][6]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][5]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][4]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][3]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][2]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][1]} -radix decimal} {{/cpu_testbench/dut/reg32/register32by64[4][0]} -radix decimal}} -subitemconfig {{/cpu_testbench/dut/reg32/register32by64[4][63]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][62]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][61]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][60]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][59]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][58]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][57]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][56]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][55]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][54]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][53]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][52]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][51]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][50]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][49]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][48]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][47]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][46]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][45]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][44]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][43]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][42]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][41]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][40]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][39]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][38]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][37]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][36]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][35]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][34]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][33]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][32]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][31]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][30]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][29]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][28]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][27]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][26]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][25]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][24]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][23]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][22]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][21]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][20]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][19]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][18]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][17]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][16]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][15]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][14]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][13]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][12]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][11]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][10]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][9]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][8]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][7]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][6]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][5]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][4]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][3]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][2]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][1]} {-height 15 -radix decimal} {/cpu_testbench/dut/reg32/register32by64[4][0]} {-height 15 -radix decimal}} {/cpu_testbench/dut/reg32/register32by64[4]}
add wave -noupdate -group t1Res -radix decimal {/cpu_testbench/dut/reg32/register32by64[3]}
add wave -noupdate -group t1Res -radix decimal {/cpu_testbench/dut/reg32/register32by64[2]}
add wave -noupdate -group t1Res -radix decimal {/cpu_testbench/dut/reg32/register32by64[1]}
add wave -noupdate -group t1Res -radix decimal {/cpu_testbench/dut/reg32/register32by64[0]}
add wave -noupdate /cpu_testbench/dut/reg32/register32by64
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {3750000 ps} 1} {{Cursor 2} {4250000 ps} 1} {{Cursor 3} {2250000 ps} 1} {{Cursor 4} {2750039 ps} 1} {{Cursor 5} {3252500 ps} 1} {{Cursor 6} {40817474 ps} 0}
quietly wave cursor active 6
configure wave -namecolwidth 182
configure wave -valuecolwidth 222
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 500
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {154988942 ps} {163684793 ps}
