# AND_GATE
VHDL implementation and testbench for a basic 2-input AND gate. Includes source code and testbench files for simulation and synthesis practice using ModelSim and VS Code.
