##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CapSense_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for MIDI1_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. MIDI1_UART_IntClock:R)
		5.2::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
		5.3::Critical Path Report for (MIDI1_UART_IntClock:R vs. MIDI1_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CapSense_IntClock    | Frequency: 55.66 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK            | Frequency: 62.40 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK         | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 24.00 MHz  | 
Clock: MIDI1_UART_IntClock  | Frequency: 55.57 MHz  | Target: 0.25 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CapSense_IntClock    CapSense_IntClock    41666.7          23700       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            MIDI1_UART_IntClock  41666.7          25641       N/A              N/A         N/A              N/A         N/A              N/A         
MIDI1_UART_IntClock  MIDI1_UART_IntClock  4e+006           3982005     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase       
----------------  ------------  ---------------------  
MIDI_OUT1(0)_PAD  25445         MIDI1_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CapSense_IntClock
***********************************************
Clock: CapSense_IntClock
Frequency: 55.66 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 23700p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11907
-------------------------------------   ----- 
End-of-path arrival time (ps)           11907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell1   2290   2290  23700  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/main_1      macrocell5      3977   6267  23700  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/q           macrocell5      3350   9617  23700  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell2   2290  11907  23700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.40 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25641p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12555
-------------------------------------   ----- 
End-of-path arrival time (ps)           12555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell28            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                                iocell28        2009   2009  25641  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/main_1         macrocell12     4961   6970  25641  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/q              macrocell12     3350  10320  25641  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2235  12555  25641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for MIDI1_UART_IntClock
*************************************************
Clock: MIDI1_UART_IntClock
Frequency: 55.57 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3982005p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11805
-------------------------------------   ----- 
End-of-path arrival time (ps)           11805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                      macrocell27     1250   1250  3982005  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_1           macrocell8      4972   6222  3982005  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell8      3350   9572  3982005  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2232  11805  3982005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. MIDI1_UART_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25641p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12555
-------------------------------------   ----- 
End-of-path arrival time (ps)           12555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell28            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                                iocell28        2009   2009  25641  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/main_1         macrocell12     4961   6970  25641  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/q              macrocell12     3350  10320  25641  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2235  12555  25641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1


5.2::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 23700p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11907
-------------------------------------   ----- 
End-of-path arrival time (ps)           11907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell1   2290   2290  23700  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/main_1      macrocell5      3977   6267  23700  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/q           macrocell5      3350   9617  23700  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell2   2290  11907  23700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (MIDI1_UART_IntClock:R vs. MIDI1_UART_IntClock:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3982005p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11805
-------------------------------------   ----- 
End-of-path arrival time (ps)           11805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                      macrocell27     1250   1250  3982005  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_1           macrocell8      4972   6222  3982005  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell8      3350   9572  3982005  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2232  11805  3982005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 23700p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11907
-------------------------------------   ----- 
End-of-path arrival time (ps)           11907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell1   2290   2290  23700  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/main_1      macrocell5      3977   6267  23700  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/q           macrocell5      3350   9617  23700  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell2   2290  11907  23700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 23986p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell1   2290   2290  23700  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/main_1      macrocell4      3061   5351  23986  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/q           macrocell4      3350   8701  23986  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell2   2919  11621  23986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 23993p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11614
-------------------------------------   ----- 
End-of-path arrival time (ps)           11614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell1   2290   2290  23700  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/main_1      macrocell6      3061   5351  23993  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/q           macrocell6      3350   8701  23993  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0  datapathcell2   2913  11614  23993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 24003p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11603
-------------------------------------   ----- 
End-of-path arrival time (ps)           11603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell1   2290   2290  23700  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/main_0     macrocell2      3049   5339  24003  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/q          macrocell2      3350   8689  24003  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell1   2914  11603  24003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 24008p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11599
-------------------------------------   ----- 
End-of-path arrival time (ps)           11599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell1   2290   2290  23700  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/main_0     macrocell1      3061   5351  24008  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/q          macrocell1      3350   8701  24008  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2  datapathcell1   2897  11599  24008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 24009p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11597
-------------------------------------   ----- 
End-of-path arrival time (ps)           11597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell1   2290   2290  23700  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/main_0     macrocell3      3049   5339  24009  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/q          macrocell3      3350   8689  24009  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0  datapathcell1   2909  11597  24009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25641p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12555
-------------------------------------   ----- 
End-of-path arrival time (ps)           12555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell28            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                                iocell28        2009   2009  25641  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/main_1         macrocell12     4961   6970  25641  RISE       1
\MIDI1_UART:BUART:rx_postpoll\/q              macrocell12     3350  10320  25641  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2235  12555  25641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/sir
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 26442p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3020
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38647

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12204
-------------------------------------   ----- 
End-of-path arrival time (ps)           12204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell24     1250   1250  26442  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell4   3994   5244  26442  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/sol_msb    datapathcell4   6960  12204  26442  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/sir        datapathcell5      0  12204  26442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell5       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cfbi
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 27082p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -5890
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35777

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8694
-------------------------------------   ---- 
End-of-path arrival time (ps)           8694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell24     1250   1250  26442  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell4   3994   5244  26442  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cfbo       datapathcell4   3450   8694  27082  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cfbi       datapathcell5      0   8694  27082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 28292p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     33537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell24     1250   1250  26442  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell4   3994   5244  28292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_2
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 28423p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     33537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell24     1250   1250  26442  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_2  datapathcell5   3864   5114  28423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell5       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 29057p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     33537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell19     1250   1250  27218  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_0  datapathcell5   3229   4479  29057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 29068p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     33537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell19     1250   1250  27218  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0  datapathcell4   3219   4469  29068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 30177p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7979
-------------------------------------   ---- 
End-of-path arrival time (ps)           7979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell28            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                        iocell28      2009   2009  25641  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_8  macrocell34   5970   7979  30177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 30191p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell28            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                        iocell28      2009   2009  25641  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_9  macrocell31   5957   7966  30191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:UDB:PrescalerDp:u0\/z0_comb
Path End       : \CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1
Capture Clock  : \CapSense:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 31032p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:UDB:PrescalerDp:u0\/z0_comb    datapathcell3   2290   2290  31032  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1  datapathcell3   2285   4575  31032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 31186p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell28            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                         iocell28      2009   2009  25641  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_3  macrocell37   4961   6970  31186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 31186p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell28            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                         iocell28      2009   2009  25641  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_6  macrocell39   4961   6970  31186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 31194p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell28            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                         iocell28      2009   2009  25641  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_2  macrocell38   4954   6963  31194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)/fb
Path End       : \MIDI1_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_last\/clock_0
Path slack     : 31194p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#96 vs. MIDI1_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)/in_clock                                        iocell28            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)/fb                     iocell28      2009   2009  25641  RISE       1
\MIDI1_UART:BUART:rx_last\/main_0  macrocell40   4954   6963  31194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 31249p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q                 macrocell24     1250   1250  26442  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0  datapathcell3   3107   4357  31249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 31889p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  23700  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_1      macrocell17     3977   6267  31889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en
Capture Clock  : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clock
Path slack     : 31957p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc               count7cell    2050   2050  31957  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en  synccell      5560   7610  31957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clock               synccell            0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 31960p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  23770  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_2      macrocell17     3977   6197  31960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:Net_1603\/main_0
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 32818p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5339
-------------------------------------   ---- 
End-of-path arrival time (ps)           5339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  23700  RISE       1
\CapSense:Net_1603\/main_0                   macrocell15     3049   5339  32818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:wndState_2\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 32869p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5288
-------------------------------------   ---- 
End-of-path arrival time (ps)           5288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  31957  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_0  macrocell16   3238   5288  32869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:wndState_1\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 32869p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5288
-------------------------------------   ---- 
End-of-path arrival time (ps)           5288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  31957  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_0  macrocell17   3238   5288  32869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:Net_1603\/main_1
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 32894p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  23770  RISE       1
\CapSense:Net_1603\/main_1                   macrocell15     3043   5263  32894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:Net_1603\/main_8
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 33190p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell22   1250   1250  33190  RISE       1
\CapSense:Net_1603\/main_8      macrocell15   3717   4967  33190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:Net_1603\/main_5
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 33314p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q  macrocell18   1250   1250  24499  RISE       1
\CapSense:Net_1603\/main_5          macrocell15   3593   4843  33314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:Net_1603\/main_2
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 33373p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q           macrocell23   1250   1250  33373  RISE       1
\CapSense:Net_1603\/main_2  macrocell15   3534   4784  33373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:sC16:PRSdp:u1\/cmsbo
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cmsbi
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 33397p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6730
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34937

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1540
-------------------------------------   ---- 
End-of-path arrival time (ps)           1540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:sC16:PRSdp:u1\/cmsbo  datapathcell5   1540   1540  31547  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cmsbi  datapathcell4      0   1540  33397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:UDB:PrescalerDp:u0\/ce1_comb
Path End       : \CapSense:ClockGen:tmp_ppulse_reg\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_reg\/clock_0
Path slack     : 33421p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:UDB:PrescalerDp:u0\/ce1_comb  datapathcell3   2430   2430  33421  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/main_0        macrocell20     2306   4736  33421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell20         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense:ClockGen:clock_detect_reg\/main_0
Capture Clock  : \CapSense:ClockGen:clock_detect_reg\/clock_0
Path slack     : 33434p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_reg\/q         macrocell20   1250   1250  33434  RISE       1
\CapSense:ClockGen:clock_detect_reg\/main_0  macrocell19   3473   4723  33434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell19         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 33494p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell15   1250   1250  33494  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_5  macrocell16   3413   4663  33494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_7
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 33494p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell15   1250   1250  33494  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_7  macrocell17   3413   4663  33494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 33494p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell15   1250   1250  33494  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_4  macrocell18   3413   4663  33494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:Net_1603\/main_4
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 33505p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q  macrocell17   1250   1250  33505  RISE       1
\CapSense:Net_1603\/main_4          macrocell15   3402   4652  33505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:Net_1603\/main_3
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 33507p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q  macrocell16   1250   1250  24693  RISE       1
\CapSense:Net_1603\/main_3          macrocell15   3400   4650  33507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense:Net_1603\/main_7
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 33709p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  33709  RISE       1
\CapSense:Net_1603\/main_7                      macrocell15    3238   4448  33709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense:ClockGen:tmp_ppulse_dly\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_dly\/clock_0
Path slack     : 33721p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_reg\/q       macrocell20   1250   1250  33434  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/main_0  macrocell21   3185   4435  33721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_3
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 33954p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell24   1250   1250  26442  RISE       1
\CapSense:ClockGen:cstate_2\/main_3  macrocell22   2952   4202  33954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:mrst\/main_2
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 33954p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q  macrocell24   1250   1250  26442  RISE       1
\CapSense:mrst\/main_2             macrocell23   2952   4202  33954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell23         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_2
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 33954p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q       macrocell24   1250   1250  26442  RISE       1
\CapSense:ClockGen:inter_reset\/main_2  macrocell24   2952   4202  33954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_4
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 34116p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q       macrocell22   1250   1250  33190  RISE       1
\CapSense:ClockGen:cstate_2\/main_4  macrocell22   2790   4040  34116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:mrst\/main_3
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 34116p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell22   1250   1250  33190  RISE       1
\CapSense:mrst\/main_3          macrocell23   2790   4040  34116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell23         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_3
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 34116p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q          macrocell22   1250   1250  33190  RISE       1
\CapSense:ClockGen:inter_reset\/main_3  macrocell24   2790   4040  34116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_6
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 34119p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q           macrocell22   1250   1250  33190  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_6  macrocell18   2788   4038  34119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 34278p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell18   1250   1250  24499  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_4  macrocell16   2628   3878  34278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_6
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 34278p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell18   1250   1250  24499  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_6  macrocell17   2628   3878  34278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 34278p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell18   1250   1250  24499  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_3  macrocell18   2628   3878  34278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:Net_1603\/main_6
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 34285p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q       macrocell15   1250   1250  33494  RISE       1
\CapSense:Net_1603\/main_6  macrocell15   2622   3872  34285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 34287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell17   1250   1250  33505  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_3  macrocell16   2619   3869  34287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 34287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell17   1250   1250  33505  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_5  macrocell17   2619   3869  34287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 34287p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell17   1250   1250  33505  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_2  macrocell18   2619   3869  34287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 34294p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell23   1250   1250  33373  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_1  macrocell16   2612   3862  34294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 34294p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell23   1250   1250  33373  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_3  macrocell17   2612   3862  34294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 34294p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell23   1250   1250  33373  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_0  macrocell18   2612   3862  34294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_0
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 34300p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                    macrocell23   1250   1250  33373  RISE       1
\CapSense:ClockGen:cstate_2\/main_0  macrocell22   2607   3857  34300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:mrst\/main_0
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 34300p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell23         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q       macrocell23   1250   1250  33373  RISE       1
\CapSense:mrst\/main_0  macrocell23   2607   3857  34300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_0
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 34300p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                       macrocell23   1250   1250  33373  RISE       1
\CapSense:ClockGen:inter_reset\/main_0  macrocell24   2607   3857  34300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell16   1250   1250  24693  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_2  macrocell16   2306   3556  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell16   1250   1250  24693  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_4  macrocell17   2306   3556  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell16   1250   1250  24693  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_1  macrocell18   2306   3556  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense:ClockGen:cstate_2\/main_2
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 34611p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  34611  RISE       1
\CapSense:ClockGen:cstate_2\/main_2             macrocell22    2336   3546  34611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense:ClockGen:inter_reset\/main_1
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 34611p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  34611  RISE       1
\CapSense:ClockGen:inter_reset\/main_1          macrocell24    2336   3546  34611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_dly\/q
Path End       : \CapSense:ClockGen:clock_detect_reg\/main_1
Capture Clock  : \CapSense:ClockGen:clock_detect_reg\/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_dly\/q         macrocell21   1250   1250  34620  RISE       1
\CapSense:ClockGen:clock_detect_reg\/main_1  macrocell19   2287   3537  34620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell19         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense:ClockGen:cstate_2\/main_1
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 34626p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  34626  RISE       1
\CapSense:ClockGen:cstate_2\/main_1             macrocell22    2320   3530  34626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense:mrst\/main_1
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 34626p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  34626  RISE       1
\CapSense:mrst\/main_1                          macrocell23    2320   3530  34626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell23         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense:MeasureCH0:wndState_0\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 34639p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  33709  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_5         macrocell18    2307   3517  34639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:ScanSpeed\/reset
Capture Clock  : \CapSense:ClockGen:ScanSpeed\/clock
Path slack     : 37296p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Recovery time                                                        0
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell24   1250   1250  26442  RISE       1
\CapSense:ClockGen:ScanSpeed\/reset  count7cell    3120   4370  37296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3982005p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11805
-------------------------------------   ----- 
End-of-path arrival time (ps)           11805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                      macrocell27     1250   1250  3982005  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_1           macrocell8      4972   6222  3982005  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell8      3350   9572  3982005  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2232  11805  3982005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell7       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3983302p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11338
-------------------------------------   ----- 
End-of-path arrival time (ps)           11338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q            macrocell31   1250   1250  3983302  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_1  macrocell11   4425   5675  3983302  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell11   3350   9025  3983302  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    2313  11338  3983302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3983393p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16107
-------------------------------------   ----- 
End-of-path arrival time (ps)           16107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  3983393  RISE       1
\MIDI1_UART:BUART:rx_status_4\/main_1                 macrocell13     2234   5814  3983393  RISE       1
\MIDI1_UART:BUART:rx_status_4\/q                      macrocell13     3350   9164  3983393  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_4                 statusicell2    6944  16107  3983393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxSts\/clock
Path slack     : 3986160p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13340
-------------------------------------   ----- 
End-of-path arrival time (ps)           13340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q        macrocell26    1250   1250  3982751  RISE       1
\MIDI1_UART:BUART:tx_status_0\/main_0  macrocell9     6429   7679  3986160  RISE       1
\MIDI1_UART:BUART:tx_status_0\/q       macrocell9     3350  11029  3986160  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/status_0  statusicell1   2311  13340  3986160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3986328p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q                macrocell31     1250   1250  3983302  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   6412   7662  3986328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3987171p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                macrocell26     1250   1250  3982751  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   5569   6819  3987171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3987274p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6716
-------------------------------------   ---- 
End-of-path arrival time (ps)           6716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell30     1250   1250  3983849  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8   5466   6716  3987274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3987860p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                macrocell27     1250   1250  3982005  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   4880   6130  3987860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3988811p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell26   1250   1250  3982751  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_0  macrocell27   6429   7679  3988811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3988874p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  3984578  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell6   4926   5116  3988874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3988906p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  3986255  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_3                  macrocell27     4004   7584  3988906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : Net_18/main_2
Capture Clock  : Net_18/clock_0
Path slack     : 3989229p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7261
-------------------------------------   ---- 
End-of-path arrival time (ps)           7261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   4370   4370  3989229  RISE       1
Net_18/main_2                                macrocell25     2891   7261  3989229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3989758p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  3983849  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_0   macrocell39   5482   6732  3989758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3989912p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6578
-------------------------------------   ---- 
End-of-path arrival time (ps)           6578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q        macrocell31   1250   1250  3983302  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_1  macrocell39   5328   6578  3989912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990034p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q          macrocell35     1250   1250  3990034  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   2706   3956  3990034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3990185p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q        macrocell34   1250   1250  3984127  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_4  macrocell39   5055   6305  3990185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : Net_18/main_1
Capture Clock  : Net_18/clock_0
Path slack     : 3990256p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6234
-------------------------------------   ---- 
End-of-path arrival time (ps)           6234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q  macrocell27   1250   1250  3982005  RISE       1
Net_18/main_1                    macrocell25   4984   6234  3990256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3990256p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6234
-------------------------------------   ---- 
End-of-path arrival time (ps)           6234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell27   1250   1250  3982005  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_1  macrocell26   4984   6234  3990256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3990268p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell27   1250   1250  3982005  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_1  macrocell28   4972   6222  3990268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3990268p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q      macrocell27   1250   1250  3982005  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_1  macrocell29   4972   6222  3990268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : Net_18/main_0
Capture Clock  : Net_18/clock_0
Path slack     : 3990453p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q  macrocell26   1250   1250  3982751  RISE       1
Net_18/main_0                    macrocell25   4787   6037  3990453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3990453p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell26   1250   1250  3982751  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_0  macrocell26   4787   6037  3990453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3990477p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  3984578  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_2               macrocell27     5823   6013  3990477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990799p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  3983849  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_0  macrocell32   4441   5691  3990799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990799p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  3983849  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_0    macrocell34   4441   5691  3990799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3990799p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell30   1250   1250  3983849  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_0  macrocell36   4441   5691  3990799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell36         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990815p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell31   1250   1250  3983302  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_1  macrocell31   4425   5675  3990815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990815p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell31   1250   1250  3983302  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_1  macrocell33   4425   5675  3990815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990826p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q         macrocell31   1250   1250  3983302  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_1  macrocell32   4414   5664  3990826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990826p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell31   1250   1250  3983302  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_1  macrocell34   4414   5664  3990826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3990826p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q               macrocell31   1250   1250  3983302  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_1  macrocell36   4414   5664  3990826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell36         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3990915p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell28   1250   1250  3984293  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_4  macrocell27   4325   5575  3990915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991013p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell26   1250   1250  3982751  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_0  macrocell28   4227   5477  3991013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991013p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q      macrocell26   1250   1250  3982751  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_0  macrocell29   4227   5477  3991013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991059p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q         macrocell34   1250   1250  3984127  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_4  macrocell32   4181   5431  3991059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991059p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell34   1250   1250  3984127  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_4  macrocell34   4181   5431  3991059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3991059p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q               macrocell34   1250   1250  3984127  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_3  macrocell36   4181   5431  3991059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell36         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991067p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell29   1250   1250  3991067  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_5  macrocell27   4173   5423  3991067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991363p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  3983849  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_0    macrocell31   3877   5127  3991363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991363p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  3983849  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_0    macrocell33   3877   5127  3991363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991452p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q   macrocell35   1250   1250  3990034  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_2  macrocell32   3788   5038  3991452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991452p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  3990034  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_2   macrocell34   3788   5038  3991452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991471p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  3990034  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_2   macrocell31   3769   5019  3991471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991471p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  3990034  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_2   macrocell33   3769   5019  3991471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3991479p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3991479  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_1   macrocell35   3071   5011  3991479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3991479p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3991479  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_1        macrocell37   3071   5011  3991479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3991480p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3991480  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_0   macrocell35   3070   5010  3991480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3991480p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3991480  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_0        macrocell37   3070   5010  3991480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 3991489p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3991479  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_1        macrocell38   3061   5001  3991489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 3991491p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3991480  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_0        macrocell38   3059   4999  3991491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_18/q
Path End       : Net_18/main_6
Capture Clock  : Net_18/clock_0
Path slack     : 3991522p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                             macrocell25         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_18/q       macrocell25   1250   1250  3991522  RISE       1
Net_18/main_6  macrocell25   3718   4968  3991522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_10
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991640p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q       macrocell38   1250   1250  3986990  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_10  macrocell31   3600   4850  3991640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991640p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell34   1250   1250  3984127  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_4  macrocell31   3600   4850  3991640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991640p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell34   1250   1250  3984127  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_4  macrocell33   3600   4850  3991640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3991650p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3991650  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_2   macrocell35   2900   4840  3991650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991728p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3991728  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_5         macrocell31   2822   4762  3991728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991728p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3991728  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_5         macrocell33   2822   4762  3991728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991729p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3991729  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_6         macrocell31   2821   4761  3991729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991729p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3991729  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_6         macrocell33   2821   4761  3991729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991746p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q        macrocell33   1250   1250  3985123  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_3  macrocell39   3494   4744  3991746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991748p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3991748  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_7         macrocell31   2802   4742  3991748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991748p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3991748  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_7         macrocell33   2802   4742  3991748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991750p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3991748  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_7       macrocell32   2800   4740  3991750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991750p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3991748  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_7         macrocell34   2800   4740  3991750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991764p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3991729  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_6       macrocell32   2786   4726  3991764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991764p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3991729  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_6         macrocell34   2786   4726  3991764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991768p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3991728  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_5       macrocell32   2782   4722  3991768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991768p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3991728  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_5         macrocell34   2782   4722  3991768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_1\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992090p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_1\/q      macrocell37   1250   1250  3987442  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_8  macrocell31   3150   4400  3992090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992290p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  3984578  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_2               macrocell26     4010   4200  3992290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992381p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_last\/q          macrocell40   1250   1250  3992381  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_9  macrocell34   2859   4109  3992381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992524p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  3990034  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_2  macrocell39   2716   3966  3992524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_4
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3992535p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q       macrocell38   1250   1250  3986990  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_4  macrocell37   2705   3955  3992535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992535p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q       macrocell38   1250   1250  3986990  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_7  macrocell39   2705   3955  3992535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_0\/q
Path End       : \MIDI1_UART:BUART:pollcount_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:pollcount_0\/clock_0
Path slack     : 3992541p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_0\/q       macrocell38   1250   1250  3986990  RISE       1
\MIDI1_UART:BUART:pollcount_0\/main_3  macrocell38   2699   3949  3992541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_0\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992556p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell28   1250   1250  3984293  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_3  macrocell28   2684   3934  3992556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3992556p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q      macrocell28   1250   1250  3984293  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_3  macrocell29   2684   3934  3992556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : Net_18/main_3
Capture Clock  : Net_18/clock_0
Path slack     : 3992562p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q  macrocell28   1250   1250  3984293  RISE       1
Net_18/main_3                    macrocell25   2678   3928  3992562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992562p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell28   1250   1250  3984293  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_3  macrocell26   2678   3928  3992562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3992577p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4293
-------------------------------------   ---- 
End-of-path arrival time (ps)           4293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_load_fifo\/q            macrocell32     1250   1250  3984908  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   3043   4293  3992577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992606p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell27   1250   1250  3982005  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_1  macrocell27   2634   3884  3992606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992631p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q         macrocell33   1250   1250  3985123  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_3  macrocell32   2609   3859  3992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992631p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell33   1250   1250  3985123  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_3  macrocell34   2609   3859  3992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992631p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q               macrocell33   1250   1250  3985123  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_2  macrocell36   2609   3859  3992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell36         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992636p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell33   1250   1250  3985123  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_3  macrocell31   2604   3854  3992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992636p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell33   1250   1250  3985123  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_3  macrocell33   2604   3854  3992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992710p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell29   1250   1250  3991067  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_5  macrocell28   2530   3780  3992710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : Net_18/main_5
Capture Clock  : Net_18/clock_0
Path slack     : 3992713p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q  macrocell29   1250   1250  3991067  RISE       1
Net_18/main_5                   macrocell25   2527   3777  3992713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_5
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992713p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell29   1250   1250  3991067  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_5  macrocell26   2527   3777  3992713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992840p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3650
-------------------------------------   ---- 
End-of-path arrival time (ps)           3650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  3984578  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_2               macrocell28     3460   3650  3992840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3992840p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3650
-------------------------------------   ---- 
End-of-path arrival time (ps)           3650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  3984578  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_2                macrocell29     3460   3650  3992840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_1\/q
Path End       : \MIDI1_UART:BUART:pollcount_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:pollcount_1\/clock_0
Path slack     : 3992987p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_1\/q       macrocell37   1250   1250  3987442  RISE       1
\MIDI1_UART:BUART:pollcount_1\/main_2  macrocell37   2253   3503  3992987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:pollcount_1\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992987p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:pollcount_1\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:pollcount_1\/q       macrocell37   1250   1250  3987442  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_5  macrocell39   2253   3503  3992987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : Net_18/main_4
Capture Clock  : Net_18/clock_0
Path slack     : 3993593p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2897
-------------------------------------   ---- 
End-of-path arrival time (ps)           2897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  3993593  RISE       1
Net_18/main_4                                      macrocell25     2707   2897  3993593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_18/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993593p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2897
-------------------------------------   ---- 
End-of-path arrival time (ps)           2897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  3993593  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_4               macrocell26     2707   2897  3993593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993595p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2895
-------------------------------------   ---- 
End-of-path arrival time (ps)           2895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell7       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  3993593  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_4               macrocell28     2705   2895  3993595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_status_3\/q
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3994635p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (MIDI1_UART_IntClock:R#1 vs. MIDI1_UART_IntClock:R#2)   4000000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_status_3\/q       macrocell39    1250   1250  3994635  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_3  statusicell2   3615   4865  3994635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

