INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/five_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/seven_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/two_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EE2026_Lab/Assignment2/Assignment2.srcs/sim_1/new/simulation_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_bits
