
---------- Begin Simulation Statistics ----------
final_tick                                69935294000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 493802                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683968                       # Number of bytes of host memory used
host_op_rate                                   873810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    49.23                       # Real time elapsed on the host
host_tick_rate                             1420668212                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24308337                       # Number of instructions simulated
sim_ops                                      43015049                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.069935                       # Number of seconds simulated
sim_ticks                                 69935294000                       # Number of ticks simulated
system.cpu.Branches                           1784668                       # Number of branches fetched
system.cpu.committedInsts                    24308337                       # Number of instructions committed
system.cpu.committedOps                      43015049                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     5153372                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            17                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       67138                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            27                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    29675467                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            55                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         69935294                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               69935293.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads              9220062                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            23716768                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1772711                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  88188                       # Number of float alu accesses
system.cpu.num_fp_insts                         88188                       # number of float instructions
system.cpu.num_fp_register_reads               138104                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               76749                       # number of times the floating registers were written
system.cpu.num_func_calls                        3652                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              42832511                       # Number of integer alu accesses
system.cpu.num_int_insts                     42832511                       # number of integer instructions
system.cpu.num_int_register_reads            84419046                       # number of times the integer registers were read
system.cpu.num_int_register_writes           44342654                       # number of times the integer registers were written
system.cpu.num_load_insts                     5153143                       # Number of load instructions
system.cpu.num_mem_refs                       5220060                       # number of memory refs
system.cpu.num_store_insts                      66917                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                123874      0.29%      0.29% # Class of executed instruction
system.cpu.op_class::IntAlu                  34300725     79.74%     80.03% # Class of executed instruction
system.cpu.op_class::IntMult                  3272661      7.61%     87.64% # Class of executed instruction
system.cpu.op_class::IntDiv                     50585      0.12%     87.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    8129      0.02%     87.77% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4064      0.01%     87.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     87.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                      128      0.00%     87.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                    5418      0.01%     87.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               12512      0.03%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                4945      0.01%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 738      0.00%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              11557      0.03%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::MemRead                  5134469     11.94%     99.80% # Class of executed instruction
system.cpu.op_class::MemWrite                   62176      0.14%     99.95% # Class of executed instruction
system.cpu.op_class::FloatMemRead               18674      0.04%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               4741      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   43015956                       # Class of executed instruction
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         2898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           6305                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1617                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1089                       # Transaction distribution
system.membus.trans_dist::ReadExReq               528                       # Transaction distribution
system.membus.trans_dist::ReadExResp              528                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1089                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         3234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         3234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       103488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       103488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  103488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1617                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1617    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1617                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1617000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            8586250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  69935294000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2360                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1913                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               985                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1047                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1047                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2360                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2069                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7643                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    9712                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        49536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       290944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   340480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3407                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000294                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.017132                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3406     99.97%     99.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3407                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             10131000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             7899000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2322000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  69935294000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.icache.demand_hits::.cpu.inst     29674693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29674693                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29674693                       # number of overall hits
system.cpu.icache.overall_hits::total        29674693                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          774                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            774                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          774                       # number of overall misses
system.cpu.icache.overall_misses::total           774                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55513000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55513000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55513000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55513000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     29675467                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29675467                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29675467                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29675467                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000026                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000026                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71722.222222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71722.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71722.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71722.222222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          774                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          774                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          774                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          774                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53965000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53965000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53965000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53965000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69722.222222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69722.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69722.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69722.222222                       # average overall mshr miss latency
system.cpu.icache.replacements                    521                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     29674693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29674693                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          774                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           774                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55513000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55513000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29675467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29675467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71722.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71722.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          774                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          774                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53965000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53965000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69722.222222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69722.222222                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69935294000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           251.844915                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            29675467                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               774                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          38340.396641                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   251.844915                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          108                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          59351708                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         59351708                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69935294000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69935294000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69935294000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5216674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5216674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5216969                       # number of overall hits
system.cpu.dcache.overall_hits::total         5216969                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2480                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2480                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2633                       # number of overall misses
system.cpu.dcache.overall_misses::total          2633                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96866000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96866000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      5219154                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5219154                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5219602                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5219602                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000475                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000504                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000504                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39058.870968                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39058.870968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36789.213825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36789.213825                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1913                       # number of writebacks
system.cpu.dcache.writebacks::total              1913                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         2480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2633                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2633                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     91906000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     91906000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    101204000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    101204000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000504                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000504                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37058.870968                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37058.870968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38436.764147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38436.764147                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2377                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5151491                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5151491                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     45080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     45080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5152924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5152924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000278                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000278                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31458.478716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31458.478716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1433                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1433                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     42214000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     42214000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29458.478716                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29458.478716                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1047                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1047                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     51786000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     51786000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        66230                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        66230                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49461.318052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49461.318052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     49692000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     49692000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47461.318052                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47461.318052                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          295                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           295                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          153                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          153                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          448                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          448                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.341518                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.341518                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          153                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          153                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      9298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      9298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.341518                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.341518                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 60771.241830                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 60771.241830                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69935294000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.838903                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5219602                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2633                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1982.378276                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.838903                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999371                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999371                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10441837                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10441837                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69935294000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  69935294000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             114                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            1676                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1790                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            114                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           1676                       # number of overall hits
system.l2cache.overall_hits::total               1790                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           660                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           957                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1617                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          660                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          957                       # number of overall misses
system.l2cache.overall_misses::total             1617                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     50383000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     74147000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    124530000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     50383000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     74147000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    124530000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          774                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         2633                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3407                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          774                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         2633                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3407                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.852713                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.363464                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.474611                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.852713                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.363464                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.474611                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 76337.878788                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 77478.578892                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 77012.987013                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 76337.878788                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 77478.578892                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 77012.987013                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst          660                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          957                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1617                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          660                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          957                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1617                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     43783000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     64577000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    108360000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     43783000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     64577000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    108360000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.852713                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.363464                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.474611                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.852713                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.363464                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.474611                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 66337.878788                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 67478.578892                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 67012.987013                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 66337.878788                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 67478.578892                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 67012.987013                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         1913                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         1913                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         1913                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         1913                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          519                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              519                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          528                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            528                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     40841000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     40841000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         1047                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1047                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.504298                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.504298                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 77350.378788                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 77350.378788                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          528                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          528                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     35561000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     35561000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.504298                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.504298                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67350.378788                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67350.378788                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          114                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1157                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1271                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          660                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          429                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1089                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     50383000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     33306000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     83689000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          774                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         1586                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2360                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.852713                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.270492                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.461441                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 76337.878788                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 77636.363636                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 76849.403122                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          660                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          429                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1089                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     43783000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     29016000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     72799000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.852713                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.270492                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.461441                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 66337.878788                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67636.363636                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66849.403122                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  69935294000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1343.826655                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   6304                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1617                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.898578                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   530.504793                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   813.321862                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.032379                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.049641                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.082021                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1617                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1346                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.098694                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                52049                       # Number of tag accesses
system.l2cache.tags.data_accesses               52049                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69935294000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           42240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           61248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              103488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          42240                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              660                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              957                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1617                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             603987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             875781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1479768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        603987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            603987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            603987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            875781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1479768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       660.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       957.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000577500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                21196                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1617                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1617                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                101                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                  6                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                112                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 77                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                284                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                159                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                291                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                169                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                44                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                40                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                35                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      11242750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                     8085000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                 41561500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       6952.84                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 25702.84                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      1300                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.40                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1617                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1612                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          310                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     331.354839                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    212.480691                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    312.926178                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            84     27.10%     27.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           78     25.16%     52.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           51     16.45%     68.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           26      8.39%     77.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           11      3.55%     80.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           12      3.87%     84.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           10      3.23%     87.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      2.58%     90.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           30      9.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           310                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  103488                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   103488                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          1.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       1.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.01                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.01                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    69935171000                       # Total gap between requests
system.mem_ctrl.avgGap                    43249951.14                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        42240                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        61248                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 603986.879643345834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 875780.975482851383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          660                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          957                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     16507750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     25053750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     25011.74                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     26179.47                       # Per-master read average memory access latency
system.mem_ctrl.pageHitRate                     80.40                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy                778260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy                406065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy              4605300                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      5520081840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1129855710                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       25903695840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         32559423015                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         465.564969                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  67333408000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2335060000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT    266826000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               1485120                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy                770385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy              6940080                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      5520081840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        1098474360                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       25930122240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         32557874025                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         465.542821                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  67402330500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2335060000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT    197903500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  69935294000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
