; **************
; Main Module Configuration Flags/Settings

; CPU @ 18.432
; WITH BUS-MODE SET TO Z80, BUS-CYCLE OF 3 -> EQUIVALENT TO Z80 @ 6.144MHZ
; NO ADDITIONAL WAIT STATES REQUIRED
;
; CPU @ 20.000
; WITH BUS-MODE SET TO Z80, BUS-CYCLE OF 3 -> EQUIVALENT TO Z80 @ 6.667MHZ
; NO ADDITIONAL WAIT STATES REQUIRED
;
; CPU @ 24.000
; NO ADDITIONAL WAIT STATES REQUIRED
; WITH BUS-MODE SET TO Z80, BUS-CYCLE OF 3 -> EQUIVALENT TO Z80 @ 8MHZ
;
; CPU @ 24.000
; NO ADDITIONAL WAIT STATES REQUIRED
; WITH BUS-MODE SET TO Z80, BUS-CYCLE OF 4 -> EQUIVALENT TO Z80 @ 6MHZ
;
;
; RC2014 512K ROM/RAM MODULE TESTED WITH BUS-CYCLE OF 1 AND NO W/S

; **************

        INCLUDE "startup/ez80f92.inc"

RX_BUFFER_SIZE		.EQU	20
RX_BUFFER_HIGH		.EQU	15
RX_BUFFER_LOW		.EQU	5

TICKFREQ		.EQU	60

CLK_24:			.EQU	24000000
CLK_18_432		.EQU	18432000
CLK_20:			.EQU	20000000

CPU_CLK_FREQ:		.EQU	CLK_24
UART_BPS		.EQU	115200

Z80_ADDR_MBASE		.EQU	%B9

if CPU_CLK_FREQ == CLK_24

IO_BUS_CYCLES 		.EQU	BMX_BC_4	; EQUIVALENT TO Z80 @ 6MHZ
MEM_BUS_CYCLES 		.EQU	BMX_BC_4	; EQUIVALENT TO Z80 @ 6MHZ

else

IO_BUS_CYCLES 		.EQU	BMX_BC_3	; 20MHZ => Z80 @ 6.667MHZ, 18.432MHZ => Z80 @ 6.144MHZ
MEM_BUS_CYCLES 		.EQU	BMX_BC_3	; 20MHZ => Z80 @ 6.667MHZ, 18.432MHZ => Z80 @ 6.144MHZ

endif
