

================================================================
== Vivado HLS Report for 'dense_array_ap_ufixed_32u_array_ap_fixed_22_7_5_3_0_5u_config16_s'
================================================================
* Date:           Tue Dec 10 22:24:58 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls_deepset_pointwisePhi_iostream_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.817 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3| 15.000 ns | 15.000 ns |    3|    3|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 5 [1/1] (1.45ns)   --->   "%empty = call { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %data_stream_V_data_0_V, i8* %data_stream_V_data_1_V, i8* %data_stream_V_data_2_V, i8* %data_stream_V_data_3_V, i8* %data_stream_V_data_4_V, i8* %data_stream_V_data_5_V, i8* %data_stream_V_data_6_V, i8* %data_stream_V_data_7_V, i8* %data_stream_V_data_8_V, i8* %data_stream_V_data_9_V, i8* %data_stream_V_data_10_V, i8* %data_stream_V_data_11_V, i8* %data_stream_V_data_12_V, i8* %data_stream_V_data_13_V, i8* %data_stream_V_data_14_V, i8* %data_stream_V_data_15_V, i8* %data_stream_V_data_16_V, i8* %data_stream_V_data_17_V, i8* %data_stream_V_data_18_V, i8* %data_stream_V_data_19_V, i8* %data_stream_V_data_20_V, i8* %data_stream_V_data_21_V, i8* %data_stream_V_data_22_V, i8* %data_stream_V_data_23_V, i8* %data_stream_V_data_24_V, i8* %data_stream_V_data_25_V, i8* %data_stream_V_data_26_V, i8* %data_stream_V_data_27_V, i8* %data_stream_V_data_28_V, i8* %data_stream_V_data_29_V, i8* %data_stream_V_data_30_V, i8* %data_stream_V_data_31_V)" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 5 'read' 'empty' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 0" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 6 'extractvalue' 'data_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 1" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 7 'extractvalue' 'data_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 2" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 8 'extractvalue' 'data_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_3_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 3" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 9 'extractvalue' 'data_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_4_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 4" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 10 'extractvalue' 'data_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_5_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 5" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 11 'extractvalue' 'data_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_6_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 6" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 12 'extractvalue' 'data_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_7_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 7" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 13 'extractvalue' 'data_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_8_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 8" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 14 'extractvalue' 'data_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_9_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 9" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 15 'extractvalue' 'data_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_10_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 10" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 16 'extractvalue' 'data_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_11_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 11" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 17 'extractvalue' 'data_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_12_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 12" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 18 'extractvalue' 'data_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_13_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 13" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 19 'extractvalue' 'data_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_14_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 14" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 20 'extractvalue' 'data_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_15_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 15" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 21 'extractvalue' 'data_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_16_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 16" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 22 'extractvalue' 'data_16_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_17_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 17" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 23 'extractvalue' 'data_17_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_18_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 18" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 24 'extractvalue' 'data_18_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_19_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 19" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 25 'extractvalue' 'data_19_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_20_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 20" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 26 'extractvalue' 'data_20_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_21_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 21" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 27 'extractvalue' 'data_21_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_22_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 22" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 28 'extractvalue' 'data_22_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_23_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 23" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 29 'extractvalue' 'data_23_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_24_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 24" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 30 'extractvalue' 'data_24_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_25_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 25" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 31 'extractvalue' 'data_25_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_26_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 26" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 32 'extractvalue' 'data_26_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_27_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 27" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 33 'extractvalue' 'data_27_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_28_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 28" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 34 'extractvalue' 'data_28_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_29_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 29" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 35 'extractvalue' 'data_29_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_30_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 30" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 36 'extractvalue' 'data_30_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_31_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty, 31" [firmware/nnet_utils/nnet_dense_stream.h:38]   --->   Operation 37 'extractvalue' 'data_31_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.81>
ST_2 : Operation 38 [2/2] (3.81ns)   --->   "%call_ret = call fastcc { i22, i22, i22, i22, i22 } @"dense_wrapper<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<22, 7, 5, 3, 0>, config16>"(i8 %data_0_V, i8 %data_1_V, i8 %data_2_V, i8 %data_3_V, i8 %data_4_V, i8 %data_5_V, i8 %data_6_V, i8 %data_7_V, i8 %data_8_V, i8 %data_9_V, i8 %data_10_V, i8 %data_11_V, i8 %data_12_V, i8 %data_13_V, i8 %data_14_V, i8 %data_15_V, i8 %data_16_V, i8 %data_17_V, i8 %data_18_V, i8 %data_19_V, i8 %data_20_V, i8 %data_21_V, i8 %data_22_V, i8 %data_23_V, i8 %data_24_V, i8 %data_25_V, i8 %data_26_V, i8 %data_27_V, i8 %data_28_V, i8 %data_29_V, i8 %data_30_V, i8 %data_31_V)" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 38 'call' 'call_ret' <Predicate = true> <Delay = 3.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.66>
ST_3 : Operation 39 [1/2] (3.66ns)   --->   "%call_ret = call fastcc { i22, i22, i22, i22, i22 } @"dense_wrapper<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<22, 7, 5, 3, 0>, config16>"(i8 %data_0_V, i8 %data_1_V, i8 %data_2_V, i8 %data_3_V, i8 %data_4_V, i8 %data_5_V, i8 %data_6_V, i8 %data_7_V, i8 %data_8_V, i8 %data_9_V, i8 %data_10_V, i8 %data_11_V, i8 %data_12_V, i8 %data_13_V, i8 %data_14_V, i8 %data_15_V, i8 %data_16_V, i8 %data_17_V, i8 %data_18_V, i8 %data_19_V, i8 %data_20_V, i8 %data_21_V, i8 %data_22_V, i8 %data_23_V, i8 %data_24_V, i8 %data_25_V, i8 %data_26_V, i8 %data_27_V, i8 %data_28_V, i8 %data_29_V, i8 %data_30_V, i8 %data_31_V)" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 39 'call' 'call_ret' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i22, i22, i22, i22, i22 } %call_ret, 0" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 40 'extractvalue' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i22, i22, i22, i22, i22 } %call_ret, 1" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 41 'extractvalue' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i22, i22, i22, i22, i22 } %call_ret, 2" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 42 'extractvalue' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i22, i22, i22, i22, i22 } %call_ret, 3" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 43 'extractvalue' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i22, i22, i22, i22, i22 } %call_ret, 4" [firmware/nnet_utils/nnet_dense_stream.h:46]   --->   Operation 44 'extractvalue' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2616, i32 0, i32 0, [1 x i8]* @p_str2617, [1 x i8]* @p_str2618, [1 x i8]* @p_str2619, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2620, [1 x i8]* @p_str2621)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2609, i32 0, i32 0, [1 x i8]* @p_str2610, [1 x i8]* @p_str2611, [1 x i8]* @p_str2612, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2613, [1 x i8]* @p_str2614)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2602, i32 0, i32 0, [1 x i8]* @p_str2603, [1 x i8]* @p_str2604, [1 x i8]* @p_str2605, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2606, [1 x i8]* @p_str2607)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2595, i32 0, i32 0, [1 x i8]* @p_str2596, [1 x i8]* @p_str2597, [1 x i8]* @p_str2598, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2599, [1 x i8]* @p_str2600)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2588, i32 0, i32 0, [1 x i8]* @p_str2589, [1 x i8]* @p_str2590, [1 x i8]* @p_str2591, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2592, [1 x i8]* @p_str2593)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2581, i32 0, i32 0, [1 x i8]* @p_str2582, [1 x i8]* @p_str2583, [1 x i8]* @p_str2584, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2585, [1 x i8]* @p_str2586)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2574, i32 0, i32 0, [1 x i8]* @p_str2575, [1 x i8]* @p_str2576, [1 x i8]* @p_str2577, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2578, [1 x i8]* @p_str2579)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2567, i32 0, i32 0, [1 x i8]* @p_str2568, [1 x i8]* @p_str2569, [1 x i8]* @p_str2570, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2571, [1 x i8]* @p_str2572)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2560, i32 0, i32 0, [1 x i8]* @p_str2561, [1 x i8]* @p_str2562, [1 x i8]* @p_str2563, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2564, [1 x i8]* @p_str2565)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2553, i32 0, i32 0, [1 x i8]* @p_str2554, [1 x i8]* @p_str2555, [1 x i8]* @p_str2556, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2557, [1 x i8]* @p_str2558)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2546, i32 0, i32 0, [1 x i8]* @p_str2547, [1 x i8]* @p_str2548, [1 x i8]* @p_str2549, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2550, [1 x i8]* @p_str2551)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2539, i32 0, i32 0, [1 x i8]* @p_str2540, [1 x i8]* @p_str2541, [1 x i8]* @p_str2542, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2543, [1 x i8]* @p_str2544)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2532, i32 0, i32 0, [1 x i8]* @p_str2533, [1 x i8]* @p_str2534, [1 x i8]* @p_str2535, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2536, [1 x i8]* @p_str2537)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2525, i32 0, i32 0, [1 x i8]* @p_str2526, [1 x i8]* @p_str2527, [1 x i8]* @p_str2528, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2529, [1 x i8]* @p_str2530)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2518, i32 0, i32 0, [1 x i8]* @p_str2519, [1 x i8]* @p_str2520, [1 x i8]* @p_str2521, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2522, [1 x i8]* @p_str2523)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2511, i32 0, i32 0, [1 x i8]* @p_str2512, [1 x i8]* @p_str2513, [1 x i8]* @p_str2514, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2515, [1 x i8]* @p_str2516)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2504, i32 0, i32 0, [1 x i8]* @p_str2505, [1 x i8]* @p_str2506, [1 x i8]* @p_str2507, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2508, [1 x i8]* @p_str2509)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2497, i32 0, i32 0, [1 x i8]* @p_str2498, [1 x i8]* @p_str2499, [1 x i8]* @p_str2500, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2501, [1 x i8]* @p_str2502)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2490, i32 0, i32 0, [1 x i8]* @p_str2491, [1 x i8]* @p_str2492, [1 x i8]* @p_str2493, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2494, [1 x i8]* @p_str2495)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2483, i32 0, i32 0, [1 x i8]* @p_str2484, [1 x i8]* @p_str2485, [1 x i8]* @p_str2486, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2487, [1 x i8]* @p_str2488)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2476, i32 0, i32 0, [1 x i8]* @p_str2477, [1 x i8]* @p_str2478, [1 x i8]* @p_str2479, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2480, [1 x i8]* @p_str2481)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2469, i32 0, i32 0, [1 x i8]* @p_str2470, [1 x i8]* @p_str2471, [1 x i8]* @p_str2472, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2473, [1 x i8]* @p_str2474)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2462, i32 0, i32 0, [1 x i8]* @p_str2463, [1 x i8]* @p_str2464, [1 x i8]* @p_str2465, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2466, [1 x i8]* @p_str2467)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2455, i32 0, i32 0, [1 x i8]* @p_str2456, [1 x i8]* @p_str2457, [1 x i8]* @p_str2458, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2459, [1 x i8]* @p_str2460)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2448, i32 0, i32 0, [1 x i8]* @p_str2449, [1 x i8]* @p_str2450, [1 x i8]* @p_str2451, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2452, [1 x i8]* @p_str2453)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2441, i32 0, i32 0, [1 x i8]* @p_str2442, [1 x i8]* @p_str2443, [1 x i8]* @p_str2444, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2445, [1 x i8]* @p_str2446)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2434, i32 0, i32 0, [1 x i8]* @p_str2435, [1 x i8]* @p_str2436, [1 x i8]* @p_str2437, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2438, [1 x i8]* @p_str2439)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2427, i32 0, i32 0, [1 x i8]* @p_str2428, [1 x i8]* @p_str2429, [1 x i8]* @p_str2430, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2431, [1 x i8]* @p_str2432)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2420, i32 0, i32 0, [1 x i8]* @p_str2421, [1 x i8]* @p_str2422, [1 x i8]* @p_str2423, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2424, [1 x i8]* @p_str2425)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2413, i32 0, i32 0, [1 x i8]* @p_str2414, [1 x i8]* @p_str2415, [1 x i8]* @p_str2416, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2417, [1 x i8]* @p_str2418)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2406, i32 0, i32 0, [1 x i8]* @p_str2407, [1 x i8]* @p_str2408, [1 x i8]* @p_str2409, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2410, [1 x i8]* @p_str2411)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2399, i32 0, i32 0, [1 x i8]* @p_str2400, [1 x i8]* @p_str2401, [1 x i8]* @p_str2402, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2403, [1 x i8]* @p_str2404)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2392, i32 0, i32 0, [1 x i8]* @p_str2393, [1 x i8]* @p_str2394, [1 x i8]* @p_str2395, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2396, [1 x i8]* @p_str2397)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2385, i32 0, i32 0, [1 x i8]* @p_str2386, [1 x i8]* @p_str2387, [1 x i8]* @p_str2388, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2389, [1 x i8]* @p_str2390)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2378, i32 0, i32 0, [1 x i8]* @p_str2379, [1 x i8]* @p_str2380, [1 x i8]* @p_str2381, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2382, [1 x i8]* @p_str2383)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2371, i32 0, i32 0, [1 x i8]* @p_str2372, [1 x i8]* @p_str2373, [1 x i8]* @p_str2374, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2375, [1 x i8]* @p_str2376)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2364, i32 0, i32 0, [1 x i8]* @p_str2365, [1 x i8]* @p_str2366, [1 x i8]* @p_str2367, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2368, [1 x i8]* @p_str2369)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str34) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:34]   --->   Operation 82 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str36) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:49]   --->   Operation 83 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i22P.i22P.i22P.i22P.i22P(i22* %res_stream_V_data_0_V, i22* %res_stream_V_data_1_V, i22* %res_stream_V_data_2_V, i22* %res_stream_V_data_3_V, i22* %res_stream_V_data_4_V, i22 %tmp_data_0_V, i22 %tmp_data_1_V, i22 %tmp_data_2_V, i22 %tmp_data_3_V, i22 %tmp_data_4_V)" [firmware/nnet_utils/nnet_dense_stream.h:60]   --->   Operation 84 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 1> <FIFO>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_stream.h:62]   --->   Operation 85 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	fifo read on port 'data_stream_V_data_0_V' (firmware/nnet_utils/nnet_dense_stream.h:38) [76]  (1.46 ns)

 <State 2>: 3.82ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:46) to 'dense_wrapper<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<22, 7, 5, 3, 0>, config16>' [109]  (3.82 ns)

 <State 3>: 3.67ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:46) to 'dense_wrapper<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<22, 7, 5, 3, 0>, config16>' [109]  (3.67 ns)

 <State 4>: 1.46ns
The critical path consists of the following:
	fifo write on port 'res_stream_V_data_0_V' (firmware/nnet_utils/nnet_dense_stream.h:60) [116]  (1.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
