# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:30 on Apr 13,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module Discount_Checker
# -- Compiling module Stolen_Checker
# -- Compiling module Nordstrom_Returns
# -- Compiling module tb_Nordstrom_Returns
# 
# Top level modules:
# 	DE1_SoC
# 	tb_Nordstrom_Returns
# End time: 22:38:30 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work tb_Nordstrom_Returns 
# Start time: 22:38:30 on Apr 13,2023
# Loading sv_std.std
# Loading work.tb_Nordstrom_Returns
# Loading work.Nordstrom_Returns
# Loading work.Discount_Checker
# Loading work.Stolen_Checker
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 22:38:54 on Apr 13,2023, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
