<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF109-558-939  </DOCNO><DOCID>09 558 939.andO;</DOCID><JOURNAL>Electronic Engineering Times  Oct 22 1990 n613 p4(2).andM;</JOURNAL><TITLE>Altera tips new EPLD architecture. (new MAX 7000 erasableprogrammable-logic device designs will debut by mid-1991) (productannouncement)</TITLE><AUTHOR>Baker, Stan.andM;</AUTHOR><TEXT><ABSTRACT>Altera Corp (San Jose, CA) describes the general architecture ofthe firm's forthcoming MAX 7000 family of erasableprogrammable-logic devices (EPLDs).andP;  Major features of the neweight-member line include 15-nanosecond pin-to-pin delays, 70-MHzclock rates, individual macros for speed/power programming,improved fit of macros to applications, revised programmableinterconnect scheme with virtually no delays, and new expanderresources.andP;  The devices will contain from 1,500 to 2,000equivalent gates and 32 logic-array blocks in the largest device.andO;Process development and shrinking of geometries from the0.8-micron initial devices to 0.5-micron lithography will be donewith Cypress Semiconductor, as Altera owns 20 percent of Cypress'Texas plant.andP;  The first, mid-density MAX 7000 EPLDs are expectedto ship by mid-1991.andM;</ABSTRACT></TEXT><DESCRIPT>Company:   Altera Corp. (Product introduction)Cypress Semiconductor Corp. (Product development).andO;Ticker:    ALTR; CY.andO;Product:   Altera MAX 7000 (Programmable logic array) (Product introduction).andO;Topic:     Gate ArraysProduct IntroductionCircuit DesignPackaging Density.andO;Feature:   illustrationchart.andO;Caption:   Altera's MAX 7000 architecture will offer more pinouts, gates.andO;(chart)andM;</DESCRIPT></DOC>