{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 17:24:06 2011 " "Info: Processing started: Tue Nov 22 17:24:06 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off extrapolacioon -c extrapolacioon --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off extrapolacioon -c extrapolacioon --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extrapolacioon.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file extrapolacioon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extrapolacioon-grenew " "Info: Found design unit 1: extrapolacioon-grenew" {  } { { "extrapolacioon.vhd" "" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 extrapolacioon " "Info: Found entity 1: extrapolacioon" {  } { { "extrapolacioon.vhd" "" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "extrapolacioon " "Info: Elaborating entity \"extrapolacioon\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram extrapolacioon.vhd(48) " "Warning (10541): VHDL Signal Declaration warning at extrapolacioon.vhd(48): used implicit default value for signal \"ram\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "extrapolacioon.vhd" "" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "127 " "Info: Inferred 127 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "extrapolacioon.vhd" "Mux0" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "extrapolacioon.vhd" "Mux1" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "extrapolacioon.vhd" "Mux2" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "extrapolacioon.vhd" "Mux3" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux4\"" {  } { { "extrapolacioon.vhd" "Mux4" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux5\"" {  } { { "extrapolacioon.vhd" "Mux5" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux6\"" {  } { { "extrapolacioon.vhd" "Mux6" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux7\"" {  } { { "extrapolacioon.vhd" "Mux7" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux8\"" {  } { { "extrapolacioon.vhd" "Mux8" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux9\"" {  } { { "extrapolacioon.vhd" "Mux9" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux10\"" {  } { { "extrapolacioon.vhd" "Mux10" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux11\"" {  } { { "extrapolacioon.vhd" "Mux11" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux12\"" {  } { { "extrapolacioon.vhd" "Mux12" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux13\"" {  } { { "extrapolacioon.vhd" "Mux13" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux16\"" {  } { { "extrapolacioon.vhd" "Mux16" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 99 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux17\"" {  } { { "extrapolacioon.vhd" "Mux17" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 99 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux18\"" {  } { { "extrapolacioon.vhd" "Mux18" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 99 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux19\"" {  } { { "extrapolacioon.vhd" "Mux19" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 99 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux20\"" {  } { { "extrapolacioon.vhd" "Mux20" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 99 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux21\"" {  } { { "extrapolacioon.vhd" "Mux21" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 99 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux22\"" {  } { { "extrapolacioon.vhd" "Mux22" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 99 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux23\"" {  } { { "extrapolacioon.vhd" "Mux23" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 99 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux24\"" {  } { { "extrapolacioon.vhd" "Mux24" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 99 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux25\"" {  } { { "extrapolacioon.vhd" "Mux25" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 99 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux26\"" {  } { { "extrapolacioon.vhd" "Mux26" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 99 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux27\"" {  } { { "extrapolacioon.vhd" "Mux27" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 99 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux28\"" {  } { { "extrapolacioon.vhd" "Mux28" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 99 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux29\"" {  } { { "extrapolacioon.vhd" "Mux29" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 99 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux36\"" {  } { { "extrapolacioon.vhd" "Mux36" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux37\"" {  } { { "extrapolacioon.vhd" "Mux37" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux38\"" {  } { { "extrapolacioon.vhd" "Mux38" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux39\"" {  } { { "extrapolacioon.vhd" "Mux39" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux40\"" {  } { { "extrapolacioon.vhd" "Mux40" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux41\"" {  } { { "extrapolacioon.vhd" "Mux41" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux42\"" {  } { { "extrapolacioon.vhd" "Mux42" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux43\"" {  } { { "extrapolacioon.vhd" "Mux43" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux44\"" {  } { { "extrapolacioon.vhd" "Mux44" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux45\"" {  } { { "extrapolacioon.vhd" "Mux45" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux46\"" {  } { { "extrapolacioon.vhd" "Mux46" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux47\"" {  } { { "extrapolacioon.vhd" "Mux47" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux48\"" {  } { { "extrapolacioon.vhd" "Mux48" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux49\"" {  } { { "extrapolacioon.vhd" "Mux49" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 100 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux58\"" {  } { { "extrapolacioon.vhd" "Mux58" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 101 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux59\"" {  } { { "extrapolacioon.vhd" "Mux59" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 101 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux60\"" {  } { { "extrapolacioon.vhd" "Mux60" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 101 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux61\"" {  } { { "extrapolacioon.vhd" "Mux61" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 101 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux62\"" {  } { { "extrapolacioon.vhd" "Mux62" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 101 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux63\"" {  } { { "extrapolacioon.vhd" "Mux63" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 101 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux64 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux64\"" {  } { { "extrapolacioon.vhd" "Mux64" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 101 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux65 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux65\"" {  } { { "extrapolacioon.vhd" "Mux65" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 101 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux66 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux66\"" {  } { { "extrapolacioon.vhd" "Mux66" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 101 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux67 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux67\"" {  } { { "extrapolacioon.vhd" "Mux67" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 101 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux68 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux68\"" {  } { { "extrapolacioon.vhd" "Mux68" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 101 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux69 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux69\"" {  } { { "extrapolacioon.vhd" "Mux69" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 101 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux70 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux70\"" {  } { { "extrapolacioon.vhd" "Mux70" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 101 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux71 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux71\"" {  } { { "extrapolacioon.vhd" "Mux71" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 101 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux77 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux77\"" {  } { { "extrapolacioon.vhd" "Mux77" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux78 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux78\"" {  } { { "extrapolacioon.vhd" "Mux78" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux79 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux79\"" {  } { { "extrapolacioon.vhd" "Mux79" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux80 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux80\"" {  } { { "extrapolacioon.vhd" "Mux80" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux81 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux81\"" {  } { { "extrapolacioon.vhd" "Mux81" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux82 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux82\"" {  } { { "extrapolacioon.vhd" "Mux82" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux83 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux83\"" {  } { { "extrapolacioon.vhd" "Mux83" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux84 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux84\"" {  } { { "extrapolacioon.vhd" "Mux84" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux85 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux85\"" {  } { { "extrapolacioon.vhd" "Mux85" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux86 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux86\"" {  } { { "extrapolacioon.vhd" "Mux86" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux87 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux87\"" {  } { { "extrapolacioon.vhd" "Mux87" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux88 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux88\"" {  } { { "extrapolacioon.vhd" "Mux88" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux89 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux89\"" {  } { { "extrapolacioon.vhd" "Mux89" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux90 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux90\"" {  } { { "extrapolacioon.vhd" "Mux90" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux91 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux91\"" {  } { { "extrapolacioon.vhd" "Mux91" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux92 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux92\"" {  } { { "extrapolacioon.vhd" "Mux92" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux93 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux93\"" {  } { { "extrapolacioon.vhd" "Mux93" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux94 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux94\"" {  } { { "extrapolacioon.vhd" "Mux94" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux95 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux95\"" {  } { { "extrapolacioon.vhd" "Mux95" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux96 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux96\"" {  } { { "extrapolacioon.vhd" "Mux96" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux97 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux97\"" {  } { { "extrapolacioon.vhd" "Mux97" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux98 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux98\"" {  } { { "extrapolacioon.vhd" "Mux98" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux99 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux99\"" {  } { { "extrapolacioon.vhd" "Mux99" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux100 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux100\"" {  } { { "extrapolacioon.vhd" "Mux100" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux101 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux101\"" {  } { { "extrapolacioon.vhd" "Mux101" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux102 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux102\"" {  } { { "extrapolacioon.vhd" "Mux102" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux103 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux103\"" {  } { { "extrapolacioon.vhd" "Mux103" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux104 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux104\"" {  } { { "extrapolacioon.vhd" "Mux104" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux105 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux105\"" {  } { { "extrapolacioon.vhd" "Mux105" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 107 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux106 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux106\"" {  } { { "extrapolacioon.vhd" "Mux106" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 107 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux107 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux107\"" {  } { { "extrapolacioon.vhd" "Mux107" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 107 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux108 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux108\"" {  } { { "extrapolacioon.vhd" "Mux108" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 107 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux109 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux109\"" {  } { { "extrapolacioon.vhd" "Mux109" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 107 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux110 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux110\"" {  } { { "extrapolacioon.vhd" "Mux110" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 107 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux111 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux111\"" {  } { { "extrapolacioon.vhd" "Mux111" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 107 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux112 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux112\"" {  } { { "extrapolacioon.vhd" "Mux112" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 107 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux113 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux113\"" {  } { { "extrapolacioon.vhd" "Mux113" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 107 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux114 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux114\"" {  } { { "extrapolacioon.vhd" "Mux114" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 107 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux115 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux115\"" {  } { { "extrapolacioon.vhd" "Mux115" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 107 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux116 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux116\"" {  } { { "extrapolacioon.vhd" "Mux116" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 107 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux117 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux117\"" {  } { { "extrapolacioon.vhd" "Mux117" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 107 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux118 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux118\"" {  } { { "extrapolacioon.vhd" "Mux118" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 107 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux119 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux119\"" {  } { { "extrapolacioon.vhd" "Mux119" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 108 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux120 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux120\"" {  } { { "extrapolacioon.vhd" "Mux120" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 108 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux121 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux121\"" {  } { { "extrapolacioon.vhd" "Mux121" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 108 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux122 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux122\"" {  } { { "extrapolacioon.vhd" "Mux122" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 108 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux123 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux123\"" {  } { { "extrapolacioon.vhd" "Mux123" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 108 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux124 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux124\"" {  } { { "extrapolacioon.vhd" "Mux124" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 108 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux125 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux125\"" {  } { { "extrapolacioon.vhd" "Mux125" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 108 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux126 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux126\"" {  } { { "extrapolacioon.vhd" "Mux126" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 108 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux127 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux127\"" {  } { { "extrapolacioon.vhd" "Mux127" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 108 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux128 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux128\"" {  } { { "extrapolacioon.vhd" "Mux128" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 108 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux129 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux129\"" {  } { { "extrapolacioon.vhd" "Mux129" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 108 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux130 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux130\"" {  } { { "extrapolacioon.vhd" "Mux130" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 108 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux131 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux131\"" {  } { { "extrapolacioon.vhd" "Mux131" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 108 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux132 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux132\"" {  } { { "extrapolacioon.vhd" "Mux132" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 108 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux133 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux133\"" {  } { { "extrapolacioon.vhd" "Mux133" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 109 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux134 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux134\"" {  } { { "extrapolacioon.vhd" "Mux134" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 109 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux135 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux135\"" {  } { { "extrapolacioon.vhd" "Mux135" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 109 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux136 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux136\"" {  } { { "extrapolacioon.vhd" "Mux136" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 109 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux137 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux137\"" {  } { { "extrapolacioon.vhd" "Mux137" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 109 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux138 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux138\"" {  } { { "extrapolacioon.vhd" "Mux138" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 109 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux139 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux139\"" {  } { { "extrapolacioon.vhd" "Mux139" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 109 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux140 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux140\"" {  } { { "extrapolacioon.vhd" "Mux140" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 109 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux141 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux141\"" {  } { { "extrapolacioon.vhd" "Mux141" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 109 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux142 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux142\"" {  } { { "extrapolacioon.vhd" "Mux142" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 109 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux143 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux143\"" {  } { { "extrapolacioon.vhd" "Mux143" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 109 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux144 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux144\"" {  } { { "extrapolacioon.vhd" "Mux144" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 109 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux145 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux145\"" {  } { { "extrapolacioon.vhd" "Mux145" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 109 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux146 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux146\"" {  } { { "extrapolacioon.vhd" "Mux146" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 109 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux147 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux147\"" {  } { { "extrapolacioon.vhd" "Mux147" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 140 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "extrapolacioon.vhd" "" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Info: Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "extrapolacioon.vhd" "" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 98 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0oc " "Info: Found entity 1: mux_0oc" {  } { { "db/mux_0oc.tdf" "" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/db/mux_0oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux77 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux77\"" {  } { { "extrapolacioon.vhd" "" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux77 " "Info: Instantiated megafunction \"lpm_mux:Mux77\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "extrapolacioon.vhd" "" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 105 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux147 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux147\"" {  } { { "extrapolacioon.vhd" "" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 140 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux147 " "Info: Instantiated megafunction \"lpm_mux:Mux147\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "extrapolacioon.vhd" "" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/extrapolacioon.vhd" 140 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_crc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_crc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_crc " "Info: Found entity 1: mux_crc" {  } { { "db/mux_crc.tdf" "" { Text "D:/IVAN/UTN/Cosas/LCR/System on Chip/Proyecto/db/mux_crc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 17:24:09 2011 " "Info: Processing ended: Tue Nov 22 17:24:09 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
