5 10 101 22 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd forever1.vcd -o forever1.cdd -v forever1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" forever1.v 1 20 1
2 1 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 3 870004 1 0 0 0 1 17 0 1 1 1 0
1 b 3 70007 1 0 0 0 1 17 0 1 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" forever1.v 0 9 1
2 2 6 50008 1 0 21004 0 0 1 16 0 0
2 3 6 10001 0 1 1410 0 0 1 1 a
2 4 6 10008 1 37 16 2 3
2 5 7 a000a 1 0 1008 0 0 32 48 5 0
2 6 7 9000a 2b 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 7 110011 15 1 101c 0 0 1 1 a
2 8 7 100010 15 1b 102c 7 0 1 18 0 1 1 1 0 0
2 9 7 c000c 0 1 1410 0 0 1 1 a
2 10 7 c0011 15 37 3e 8 9
4 10 6 6 6
4 6 0 10 0
4 4 11 6 6
3 1 main.$u1 "main.$u1" forever1.v 0 18 1
