.include "macros.s"

.section .text, "ax"  # 0x800058A0 - 0x800764A0 ; 0x00070C00


.global __close_console
__close_console:
/* 80010AD0 0000D8F0  38 60 00 00 */	li r3, 0x0
/* 80010AD4 0000D8F4  4E 80 00 20 */	blr

.global __write_console
__write_console:
/* 80010AD8 0000D8F8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80010ADC 0000D8FC  7C 08 02 A6 */	mflr r0
/* 80010AE0 0000D900  90 01 00 24 */	stw r0, 0x24(r1)
/* 80010AE4 0000D904  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80010AE8 0000D908  7C DF 33 78 */	mr r31, r6
/* 80010AEC 0000D90C  93 C1 00 18 */	stw r30, 0x18(r1)
/* 80010AF0 0000D910  7C BE 2B 78 */	mr r30, r5
/* 80010AF4 0000D914  93 A1 00 14 */	stw r29, 0x14(r1)
/* 80010AF8 0000D918  7C 9D 23 78 */	mr r29, r4
/* 80010AFC 0000D91C  93 81 00 10 */	stw r28, 0x10(r1)
/* 80010B00 0000D920  7C 7C 1B 78 */	mr r28, r3
/* 80010B04 0000D924  38 60 00 00 */	li r3, 0x0
/* 80010B08 0000D928  80 0D 82 80 */	lwz r0, "initialized$16"@sda21(r13)
/* 80010B0C 0000D92C  2C 00 00 00 */	cmpwi r0, 0x0
/* 80010B10 0000D930  40 82 00 20 */	bne lbl_80010B30
/* 80010B14 0000D934  3C 60 00 01 */	lis r3, 0x1
/* 80010B18 0000D938  38 63 E1 00 */	addi r3, r3, -0x1f00
/* 80010B1C 0000D93C  48 01 FE 59 */	bl InitializeUART
/* 80010B20 0000D940  2C 03 00 00 */	cmpwi r3, 0x0
/* 80010B24 0000D944  40 82 00 0C */	bne lbl_80010B30
/* 80010B28 0000D948  38 00 00 01 */	li r0, 0x1
/* 80010B2C 0000D94C  90 0D 82 80 */	stw r0, "initialized$16"@sda21(r13)
lbl_80010B30:
/* 80010B30 0000D950  2C 03 00 00 */	cmpwi r3, 0x0
/* 80010B34 0000D954  41 82 00 0C */	beq lbl_80010B40
/* 80010B38 0000D958  38 60 00 01 */	li r3, 0x1
/* 80010B3C 0000D95C  48 00 00 40 */	b lbl_80010B7C
lbl_80010B40:
/* 80010B40 0000D960  80 9E 00 00 */	lwz r4, 0x0(r30)
/* 80010B44 0000D964  7F A3 EB 78 */	mr r3, r29
/* 80010B48 0000D968  48 01 FE 9D */	bl WriteUARTN
/* 80010B4C 0000D96C  2C 03 00 00 */	cmpwi r3, 0x0
/* 80010B50 0000D970  41 82 00 14 */	beq lbl_80010B64
/* 80010B54 0000D974  38 00 00 00 */	li r0, 0x0
/* 80010B58 0000D978  38 60 00 01 */	li r3, 0x1
/* 80010B5C 0000D97C  90 1E 00 00 */	stw r0, 0x0(r30)
/* 80010B60 0000D980  48 00 00 1C */	b lbl_80010B7C
lbl_80010B64:
/* 80010B64 0000D984  7F 83 E3 78 */	mr r3, r28
/* 80010B68 0000D988  7F A4 EB 78 */	mr r4, r29
/* 80010B6C 0000D98C  7F C5 F3 78 */	mr r5, r30
/* 80010B70 0000D990  7F E6 FB 78 */	mr r6, r31
/* 80010B74 0000D994  48 00 A4 B5 */	bl __TRK_write_console
/* 80010B78 0000D998  38 60 00 00 */	li r3, 0x0
lbl_80010B7C:
/* 80010B7C 0000D99C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80010B80 0000D9A0  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80010B84 0000D9A4  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80010B88 0000D9A8  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 80010B8C 0000D9AC  83 81 00 10 */	lwz r28, 0x10(r1)
/* 80010B90 0000D9B0  7C 08 03 A6 */	mtlr r0
/* 80010B94 0000D9B4  38 21 00 20 */	addi r1, r1, 0x20
/* 80010B98 0000D9B8  4E 80 00 20 */	blr


.section .sbss, "", @nobits  # 0x800C4080 - 0x800C4680 ; 0x00000600

.balign 8

.global "initialized$16"
"initialized$16":
	.skip 0x4
