# src/start.s - é‚„åŸç‰ˆ
.section .text.init
.globl _start
.align 2

_start:
    # ğŸ† é‚„åŸç‚ºåŸæœ¬èƒ½å‹•çš„å †ç–Šè¨­å®š
    li sp, 0x0001F000             #la sp, _stack_top    
    # mtvec æŒ‡å‘ 0x100
    li t0, 0x00000100
    csrw mtvec, t0
    
    # ç›´æ¥é€²å…¥ main
    jal ra, main

1:  j 1b

# --- ä¾‹å¤–å‘é‡è¡¨å€æ®µ ---
.section .text.vec
.align 2
.global exception_entry

exception_entry:
    # 1. åœ¨å †ç–Šä¸Šé–‹é—¢ç©ºé–“ (32 å€‹ 32-bit æš«å­˜å™¨ = 128 bytes)
    addi sp, sp, -128

    # ğŸ† æ ¸å¿ƒä¿®æ­£ï¼šå…ˆæŠŠè¢«ä¸­æ–·çš„ PC (mepc) å­˜é€²å †ç–Šçš„ç¬¬ä¸€å€‹ä½ç½®
    sw x5, 20(sp)
    csrr x5, mepc
    sw x5, 0(sp)      # å­˜å…¥éˆé­‚ä½å€ (offset 0)

    # 2. ä¿å­˜é€šç”¨æš«å­˜å™¨ x1, x3-x31 (x2 æ˜¯ spï¼Œç¨å¾Œç‰¹æ®Šè™•ç†ï¼›x0 ä¸ç”¨å­˜)
    sw x1,  4(sp)   # ra
    # x2 (sp) æœƒåœ¨å¾Œé¢å­˜å…¥åŸä¾†çš„æ•¸å€¼
    sw x3,  12(sp)  # gp
    sw x4,  16(sp)  # tp
    # sw x5,  20(sp)  # t0
    sw x6,  24(sp)  # t1
    sw x7,  28(sp)  # t2
    sw x8,  32(sp)  # s0/fp
    sw x9,  36(sp)  # s1
    sw x10, 40(sp)  # a0
    sw x11, 44(sp)  # a1
    sw x12, 48(sp)  # a2
    sw x13, 52(sp)  # a3
    sw x14, 56(sp)  # a4
    sw x15, 60(sp)  # a5
    sw x16, 64(sp)  # a6
    sw x17, 68(sp)  # a7
    sw x18, 72(sp)  # s2
    sw x19, 76(sp)  # s3
    sw x20, 80(sp)  # s4
    sw x21, 84(sp)  # s5
    sw x22, 88(sp)  # s6
    sw x23, 92(sp)  # s7
    sw x24, 96(sp)  # s8
    sw x25, 100(sp) # s9
    sw x26, 104(sp) # s10
    sw x27, 108(sp) # s11
    sw x28, 112(sp) # t3
    sw x29, 116(sp) # t4
    sw x30, 120(sp) # t5
    sw x31, 124(sp) # t6

    # 3. ç‰¹æ®Šè™•ç†ï¼šå­˜å…¥ã€Œé€²å…¥ä¸­æ–·å‰ã€çš„åŸå§‹ sp å€¼
    addi t0, sp, 128
    sw t0, 8(sp)

    # 4. è®€å– CSR è³‡è¨Šï¼Œæº–å‚™å‚³çµ¦ C èªè¨€ 
    csrr a0, mcause   # ç¬¬ä¸€å€‹åƒæ•¸ï¼šcause 
    csrr a1, mepc     # ç¬¬äºŒå€‹åƒæ•¸ï¼šepc 
    mv   a2, sp       # ç¬¬ä¸‰å€‹åƒæ•¸ï¼šæŒ‡å‘é€™ 128 bytes å­˜æª”çš„æŒ‡æ¨™ (Context)

    # 5. å‘¼å« C èªè¨€è™•ç†å™¨
    jal ra, handle_exception

    # ğŸ† é€™è£¡å°±æ˜¯å¤šå·¥åˆ‡æ›çš„ç§˜å¯†ï¼š
    # å¦‚æœ handle_exception ä¿®æ”¹äº† a2 ä¸¦è¿”å›ï¼Œæˆ‘å€‘å°±æœƒå¾å¦ä¸€å€‹ä»»å‹™çš„å †ç–Šé‚„åŸï¼
    mv sp, a0

    # ğŸ† å¾æ–°ä»»å‹™çš„å †ç–Šé‚„åŸå®ƒä¸Šæ¬¡åœä¸‹çš„ PC
    lw t0, 0(sp)
    csrw mepc, t0    

    # 6. å¾å †ç–Šé‚„åŸæ‰€æœ‰æš«å­˜å™¨
    lw x1,  4(sp)
    # x2 (sp) é€éæœ€å¾Œçš„ addi é‚„åŸ
    lw x3,  12(sp)
    lw x4,  16(sp)
    lw x5,  20(sp)
    lw x6,  24(sp)
    lw x7,  28(sp)
    lw x8,  32(sp)
    lw x9,  36(sp)
    lw x10, 40(sp)
    lw x11, 44(sp)
    lw x12, 48(sp)
    lw x13, 52(sp)
    lw x14, 56(sp)
    lw x15, 60(sp)
    lw x16, 64(sp)
    lw x17, 68(sp)
    lw x18, 72(sp)
    lw x19, 76(sp)
    lw x20, 80(sp)
    lw x21, 84(sp)
    lw x22, 88(sp)
    lw x23, 92(sp)
    lw x24, 96(sp)
    lw x25, 100(sp)
    lw x26, 104(sp)
    lw x27, 108(sp)
    lw x28, 112(sp)
    lw x29, 116(sp)
    lw x30, 120(sp)
    lw x31, 124(sp)

    # 7. é‡‹æ”¾å †ç–Šç©ºé–“ä¸¦è¿”å›
    addi sp, sp, 128
    mret
    