// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/19/2021 23:44:18"

// 
// Device: Altera EP4CE30F23I7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module simple (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clock,
	reset,
	outside_input,
	instruciton_register,
	program_counter,
	data_register,
	cond_register,
	mdr,
	state_out,
	r0,
	r1,
	r2,
	r3,
	m0,
	wren_out,
	dfw,
	add);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clock;
input 	reset;
input 	[15:0] outside_input;
output 	[15:0] instruciton_register;
output 	[15:0] program_counter;
output 	[15:0] data_register;
output 	[3:0] cond_register;
output 	[15:0] mdr;
output 	[2:0] state_out;
output 	[15:0] r0;
output 	[15:0] r1;
output 	[15:0] r2;
output 	[15:0] r3;
output 	[15:0] m0;
output 	wren_out;
output 	[15:0] dfw;
output 	[15:0] add;

// Design Ports Information
// instruciton_register[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruciton_register[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruciton_register[2]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruciton_register[3]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruciton_register[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruciton_register[5]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruciton_register[6]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruciton_register[7]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruciton_register[8]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruciton_register[9]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruciton_register[10]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruciton_register[11]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruciton_register[12]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruciton_register[13]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruciton_register[14]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruciton_register[15]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[1]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[2]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[4]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[5]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[6]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[7]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[8]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[9]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[10]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[11]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[12]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[13]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[14]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[15]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[0]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[1]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[2]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[4]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[5]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[6]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[7]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[8]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[9]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[10]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[11]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[12]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[13]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[14]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[15]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cond_register[0]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cond_register[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cond_register[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cond_register[3]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[0]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[1]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[2]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[4]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[5]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[6]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[7]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[8]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[9]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[10]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[11]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[12]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[13]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[14]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdr[15]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_out[0]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_out[1]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_out[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[0]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[2]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[3]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[5]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[6]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[7]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[8]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[9]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[10]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[11]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[12]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[13]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[14]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[15]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[0]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[3]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[4]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[5]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[6]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[8]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[9]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[10]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[11]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[12]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[13]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[14]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[15]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[0]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[1]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[2]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[3]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[4]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[5]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[6]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[7]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[8]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[9]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[10]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[11]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[12]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[13]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[14]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r2[15]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[1]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[2]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[3]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[4]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[5]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[6]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[7]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[8]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[9]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[10]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[11]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[12]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[13]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[14]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r3[15]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[0]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[1]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[3]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[5]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[6]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[7]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[8]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[9]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[10]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[11]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[12]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[13]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[14]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m0[15]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren_out	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[1]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[2]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[3]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[4]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[5]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[8]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[9]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[10]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[11]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[12]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[13]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[14]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dfw[15]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[0]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[1]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[2]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[3]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[4]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[5]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[6]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[7]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[8]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[9]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[10]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[11]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[12]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[13]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add[15]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[1]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[0]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[3]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[4]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[5]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[6]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[7]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[8]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[9]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[10]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[11]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[12]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[13]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[14]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outside_input[15]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("simple_7_1200mv_-40c_v_slow.sdo");
// synopsys translate_on

wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~14_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \control|phase_counter~0_combout ;
wire \control|phase_counter~2_combout ;
wire \control|phase_counter~1_combout ;
wire \control|state~2_combout ;
wire \control|state~0_combout ;
wire \control|state~1_combout ;
wire \mem_access|Equal0~0_combout ;
wire \fetch|program_counter[0]~16_combout ;
wire \fetch|program_counter[0]~17 ;
wire \fetch|program_counter[1]~18_combout ;
wire \control|instruction_register[8]~0_combout ;
wire \control|instruction_register~3_combout ;
wire \fetch|program_counter[1]~19 ;
wire \fetch|program_counter[2]~20_combout ;
wire \fetch|program_counter[2]~21 ;
wire \fetch|program_counter[3]~22_combout ;
wire \exec|op_alu_mux|Mux1~0_combout ;
wire \fetch|program_counter[3]~23 ;
wire \fetch|program_counter[4]~24_combout ;
wire \fetch|program_counter[4]~25 ;
wire \fetch|program_counter[5]~26_combout ;
wire \exec|alu_src_mux_a|Mux0~0_combout ;
wire \fetch|program_counter[5]~27 ;
wire \fetch|program_counter[6]~28_combout ;
wire \fetch|program_counter[8]~33 ;
wire \fetch|program_counter[9]~34_combout ;
wire \fetch|program_counter[9]~35 ;
wire \fetch|program_counter[10]~36_combout ;
wire \exec|op_alu_mux|Mux0~1_combout ;
wire \exec|a|Mux79~22_combout ;
wire \exec|a|Mux79~21_combout ;
wire \exec|a|Mux79~19_combout ;
wire \fetch|program_counter[10]~37 ;
wire \fetch|program_counter[11]~38_combout ;
wire \outside_input[7]~input_o ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \fetch|instruction_register~12_combout ;
wire \fetch|instruction_register[10]~1_combout ;
wire \control|instruction_register~9_combout ;
wire \fetch|instruction_register~13_combout ;
wire \control|instruction_register~8_combout ;
wire \control|Equal1~0_combout ;
wire \mem_access|address[0]~feeder_combout ;
wire \mem_access|address[0]~1_combout ;
wire \mem_access|address[2]~feeder_combout ;
wire \mem_access|address[4]~feeder_combout ;
wire \mem_access|address[5]~feeder_combout ;
wire \mem_access|address[6]~feeder_combout ;
wire \exec|op_alu_mux|Mux3~0_combout ;
wire \control|op_mem_to_reg~combout ;
wire \outside_input[9]~input_o ;
wire \outside_input[1]~input_o ;
wire \control|Equal12~0_combout ;
wire \exec|op_alu_mux|Mux0~0_combout ;
wire \exec|op_alu_mux|Mux2~0_combout ;
wire \outside_input[8]~input_o ;
wire \exec|alu_src_mux_b|Mux7~0_combout ;
wire \exec|alu_src_mux_b|Mux7~1_combout ;
wire \decode|ar~7_combout ;
wire \decode|br[10]~0_combout ;
wire \exec|alu_src_mux_b|Mux8~0_combout ;
wire \exec|alu_src_mux_b|Mux8~1_combout ;
wire \outside_input[6]~input_o ;
wire \exec|alu_src_mux_b|Mux9~0_combout ;
wire \exec|alu_src_mux_b|Mux9~1_combout ;
wire \decode|br~3_combout ;
wire \exec|alu_src_mux_a|Mux9~0_combout ;
wire \outside_input[5]~input_o ;
wire \exec|alu_src_mux_b|Mux10~0_combout ;
wire \decode|ar~5_combout ;
wire \exec|alu_src_mux_b|Mux10~1_combout ;
wire \outside_input[4]~input_o ;
wire \exec|alu_src_mux_b|Mux11~0_combout ;
wire \mem_access|data_for_write~5_combout ;
wire \mem_access|data_for_write[6]~1_combout ;
wire \mem_access|address[10]~feeder_combout ;
wire \mem_access|address[11]~feeder_combout ;
wire \mem_access|data_for_write~6_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \mem_access|data_for_write~8_combout ;
wire \decode|ar~9_combout ;
wire \mem_access|data_for_write~10_combout ;
wire \outside_input[11]~input_o ;
wire \exec|alu_src_mux_b|Mux4~0_combout ;
wire \exec|alu_src_mux_b|Mux4~1_combout ;
wire \decode|br~16_combout ;
wire \exec|alu_src_mux_a|Mux4~0_combout ;
wire \outside_input[10]~input_o ;
wire \exec|alu_src_mux_b|Mux5~0_combout ;
wire \exec|alu_src_mux_b|Mux5~1_combout ;
wire \outside_input[2]~input_o ;
wire \decode|ar~3_combout ;
wire \mem_access|data_for_write~3_combout ;
wire \decode|ar~2_combout ;
wire \mem_access|data_for_write~4_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \mem_access|mdr_mux|res[2]~2_combout ;
wire \decode|r0~5_combout ;
wire \decode|r0~1_combout ;
wire \decode|r0~2_combout ;
wire \decode|r0[14]~3_combout ;
wire \decode|br~12_combout ;
wire \exec|alu_src_mux_a|Mux13~0_combout ;
wire \decode|br~10_combout ;
wire \exec|alu_src_mux_a|Mux14~0_combout ;
wire \decode|br~9_combout ;
wire \exec|alu_src_mux_a|Mux15~1_combout ;
wire \control|op_branch~0_combout ;
wire \exec|alu_src_mux_a|Mux15~2_combout ;
wire \exec|a|Add1~1 ;
wire \exec|a|Add1~3 ;
wire \exec|a|Add1~5 ;
wire \exec|a|Add1~7 ;
wire \exec|a|Add1~9 ;
wire \exec|a|Add1~11 ;
wire \exec|a|Add1~13 ;
wire \exec|a|Add1~15 ;
wire \exec|a|Add1~17 ;
wire \exec|a|Add1~19 ;
wire \exec|a|Add1~21 ;
wire \exec|a|Add1~22_combout ;
wire \exec|a|Mux79~1_combout ;
wire \exec|a|Mux69~0_combout ;
wire \exec|a|Mux69~1_combout ;
wire \exec|a|Add0~17 ;
wire \exec|a|Add0~19 ;
wire \exec|a|Add0~21 ;
wire \exec|a|Add0~22_combout ;
wire \exec|a|Mux69~2_combout ;
wire \exec|a|Mux69~3_combout ;
wire \exec|a|Mux69~4_combout ;
wire \exec|a|Mux69~7_combout ;
wire \mem_access|mdr_mux|res[11]~11_combout ;
wire \decode|r0~14_combout ;
wire \decode|ar~11_combout ;
wire \mem_access|data_for_write~12_combout ;
wire \mem_access|mdr_mux|res[10]~10_combout ;
wire \decode|r0~13_combout ;
wire \decode|ar~10_combout ;
wire \mem_access|data_for_write~11_combout ;
wire \outside_input[12]~input_o ;
wire \outside_input[13]~input_o ;
wire \mem_access|mdr_mux|res[13]~13_combout ;
wire \outside_input[14]~input_o ;
wire \exec|alu_src_mux_b|Mux1~0_combout ;
wire \exec|alu_src_mux_b|Mux1~1_combout ;
wire \decode|br~7_combout ;
wire \fetch|program_counter[11]~39 ;
wire \fetch|program_counter[12]~40_combout ;
wire \exec|alu_src_mux_b|Mux3~0_combout ;
wire \exec|alu_src_mux_b|Mux3~1_combout ;
wire \decode|br~17_combout ;
wire \exec|alu_src_mux_a|Mux3~0_combout ;
wire \exec|a|Add0~23 ;
wire \exec|a|Add0~24_combout ;
wire \exec|a|Mux68~2_combout ;
wire \decode|br~6_combout ;
wire \exec|alu_src_mux_a|Mux2~0_combout ;
wire \exec|a|Mux30~17_combout ;
wire \exec|a|Mux30~16_combout ;
wire \exec|a|Mux34~0_combout ;
wire \fetch|program_counter[14]~45 ;
wire \fetch|program_counter[15]~46_combout ;
wire \exec|a|shift~20_combout ;
wire \exec|a|Mux65~6_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \fetch|instruction_register~2_combout ;
wire \exec|a|Mux30~40_combout ;
wire \exec|a|Mux65~7_combout ;
wire \exec|a|Mux65~8_combout ;
wire \decode|ar~15_combout ;
wire \outside_input[15]~input_o ;
wire \exec|alu_src_mux_b|Mux0~0_combout ;
wire \exec|alu_src_mux_b|Mux0~1_combout ;
wire \exec|alu_src_mux_b|Mux2~0_combout ;
wire \exec|alu_src_mux_b|Mux2~1_combout ;
wire \exec|a|Add0~25 ;
wire \exec|a|Add0~27 ;
wire \exec|a|Add0~29 ;
wire \exec|a|Add0~30_combout ;
wire \exec|a|Add1~23 ;
wire \exec|a|Add1~25 ;
wire \exec|a|Add1~27 ;
wire \exec|a|Add1~29 ;
wire \exec|a|Add1~30_combout ;
wire \exec|a|Mux65~2_combout ;
wire \exec|a|Mux65~3_combout ;
wire \exec|a|Mux65~0_combout ;
wire \exec|a|Mux65~1_combout ;
wire \exec|a|Mux65~4_combout ;
wire \exec|a|Mux2~3_combout ;
wire \exec|a|Mux2~16_combout ;
wire \exec|a|Mux2~17_combout ;
wire \exec|a|Mux19~1_combout ;
wire \exec|a|Mux30~23_combout ;
wire \exec|a|Mux30~22_combout ;
wire \exec|a|Mux2~1_combout ;
wire \exec|a|Mux2~14_combout ;
wire \exec|a|Mux27~0_combout ;
wire \exec|a|Mux65~5_combout ;
wire \exec|a|Mux65~9_combout ;
wire \mem_access|address~16_combout ;
wire \exec|a|Mux30~6_combout ;
wire \exec|a|Mux30~32_combout ;
wire \exec|a|Mux30~33_combout ;
wire \exec|a|Mux30~35_combout ;
wire \exec|a|Mux30~36_combout ;
wire \exec|a|Mux16~6_combout ;
wire \exec|a|Mux16~9_combout ;
wire \exec|a|Mux16~7_combout ;
wire \exec|a|Mux16~8_combout ;
wire \exec|a|Mux76~20_combout ;
wire \exec|a|Mux68~15_combout ;
wire \exec|a|Mux68~9_combout ;
wire \exec|a|Mux79~17_combout ;
wire \exec|a|Mux79~16_combout ;
wire \exec|a|Add1~28_combout ;
wire \exec|a|Mux66~4_combout ;
wire \exec|a|Mux66~5_combout ;
wire \exec|a|Mux66~6_combout ;
wire \exec|a|Mux30~13_combout ;
wire \exec|a|Mux30~30_combout ;
wire \exec|a|Mux30~31_combout ;
wire \exec|a|Mux30~12_combout ;
wire \exec|a|Mux30~3_combout ;
wire \exec|a|Mux30~34_combout ;
wire \exec|a|Mux16~5_combout ;
wire \exec|a|Mux68~4_combout ;
wire \exec|a|Mux32~1_combout ;
wire \exec|a|Mux66~1_combout ;
wire \exec|a|Mux66~2_combout ;
wire \exec|a|Mux66~3_combout ;
wire \exec|a|Mux66~7_combout ;
wire \exec|a|Add0~26_combout ;
wire \exec|a|Mux67~0_combout ;
wire \exec|a|Equal0~2_combout ;
wire \exec|a|Equal0~3_combout ;
wire \exec|a|Equal0~4_combout ;
wire \control|cond_register~1_combout ;
wire \exec|a|Add0~14_combout ;
wire \exec|a|Add1~14_combout ;
wire \exec|a|Mux73~2_combout ;
wire \exec|a|Mux73~3_combout ;
wire \exec|a|Mux73~0_combout ;
wire \exec|a|Mux73~1_combout ;
wire \exec|a|Mux73~4_combout ;
wire \exec|a|Mux73~7_combout ;
wire \exec|a|Mux68~14_combout ;
wire \exec|a|Mux76~8_combout ;
wire \exec|a|Mux76~3_combout ;
wire \exec|a|Mux76~0_combout ;
wire \exec|a|Mux30~19_combout ;
wire \exec|a|Mux76~4_combout ;
wire \exec|a|Mux76~5_combout ;
wire \exec|a|Mux31~0_combout ;
wire \exec|a|Mux30~18_combout ;
wire \exec|a|Mux31~1_combout ;
wire \exec|a|Mux76~6_combout ;
wire \exec|a|Mux76~7_combout ;
wire \exec|a|Mux76~10_combout ;
wire \exec|a|Mux30~10_combout ;
wire \exec|a|Mux30~9_combout ;
wire \exec|a|Mux30~11_combout ;
wire \exec|a|Mux30~39_combout ;
wire \exec|a|Mux31~9_combout ;
wire \exec|a|Mux75~0_combout ;
wire \exec|a|Mux30~20_combout ;
wire \exec|a|Mux31~16_combout ;
wire \exec|a|Mux76~9_combout ;
wire \exec|a|Mux76~11_combout ;
wire \exec|a|Mux76~12_combout ;
wire \exec|a|Mux76~2_combout ;
wire \exec|a|Mux76~15_combout ;
wire \exec|a|Mux76~16_combout ;
wire \exec|a|Add1~8_combout ;
wire \exec|a|Mux76~13_combout ;
wire \exec|a|Mux76~14_combout ;
wire \exec|a|Mux76~17_combout ;
wire \exec|a|Mux30~14_combout ;
wire \exec|a|Mux30~37_combout ;
wire \exec|a|Mux30~5_combout ;
wire \exec|a|Mux30~7_combout ;
wire \exec|a|Mux30~38_combout ;
wire \exec|a|Mux76~18_combout ;
wire \exec|a|Mux76~19_combout ;
wire \exec|a|Equal0~0_combout ;
wire \exec|a|Add0~12_combout ;
wire \exec|a|Mux74~1_combout ;
wire \exec|a|Mux31~7_combout ;
wire \exec|a|Mux74~4_combout ;
wire \exec|a|Mux31~8_combout ;
wire \exec|a|Mux31~10_combout ;
wire \exec|a|Mux74~2_combout ;
wire \exec|a|Mux74~3_combout ;
wire \exec|a|Mux74~5_combout ;
wire \exec|a|Add1~12_combout ;
wire \exec|a|Mux74~6_combout ;
wire \exec|a|Mux74~7_combout ;
wire \exec|a|Mux74~8_combout ;
wire \exec|a|Mux74~9_combout ;
wire \exec|a|Mux74~10_combout ;
wire \exec|a|Equal0~1_combout ;
wire \control|cond_register~2_combout ;
wire \control|set_op_branch~1_combout ;
wire \exec|a|szcv[0]~0_combout ;
wire \exec|a|szcv[0]~1_combout ;
wire \exec|a|szcv[0]~2_combout ;
wire \control|cond_register~0_combout ;
wire \control|set_op_branch~0_combout ;
wire \control|op_branch~1_combout ;
wire \exec|a|Mux79~2_combout ;
wire \exec|a|Mux68~5_combout ;
wire \exec|a|Mux68~6_combout ;
wire \exec|a|Mux68~7_combout ;
wire \exec|a|Mux68~8_combout ;
wire \exec|a|Add1~24_combout ;
wire \exec|a|Mux68~10_combout ;
wire \exec|a|Mux68~11_combout ;
wire \exec|a|Mux68~12_combout ;
wire \exec|a|Mux68~13_combout ;
wire \mem_access|address~13_combout ;
wire \fetch|program_counter[12]~41 ;
wire \fetch|program_counter[13]~42_combout ;
wire \mem_access|address~14_combout ;
wire \fetch|program_counter[13]~43 ;
wire \fetch|program_counter[14]~44_combout ;
wire \mem_access|address~15_combout ;
wire \exec|alu_src_mux_a|Mux1~0_combout ;
wire \exec|a|Add0~28_combout ;
wire \exec|a|Mux66~0_combout ;
wire \mem_access|data_for_write~16_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \mem_access|mdr_mux|res[14]~14_combout ;
wire \decode|r0~17_combout ;
wire \decode|r0~18_combout ;
wire \decode|ar~14_combout ;
wire \mem_access|data_for_write~15_combout ;
wire \mem_access|mdr_mux|res[15]~15_combout ;
wire \decode|r0~19_combout ;
wire \decode|br~8_combout ;
wire \exec|alu_src_mux_a|Mux0~1_combout ;
wire \exec|alu_src_mux_a|Mux0~2_combout ;
wire \exec|a|Mux68~3_combout ;
wire \exec|a|Mux30~27_combout ;
wire \exec|a|Mux45~2_combout ;
wire \exec|a|Mux67~1_combout ;
wire \exec|a|Mux67~2_combout ;
wire \exec|a|Mux67~3_combout ;
wire \exec|a|Add1~26_combout ;
wire \exec|a|Mux67~4_combout ;
wire \exec|a|Mux67~5_combout ;
wire \exec|a|Mux67~6_combout ;
wire \exec|a|Mux30~24_combout ;
wire \exec|a|Mux2~19_combout ;
wire \exec|a|Mux2~4_combout ;
wire \exec|a|Mux2~20_combout ;
wire \exec|a|Mux2~21_combout ;
wire \exec|a|Mux67~7_combout ;
wire \exec|a|Mux67~8_combout ;
wire \decode|r0~16_combout ;
wire \decode|ar~13_combout ;
wire \mem_access|data_for_write~14_combout ;
wire \mem_access|mdr_mux|res[12]~12_combout ;
wire \decode|r0~15_combout ;
wire \decode|ar~12_combout ;
wire \mem_access|data_for_write~13_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \mem_access|mdr_mux|res[4]~4_combout ;
wire \decode|r0~7_combout ;
wire \decode|ar~4_combout ;
wire \exec|alu_src_mux_b|Mux11~1_combout ;
wire \exec|a|Add0~1 ;
wire \exec|a|Add0~3 ;
wire \exec|a|Add0~5 ;
wire \exec|a|Add0~7 ;
wire \exec|a|Add0~9 ;
wire \exec|a|Add0~11 ;
wire \exec|a|Add0~13 ;
wire \exec|a|Add0~15 ;
wire \exec|a|Add0~16_combout ;
wire \exec|a|Add1~16_combout ;
wire \exec|a|Mux72~2_combout ;
wire \exec|a|Mux72~3_combout ;
wire \exec|a|Mux72~0_combout ;
wire \exec|a|Mux72~1_combout ;
wire \exec|a|Mux72~4_combout ;
wire \mem_access|address~9_combout ;
wire \mem_access|address[8]~feeder_combout ;
wire \mem_access|data_for_write~2_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \outside_input[0]~input_o ;
wire \mem_access|mdr_mux|res[0]~0_combout ;
wire \decode|r0~0_combout ;
wire \decode|ar~1_combout ;
wire \mem_access|data_for_write~0_combout ;
wire \mem_access|mdr_mux|res[1]~1_combout ;
wire \decode|r0~4_combout ;
wire \decode|ar~0_combout ;
wire \exec|alu_src_mux_b|Mux14~0_combout ;
wire \exec|alu_src_mux_b|Mux14~1_combout ;
wire \exec|a|Mux30~2_combout ;
wire \exec|a|Mux30~4_combout ;
wire \exec|a|Mux22~0_combout ;
wire \exec|a|Mux22~1_combout ;
wire \exec|a|shift~1_combout ;
wire \exec|a|shift~13_combout ;
wire \exec|a|shift~14_combout ;
wire \exec|a|shift~15_combout ;
wire \exec|a|Mux7~0_combout ;
wire \exec|a|Mux7~1_combout ;
wire \exec|a|Mux38~0_combout ;
wire \exec|a|Mux72~5_combout ;
wire \exec|a|Mux72~6_combout ;
wire \exec|a|Mux72~7_combout ;
wire \mem_access|mdr_mux|res[8]~8_combout ;
wire \decode|r0~11_combout ;
wire \decode|ar~8_combout ;
wire \mem_access|data_for_write~9_combout ;
wire \mem_access|mdr_mux|res[9]~9_combout ;
wire \decode|r0~12_combout ;
wire \decode|br~14_combout ;
wire \exec|alu_src_mux_a|Mux6~0_combout ;
wire \exec|a|Mux74~0_combout ;
wire \exec|a|Mux2~0_combout ;
wire \exec|a|Mux2~15_combout ;
wire \exec|a|Mux23~0_combout ;
wire \exec|a|Mux23~1_combout ;
wire \exec|a|Mux31~3_combout ;
wire \exec|a|Mux31~14_combout ;
wire \exec|a|Mux31~17_combout ;
wire \exec|a|shift~10_combout ;
wire \exec|a|shift~11_combout ;
wire \exec|a|Mux39~0_combout ;
wire \exec|a|shift~12_combout ;
wire \exec|a|Mux8~0_combout ;
wire \exec|a|Mux73~5_combout ;
wire \exec|a|Mux73~6_combout ;
wire \mem_access|address~8_combout ;
wire \mem_access|address[7]~feeder_combout ;
wire \mem_access|mdr_mux|res[6]~6_combout ;
wire \decode|r0~9_combout ;
wire \decode|ar~6_combout ;
wire \mem_access|data_for_write~7_combout ;
wire \mem_access|mdr_mux|res[7]~7_combout ;
wire \decode|r0~10_combout ;
wire \decode|br~4_combout ;
wire \exec|alu_src_mux_a|Mux8~0_combout ;
wire \exec|a|Mux2~7_combout ;
wire \exec|a|Mux2~12_combout ;
wire \exec|a|Mux2~13_combout ;
wire \exec|a|Mux4~0_combout ;
wire \exec|a|Mux31~18_combout ;
wire \exec|a|Mux35~0_combout ;
wire \exec|a|Mux69~5_combout ;
wire \exec|a|Mux19~0_combout ;
wire \exec|a|Mux19~2_combout ;
wire \exec|a|shift~17_combout ;
wire \exec|a|shift~18_combout ;
wire \exec|a|shift~16_combout ;
wire \exec|a|shift~19_combout ;
wire \exec|a|Mux69~6_combout ;
wire \mem_access|address~12_combout ;
wire \fetch|instruction_register~11_combout ;
wire \control|instruction_register~10_combout ;
wire \fetch|instruction_register~10_combout ;
wire \control|instruction_register~11_combout ;
wire \fetch|instruction_register~9_combout ;
wire \control|instruction_register~12_combout ;
wire \decode|br[10]~1_combout ;
wire \decode|br~15_combout ;
wire \exec|alu_src_mux_a|Mux5~0_combout ;
wire \exec|a|Add1~20_combout ;
wire \exec|a|Mux70~6_combout ;
wire \exec|a|Mux70~7_combout ;
wire \exec|a|Mux16~4_combout ;
wire \exec|a|Mux71~15_combout ;
wire \exec|a|Mux32~2_combout ;
wire \exec|a|Mux70~1_combout ;
wire \exec|a|Mux71~5_combout ;
wire \exec|a|Mux71~6_combout ;
wire \exec|a|Mux70~2_combout ;
wire \exec|a|Mux70~0_combout ;
wire \exec|a|Mux71~3_combout ;
wire \exec|a|Mux70~3_combout ;
wire \exec|a|Mux16~3_combout ;
wire \exec|a|Mux71~9_combout ;
wire \exec|a|Mux70~4_combout ;
wire \exec|a|Mux16~2_combout ;
wire \exec|a|Mux70~5_combout ;
wire \exec|a|Mux70~8_combout ;
wire \exec|a|Add0~20_combout ;
wire \exec|a|concat~6_combout ;
wire \exec|a|Mux70~combout ;
wire \mem_access|address~11_combout ;
wire \fetch|instruction_register~8_combout ;
wire \control|instruction_register~4_combout ;
wire \control|instruction_register~6_combout ;
wire \control|Equal12~1_combout ;
wire \exec|alu_src_mux_b|Mux6~0_combout ;
wire \exec|alu_src_mux_b|Mux6~1_combout ;
wire \exec|a|Add0~18_combout ;
wire \exec|a|concat~5_combout ;
wire \exec|a|Mux30~26_combout ;
wire \exec|a|Mux31~4_combout ;
wire \exec|a|Mux45~0_combout ;
wire \exec|a|Mux71~4_combout ;
wire \exec|a|Mux31~5_combout ;
wire \exec|a|Mux71~7_combout ;
wire \exec|a|Mux71~2_combout ;
wire \exec|a|Mux71~8_combout ;
wire \exec|a|Mux2~11_combout ;
wire \exec|a|Mux71~10_combout ;
wire \exec|a|Mux2~2_combout ;
wire \exec|a|Mux2~5_combout ;
wire \exec|a|Mux71~11_combout ;
wire \exec|a|Add1~18_combout ;
wire \exec|a|Mux71~12_combout ;
wire \exec|a|Mux71~13_combout ;
wire \exec|a|Mux71~14_combout ;
wire \exec|a|Mux71~combout ;
wire \mem_access|address~10_combout ;
wire \fetch|instruction_register~5_combout ;
wire \exec|a|Mux79~0_combout ;
wire \mem_access|address~7_combout ;
wire \fetch|program_counter[6]~29 ;
wire \fetch|program_counter[7]~30_combout ;
wire \fetch|program_counter[7]~31 ;
wire \fetch|program_counter[8]~32_combout ;
wire \decode|br~5_combout ;
wire \exec|alu_src_mux_a|Mux7~0_combout ;
wire \exec|a|Mux2~8_combout ;
wire \exec|a|Mux2~9_combout ;
wire \exec|a|Mux2~18_combout ;
wire \exec|a|Mux30~29_combout ;
wire \exec|a|Mux31~6_combout ;
wire \exec|a|Mux75~2_combout ;
wire \exec|a|Mux75~3_combout ;
wire \exec|a|Mux75~4_combout ;
wire \exec|a|Mux75~5_combout ;
wire \exec|a|Add1~10_combout ;
wire \exec|a|Mux75~6_combout ;
wire \exec|a|Mux75~7_combout ;
wire \exec|a|Mux75~8_combout ;
wire \exec|a|Mux75~9_combout ;
wire \exec|a|Mux75~10_combout ;
wire \mem_access|mdr_mux|res[5]~5_combout ;
wire \decode|r0~8_combout ;
wire \decode|br~2_combout ;
wire \exec|alu_src_mux_a|Mux10~0_combout ;
wire \exec|a|Add0~10_combout ;
wire \exec|a|Mux75~1_combout ;
wire \mem_access|address~6_combout ;
wire \fetch|instruction_register~14_combout ;
wire \control|instruction_register~7_combout ;
wire \exec|alu_src_mux_a|Mux15~0_combout ;
wire \decode|br~13_combout ;
wire \exec|alu_src_mux_a|Mux11~0_combout ;
wire \exec|a|Add0~8_combout ;
wire \exec|a|Mux76~1_combout ;
wire \mem_access|address~5_combout ;
wire \fetch|instruction_register~6_combout ;
wire \control|instruction_register~5_combout ;
wire \control|op_alu_src_b[0]~1_combout ;
wire \control|op_alu_src_b[0]~2_combout ;
wire \fetch|instruction_register~4_combout ;
wire \outside_input[3]~input_o ;
wire \exec|alu_src_mux_b|Mux12~0_combout ;
wire \exec|alu_src_mux_b|Mux12~1_combout ;
wire \exec|a|Mux31~11_combout ;
wire \exec|a|Mux31~12_combout ;
wire \exec|a|Mux30~28_combout ;
wire \exec|a|Mux31~13_combout ;
wire \exec|a|Mux31~15_combout ;
wire \exec|a|Mux77~3_combout ;
wire \exec|a|Mux77~5_combout ;
wire \exec|a|shift~6_combout ;
wire \exec|a|shift~7_combout ;
wire \exec|a|shift~8_combout ;
wire \exec|a|shift~9_combout ;
wire \exec|a|Mux77~6_combout ;
wire \exec|a|Mux77~4_combout ;
wire \exec|a|Mux77~7_combout ;
wire \exec|a|Mux77~8_combout ;
wire \mem_access|mdr_mux|res[3]~3_combout ;
wire \decode|r0~6_combout ;
wire \decode|br~11_combout ;
wire \exec|alu_src_mux_a|Mux12~0_combout ;
wire \exec|a|Add1~6_combout ;
wire \exec|a|Mux77~0_combout ;
wire \exec|a|Mux77~1_combout ;
wire \exec|a|Add0~6_combout ;
wire \exec|a|Mux77~9_combout ;
wire \exec|a|Mux77~10_combout ;
wire \exec|a|Mux77~2_combout ;
wire \mem_access|address~4_combout ;
wire \fetch|instruction_register~3_combout ;
wire \exec|alu_src_mux_b|Mux13~0_combout ;
wire \exec|alu_src_mux_b|Mux13~1_combout ;
wire \exec|a|concat~4_combout ;
wire \exec|a|Add0~4_combout ;
wire \exec|a|Add1~4_combout ;
wire \exec|a|Mux78~6_combout ;
wire \exec|a|Mux78~7_combout ;
wire \exec|a|Mux79~13_combout ;
wire \exec|a|Mux79~12_combout ;
wire \exec|a|Mux79~9_combout ;
wire \exec|a|Mux79~3_combout ;
wire \exec|a|Mux79~5_combout ;
wire \exec|a|Mux79~6_combout ;
wire \exec|a|Mux78~0_combout ;
wire \exec|a|Mux79~4_combout ;
wire \exec|a|Mux78~1_combout ;
wire \exec|a|Mux78~2_combout ;
wire \exec|a|Mux30~21_combout ;
wire \exec|a|Mux32~0_combout ;
wire \exec|a|Mux78~3_combout ;
wire \exec|a|Mux78~4_combout ;
wire \exec|a|Mux78~5_combout ;
wire \exec|a|Mux78~8_combout ;
wire \exec|a|Mux78~combout ;
wire \mem_access|address~3_combout ;
wire \fetch|instruction_register~16_combout ;
wire \control|instruction_register~1_combout ;
wire \control|op_alu_src_b[1]~0_combout ;
wire \exec|alu_src_mux_b|Mux15~1_combout ;
wire \exec|alu_src_mux_b|Mux15~0_combout ;
wire \exec|alu_src_mux_b|Mux15~2_combout ;
wire \exec|a|Mux2~6_combout ;
wire \exec|a|Mux2~10_combout ;
wire \exec|a|Mux79~7_combout ;
wire \exec|a|Mux79~8_combout ;
wire \exec|a|Mux79~10_combout ;
wire \exec|a|Mux45~1_combout ;
wire \exec|a|Mux30~25_combout ;
wire \exec|a|Mux79~11_combout ;
wire \exec|a|Mux79~14_combout ;
wire \exec|a|Mux79~15_combout ;
wire \exec|a|Add1~2_combout ;
wire \exec|a|Mux79~18_combout ;
wire \exec|a|Mux79~20_combout ;
wire \exec|a|Mux79~23_combout ;
wire \exec|a|Add0~2_combout ;
wire \exec|a|concat~7_combout ;
wire \exec|a|Mux79~combout ;
wire \mem_access|address~2_combout ;
wire \fetch|instruction_register~7_combout ;
wire \exec|a|Mux80~7_combout ;
wire \exec|a|Add1~0_combout ;
wire \exec|a|Mux80~4_combout ;
wire \exec|a|Add0~0_combout ;
wire \exec|a|Mux80~5_combout ;
wire \exec|alu_src_mux_b|Mux15~3_combout ;
wire \exec|a|concat~2_combout ;
wire \exec|a|Mux80~2_combout ;
wire \exec|a|concat~3_combout ;
wire \exec|a|Mux80~3_combout ;
wire \exec|a|Mux80~6_combout ;
wire \exec|a|shift~0_combout ;
wire \exec|a|shift~3_combout ;
wire \exec|a|Mux31~2_combout ;
wire \exec|a|shift~4_combout ;
wire \exec|a|Mux46~0_combout ;
wire \exec|a|shift~5_combout ;
wire \exec|a|Mux0~0_combout ;
wire \exec|a|Mux30~8_combout ;
wire \exec|a|Mux30~15_combout ;
wire \exec|a|shift~2_combout ;
wire \exec|a|Mux46~1_combout ;
wire \exec|a|Mux46~2_combout ;
wire \exec|a|Mux80~0_combout ;
wire \exec|a|Mux80~1_combout ;
wire \exec|a|Mux80~8_combout ;
wire \mem_access|address~0_combout ;
wire \fetch|instruction_register~15_combout ;
wire \control|instruction_register~2_combout ;
wire \mem_access|wren~0_combout ;
wire \mem_access|wren~q ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~5_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout ;
wire \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \fetch|instruction_register~0_combout ;
wire \exec|a|Mux66~8_combout ;
wire \exec|a|Mux0~1_combout ;
wire \exec|a|Mux0~2_combout ;
wire \exec|a|Mux64~5_combout ;
wire \exec|a|Add0~31 ;
wire \exec|a|Add0~32_combout ;
wire \exec|a|Add1~31 ;
wire \exec|a|Add1~32_combout ;
wire \exec|a|Mux64~4_combout ;
wire \exec|a|Mux64~3_combout ;
wire \exec|a|Mux64~6_combout ;
wire \exec|a|Mux64~0_combout ;
wire \exec|a|Mux64~1_combout ;
wire \exec|a|Mux64~2_combout ;
wire \exec|a|Mux64~7_combout ;
wire \exec|a|Equal0~5_combout ;
wire \exec|a|Equal0~6_combout ;
wire \mem_access|address[13]~feeder_combout ;
wire \mem_access|address[14]~feeder_combout ;
wire \altera_internal_jtag~TDO ;
wire [15:0] \fetch|program_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [15:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [15:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [15:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [2:0] \control|state ;
wire [15:0] \control|instruction_register ;
wire [15:0] \memory|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \decode|r0 ;
wire [3:0] \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [15:0] \memory|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [11:0] \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [11:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [15:0] \decode|ar ;
wire [11:0] \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [15:0] \fetch|instruction_register ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [15:0] \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [15:0] \decode|br ;
wire [15:0] \mem_access|data_for_write ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [15:0] \mem_access|address ;
wire [6:0] \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [6:0] \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [6:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [15:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [15:0] \control|data_register ;
wire [4:0] \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \control|cond_register ;
wire [2:0] \control|phase_counter ;
wire [3:0] \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [3:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [4:0] \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [5:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [1:0] \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [1:0] \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [1:0] \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [1];

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [1];

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [1];

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [1];

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1];

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1];

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [1];

assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];
assign \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [1];

assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];
assign \memory|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [1];

assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];
assign \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [1];

// Location: FF_X25_Y18_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .lut_mask = 16'hACAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneive_io_obuf \instruciton_register[0]~output (
	.i(\fetch|instruction_register [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[0]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[0]~output .bus_hold = "false";
defparam \instruciton_register[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N9
cycloneive_io_obuf \instruciton_register[1]~output (
	.i(\fetch|instruction_register [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[1]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[1]~output .bus_hold = "false";
defparam \instruciton_register[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N30
cycloneive_io_obuf \instruciton_register[2]~output (
	.i(\fetch|instruction_register [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[2]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[2]~output .bus_hold = "false";
defparam \instruciton_register[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N9
cycloneive_io_obuf \instruciton_register[3]~output (
	.i(\fetch|instruction_register [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[3]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[3]~output .bus_hold = "false";
defparam \instruciton_register[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N23
cycloneive_io_obuf \instruciton_register[4]~output (
	.i(\fetch|instruction_register [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[4]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[4]~output .bus_hold = "false";
defparam \instruciton_register[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneive_io_obuf \instruciton_register[5]~output (
	.i(\fetch|instruction_register [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[5]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[5]~output .bus_hold = "false";
defparam \instruciton_register[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \instruciton_register[6]~output (
	.i(\fetch|instruction_register [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[6]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[6]~output .bus_hold = "false";
defparam \instruciton_register[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
cycloneive_io_obuf \instruciton_register[7]~output (
	.i(\fetch|instruction_register [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[7]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[7]~output .bus_hold = "false";
defparam \instruciton_register[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \instruciton_register[8]~output (
	.i(\fetch|instruction_register [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[8]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[8]~output .bus_hold = "false";
defparam \instruciton_register[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \instruciton_register[9]~output (
	.i(\fetch|instruction_register [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[9]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[9]~output .bus_hold = "false";
defparam \instruciton_register[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
cycloneive_io_obuf \instruciton_register[10]~output (
	.i(\fetch|instruction_register [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[10]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[10]~output .bus_hold = "false";
defparam \instruciton_register[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \instruciton_register[11]~output (
	.i(\fetch|instruction_register [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[11]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[11]~output .bus_hold = "false";
defparam \instruciton_register[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \instruciton_register[12]~output (
	.i(\fetch|instruction_register [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[12]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[12]~output .bus_hold = "false";
defparam \instruciton_register[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneive_io_obuf \instruciton_register[13]~output (
	.i(\fetch|instruction_register [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[13]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[13]~output .bus_hold = "false";
defparam \instruciton_register[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \instruciton_register[14]~output (
	.i(\fetch|instruction_register [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[14]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[14]~output .bus_hold = "false";
defparam \instruciton_register[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N23
cycloneive_io_obuf \instruciton_register[15]~output (
	.i(\fetch|instruction_register [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruciton_register[15]),
	.obar());
// synopsys translate_off
defparam \instruciton_register[15]~output .bus_hold = "false";
defparam \instruciton_register[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N2
cycloneive_io_obuf \program_counter[0]~output (
	.i(\fetch|program_counter [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[0]),
	.obar());
// synopsys translate_off
defparam \program_counter[0]~output .bus_hold = "false";
defparam \program_counter[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \program_counter[1]~output (
	.i(\fetch|program_counter [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[1]),
	.obar());
// synopsys translate_off
defparam \program_counter[1]~output .bus_hold = "false";
defparam \program_counter[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N30
cycloneive_io_obuf \program_counter[2]~output (
	.i(\fetch|program_counter [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[2]),
	.obar());
// synopsys translate_off
defparam \program_counter[2]~output .bus_hold = "false";
defparam \program_counter[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
cycloneive_io_obuf \program_counter[3]~output (
	.i(\fetch|program_counter [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[3]),
	.obar());
// synopsys translate_off
defparam \program_counter[3]~output .bus_hold = "false";
defparam \program_counter[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N30
cycloneive_io_obuf \program_counter[4]~output (
	.i(\fetch|program_counter [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[4]),
	.obar());
// synopsys translate_off
defparam \program_counter[4]~output .bus_hold = "false";
defparam \program_counter[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N2
cycloneive_io_obuf \program_counter[5]~output (
	.i(\fetch|program_counter [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[5]),
	.obar());
// synopsys translate_off
defparam \program_counter[5]~output .bus_hold = "false";
defparam \program_counter[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \program_counter[6]~output (
	.i(\fetch|program_counter [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[6]),
	.obar());
// synopsys translate_off
defparam \program_counter[6]~output .bus_hold = "false";
defparam \program_counter[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N16
cycloneive_io_obuf \program_counter[7]~output (
	.i(\fetch|program_counter [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[7]),
	.obar());
// synopsys translate_off
defparam \program_counter[7]~output .bus_hold = "false";
defparam \program_counter[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N9
cycloneive_io_obuf \program_counter[8]~output (
	.i(\fetch|program_counter [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[8]),
	.obar());
// synopsys translate_off
defparam \program_counter[8]~output .bus_hold = "false";
defparam \program_counter[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneive_io_obuf \program_counter[9]~output (
	.i(\fetch|program_counter [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[9]),
	.obar());
// synopsys translate_off
defparam \program_counter[9]~output .bus_hold = "false";
defparam \program_counter[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
cycloneive_io_obuf \program_counter[10]~output (
	.i(\fetch|program_counter [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[10]),
	.obar());
// synopsys translate_off
defparam \program_counter[10]~output .bus_hold = "false";
defparam \program_counter[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N2
cycloneive_io_obuf \program_counter[11]~output (
	.i(\fetch|program_counter [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[11]),
	.obar());
// synopsys translate_off
defparam \program_counter[11]~output .bus_hold = "false";
defparam \program_counter[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \program_counter[12]~output (
	.i(\fetch|program_counter [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[12]),
	.obar());
// synopsys translate_off
defparam \program_counter[12]~output .bus_hold = "false";
defparam \program_counter[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N30
cycloneive_io_obuf \program_counter[13]~output (
	.i(\fetch|program_counter [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[13]),
	.obar());
// synopsys translate_off
defparam \program_counter[13]~output .bus_hold = "false";
defparam \program_counter[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneive_io_obuf \program_counter[14]~output (
	.i(\fetch|program_counter [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[14]),
	.obar());
// synopsys translate_off
defparam \program_counter[14]~output .bus_hold = "false";
defparam \program_counter[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N2
cycloneive_io_obuf \program_counter[15]~output (
	.i(\fetch|program_counter [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(program_counter[15]),
	.obar());
// synopsys translate_off
defparam \program_counter[15]~output .bus_hold = "false";
defparam \program_counter[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N23
cycloneive_io_obuf \data_register[0]~output (
	.i(\exec|a|Mux80~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[0]),
	.obar());
// synopsys translate_off
defparam \data_register[0]~output .bus_hold = "false";
defparam \data_register[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N23
cycloneive_io_obuf \data_register[1]~output (
	.i(\exec|a|Mux79~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[1]),
	.obar());
// synopsys translate_off
defparam \data_register[1]~output .bus_hold = "false";
defparam \data_register[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y17_N23
cycloneive_io_obuf \data_register[2]~output (
	.i(\exec|a|Mux78~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[2]),
	.obar());
// synopsys translate_off
defparam \data_register[2]~output .bus_hold = "false";
defparam \data_register[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N23
cycloneive_io_obuf \data_register[3]~output (
	.i(\exec|a|Mux77~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[3]),
	.obar());
// synopsys translate_off
defparam \data_register[3]~output .bus_hold = "false";
defparam \data_register[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N23
cycloneive_io_obuf \data_register[4]~output (
	.i(\exec|a|Mux76~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[4]),
	.obar());
// synopsys translate_off
defparam \data_register[4]~output .bus_hold = "false";
defparam \data_register[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N16
cycloneive_io_obuf \data_register[5]~output (
	.i(\exec|a|Mux75~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[5]),
	.obar());
// synopsys translate_off
defparam \data_register[5]~output .bus_hold = "false";
defparam \data_register[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N9
cycloneive_io_obuf \data_register[6]~output (
	.i(\exec|a|Mux74~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[6]),
	.obar());
// synopsys translate_off
defparam \data_register[6]~output .bus_hold = "false";
defparam \data_register[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N9
cycloneive_io_obuf \data_register[7]~output (
	.i(\exec|a|Mux73~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[7]),
	.obar());
// synopsys translate_off
defparam \data_register[7]~output .bus_hold = "false";
defparam \data_register[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N23
cycloneive_io_obuf \data_register[8]~output (
	.i(\exec|a|Mux72~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[8]),
	.obar());
// synopsys translate_off
defparam \data_register[8]~output .bus_hold = "false";
defparam \data_register[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \data_register[9]~output (
	.i(\exec|a|Mux71~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[9]),
	.obar());
// synopsys translate_off
defparam \data_register[9]~output .bus_hold = "false";
defparam \data_register[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N16
cycloneive_io_obuf \data_register[10]~output (
	.i(\exec|a|Mux70~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[10]),
	.obar());
// synopsys translate_off
defparam \data_register[10]~output .bus_hold = "false";
defparam \data_register[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N23
cycloneive_io_obuf \data_register[11]~output (
	.i(\exec|a|Mux69~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[11]),
	.obar());
// synopsys translate_off
defparam \data_register[11]~output .bus_hold = "false";
defparam \data_register[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N2
cycloneive_io_obuf \data_register[12]~output (
	.i(\exec|a|Mux68~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[12]),
	.obar());
// synopsys translate_off
defparam \data_register[12]~output .bus_hold = "false";
defparam \data_register[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N23
cycloneive_io_obuf \data_register[13]~output (
	.i(\exec|a|Mux67~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[13]),
	.obar());
// synopsys translate_off
defparam \data_register[13]~output .bus_hold = "false";
defparam \data_register[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N30
cycloneive_io_obuf \data_register[14]~output (
	.i(\exec|a|Mux66~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[14]),
	.obar());
// synopsys translate_off
defparam \data_register[14]~output .bus_hold = "false";
defparam \data_register[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N2
cycloneive_io_obuf \data_register[15]~output (
	.i(\exec|a|Mux65~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_register[15]),
	.obar());
// synopsys translate_off
defparam \data_register[15]~output .bus_hold = "false";
defparam \data_register[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N16
cycloneive_io_obuf \cond_register[0]~output (
	.i(\exec|a|szcv[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cond_register[0]),
	.obar());
// synopsys translate_off
defparam \cond_register[0]~output .bus_hold = "false";
defparam \cond_register[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N2
cycloneive_io_obuf \cond_register[1]~output (
	.i(\exec|a|Mux64~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cond_register[1]),
	.obar());
// synopsys translate_off
defparam \cond_register[1]~output .bus_hold = "false";
defparam \cond_register[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N9
cycloneive_io_obuf \cond_register[2]~output (
	.i(\exec|a|Equal0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cond_register[2]),
	.obar());
// synopsys translate_off
defparam \cond_register[2]~output .bus_hold = "false";
defparam \cond_register[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y29_N2
cycloneive_io_obuf \cond_register[3]~output (
	.i(\exec|a|Mux65~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cond_register[3]),
	.obar());
// synopsys translate_off
defparam \cond_register[3]~output .bus_hold = "false";
defparam \cond_register[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N9
cycloneive_io_obuf \mdr[0]~output (
	.i(\mem_access|mdr_mux|res[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[0]),
	.obar());
// synopsys translate_off
defparam \mdr[0]~output .bus_hold = "false";
defparam \mdr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \mdr[1]~output (
	.i(\mem_access|mdr_mux|res[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[1]),
	.obar());
// synopsys translate_off
defparam \mdr[1]~output .bus_hold = "false";
defparam \mdr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
cycloneive_io_obuf \mdr[2]~output (
	.i(\mem_access|mdr_mux|res[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[2]),
	.obar());
// synopsys translate_off
defparam \mdr[2]~output .bus_hold = "false";
defparam \mdr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N16
cycloneive_io_obuf \mdr[3]~output (
	.i(\mem_access|mdr_mux|res[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[3]),
	.obar());
// synopsys translate_off
defparam \mdr[3]~output .bus_hold = "false";
defparam \mdr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N2
cycloneive_io_obuf \mdr[4]~output (
	.i(\mem_access|mdr_mux|res[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[4]),
	.obar());
// synopsys translate_off
defparam \mdr[4]~output .bus_hold = "false";
defparam \mdr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \mdr[5]~output (
	.i(\mem_access|mdr_mux|res[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[5]),
	.obar());
// synopsys translate_off
defparam \mdr[5]~output .bus_hold = "false";
defparam \mdr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N9
cycloneive_io_obuf \mdr[6]~output (
	.i(\mem_access|mdr_mux|res[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[6]),
	.obar());
// synopsys translate_off
defparam \mdr[6]~output .bus_hold = "false";
defparam \mdr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \mdr[7]~output (
	.i(\mem_access|mdr_mux|res[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[7]),
	.obar());
// synopsys translate_off
defparam \mdr[7]~output .bus_hold = "false";
defparam \mdr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N2
cycloneive_io_obuf \mdr[8]~output (
	.i(\mem_access|mdr_mux|res[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[8]),
	.obar());
// synopsys translate_off
defparam \mdr[8]~output .bus_hold = "false";
defparam \mdr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N30
cycloneive_io_obuf \mdr[9]~output (
	.i(\mem_access|mdr_mux|res[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[9]),
	.obar());
// synopsys translate_off
defparam \mdr[9]~output .bus_hold = "false";
defparam \mdr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \mdr[10]~output (
	.i(\mem_access|mdr_mux|res[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[10]),
	.obar());
// synopsys translate_off
defparam \mdr[10]~output .bus_hold = "false";
defparam \mdr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \mdr[11]~output (
	.i(\mem_access|mdr_mux|res[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[11]),
	.obar());
// synopsys translate_off
defparam \mdr[11]~output .bus_hold = "false";
defparam \mdr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N30
cycloneive_io_obuf \mdr[12]~output (
	.i(\mem_access|mdr_mux|res[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[12]),
	.obar());
// synopsys translate_off
defparam \mdr[12]~output .bus_hold = "false";
defparam \mdr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cycloneive_io_obuf \mdr[13]~output (
	.i(\mem_access|mdr_mux|res[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[13]),
	.obar());
// synopsys translate_off
defparam \mdr[13]~output .bus_hold = "false";
defparam \mdr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \mdr[14]~output (
	.i(\mem_access|mdr_mux|res[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[14]),
	.obar());
// synopsys translate_off
defparam \mdr[14]~output .bus_hold = "false";
defparam \mdr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N2
cycloneive_io_obuf \mdr[15]~output (
	.i(\mem_access|mdr_mux|res[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mdr[15]),
	.obar());
// synopsys translate_off
defparam \mdr[15]~output .bus_hold = "false";
defparam \mdr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N23
cycloneive_io_obuf \state_out[0]~output (
	.i(\control|state [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state_out[0]),
	.obar());
// synopsys translate_off
defparam \state_out[0]~output .bus_hold = "false";
defparam \state_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N2
cycloneive_io_obuf \state_out[1]~output (
	.i(\control|state [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state_out[1]),
	.obar());
// synopsys translate_off
defparam \state_out[1]~output .bus_hold = "false";
defparam \state_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \state_out[2]~output (
	.i(\control|state [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state_out[2]),
	.obar());
// synopsys translate_off
defparam \state_out[2]~output .bus_hold = "false";
defparam \state_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N2
cycloneive_io_obuf \r0[0]~output (
	.i(\decode|r0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[0]),
	.obar());
// synopsys translate_off
defparam \r0[0]~output .bus_hold = "false";
defparam \r0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N16
cycloneive_io_obuf \r0[1]~output (
	.i(\decode|r0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[1]),
	.obar());
// synopsys translate_off
defparam \r0[1]~output .bus_hold = "false";
defparam \r0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N16
cycloneive_io_obuf \r0[2]~output (
	.i(\decode|r0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[2]),
	.obar());
// synopsys translate_off
defparam \r0[2]~output .bus_hold = "false";
defparam \r0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N16
cycloneive_io_obuf \r0[3]~output (
	.i(\decode|r0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[3]),
	.obar());
// synopsys translate_off
defparam \r0[3]~output .bus_hold = "false";
defparam \r0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N23
cycloneive_io_obuf \r0[4]~output (
	.i(\decode|r0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[4]),
	.obar());
// synopsys translate_off
defparam \r0[4]~output .bus_hold = "false";
defparam \r0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N23
cycloneive_io_obuf \r0[5]~output (
	.i(\decode|r0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[5]),
	.obar());
// synopsys translate_off
defparam \r0[5]~output .bus_hold = "false";
defparam \r0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N2
cycloneive_io_obuf \r0[6]~output (
	.i(\decode|r0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[6]),
	.obar());
// synopsys translate_off
defparam \r0[6]~output .bus_hold = "false";
defparam \r0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y26_N23
cycloneive_io_obuf \r0[7]~output (
	.i(\decode|r0 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[7]),
	.obar());
// synopsys translate_off
defparam \r0[7]~output .bus_hold = "false";
defparam \r0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N30
cycloneive_io_obuf \r0[8]~output (
	.i(\decode|r0 [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[8]),
	.obar());
// synopsys translate_off
defparam \r0[8]~output .bus_hold = "false";
defparam \r0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \r0[9]~output (
	.i(\decode|r0 [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[9]),
	.obar());
// synopsys translate_off
defparam \r0[9]~output .bus_hold = "false";
defparam \r0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N9
cycloneive_io_obuf \r0[10]~output (
	.i(\decode|r0 [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[10]),
	.obar());
// synopsys translate_off
defparam \r0[10]~output .bus_hold = "false";
defparam \r0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \r0[11]~output (
	.i(\decode|r0 [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[11]),
	.obar());
// synopsys translate_off
defparam \r0[11]~output .bus_hold = "false";
defparam \r0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N9
cycloneive_io_obuf \r0[12]~output (
	.i(\decode|r0 [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[12]),
	.obar());
// synopsys translate_off
defparam \r0[12]~output .bus_hold = "false";
defparam \r0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y5_N9
cycloneive_io_obuf \r0[13]~output (
	.i(\decode|r0 [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[13]),
	.obar());
// synopsys translate_off
defparam \r0[13]~output .bus_hold = "false";
defparam \r0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N16
cycloneive_io_obuf \r0[14]~output (
	.i(\decode|r0 [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[14]),
	.obar());
// synopsys translate_off
defparam \r0[14]~output .bus_hold = "false";
defparam \r0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N9
cycloneive_io_obuf \r0[15]~output (
	.i(\decode|r0 [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r0[15]),
	.obar());
// synopsys translate_off
defparam \r0[15]~output .bus_hold = "false";
defparam \r0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N2
cycloneive_io_obuf \r1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[0]),
	.obar());
// synopsys translate_off
defparam \r1[0]~output .bus_hold = "false";
defparam \r1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N16
cycloneive_io_obuf \r1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[1]),
	.obar());
// synopsys translate_off
defparam \r1[1]~output .bus_hold = "false";
defparam \r1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N23
cycloneive_io_obuf \r1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[2]),
	.obar());
// synopsys translate_off
defparam \r1[2]~output .bus_hold = "false";
defparam \r1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N23
cycloneive_io_obuf \r1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[3]),
	.obar());
// synopsys translate_off
defparam \r1[3]~output .bus_hold = "false";
defparam \r1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N30
cycloneive_io_obuf \r1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[4]),
	.obar());
// synopsys translate_off
defparam \r1[4]~output .bus_hold = "false";
defparam \r1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N9
cycloneive_io_obuf \r1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[5]),
	.obar());
// synopsys translate_off
defparam \r1[5]~output .bus_hold = "false";
defparam \r1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \r1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[6]),
	.obar());
// synopsys translate_off
defparam \r1[6]~output .bus_hold = "false";
defparam \r1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \r1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[7]),
	.obar());
// synopsys translate_off
defparam \r1[7]~output .bus_hold = "false";
defparam \r1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \r1[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[8]),
	.obar());
// synopsys translate_off
defparam \r1[8]~output .bus_hold = "false";
defparam \r1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N30
cycloneive_io_obuf \r1[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[9]),
	.obar());
// synopsys translate_off
defparam \r1[9]~output .bus_hold = "false";
defparam \r1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \r1[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[10]),
	.obar());
// synopsys translate_off
defparam \r1[10]~output .bus_hold = "false";
defparam \r1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N16
cycloneive_io_obuf \r1[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[11]),
	.obar());
// synopsys translate_off
defparam \r1[11]~output .bus_hold = "false";
defparam \r1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \r1[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[12]),
	.obar());
// synopsys translate_off
defparam \r1[12]~output .bus_hold = "false";
defparam \r1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N9
cycloneive_io_obuf \r1[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[13]),
	.obar());
// synopsys translate_off
defparam \r1[13]~output .bus_hold = "false";
defparam \r1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N9
cycloneive_io_obuf \r1[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[14]),
	.obar());
// synopsys translate_off
defparam \r1[14]~output .bus_hold = "false";
defparam \r1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \r1[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r1[15]),
	.obar());
// synopsys translate_off
defparam \r1[15]~output .bus_hold = "false";
defparam \r1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N9
cycloneive_io_obuf \r2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[0]),
	.obar());
// synopsys translate_off
defparam \r2[0]~output .bus_hold = "false";
defparam \r2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \r2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[1]),
	.obar());
// synopsys translate_off
defparam \r2[1]~output .bus_hold = "false";
defparam \r2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N16
cycloneive_io_obuf \r2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[2]),
	.obar());
// synopsys translate_off
defparam \r2[2]~output .bus_hold = "false";
defparam \r2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N2
cycloneive_io_obuf \r2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[3]),
	.obar());
// synopsys translate_off
defparam \r2[3]~output .bus_hold = "false";
defparam \r2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \r2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[4]),
	.obar());
// synopsys translate_off
defparam \r2[4]~output .bus_hold = "false";
defparam \r2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \r2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[5]),
	.obar());
// synopsys translate_off
defparam \r2[5]~output .bus_hold = "false";
defparam \r2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N9
cycloneive_io_obuf \r2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[6]),
	.obar());
// synopsys translate_off
defparam \r2[6]~output .bus_hold = "false";
defparam \r2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N23
cycloneive_io_obuf \r2[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[7]),
	.obar());
// synopsys translate_off
defparam \r2[7]~output .bus_hold = "false";
defparam \r2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \r2[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[8]),
	.obar());
// synopsys translate_off
defparam \r2[8]~output .bus_hold = "false";
defparam \r2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y40_N23
cycloneive_io_obuf \r2[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[9]),
	.obar());
// synopsys translate_off
defparam \r2[9]~output .bus_hold = "false";
defparam \r2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N23
cycloneive_io_obuf \r2[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[10]),
	.obar());
// synopsys translate_off
defparam \r2[10]~output .bus_hold = "false";
defparam \r2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N30
cycloneive_io_obuf \r2[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[11]),
	.obar());
// synopsys translate_off
defparam \r2[11]~output .bus_hold = "false";
defparam \r2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \r2[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[12]),
	.obar());
// synopsys translate_off
defparam \r2[12]~output .bus_hold = "false";
defparam \r2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N23
cycloneive_io_obuf \r2[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[13]),
	.obar());
// synopsys translate_off
defparam \r2[13]~output .bus_hold = "false";
defparam \r2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
cycloneive_io_obuf \r2[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[14]),
	.obar());
// synopsys translate_off
defparam \r2[14]~output .bus_hold = "false";
defparam \r2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N16
cycloneive_io_obuf \r2[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r2[15]),
	.obar());
// synopsys translate_off
defparam \r2[15]~output .bus_hold = "false";
defparam \r2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N9
cycloneive_io_obuf \r3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[0]),
	.obar());
// synopsys translate_off
defparam \r3[0]~output .bus_hold = "false";
defparam \r3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \r3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[1]),
	.obar());
// synopsys translate_off
defparam \r3[1]~output .bus_hold = "false";
defparam \r3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \r3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[2]),
	.obar());
// synopsys translate_off
defparam \r3[2]~output .bus_hold = "false";
defparam \r3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \r3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[3]),
	.obar());
// synopsys translate_off
defparam \r3[3]~output .bus_hold = "false";
defparam \r3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \r3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[4]),
	.obar());
// synopsys translate_off
defparam \r3[4]~output .bus_hold = "false";
defparam \r3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \r3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[5]),
	.obar());
// synopsys translate_off
defparam \r3[5]~output .bus_hold = "false";
defparam \r3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N2
cycloneive_io_obuf \r3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[6]),
	.obar());
// synopsys translate_off
defparam \r3[6]~output .bus_hold = "false";
defparam \r3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N16
cycloneive_io_obuf \r3[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[7]),
	.obar());
// synopsys translate_off
defparam \r3[7]~output .bus_hold = "false";
defparam \r3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N23
cycloneive_io_obuf \r3[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[8]),
	.obar());
// synopsys translate_off
defparam \r3[8]~output .bus_hold = "false";
defparam \r3[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \r3[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[9]),
	.obar());
// synopsys translate_off
defparam \r3[9]~output .bus_hold = "false";
defparam \r3[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \r3[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[10]),
	.obar());
// synopsys translate_off
defparam \r3[10]~output .bus_hold = "false";
defparam \r3[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N16
cycloneive_io_obuf \r3[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[11]),
	.obar());
// synopsys translate_off
defparam \r3[11]~output .bus_hold = "false";
defparam \r3[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N9
cycloneive_io_obuf \r3[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[12]),
	.obar());
// synopsys translate_off
defparam \r3[12]~output .bus_hold = "false";
defparam \r3[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N30
cycloneive_io_obuf \r3[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[13]),
	.obar());
// synopsys translate_off
defparam \r3[13]~output .bus_hold = "false";
defparam \r3[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N30
cycloneive_io_obuf \r3[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[14]),
	.obar());
// synopsys translate_off
defparam \r3[14]~output .bus_hold = "false";
defparam \r3[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N2
cycloneive_io_obuf \r3[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r3[15]),
	.obar());
// synopsys translate_off
defparam \r3[15]~output .bus_hold = "false";
defparam \r3[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N23
cycloneive_io_obuf \m0[0]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[0]),
	.obar());
// synopsys translate_off
defparam \m0[0]~output .bus_hold = "false";
defparam \m0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \m0[1]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[1]),
	.obar());
// synopsys translate_off
defparam \m0[1]~output .bus_hold = "false";
defparam \m0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N2
cycloneive_io_obuf \m0[2]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[2]),
	.obar());
// synopsys translate_off
defparam \m0[2]~output .bus_hold = "false";
defparam \m0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \m0[3]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[3]),
	.obar());
// synopsys translate_off
defparam \m0[3]~output .bus_hold = "false";
defparam \m0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N30
cycloneive_io_obuf \m0[4]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[4]),
	.obar());
// synopsys translate_off
defparam \m0[4]~output .bus_hold = "false";
defparam \m0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N23
cycloneive_io_obuf \m0[5]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[5]),
	.obar());
// synopsys translate_off
defparam \m0[5]~output .bus_hold = "false";
defparam \m0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N9
cycloneive_io_obuf \m0[6]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[6]),
	.obar());
// synopsys translate_off
defparam \m0[6]~output .bus_hold = "false";
defparam \m0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N2
cycloneive_io_obuf \m0[7]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[7]),
	.obar());
// synopsys translate_off
defparam \m0[7]~output .bus_hold = "false";
defparam \m0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \m0[8]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[8]),
	.obar());
// synopsys translate_off
defparam \m0[8]~output .bus_hold = "false";
defparam \m0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N9
cycloneive_io_obuf \m0[9]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[9]),
	.obar());
// synopsys translate_off
defparam \m0[9]~output .bus_hold = "false";
defparam \m0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \m0[10]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[10]),
	.obar());
// synopsys translate_off
defparam \m0[10]~output .bus_hold = "false";
defparam \m0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
cycloneive_io_obuf \m0[11]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[11]),
	.obar());
// synopsys translate_off
defparam \m0[11]~output .bus_hold = "false";
defparam \m0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N2
cycloneive_io_obuf \m0[12]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[12]),
	.obar());
// synopsys translate_off
defparam \m0[12]~output .bus_hold = "false";
defparam \m0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \m0[13]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[13]),
	.obar());
// synopsys translate_off
defparam \m0[13]~output .bus_hold = "false";
defparam \m0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \m0[14]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[14]),
	.obar());
// synopsys translate_off
defparam \m0[14]~output .bus_hold = "false";
defparam \m0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \m0[15]~output (
	.i(\memory|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m0[15]),
	.obar());
// synopsys translate_off
defparam \m0[15]~output .bus_hold = "false";
defparam \m0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y30_N23
cycloneive_io_obuf \wren_out~output (
	.i(\mem_access|wren~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wren_out),
	.obar());
// synopsys translate_off
defparam \wren_out~output .bus_hold = "false";
defparam \wren_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N2
cycloneive_io_obuf \dfw[0]~output (
	.i(\mem_access|data_for_write [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[0]),
	.obar());
// synopsys translate_off
defparam \dfw[0]~output .bus_hold = "false";
defparam \dfw[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N9
cycloneive_io_obuf \dfw[1]~output (
	.i(\mem_access|data_for_write [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[1]),
	.obar());
// synopsys translate_off
defparam \dfw[1]~output .bus_hold = "false";
defparam \dfw[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y35_N2
cycloneive_io_obuf \dfw[2]~output (
	.i(\mem_access|data_for_write [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[2]),
	.obar());
// synopsys translate_off
defparam \dfw[2]~output .bus_hold = "false";
defparam \dfw[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N9
cycloneive_io_obuf \dfw[3]~output (
	.i(\mem_access|data_for_write [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[3]),
	.obar());
// synopsys translate_off
defparam \dfw[3]~output .bus_hold = "false";
defparam \dfw[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N16
cycloneive_io_obuf \dfw[4]~output (
	.i(\mem_access|data_for_write [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[4]),
	.obar());
// synopsys translate_off
defparam \dfw[4]~output .bus_hold = "false";
defparam \dfw[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N16
cycloneive_io_obuf \dfw[5]~output (
	.i(\mem_access|data_for_write [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[5]),
	.obar());
// synopsys translate_off
defparam \dfw[5]~output .bus_hold = "false";
defparam \dfw[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N23
cycloneive_io_obuf \dfw[6]~output (
	.i(\mem_access|data_for_write [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[6]),
	.obar());
// synopsys translate_off
defparam \dfw[6]~output .bus_hold = "false";
defparam \dfw[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N23
cycloneive_io_obuf \dfw[7]~output (
	.i(\mem_access|data_for_write [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[7]),
	.obar());
// synopsys translate_off
defparam \dfw[7]~output .bus_hold = "false";
defparam \dfw[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N9
cycloneive_io_obuf \dfw[8]~output (
	.i(\mem_access|data_for_write [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[8]),
	.obar());
// synopsys translate_off
defparam \dfw[8]~output .bus_hold = "false";
defparam \dfw[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N23
cycloneive_io_obuf \dfw[9]~output (
	.i(\mem_access|data_for_write [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[9]),
	.obar());
// synopsys translate_off
defparam \dfw[9]~output .bus_hold = "false";
defparam \dfw[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N2
cycloneive_io_obuf \dfw[10]~output (
	.i(\mem_access|data_for_write [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[10]),
	.obar());
// synopsys translate_off
defparam \dfw[10]~output .bus_hold = "false";
defparam \dfw[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N23
cycloneive_io_obuf \dfw[11]~output (
	.i(\mem_access|data_for_write [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[11]),
	.obar());
// synopsys translate_off
defparam \dfw[11]~output .bus_hold = "false";
defparam \dfw[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N9
cycloneive_io_obuf \dfw[12]~output (
	.i(\mem_access|data_for_write [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[12]),
	.obar());
// synopsys translate_off
defparam \dfw[12]~output .bus_hold = "false";
defparam \dfw[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N16
cycloneive_io_obuf \dfw[13]~output (
	.i(\mem_access|data_for_write [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[13]),
	.obar());
// synopsys translate_off
defparam \dfw[13]~output .bus_hold = "false";
defparam \dfw[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N2
cycloneive_io_obuf \dfw[14]~output (
	.i(\mem_access|data_for_write [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[14]),
	.obar());
// synopsys translate_off
defparam \dfw[14]~output .bus_hold = "false";
defparam \dfw[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \dfw[15]~output (
	.i(\mem_access|data_for_write [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dfw[15]),
	.obar());
// synopsys translate_off
defparam \dfw[15]~output .bus_hold = "false";
defparam \dfw[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \add[0]~output (
	.i(\mem_access|address [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[0]),
	.obar());
// synopsys translate_off
defparam \add[0]~output .bus_hold = "false";
defparam \add[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N23
cycloneive_io_obuf \add[1]~output (
	.i(\mem_access|address [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[1]),
	.obar());
// synopsys translate_off
defparam \add[1]~output .bus_hold = "false";
defparam \add[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N2
cycloneive_io_obuf \add[2]~output (
	.i(\mem_access|address [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[2]),
	.obar());
// synopsys translate_off
defparam \add[2]~output .bus_hold = "false";
defparam \add[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \add[3]~output (
	.i(\mem_access|address [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[3]),
	.obar());
// synopsys translate_off
defparam \add[3]~output .bus_hold = "false";
defparam \add[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N16
cycloneive_io_obuf \add[4]~output (
	.i(\mem_access|address [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[4]),
	.obar());
// synopsys translate_off
defparam \add[4]~output .bus_hold = "false";
defparam \add[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N2
cycloneive_io_obuf \add[5]~output (
	.i(\mem_access|address [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[5]),
	.obar());
// synopsys translate_off
defparam \add[5]~output .bus_hold = "false";
defparam \add[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N16
cycloneive_io_obuf \add[6]~output (
	.i(\mem_access|address [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[6]),
	.obar());
// synopsys translate_off
defparam \add[6]~output .bus_hold = "false";
defparam \add[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N9
cycloneive_io_obuf \add[7]~output (
	.i(\mem_access|address [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[7]),
	.obar());
// synopsys translate_off
defparam \add[7]~output .bus_hold = "false";
defparam \add[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N9
cycloneive_io_obuf \add[8]~output (
	.i(\mem_access|address [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[8]),
	.obar());
// synopsys translate_off
defparam \add[8]~output .bus_hold = "false";
defparam \add[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N9
cycloneive_io_obuf \add[9]~output (
	.i(\mem_access|address [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[9]),
	.obar());
// synopsys translate_off
defparam \add[9]~output .bus_hold = "false";
defparam \add[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N9
cycloneive_io_obuf \add[10]~output (
	.i(\mem_access|address [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[10]),
	.obar());
// synopsys translate_off
defparam \add[10]~output .bus_hold = "false";
defparam \add[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N23
cycloneive_io_obuf \add[11]~output (
	.i(\mem_access|address [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[11]),
	.obar());
// synopsys translate_off
defparam \add[11]~output .bus_hold = "false";
defparam \add[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y27_N16
cycloneive_io_obuf \add[12]~output (
	.i(\mem_access|address [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[12]),
	.obar());
// synopsys translate_off
defparam \add[12]~output .bus_hold = "false";
defparam \add[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N30
cycloneive_io_obuf \add[13]~output (
	.i(\mem_access|address [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[13]),
	.obar());
// synopsys translate_off
defparam \add[13]~output .bus_hold = "false";
defparam \add[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N2
cycloneive_io_obuf \add[14]~output (
	.i(\mem_access|address [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[14]),
	.obar());
// synopsys translate_off
defparam \add[14]~output .bus_hold = "false";
defparam \add[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N9
cycloneive_io_obuf \add[15]~output (
	.i(\mem_access|address [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add[15]),
	.obar());
// synopsys translate_off
defparam \add[15]~output .bus_hold = "false";
defparam \add[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X67_Y12_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y22_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hAA88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hA8A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12 .lut_mask = 16'h4400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 .lut_mask = 16'hFFEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10 .lut_mask = 16'hACCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11 .lut_mask = 16'hD8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'h4400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22 .lut_mask = 16'hCC80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 16'h4400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .lut_mask = 16'h0808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23 .lut_mask = 16'hAA80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h33CC;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .lut_mask = 16'hCC80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 .lut_mask = 16'hAA08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12 .lut_mask = 16'h220C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16 .lut_mask = 16'h1500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9 .lut_mask = 16'hAAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10 .lut_mask = 16'hFFE0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0080;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00AA;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .lut_mask = 16'hE2E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .lut_mask = 16'hFF80;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hC800;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .lut_mask = 16'h0333;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hF444;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N21
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hF444;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N27
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC3C3;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hF444;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N9
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0800;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hF333;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hF444;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N7
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h2A30;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N25
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'hBAAA;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.cout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .lut_mask = 16'h5A5F;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.cout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .lut_mask = 16'hC30C;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.cout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .lut_mask = 16'h3C3F;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.cout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .lut_mask = 16'hC30C;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.cout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .lut_mask = 16'h3C3F;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.cout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .lut_mask = 16'hC30C;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.cout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .lut_mask = 16'h3C3F;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.cout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .lut_mask = 16'hA50A;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.cout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .lut_mask = 16'h5A5F;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.cout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .lut_mask = 16'hA50A;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .lut_mask = 16'h5A5A;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFCFC;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 (
	.dataa(gnd),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.cout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .lut_mask = 16'h3C3F;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 (
	.dataa(gnd),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.cout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .lut_mask = 16'hC30C;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 (
	.dataa(gnd),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.cout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .lut_mask = 16'h3C3F;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.cout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .lut_mask = 16'hA50A;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 (
	.dataa(gnd),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.cout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .lut_mask = 16'h3C3F;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 (
	.dataa(gnd),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.cout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .lut_mask = 16'hC30C;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.cout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .lut_mask = 16'h5A5F;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.cout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .lut_mask = 16'hA50A;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.cout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .lut_mask = 16'h5A5F;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.cout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .lut_mask = 16'hA50A;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.cin(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .lut_mask = 16'h0FF0;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'hCC80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 16'hF040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0080;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00F0;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .lut_mask = 16'hF8F0;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hA800;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(gnd),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 16'h030F;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hF444;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N7
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h08B8;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N1
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hCF0F;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hA50A;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hF444;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N13
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hD5C0;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N11
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hF00F;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hD5C0;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N17
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'hAAEA;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.asdata(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N21
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.asdata(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N19
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.asdata(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N17
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.asdata(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.asdata(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N13
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.asdata(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N11
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.asdata(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.asdata(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N7
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.asdata(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N13
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .lut_mask = 16'hD9C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFCFC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13 .lut_mask = 16'h470F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17 .lut_mask = 16'h002A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .lut_mask = 16'hF858;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 16'hEEE2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .lut_mask = 16'h88C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h2000;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24 .lut_mask = 16'hF0AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h0C0C;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hC800;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hF333;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 16'h0333;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hD5C0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N23
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hD5C0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N29
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hD5C0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N27
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC3C3;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hD5C0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N9
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h4C50;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N1
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~14 .lut_mask = 16'hECCC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~14_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15 .lut_mask = 16'hF4F0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .lut_mask = 16'h5A5F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N3
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .lut_mask = 16'hC30C;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .lut_mask = 16'h3C3F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .lut_mask = 16'hC30C;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .lut_mask = 16'h3C3F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .lut_mask = 16'hC30C;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .lut_mask = 16'h3C3F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .lut_mask = 16'hA50A;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .lut_mask = 16'h5A5F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.cout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .lut_mask = 16'hA50A;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35 ),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .lut_mask = 16'h5A5A;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~36_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N21
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N15
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N13
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N9
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N7
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20_combout ),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N5
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24 .lut_mask = 16'hEE50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25 .lut_mask = 16'hE6C4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22 .lut_mask = 16'hAEA4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N3
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N11
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23 .lut_mask = 16'hE6A2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20 .lut_mask = 16'hADA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N9
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21 .lut_mask = 16'hE6A2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 .lut_mask = 16'hBA98;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N23
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19 .lut_mask = 16'hB8CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hCCFC;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF30;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'hAEA4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hBABA;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N1
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hE2CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N3
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.asdata(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N5
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16_combout ),
	.asdata(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N3
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 16'hAAE4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .lut_mask = 16'hE2CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'hC000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .lut_mask = 16'h0030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .lut_mask = 16'h3000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 .lut_mask = 16'hECF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 .lut_mask = 16'h0101;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 .lut_mask = 16'hB830;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0 .lut_mask = 16'hA280;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N1
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hE5E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hE6C4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N26
cycloneive_lcell_comb \control|phase_counter~0 (
// Equation(s):
// \control|phase_counter~0_combout  = (\reset~input_o  & (!\control|phase_counter [2] & (\control|phase_counter [1] $ (\control|phase_counter [0]))))

	.dataa(\reset~input_o ),
	.datab(\control|phase_counter [2]),
	.datac(\control|phase_counter [1]),
	.datad(\control|phase_counter [0]),
	.cin(gnd),
	.combout(\control|phase_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|phase_counter~0 .lut_mask = 16'h0220;
defparam \control|phase_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y16_N27
dffeas \control|phase_counter[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|phase_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|phase_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|phase_counter[1] .is_wysiwyg = "true";
defparam \control|phase_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N22
cycloneive_lcell_comb \control|phase_counter~2 (
// Equation(s):
// \control|phase_counter~2_combout  = (\reset~input_o  & (\control|phase_counter [1] & (!\control|phase_counter [2] & \control|phase_counter [0])))

	.dataa(\reset~input_o ),
	.datab(\control|phase_counter [1]),
	.datac(\control|phase_counter [2]),
	.datad(\control|phase_counter [0]),
	.cin(gnd),
	.combout(\control|phase_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|phase_counter~2 .lut_mask = 16'h0800;
defparam \control|phase_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y16_N23
dffeas \control|phase_counter[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|phase_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|phase_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|phase_counter[2] .is_wysiwyg = "true";
defparam \control|phase_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N12
cycloneive_lcell_comb \control|phase_counter~1 (
// Equation(s):
// \control|phase_counter~1_combout  = (\reset~input_o  & (!\control|phase_counter [0] & !\control|phase_counter [2]))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\control|phase_counter [0]),
	.datad(\control|phase_counter [2]),
	.cin(gnd),
	.combout(\control|phase_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|phase_counter~1 .lut_mask = 16'h000A;
defparam \control|phase_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y16_N13
dffeas \control|phase_counter[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|phase_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|phase_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|phase_counter[0] .is_wysiwyg = "true";
defparam \control|phase_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N28
cycloneive_lcell_comb \control|state~2 (
// Equation(s):
// \control|state~2_combout  = (\control|phase_counter [0] & (!\control|phase_counter [2] & \control|phase_counter [1])) # (!\control|phase_counter [0] & (\control|phase_counter [2] & !\control|phase_counter [1]))

	.dataa(\control|phase_counter [0]),
	.datab(gnd),
	.datac(\control|phase_counter [2]),
	.datad(\control|phase_counter [1]),
	.cin(gnd),
	.combout(\control|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~2 .lut_mask = 16'h0A50;
defparam \control|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y16_N29
dffeas \control|state[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|state[2] .is_wysiwyg = "true";
defparam \control|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N8
cycloneive_lcell_comb \control|state~0 (
// Equation(s):
// \control|state~0_combout  = (!\control|phase_counter [0] & ((!\control|phase_counter [1]) # (!\control|phase_counter [2])))

	.dataa(\control|phase_counter [0]),
	.datab(gnd),
	.datac(\control|phase_counter [2]),
	.datad(\control|phase_counter [1]),
	.cin(gnd),
	.combout(\control|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~0 .lut_mask = 16'h0555;
defparam \control|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y16_N9
dffeas \control|state[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|state[0] .is_wysiwyg = "true";
defparam \control|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N10
cycloneive_lcell_comb \control|state~1 (
// Equation(s):
// \control|state~1_combout  = (!\control|phase_counter [2] & (\control|phase_counter [0] $ (\control|phase_counter [1])))

	.dataa(\control|phase_counter [0]),
	.datab(gnd),
	.datac(\control|phase_counter [2]),
	.datad(\control|phase_counter [1]),
	.cin(gnd),
	.combout(\control|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~1 .lut_mask = 16'h050A;
defparam \control|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y16_N11
dffeas \control|state[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|state[1] .is_wysiwyg = "true";
defparam \control|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N4
cycloneive_lcell_comb \mem_access|Equal0~0 (
// Equation(s):
// \mem_access|Equal0~0_combout  = (\control|state [2] & (!\control|state [0] & !\control|state [1]))

	.dataa(gnd),
	.datab(\control|state [2]),
	.datac(\control|state [0]),
	.datad(\control|state [1]),
	.cin(gnd),
	.combout(\mem_access|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|Equal0~0 .lut_mask = 16'h000C;
defparam \mem_access|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N0
cycloneive_lcell_comb \fetch|program_counter[0]~16 (
// Equation(s):
// \fetch|program_counter[0]~16_combout  = \fetch|program_counter [0] $ (VCC)
// \fetch|program_counter[0]~17  = CARRY(\fetch|program_counter [0])

	.dataa(gnd),
	.datab(\fetch|program_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fetch|program_counter[0]~16_combout ),
	.cout(\fetch|program_counter[0]~17 ));
// synopsys translate_off
defparam \fetch|program_counter[0]~16 .lut_mask = 16'h33CC;
defparam \fetch|program_counter[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N2
cycloneive_lcell_comb \fetch|program_counter[1]~18 (
// Equation(s):
// \fetch|program_counter[1]~18_combout  = (\fetch|program_counter [1] & (!\fetch|program_counter[0]~17 )) # (!\fetch|program_counter [1] & ((\fetch|program_counter[0]~17 ) # (GND)))
// \fetch|program_counter[1]~19  = CARRY((!\fetch|program_counter[0]~17 ) # (!\fetch|program_counter [1]))

	.dataa(gnd),
	.datab(\fetch|program_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|program_counter[0]~17 ),
	.combout(\fetch|program_counter[1]~18_combout ),
	.cout(\fetch|program_counter[1]~19 ));
// synopsys translate_off
defparam \fetch|program_counter[1]~18 .lut_mask = 16'h3C3F;
defparam \fetch|program_counter[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N24
cycloneive_lcell_comb \control|instruction_register[8]~0 (
// Equation(s):
// \control|instruction_register[8]~0_combout  = (\reset~input_o  & (((!\control|phase_counter [1] & !\control|phase_counter [0])) # (!\control|phase_counter [2])))

	.dataa(\reset~input_o ),
	.datab(\control|phase_counter [1]),
	.datac(\control|phase_counter [2]),
	.datad(\control|phase_counter [0]),
	.cin(gnd),
	.combout(\control|instruction_register[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|instruction_register[8]~0 .lut_mask = 16'h0A2A;
defparam \control|instruction_register[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N24
cycloneive_lcell_comb \control|instruction_register~3 (
// Equation(s):
// \control|instruction_register~3_combout  = (\fetch|instruction_register [6] & \control|instruction_register[8]~0_combout )

	.dataa(\fetch|instruction_register [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\control|instruction_register[8]~0_combout ),
	.cin(gnd),
	.combout(\control|instruction_register~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|instruction_register~3 .lut_mask = 16'hAA00;
defparam \control|instruction_register~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N25
dffeas \control|instruction_register[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|instruction_register~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|instruction_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|instruction_register[6] .is_wysiwyg = "true";
defparam \control|instruction_register[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N4
cycloneive_lcell_comb \fetch|program_counter[2]~20 (
// Equation(s):
// \fetch|program_counter[2]~20_combout  = (\fetch|program_counter [2] & (\fetch|program_counter[1]~19  $ (GND))) # (!\fetch|program_counter [2] & (!\fetch|program_counter[1]~19  & VCC))
// \fetch|program_counter[2]~21  = CARRY((\fetch|program_counter [2] & !\fetch|program_counter[1]~19 ))

	.dataa(gnd),
	.datab(\fetch|program_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|program_counter[1]~19 ),
	.combout(\fetch|program_counter[2]~20_combout ),
	.cout(\fetch|program_counter[2]~21 ));
// synopsys translate_off
defparam \fetch|program_counter[2]~20 .lut_mask = 16'hC30C;
defparam \fetch|program_counter[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N6
cycloneive_lcell_comb \fetch|program_counter[3]~22 (
// Equation(s):
// \fetch|program_counter[3]~22_combout  = (\fetch|program_counter [3] & (!\fetch|program_counter[2]~21 )) # (!\fetch|program_counter [3] & ((\fetch|program_counter[2]~21 ) # (GND)))
// \fetch|program_counter[3]~23  = CARRY((!\fetch|program_counter[2]~21 ) # (!\fetch|program_counter [3]))

	.dataa(\fetch|program_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|program_counter[2]~21 ),
	.combout(\fetch|program_counter[3]~22_combout ),
	.cout(\fetch|program_counter[3]~23 ));
// synopsys translate_off
defparam \fetch|program_counter[3]~22 .lut_mask = 16'h5A5F;
defparam \fetch|program_counter[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N10
cycloneive_lcell_comb \exec|op_alu_mux|Mux1~0 (
// Equation(s):
// \exec|op_alu_mux|Mux1~0_combout  = (\fetch|instruction_register [6] & (\fetch|instruction_register [14] & \fetch|instruction_register [15]))

	.dataa(\fetch|instruction_register [6]),
	.datab(gnd),
	.datac(\fetch|instruction_register [14]),
	.datad(\fetch|instruction_register [15]),
	.cin(gnd),
	.combout(\exec|op_alu_mux|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|op_alu_mux|Mux1~0 .lut_mask = 16'hA000;
defparam \exec|op_alu_mux|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
cycloneive_lcell_comb \fetch|program_counter[4]~24 (
// Equation(s):
// \fetch|program_counter[4]~24_combout  = (\fetch|program_counter [4] & (\fetch|program_counter[3]~23  $ (GND))) # (!\fetch|program_counter [4] & (!\fetch|program_counter[3]~23  & VCC))
// \fetch|program_counter[4]~25  = CARRY((\fetch|program_counter [4] & !\fetch|program_counter[3]~23 ))

	.dataa(gnd),
	.datab(\fetch|program_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|program_counter[3]~23 ),
	.combout(\fetch|program_counter[4]~24_combout ),
	.cout(\fetch|program_counter[4]~25 ));
// synopsys translate_off
defparam \fetch|program_counter[4]~24 .lut_mask = 16'hC30C;
defparam \fetch|program_counter[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
cycloneive_lcell_comb \fetch|program_counter[5]~26 (
// Equation(s):
// \fetch|program_counter[5]~26_combout  = (\fetch|program_counter [5] & (!\fetch|program_counter[4]~25 )) # (!\fetch|program_counter [5] & ((\fetch|program_counter[4]~25 ) # (GND)))
// \fetch|program_counter[5]~27  = CARRY((!\fetch|program_counter[4]~25 ) # (!\fetch|program_counter [5]))

	.dataa(\fetch|program_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|program_counter[4]~25 ),
	.combout(\fetch|program_counter[5]~26_combout ),
	.cout(\fetch|program_counter[5]~27 ));
// synopsys translate_off
defparam \fetch|program_counter[5]~26 .lut_mask = 16'h5A5F;
defparam \fetch|program_counter[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N24
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux0~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux0~0_combout  = \control|instruction_register [15] $ (!\control|instruction_register [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|instruction_register [15]),
	.datad(\control|instruction_register [14]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux0~0 .lut_mask = 16'hF00F;
defparam \exec|alu_src_mux_a|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
cycloneive_lcell_comb \fetch|program_counter[6]~28 (
// Equation(s):
// \fetch|program_counter[6]~28_combout  = (\fetch|program_counter [6] & (\fetch|program_counter[5]~27  $ (GND))) # (!\fetch|program_counter [6] & (!\fetch|program_counter[5]~27  & VCC))
// \fetch|program_counter[6]~29  = CARRY((\fetch|program_counter [6] & !\fetch|program_counter[5]~27 ))

	.dataa(\fetch|program_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|program_counter[5]~27 ),
	.combout(\fetch|program_counter[6]~28_combout ),
	.cout(\fetch|program_counter[6]~29 ));
// synopsys translate_off
defparam \fetch|program_counter[6]~28 .lut_mask = 16'hA50A;
defparam \fetch|program_counter[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
cycloneive_lcell_comb \fetch|program_counter[8]~32 (
// Equation(s):
// \fetch|program_counter[8]~32_combout  = (\fetch|program_counter [8] & (\fetch|program_counter[7]~31  $ (GND))) # (!\fetch|program_counter [8] & (!\fetch|program_counter[7]~31  & VCC))
// \fetch|program_counter[8]~33  = CARRY((\fetch|program_counter [8] & !\fetch|program_counter[7]~31 ))

	.dataa(gnd),
	.datab(\fetch|program_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|program_counter[7]~31 ),
	.combout(\fetch|program_counter[8]~32_combout ),
	.cout(\fetch|program_counter[8]~33 ));
// synopsys translate_off
defparam \fetch|program_counter[8]~32 .lut_mask = 16'hC30C;
defparam \fetch|program_counter[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
cycloneive_lcell_comb \fetch|program_counter[9]~34 (
// Equation(s):
// \fetch|program_counter[9]~34_combout  = (\fetch|program_counter [9] & (!\fetch|program_counter[8]~33 )) # (!\fetch|program_counter [9] & ((\fetch|program_counter[8]~33 ) # (GND)))
// \fetch|program_counter[9]~35  = CARRY((!\fetch|program_counter[8]~33 ) # (!\fetch|program_counter [9]))

	.dataa(gnd),
	.datab(\fetch|program_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|program_counter[8]~33 ),
	.combout(\fetch|program_counter[9]~34_combout ),
	.cout(\fetch|program_counter[9]~35 ));
// synopsys translate_off
defparam \fetch|program_counter[9]~34 .lut_mask = 16'h3C3F;
defparam \fetch|program_counter[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
cycloneive_lcell_comb \fetch|program_counter[10]~36 (
// Equation(s):
// \fetch|program_counter[10]~36_combout  = (\fetch|program_counter [10] & (\fetch|program_counter[9]~35  $ (GND))) # (!\fetch|program_counter [10] & (!\fetch|program_counter[9]~35  & VCC))
// \fetch|program_counter[10]~37  = CARRY((\fetch|program_counter [10] & !\fetch|program_counter[9]~35 ))

	.dataa(gnd),
	.datab(\fetch|program_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|program_counter[9]~35 ),
	.combout(\fetch|program_counter[10]~36_combout ),
	.cout(\fetch|program_counter[10]~37 ));
// synopsys translate_off
defparam \fetch|program_counter[10]~36 .lut_mask = 16'hC30C;
defparam \fetch|program_counter[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N16
cycloneive_lcell_comb \exec|op_alu_mux|Mux0~1 (
// Equation(s):
// \exec|op_alu_mux|Mux0~1_combout  = (\fetch|instruction_register [14] & \fetch|instruction_register [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|instruction_register [14]),
	.datad(\fetch|instruction_register [15]),
	.cin(gnd),
	.combout(\exec|op_alu_mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|op_alu_mux|Mux0~1 .lut_mask = 16'hF000;
defparam \exec|op_alu_mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N14
cycloneive_lcell_comb \exec|a|Mux79~22 (
// Equation(s):
// \exec|a|Mux79~22_combout  = (\exec|op_alu_mux|Mux0~1_combout  & ((\exec|a|Mux79~0_combout  & ((\fetch|instruction_register [6]))) # (!\exec|a|Mux79~0_combout  & (\fetch|instruction_register [7]))))

	.dataa(\exec|op_alu_mux|Mux0~1_combout ),
	.datab(\fetch|instruction_register [7]),
	.datac(\fetch|instruction_register [6]),
	.datad(\exec|a|Mux79~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~22_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~22 .lut_mask = 16'hA088;
defparam \exec|a|Mux79~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N4
cycloneive_lcell_comb \exec|a|Mux79~21 (
// Equation(s):
// \exec|a|Mux79~21_combout  = (!\exec|a|Mux79~0_combout  & ((!\fetch|instruction_register [7]) # (!\exec|op_alu_mux|Mux1~0_combout )))

	.dataa(gnd),
	.datab(\exec|op_alu_mux|Mux1~0_combout ),
	.datac(\fetch|instruction_register [7]),
	.datad(\exec|a|Mux79~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~21_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~21 .lut_mask = 16'h003F;
defparam \exec|a|Mux79~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N30
cycloneive_lcell_comb \exec|a|Mux79~19 (
// Equation(s):
// \exec|a|Mux79~19_combout  = (\fetch|instruction_register [6]) # (((!\fetch|instruction_register [15]) # (!\fetch|instruction_register [5])) # (!\fetch|instruction_register [14]))

	.dataa(\fetch|instruction_register [6]),
	.datab(\fetch|instruction_register [14]),
	.datac(\fetch|instruction_register [5]),
	.datad(\fetch|instruction_register [15]),
	.cin(gnd),
	.combout(\exec|a|Mux79~19_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~19 .lut_mask = 16'hBFFF;
defparam \exec|a|Mux79~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
cycloneive_lcell_comb \fetch|program_counter[11]~38 (
// Equation(s):
// \fetch|program_counter[11]~38_combout  = (\fetch|program_counter [11] & (!\fetch|program_counter[10]~37 )) # (!\fetch|program_counter [11] & ((\fetch|program_counter[10]~37 ) # (GND)))
// \fetch|program_counter[11]~39  = CARRY((!\fetch|program_counter[10]~37 ) # (!\fetch|program_counter [11]))

	.dataa(\fetch|program_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|program_counter[10]~37 ),
	.combout(\fetch|program_counter[11]~38_combout ),
	.cout(\fetch|program_counter[11]~39 ));
// synopsys translate_off
defparam \fetch|program_counter[11]~38 .lut_mask = 16'h5A5F;
defparam \fetch|program_counter[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X67_Y17_N15
cycloneive_io_ibuf \outside_input[7]~input (
	.i(outside_input[7]),
	.ibar(gnd),
	.o(\outside_input[7]~input_o ));
// synopsys translate_off
defparam \outside_input[7]~input .bus_hold = "false";
defparam \outside_input[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0080;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hF8F0;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y13_N0
cycloneive_ram_block \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\fetch|program_counter [11],\fetch|program_counter [10],\fetch|program_counter [9],\fetch|program_counter [8],\fetch|program_counter [7],\fetch|program_counter [6],\fetch|program_counter [5],\fetch|program_counter [4],\fetch|program_counter [3],\fetch|program_counter [2],\fetch|program_counter [1],
\fetch|program_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "LD_ST.mif";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "p1_fetch:fetch|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005;
// synopsys translate_on

// Location: M9K_X40_Y10_N0
cycloneive_ram_block \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\fetch|program_counter [11],\fetch|program_counter [10],\fetch|program_counter [9],\fetch|program_counter [8],\fetch|program_counter [7],\fetch|program_counter [6],\fetch|program_counter [5],\fetch|program_counter [4],\fetch|program_counter [3],\fetch|program_counter [2],\fetch|program_counter [1],
\fetch|program_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "LD_ST.mif";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "p1_fetch:fetch|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA00;
// synopsys translate_on

// Location: M9K_X40_Y17_N0
cycloneive_ram_block \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\fetch|program_counter [11],\fetch|program_counter [10],\fetch|program_counter [9],\fetch|program_counter [8],\fetch|program_counter [7],\fetch|program_counter [6],\fetch|program_counter [5],\fetch|program_counter [4],\fetch|program_counter [3],\fetch|program_counter [2],\fetch|program_counter [1],
\fetch|program_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "LD_ST.mif";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "p1_fetch:fetch|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA34;
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N30
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hCCAA;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1 (
	.dataa(gnd),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1 .lut_mask = 16'hFCFC;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N31
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N12
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datab(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hCCAA;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N13
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N26
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hAACC;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N27
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N8
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datab(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hCCAA;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N9
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N14
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hCCF0;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N15
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N28
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hEE44;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N29
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N10
cycloneive_lcell_comb \fetch|instruction_register~12 (
// Equation(s):
// \fetch|instruction_register~12_combout  = (\reset~input_o  & \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.cin(gnd),
	.combout(\fetch|instruction_register~12_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~12 .lut_mask = 16'hF000;
defparam \fetch|instruction_register~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N0
cycloneive_lcell_comb \fetch|instruction_register[10]~1 (
// Equation(s):
// \fetch|instruction_register[10]~1_combout  = ((!\control|state [1] & (\control|state [0] & !\control|state [2]))) # (!\reset~input_o )

	.dataa(\control|state [1]),
	.datab(\control|state [0]),
	.datac(\reset~input_o ),
	.datad(\control|state [2]),
	.cin(gnd),
	.combout(\fetch|instruction_register[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register[10]~1 .lut_mask = 16'h0F4F;
defparam \fetch|instruction_register[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N11
dffeas \fetch|instruction_register[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[11] .is_wysiwyg = "true";
defparam \fetch|instruction_register[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N14
cycloneive_lcell_comb \control|instruction_register~9 (
// Equation(s):
// \control|instruction_register~9_combout  = (\fetch|instruction_register [11] & \control|instruction_register[8]~0_combout )

	.dataa(\fetch|instruction_register [11]),
	.datab(gnd),
	.datac(\control|instruction_register[8]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|instruction_register~9_combout ),
	.cout());
// synopsys translate_off
defparam \control|instruction_register~9 .lut_mask = 16'hA0A0;
defparam \control|instruction_register~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y16_N15
dffeas \control|instruction_register[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|instruction_register~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|instruction_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \control|instruction_register[11] .is_wysiwyg = "true";
defparam \control|instruction_register[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N4
cycloneive_lcell_comb \fetch|instruction_register~13 (
// Equation(s):
// \fetch|instruction_register~13_combout  = (\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [12] & \reset~input_o )

	.dataa(gnd),
	.datab(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch|instruction_register~13_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~13 .lut_mask = 16'hC0C0;
defparam \fetch|instruction_register~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N5
dffeas \fetch|instruction_register[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[12] .is_wysiwyg = "true";
defparam \fetch|instruction_register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N4
cycloneive_lcell_comb \control|instruction_register~8 (
// Equation(s):
// \control|instruction_register~8_combout  = (\fetch|instruction_register [12] & \control|instruction_register[8]~0_combout )

	.dataa(\fetch|instruction_register [12]),
	.datab(gnd),
	.datac(\control|instruction_register[8]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|instruction_register~8_combout ),
	.cout());
// synopsys translate_off
defparam \control|instruction_register~8 .lut_mask = 16'hA0A0;
defparam \control|instruction_register~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y16_N5
dffeas \control|instruction_register[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|instruction_register~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|instruction_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \control|instruction_register[12] .is_wysiwyg = "true";
defparam \control|instruction_register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N20
cycloneive_lcell_comb \control|Equal1~0 (
// Equation(s):
// \control|Equal1~0_combout  = (!\control|instruction_register [11] & (!\control|instruction_register [12] & !\control|instruction_register [13]))

	.dataa(gnd),
	.datab(\control|instruction_register [11]),
	.datac(\control|instruction_register [12]),
	.datad(\control|instruction_register [13]),
	.cin(gnd),
	.combout(\control|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal1~0 .lut_mask = 16'h0003;
defparam \control|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N14
cycloneive_lcell_comb \mem_access|address[0]~feeder (
// Equation(s):
// \mem_access|address[0]~feeder_combout  = \mem_access|address~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_access|address~0_combout ),
	.cin(gnd),
	.combout(\mem_access|address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address[0]~feeder .lut_mask = 16'hFF00;
defparam \mem_access|address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
cycloneive_lcell_comb \mem_access|address[0]~1 (
// Equation(s):
// \mem_access|address[0]~1_combout  = ((!\control|instruction_register [15] & \mem_access|Equal0~0_combout )) # (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\control|instruction_register [15]),
	.datad(\mem_access|Equal0~0_combout ),
	.cin(gnd),
	.combout(\mem_access|address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address[0]~1 .lut_mask = 16'h5F55;
defparam \mem_access|address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N15
dffeas \mem_access|address[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[0] .is_wysiwyg = "true";
defparam \mem_access|address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N25
dffeas \mem_access|address[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_access|address~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[1] .is_wysiwyg = "true";
defparam \mem_access|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
cycloneive_lcell_comb \mem_access|address[2]~feeder (
// Equation(s):
// \mem_access|address[2]~feeder_combout  = \mem_access|address~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_access|address~3_combout ),
	.cin(gnd),
	.combout(\mem_access|address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address[2]~feeder .lut_mask = 16'hFF00;
defparam \mem_access|address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N5
dffeas \mem_access|address[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|address[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[2] .is_wysiwyg = "true";
defparam \mem_access|address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N31
dffeas \mem_access|address[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_access|address~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[3] .is_wysiwyg = "true";
defparam \mem_access|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
cycloneive_lcell_comb \mem_access|address[4]~feeder (
// Equation(s):
// \mem_access|address[4]~feeder_combout  = \mem_access|address~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_access|address~5_combout ),
	.cin(gnd),
	.combout(\mem_access|address[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address[4]~feeder .lut_mask = 16'hFF00;
defparam \mem_access|address[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N17
dffeas \mem_access|address[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|address[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[4] .is_wysiwyg = "true";
defparam \mem_access|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N14
cycloneive_lcell_comb \mem_access|address[5]~feeder (
// Equation(s):
// \mem_access|address[5]~feeder_combout  = \mem_access|address~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_access|address~6_combout ),
	.cin(gnd),
	.combout(\mem_access|address[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address[5]~feeder .lut_mask = 16'hFF00;
defparam \mem_access|address[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N15
dffeas \mem_access|address[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|address[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[5] .is_wysiwyg = "true";
defparam \mem_access|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cycloneive_lcell_comb \mem_access|address[6]~feeder (
// Equation(s):
// \mem_access|address[6]~feeder_combout  = \mem_access|address~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_access|address~7_combout ),
	.cin(gnd),
	.combout(\mem_access|address[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address[6]~feeder .lut_mask = 16'hFF00;
defparam \mem_access|address[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N11
dffeas \mem_access|address[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|address[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[6] .is_wysiwyg = "true";
defparam \mem_access|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N0
cycloneive_lcell_comb \exec|op_alu_mux|Mux3~0 (
// Equation(s):
// \exec|op_alu_mux|Mux3~0_combout  = (\fetch|instruction_register [4] & (\fetch|instruction_register [14] & \fetch|instruction_register [15]))

	.dataa(\fetch|instruction_register [4]),
	.datab(gnd),
	.datac(\fetch|instruction_register [14]),
	.datad(\fetch|instruction_register [15]),
	.cin(gnd),
	.combout(\exec|op_alu_mux|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|op_alu_mux|Mux3~0 .lut_mask = 16'hA000;
defparam \exec|op_alu_mux|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N10
cycloneive_lcell_comb \control|op_mem_to_reg (
// Equation(s):
// \control|op_mem_to_reg~combout  = (\control|instruction_register [14] & (\control|instruction_register [15] & \control|Equal12~1_combout )) # (!\control|instruction_register [14] & (!\control|instruction_register [15]))

	.dataa(gnd),
	.datab(\control|instruction_register [14]),
	.datac(\control|instruction_register [15]),
	.datad(\control|Equal12~1_combout ),
	.cin(gnd),
	.combout(\control|op_mem_to_reg~combout ),
	.cout());
// synopsys translate_off
defparam \control|op_mem_to_reg .lut_mask = 16'hC303;
defparam \control|op_mem_to_reg .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \outside_input[9]~input (
	.i(outside_input[9]),
	.ibar(gnd),
	.o(\outside_input[9]~input_o ));
// synopsys translate_off
defparam \outside_input[9]~input .bus_hold = "false";
defparam \outside_input[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \outside_input[1]~input (
	.i(outside_input[1]),
	.ibar(gnd),
	.o(\outside_input[1]~input_o ));
// synopsys translate_off
defparam \outside_input[1]~input .bus_hold = "false";
defparam \outside_input[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N26
cycloneive_lcell_comb \control|Equal12~0 (
// Equation(s):
// \control|Equal12~0_combout  = (\control|instruction_register [15] & \control|instruction_register [14])

	.dataa(\control|instruction_register [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\control|instruction_register [14]),
	.cin(gnd),
	.combout(\control|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal12~0 .lut_mask = 16'hAA00;
defparam \control|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N12
cycloneive_lcell_comb \exec|op_alu_mux|Mux0~0 (
// Equation(s):
// \exec|op_alu_mux|Mux0~0_combout  = ((!\fetch|instruction_register [15]) # (!\fetch|instruction_register [14])) # (!\fetch|instruction_register [7])

	.dataa(gnd),
	.datab(\fetch|instruction_register [7]),
	.datac(\fetch|instruction_register [14]),
	.datad(\fetch|instruction_register [15]),
	.cin(gnd),
	.combout(\exec|op_alu_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|op_alu_mux|Mux0~0 .lut_mask = 16'h3FFF;
defparam \exec|op_alu_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N26
cycloneive_lcell_comb \exec|op_alu_mux|Mux2~0 (
// Equation(s):
// \exec|op_alu_mux|Mux2~0_combout  = (\fetch|instruction_register [14] & (\fetch|instruction_register [5] & \fetch|instruction_register [15]))

	.dataa(gnd),
	.datab(\fetch|instruction_register [14]),
	.datac(\fetch|instruction_register [5]),
	.datad(\fetch|instruction_register [15]),
	.cin(gnd),
	.combout(\exec|op_alu_mux|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|op_alu_mux|Mux2~0 .lut_mask = 16'hC000;
defparam \exec|op_alu_mux|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N29
cycloneive_io_ibuf \outside_input[8]~input (
	.i(outside_input[8]),
	.ibar(gnd),
	.o(\outside_input[8]~input_o ));
// synopsys translate_off
defparam \outside_input[8]~input .bus_hold = "false";
defparam \outside_input[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N30
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux7~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux7~0_combout  = (\control|op_alu_src_b[1]~0_combout  & ((\control|op_alu_src_b[0]~2_combout  & ((\decode|ar [8]))) # (!\control|op_alu_src_b[0]~2_combout  & (\outside_input[8]~input_o ))))

	.dataa(\control|op_alu_src_b[0]~2_combout ),
	.datab(\outside_input[8]~input_o ),
	.datac(\control|op_alu_src_b[1]~0_combout ),
	.datad(\decode|ar [8]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux7~0 .lut_mask = 16'hE040;
defparam \exec|alu_src_mux_b|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N16
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux7~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux7~1_combout  = (\exec|alu_src_mux_b|Mux7~0_combout ) # ((!\control|op_alu_src_b[1]~0_combout  & (!\control|op_alu_src_b[0]~2_combout  & \fetch|instruction_register [7])))

	.dataa(\control|op_alu_src_b[1]~0_combout ),
	.datab(\control|op_alu_src_b[0]~2_combout ),
	.datac(\exec|alu_src_mux_b|Mux7~0_combout ),
	.datad(\fetch|instruction_register [7]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux7~1 .lut_mask = 16'hF1F0;
defparam \exec|alu_src_mux_b|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N10
cycloneive_lcell_comb \decode|ar~7 (
// Equation(s):
// \decode|ar~7_combout  = (\reset~input_o  & (\decode|r0 [7] & \control|Equal1~0_combout ))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\decode|r0 [7]),
	.datad(\control|Equal1~0_combout ),
	.cin(gnd),
	.combout(\decode|ar~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~7 .lut_mask = 16'hA000;
defparam \decode|ar~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N18
cycloneive_lcell_comb \decode|br[10]~0 (
// Equation(s):
// \decode|br[10]~0_combout  = ((\control|state [1] & (!\control|state [0] & !\control|state [2]))) # (!\reset~input_o )

	.dataa(\control|state [1]),
	.datab(\control|state [0]),
	.datac(\reset~input_o ),
	.datad(\control|state [2]),
	.cin(gnd),
	.combout(\decode|br[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br[10]~0 .lut_mask = 16'h0F2F;
defparam \decode|br[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N11
dffeas \decode|ar[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[7] .is_wysiwyg = "true";
defparam \decode|ar[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N10
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux8~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux8~0_combout  = (!\control|op_alu_src_b[0]~2_combout  & ((\control|op_alu_src_b[1]~0_combout  & ((\outside_input[7]~input_o ))) # (!\control|op_alu_src_b[1]~0_combout  & (\fetch|instruction_register [7]))))

	.dataa(\control|op_alu_src_b[1]~0_combout ),
	.datab(\fetch|instruction_register [7]),
	.datac(\control|op_alu_src_b[0]~2_combout ),
	.datad(\outside_input[7]~input_o ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux8~0 .lut_mask = 16'h0E04;
defparam \exec|alu_src_mux_b|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N12
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux8~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux8~1_combout  = (\exec|alu_src_mux_b|Mux8~0_combout ) # ((\control|op_alu_src_b[1]~0_combout  & (\decode|ar [7] & \control|op_alu_src_b[0]~2_combout )))

	.dataa(\control|op_alu_src_b[1]~0_combout ),
	.datab(\decode|ar [7]),
	.datac(\control|op_alu_src_b[0]~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux8~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux8~1 .lut_mask = 16'hFF80;
defparam \exec|alu_src_mux_b|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y19_N8
cycloneive_io_ibuf \outside_input[6]~input (
	.i(outside_input[6]),
	.ibar(gnd),
	.o(\outside_input[6]~input_o ));
// synopsys translate_off
defparam \outside_input[6]~input .bus_hold = "false";
defparam \outside_input[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N8
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux9~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux9~0_combout  = (\control|op_alu_src_b[1]~0_combout  & ((\outside_input[6]~input_o ))) # (!\control|op_alu_src_b[1]~0_combout  & (\fetch|instruction_register [6]))

	.dataa(\fetch|instruction_register [6]),
	.datab(gnd),
	.datac(\control|op_alu_src_b[1]~0_combout ),
	.datad(\outside_input[6]~input_o ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux9~0 .lut_mask = 16'hFA0A;
defparam \exec|alu_src_mux_b|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N10
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux9~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux9~1_combout  = (\control|op_alu_src_b[0]~2_combout  & (\control|op_alu_src_b[1]~0_combout  & ((\decode|ar [6])))) # (!\control|op_alu_src_b[0]~2_combout  & (((\exec|alu_src_mux_b|Mux9~0_combout ))))

	.dataa(\control|op_alu_src_b[1]~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux9~0_combout ),
	.datac(\control|op_alu_src_b[0]~2_combout ),
	.datad(\decode|ar [6]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux9~1 .lut_mask = 16'hAC0C;
defparam \exec|alu_src_mux_b|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N28
cycloneive_lcell_comb \decode|br~3 (
// Equation(s):
// \decode|br~3_combout  = (\decode|r0 [6] & \decode|br[10]~1_combout )

	.dataa(\decode|r0 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\decode|br[10]~1_combout ),
	.cin(gnd),
	.combout(\decode|br~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~3 .lut_mask = 16'hAA00;
defparam \decode|br~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N29
dffeas \decode|br[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[6] .is_wysiwyg = "true";
defparam \decode|br[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N4
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux9~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux9~0_combout  = (\decode|br [6] & ((\exec|alu_src_mux_a|Mux0~0_combout ) # ((\fetch|program_counter [6] & \exec|alu_src_mux_a|Mux15~0_combout )))) # (!\decode|br [6] & (\fetch|program_counter [6] & 
// (\exec|alu_src_mux_a|Mux15~0_combout )))

	.dataa(\decode|br [6]),
	.datab(\fetch|program_counter [6]),
	.datac(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux9~0 .lut_mask = 16'hEAC0;
defparam \exec|alu_src_mux_a|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \outside_input[5]~input (
	.i(outside_input[5]),
	.ibar(gnd),
	.o(\outside_input[5]~input_o ));
// synopsys translate_off
defparam \outside_input[5]~input .bus_hold = "false";
defparam \outside_input[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N6
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux10~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux10~0_combout  = (\control|op_alu_src_b[1]~0_combout  & (\outside_input[5]~input_o )) # (!\control|op_alu_src_b[1]~0_combout  & ((\fetch|instruction_register [5])))

	.dataa(gnd),
	.datab(\outside_input[5]~input_o ),
	.datac(\control|op_alu_src_b[1]~0_combout ),
	.datad(\fetch|instruction_register [5]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux10~0 .lut_mask = 16'hCFC0;
defparam \exec|alu_src_mux_b|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N28
cycloneive_lcell_comb \decode|ar~5 (
// Equation(s):
// \decode|ar~5_combout  = (\control|Equal1~0_combout  & (\reset~input_o  & \decode|r0 [5]))

	.dataa(gnd),
	.datab(\control|Equal1~0_combout ),
	.datac(\reset~input_o ),
	.datad(\decode|r0 [5]),
	.cin(gnd),
	.combout(\decode|ar~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~5 .lut_mask = 16'hC000;
defparam \decode|ar~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N29
dffeas \decode|ar[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[5] .is_wysiwyg = "true";
defparam \decode|ar[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N16
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux10~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux10~1_combout  = (\control|op_alu_src_b[0]~2_combout  & (((\decode|ar [5] & \control|op_alu_src_b[1]~0_combout )))) # (!\control|op_alu_src_b[0]~2_combout  & (\exec|alu_src_mux_b|Mux10~0_combout ))

	.dataa(\exec|alu_src_mux_b|Mux10~0_combout ),
	.datab(\decode|ar [5]),
	.datac(\control|op_alu_src_b[1]~0_combout ),
	.datad(\control|op_alu_src_b[0]~2_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux10~1 .lut_mask = 16'hC0AA;
defparam \exec|alu_src_mux_b|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \outside_input[4]~input (
	.i(outside_input[4]),
	.ibar(gnd),
	.o(\outside_input[4]~input_o ));
// synopsys translate_off
defparam \outside_input[4]~input .bus_hold = "false";
defparam \outside_input[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N8
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux11~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux11~0_combout  = (\control|op_alu_src_b[1]~0_combout  & (\outside_input[4]~input_o )) # (!\control|op_alu_src_b[1]~0_combout  & ((\fetch|instruction_register [4])))

	.dataa(\outside_input[4]~input_o ),
	.datab(gnd),
	.datac(\control|op_alu_src_b[1]~0_combout ),
	.datad(\fetch|instruction_register [4]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux11~0 .lut_mask = 16'hAFA0;
defparam \exec|alu_src_mux_b|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N0
cycloneive_lcell_comb \mem_access|data_for_write~5 (
// Equation(s):
// \mem_access|data_for_write~5_combout  = (\reset~input_o  & (!\control|instruction_register [15] & (\decode|ar [4] & \control|instruction_register [14])))

	.dataa(\reset~input_o ),
	.datab(\control|instruction_register [15]),
	.datac(\decode|ar [4]),
	.datad(\control|instruction_register [14]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~5 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N30
cycloneive_lcell_comb \mem_access|data_for_write[6]~1 (
// Equation(s):
// \mem_access|data_for_write[6]~1_combout  = ((\mem_access|Equal0~0_combout  & ((\control|instruction_register [15]) # (\control|instruction_register [14])))) # (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\control|instruction_register [15]),
	.datac(\mem_access|Equal0~0_combout ),
	.datad(\control|instruction_register [14]),
	.cin(gnd),
	.combout(\mem_access|data_for_write[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write[6]~1 .lut_mask = 16'hF5D5;
defparam \mem_access|data_for_write[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N1
dffeas \mem_access|data_for_write[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[4] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N19
dffeas \mem_access|address[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_access|address~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[9] .is_wysiwyg = "true";
defparam \mem_access|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
cycloneive_lcell_comb \mem_access|address[10]~feeder (
// Equation(s):
// \mem_access|address[10]~feeder_combout  = \mem_access|address~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_access|address~11_combout ),
	.cin(gnd),
	.combout(\mem_access|address[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address[10]~feeder .lut_mask = 16'hFF00;
defparam \mem_access|address[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N21
dffeas \mem_access|address[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|address[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[10] .is_wysiwyg = "true";
defparam \mem_access|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N28
cycloneive_lcell_comb \mem_access|address[11]~feeder (
// Equation(s):
// \mem_access|address[11]~feeder_combout  = \mem_access|address~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_access|address~12_combout ),
	.cin(gnd),
	.combout(\mem_access|address[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address[11]~feeder .lut_mask = 16'hFF00;
defparam \mem_access|address[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N29
dffeas \mem_access|address[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|address[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[11] .is_wysiwyg = "true";
defparam \mem_access|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N30
cycloneive_lcell_comb \mem_access|data_for_write~6 (
// Equation(s):
// \mem_access|data_for_write~6_combout  = (\control|instruction_register [14] & (!\control|instruction_register [15] & (\reset~input_o  & \decode|ar [5])))

	.dataa(\control|instruction_register [14]),
	.datab(\control|instruction_register [15]),
	.datac(\reset~input_o ),
	.datad(\decode|ar [5]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~6 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y18_N31
dffeas \mem_access|data_for_write[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[5] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y18_N0
cycloneive_ram_block \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\mem_access|wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem_access|data_for_write [5],\mem_access|data_for_write [4]}),
	.portaaddr({\mem_access|address [11],\mem_access|address [10],\mem_access|address [9],\mem_access|address [8],\mem_access|address [7],\mem_access|address [6],\mem_access|address [5],\mem_access|address [4],\mem_access|address [3],\mem_access|address [2],\mem_access|address [1],\mem_access|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "LD_ST.mif";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "p4_mem_access:mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030;
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hECCC;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N28
cycloneive_lcell_comb \mem_access|data_for_write~8 (
// Equation(s):
// \mem_access|data_for_write~8_combout  = (\reset~input_o  & (!\control|instruction_register [15] & (\decode|ar [7] & \control|instruction_register [14])))

	.dataa(\reset~input_o ),
	.datab(\control|instruction_register [15]),
	.datac(\decode|ar [7]),
	.datad(\control|instruction_register [14]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~8 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N29
dffeas \mem_access|data_for_write[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[7] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y22_N0
cycloneive_ram_block \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\mem_access|wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem_access|data_for_write [7],\mem_access|data_for_write [6]}),
	.portaaddr({\mem_access|address [11],\mem_access|address [10],\mem_access|address [9],\mem_access|address [8],\mem_access|address [7],\mem_access|address [6],\mem_access|address [5],\mem_access|address [4],\mem_access|address [3],\mem_access|address [2],\mem_access|address [1],\mem_access|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "LD_ST.mif";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "p4_mem_access:mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030;
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N18
cycloneive_lcell_comb \decode|ar~9 (
// Equation(s):
// \decode|ar~9_combout  = (\control|Equal1~0_combout  & (\reset~input_o  & \decode|r0 [9]))

	.dataa(gnd),
	.datab(\control|Equal1~0_combout ),
	.datac(\reset~input_o ),
	.datad(\decode|r0 [9]),
	.cin(gnd),
	.combout(\decode|ar~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~9 .lut_mask = 16'hC000;
defparam \decode|ar~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N19
dffeas \decode|ar[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[9] .is_wysiwyg = "true";
defparam \decode|ar[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N24
cycloneive_lcell_comb \mem_access|data_for_write~10 (
// Equation(s):
// \mem_access|data_for_write~10_combout  = (\control|instruction_register [14] & (!\control|instruction_register [15] & (\reset~input_o  & \decode|ar [9])))

	.dataa(\control|instruction_register [14]),
	.datab(\control|instruction_register [15]),
	.datac(\reset~input_o ),
	.datad(\decode|ar [9]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~10 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N25
dffeas \mem_access|data_for_write[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[9] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y21_N0
cycloneive_ram_block \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\mem_access|wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem_access|data_for_write [9],\mem_access|data_for_write [8]}),
	.portaaddr({\mem_access|address [11],\mem_access|address [10],\mem_access|address [9],\mem_access|address [8],\mem_access|address [7],\mem_access|address [6],\mem_access|address [5],\mem_access|address [4],\mem_access|address [3],\mem_access|address [2],\mem_access|address [1],\mem_access|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "LD_ST.mif";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "p4_mem_access:mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F;
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N29
cycloneive_io_ibuf \outside_input[11]~input (
	.i(outside_input[11]),
	.ibar(gnd),
	.o(\outside_input[11]~input_o ));
// synopsys translate_off
defparam \outside_input[11]~input .bus_hold = "false";
defparam \outside_input[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N8
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux4~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux4~0_combout  = (\control|Equal12~1_combout  & (((\outside_input[11]~input_o )))) # (!\control|Equal12~1_combout  & ((\control|Equal12~0_combout  & (\decode|ar [11])) # (!\control|Equal12~0_combout  & ((\outside_input[11]~input_o 
// )))))

	.dataa(\decode|ar [11]),
	.datab(\control|Equal12~1_combout ),
	.datac(\control|Equal12~0_combout ),
	.datad(\outside_input[11]~input_o ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux4~0 .lut_mask = 16'hEF20;
defparam \exec|alu_src_mux_b|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N2
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux4~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux4~1_combout  = (\control|op_alu_src_b[1]~0_combout  & (((\exec|alu_src_mux_b|Mux4~0_combout )))) # (!\control|op_alu_src_b[1]~0_combout  & (!\control|op_alu_src_b[0]~2_combout  & (\fetch|instruction_register [7])))

	.dataa(\control|op_alu_src_b[0]~2_combout ),
	.datab(\fetch|instruction_register [7]),
	.datac(\exec|alu_src_mux_b|Mux4~0_combout ),
	.datad(\control|op_alu_src_b[1]~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux4~1 .lut_mask = 16'hF044;
defparam \exec|alu_src_mux_b|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N26
cycloneive_lcell_comb \decode|br~16 (
// Equation(s):
// \decode|br~16_combout  = (\decode|r0 [11] & \decode|br[10]~1_combout )

	.dataa(gnd),
	.datab(\decode|r0 [11]),
	.datac(\decode|br[10]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|br~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~16 .lut_mask = 16'hC0C0;
defparam \decode|br~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N27
dffeas \decode|br[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[11] .is_wysiwyg = "true";
defparam \decode|br[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N10
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux4~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux4~0_combout  = (\decode|br [11] & ((\exec|alu_src_mux_a|Mux0~0_combout ) # ((\fetch|program_counter [11] & \exec|alu_src_mux_a|Mux15~0_combout )))) # (!\decode|br [11] & (\fetch|program_counter [11] & 
// (\exec|alu_src_mux_a|Mux15~0_combout )))

	.dataa(\decode|br [11]),
	.datab(\fetch|program_counter [11]),
	.datac(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux4~0 .lut_mask = 16'hEAC0;
defparam \exec|alu_src_mux_a|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
cycloneive_io_ibuf \outside_input[10]~input (
	.i(outside_input[10]),
	.ibar(gnd),
	.o(\outside_input[10]~input_o ));
// synopsys translate_off
defparam \outside_input[10]~input .bus_hold = "false";
defparam \outside_input[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N24
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux5~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux5~0_combout  = (\control|op_alu_src_b[1]~0_combout  & ((\control|op_alu_src_b[0]~2_combout  & ((\decode|ar [10]))) # (!\control|op_alu_src_b[0]~2_combout  & (\outside_input[10]~input_o ))))

	.dataa(\control|op_alu_src_b[0]~2_combout ),
	.datab(\outside_input[10]~input_o ),
	.datac(\control|op_alu_src_b[1]~0_combout ),
	.datad(\decode|ar [10]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux5~0 .lut_mask = 16'hE040;
defparam \exec|alu_src_mux_b|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N18
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux5~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux5~1_combout  = (\exec|alu_src_mux_b|Mux5~0_combout ) # ((!\control|op_alu_src_b[0]~2_combout  & (\fetch|instruction_register [7] & !\control|op_alu_src_b[1]~0_combout )))

	.dataa(\control|op_alu_src_b[0]~2_combout ),
	.datab(\fetch|instruction_register [7]),
	.datac(\control|op_alu_src_b[1]~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux5~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux5~1 .lut_mask = 16'hFF04;
defparam \exec|alu_src_mux_b|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N15
cycloneive_io_ibuf \outside_input[2]~input (
	.i(outside_input[2]),
	.ibar(gnd),
	.o(\outside_input[2]~input_o ));
// synopsys translate_off
defparam \outside_input[2]~input .bus_hold = "false";
defparam \outside_input[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N24
cycloneive_lcell_comb \decode|ar~3 (
// Equation(s):
// \decode|ar~3_combout  = (\control|Equal1~0_combout  & (\reset~input_o  & \decode|r0 [2]))

	.dataa(gnd),
	.datab(\control|Equal1~0_combout ),
	.datac(\reset~input_o ),
	.datad(\decode|r0 [2]),
	.cin(gnd),
	.combout(\decode|ar~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~3 .lut_mask = 16'hC000;
defparam \decode|ar~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N25
dffeas \decode|ar[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[2] .is_wysiwyg = "true";
defparam \decode|ar[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N12
cycloneive_lcell_comb \mem_access|data_for_write~3 (
// Equation(s):
// \mem_access|data_for_write~3_combout  = (\reset~input_o  & (!\control|instruction_register [15] & (\decode|ar [2] & \control|instruction_register [14])))

	.dataa(\reset~input_o ),
	.datab(\control|instruction_register [15]),
	.datac(\decode|ar [2]),
	.datad(\control|instruction_register [14]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~3 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N13
dffeas \mem_access|data_for_write[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[2] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N16
cycloneive_lcell_comb \decode|ar~2 (
// Equation(s):
// \decode|ar~2_combout  = (\decode|r0 [3] & (\reset~input_o  & \control|Equal1~0_combout ))

	.dataa(\decode|r0 [3]),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\control|Equal1~0_combout ),
	.cin(gnd),
	.combout(\decode|ar~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~2 .lut_mask = 16'hA000;
defparam \decode|ar~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N17
dffeas \decode|ar[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[3] .is_wysiwyg = "true";
defparam \decode|ar[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N14
cycloneive_lcell_comb \mem_access|data_for_write~4 (
// Equation(s):
// \mem_access|data_for_write~4_combout  = (\control|instruction_register [14] & (!\control|instruction_register [15] & (\reset~input_o  & \decode|ar [3])))

	.dataa(\control|instruction_register [14]),
	.datab(\control|instruction_register [15]),
	.datac(\reset~input_o ),
	.datad(\decode|ar [3]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~4 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N15
dffeas \mem_access|data_for_write[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[3] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y23_N0
cycloneive_ram_block \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\mem_access|wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem_access|data_for_write [3],\mem_access|data_for_write [2]}),
	.portaaddr({\mem_access|address [11],\mem_access|address [10],\mem_access|address [9],\mem_access|address [8],\mem_access|address [7],\mem_access|address [6],\mem_access|address [5],\mem_access|address [4],\mem_access|address [3],\mem_access|address [2],\mem_access|address [1],\mem_access|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "LD_ST.mif";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "p4_mem_access:mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N22
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hCFC0;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 .lut_mask = 16'hFFF0;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N23
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N20
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFA50;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N21
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
cycloneive_lcell_comb \mem_access|mdr_mux|res[2]~2 (
// Equation(s):
// \mem_access|mdr_mux|res[2]~2_combout  = (\control|instruction_register [15] & (\outside_input[2]~input_o )) # (!\control|instruction_register [15] & ((\control|instruction_register [14] & (\outside_input[2]~input_o )) # (!\control|instruction_register 
// [14] & ((\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [2])))))

	.dataa(\outside_input[2]~input_o ),
	.datab(\control|instruction_register [15]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\control|instruction_register [14]),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[2]~2 .lut_mask = 16'hAAB8;
defparam \mem_access|mdr_mux|res[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N10
cycloneive_lcell_comb \decode|r0~5 (
// Equation(s):
// \decode|r0~5_combout  = (\control|op_mem_to_reg~combout  & (\mem_access|mdr_mux|res[2]~2_combout )) # (!\control|op_mem_to_reg~combout  & ((\exec|a|Mux78~combout )))

	.dataa(\mem_access|mdr_mux|res[2]~2_combout ),
	.datab(\exec|a|Mux78~combout ),
	.datac(\control|op_mem_to_reg~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|r0~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~5 .lut_mask = 16'hACAC;
defparam \decode|r0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N28
cycloneive_lcell_comb \decode|r0~1 (
// Equation(s):
// \decode|r0~1_combout  = (\control|instruction_register [14] & (((!\control|instruction_register [15])) # (!\control|Equal12~1_combout ))) # (!\control|instruction_register [14] & (((!\control|Equal1~0_combout  & \control|instruction_register [15]))))

	.dataa(\control|instruction_register [14]),
	.datab(\control|Equal12~1_combout ),
	.datac(\control|Equal1~0_combout ),
	.datad(\control|instruction_register [15]),
	.cin(gnd),
	.combout(\decode|r0~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~1 .lut_mask = 16'h27AA;
defparam \decode|r0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N16
cycloneive_lcell_comb \decode|r0~2 (
// Equation(s):
// \decode|r0~2_combout  = ((\control|state [1]) # (!\control|state [0])) # (!\control|state [2])

	.dataa(gnd),
	.datab(\control|state [2]),
	.datac(\control|state [0]),
	.datad(\control|state [1]),
	.cin(gnd),
	.combout(\decode|r0~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~2 .lut_mask = 16'hFF3F;
defparam \decode|r0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N2
cycloneive_lcell_comb \decode|r0[14]~3 (
// Equation(s):
// \decode|r0[14]~3_combout  = ((!\decode|r0~1_combout  & !\decode|r0~2_combout )) # (!\reset~input_o )

	.dataa(\decode|r0~1_combout ),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\decode|r0~2_combout ),
	.cin(gnd),
	.combout(\decode|r0[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0[14]~3 .lut_mask = 16'h0F5F;
defparam \decode|r0[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N11
dffeas \decode|r0[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[2] .is_wysiwyg = "true";
defparam \decode|r0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N2
cycloneive_lcell_comb \decode|br~12 (
// Equation(s):
// \decode|br~12_combout  = (\decode|br[10]~1_combout  & \decode|r0 [2])

	.dataa(gnd),
	.datab(\decode|br[10]~1_combout ),
	.datac(gnd),
	.datad(\decode|r0 [2]),
	.cin(gnd),
	.combout(\decode|br~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~12 .lut_mask = 16'hCC00;
defparam \decode|br~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N3
dffeas \decode|br[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[2] .is_wysiwyg = "true";
defparam \decode|br[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N26
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux13~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux13~0_combout  = (\fetch|program_counter [2] & ((\exec|alu_src_mux_a|Mux15~0_combout ) # ((\exec|alu_src_mux_a|Mux0~0_combout  & \decode|br [2])))) # (!\fetch|program_counter [2] & (\exec|alu_src_mux_a|Mux0~0_combout  & ((\decode|br 
// [2]))))

	.dataa(\fetch|program_counter [2]),
	.datab(\exec|alu_src_mux_a|Mux0~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datad(\decode|br [2]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux13~0 .lut_mask = 16'hECA0;
defparam \exec|alu_src_mux_a|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N8
cycloneive_lcell_comb \decode|br~10 (
// Equation(s):
// \decode|br~10_combout  = (\decode|r0 [1] & \decode|br[10]~1_combout )

	.dataa(gnd),
	.datab(\decode|r0 [1]),
	.datac(\decode|br[10]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|br~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~10 .lut_mask = 16'hC0C0;
defparam \decode|br~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N9
dffeas \decode|br[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[1] .is_wysiwyg = "true";
defparam \decode|br[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N6
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux14~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux14~0_combout  = (\decode|br [1] & ((\exec|alu_src_mux_a|Mux0~0_combout ) # ((\exec|alu_src_mux_a|Mux15~0_combout  & \fetch|program_counter [1])))) # (!\decode|br [1] & (\exec|alu_src_mux_a|Mux15~0_combout  & (\fetch|program_counter 
// [1])))

	.dataa(\decode|br [1]),
	.datab(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datac(\fetch|program_counter [1]),
	.datad(\exec|alu_src_mux_a|Mux0~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux14~0 .lut_mask = 16'hEAC0;
defparam \exec|alu_src_mux_a|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N22
cycloneive_lcell_comb \decode|br~9 (
// Equation(s):
// \decode|br~9_combout  = (\decode|br[10]~1_combout  & \decode|r0 [0])

	.dataa(gnd),
	.datab(\decode|br[10]~1_combout ),
	.datac(gnd),
	.datad(\decode|r0 [0]),
	.cin(gnd),
	.combout(\decode|br~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~9 .lut_mask = 16'hCC00;
defparam \decode|br~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N23
dffeas \decode|br[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[0] .is_wysiwyg = "true";
defparam \decode|br[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N0
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux15~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux15~1_combout  = (\decode|br [0] & (\control|instruction_register [15] $ (!\control|instruction_register [14])))

	.dataa(\control|instruction_register [15]),
	.datab(\control|instruction_register [14]),
	.datac(\decode|br [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux15~1 .lut_mask = 16'h9090;
defparam \exec|alu_src_mux_a|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N24
cycloneive_lcell_comb \control|op_branch~0 (
// Equation(s):
// \control|op_branch~0_combout  = (!\control|instruction_register [14] & \control|instruction_register [15])

	.dataa(gnd),
	.datab(\control|instruction_register [14]),
	.datac(\control|instruction_register [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|op_branch~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_branch~0 .lut_mask = 16'h3030;
defparam \control|op_branch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N18
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux15~2 (
// Equation(s):
// \exec|alu_src_mux_a|Mux15~2_combout  = (\exec|alu_src_mux_a|Mux15~1_combout ) # ((\control|op_branch~0_combout  & (\fetch|program_counter [0] & !\control|Equal1~0_combout )))

	.dataa(\exec|alu_src_mux_a|Mux15~1_combout ),
	.datab(\control|op_branch~0_combout ),
	.datac(\fetch|program_counter [0]),
	.datad(\control|Equal1~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux15~2 .lut_mask = 16'hAAEA;
defparam \exec|alu_src_mux_a|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N16
cycloneive_lcell_comb \exec|a|Add1~0 (
// Equation(s):
// \exec|a|Add1~0_combout  = (\exec|alu_src_mux_a|Mux15~2_combout  & ((GND) # (!\exec|alu_src_mux_b|Mux15~2_combout ))) # (!\exec|alu_src_mux_a|Mux15~2_combout  & (\exec|alu_src_mux_b|Mux15~2_combout  $ (GND)))
// \exec|a|Add1~1  = CARRY((\exec|alu_src_mux_a|Mux15~2_combout ) # (!\exec|alu_src_mux_b|Mux15~2_combout ))

	.dataa(\exec|alu_src_mux_a|Mux15~2_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exec|a|Add1~0_combout ),
	.cout(\exec|a|Add1~1 ));
// synopsys translate_off
defparam \exec|a|Add1~0 .lut_mask = 16'h66BB;
defparam \exec|a|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N18
cycloneive_lcell_comb \exec|a|Add1~2 (
// Equation(s):
// \exec|a|Add1~2_combout  = (\exec|alu_src_mux_a|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux14~1_combout  & (!\exec|a|Add1~1 )) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Add1~1  & VCC)))) # (!\exec|alu_src_mux_a|Mux14~0_combout  & 
// ((\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Add1~1 ) # (GND))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (!\exec|a|Add1~1 ))))
// \exec|a|Add1~3  = CARRY((\exec|alu_src_mux_a|Mux14~0_combout  & (\exec|alu_src_mux_b|Mux14~1_combout  & !\exec|a|Add1~1 )) # (!\exec|alu_src_mux_a|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux14~1_combout ) # (!\exec|a|Add1~1 ))))

	.dataa(\exec|alu_src_mux_a|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~1 ),
	.combout(\exec|a|Add1~2_combout ),
	.cout(\exec|a|Add1~3 ));
// synopsys translate_off
defparam \exec|a|Add1~2 .lut_mask = 16'h694D;
defparam \exec|a|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N20
cycloneive_lcell_comb \exec|a|Add1~4 (
// Equation(s):
// \exec|a|Add1~4_combout  = ((\exec|alu_src_mux_b|Mux13~1_combout  $ (\exec|alu_src_mux_a|Mux13~0_combout  $ (\exec|a|Add1~3 )))) # (GND)
// \exec|a|Add1~5  = CARRY((\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|alu_src_mux_a|Mux13~0_combout  & !\exec|a|Add1~3 )) # (!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_a|Mux13~0_combout ) # (!\exec|a|Add1~3 ))))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~3 ),
	.combout(\exec|a|Add1~4_combout ),
	.cout(\exec|a|Add1~5 ));
// synopsys translate_off
defparam \exec|a|Add1~4 .lut_mask = 16'h964D;
defparam \exec|a|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N22
cycloneive_lcell_comb \exec|a|Add1~6 (
// Equation(s):
// \exec|a|Add1~6_combout  = (\exec|alu_src_mux_a|Mux12~0_combout  & ((\exec|alu_src_mux_b|Mux12~1_combout  & (!\exec|a|Add1~5 )) # (!\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|Add1~5  & VCC)))) # (!\exec|alu_src_mux_a|Mux12~0_combout  & 
// ((\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Add1~5 ) # (GND))) # (!\exec|alu_src_mux_b|Mux12~1_combout  & (!\exec|a|Add1~5 ))))
// \exec|a|Add1~7  = CARRY((\exec|alu_src_mux_a|Mux12~0_combout  & (\exec|alu_src_mux_b|Mux12~1_combout  & !\exec|a|Add1~5 )) # (!\exec|alu_src_mux_a|Mux12~0_combout  & ((\exec|alu_src_mux_b|Mux12~1_combout ) # (!\exec|a|Add1~5 ))))

	.dataa(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~5 ),
	.combout(\exec|a|Add1~6_combout ),
	.cout(\exec|a|Add1~7 ));
// synopsys translate_off
defparam \exec|a|Add1~6 .lut_mask = 16'h694D;
defparam \exec|a|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N24
cycloneive_lcell_comb \exec|a|Add1~8 (
// Equation(s):
// \exec|a|Add1~8_combout  = ((\exec|alu_src_mux_b|Mux11~1_combout  $ (\exec|alu_src_mux_a|Mux11~0_combout  $ (\exec|a|Add1~7 )))) # (GND)
// \exec|a|Add1~9  = CARRY((\exec|alu_src_mux_b|Mux11~1_combout  & (\exec|alu_src_mux_a|Mux11~0_combout  & !\exec|a|Add1~7 )) # (!\exec|alu_src_mux_b|Mux11~1_combout  & ((\exec|alu_src_mux_a|Mux11~0_combout ) # (!\exec|a|Add1~7 ))))

	.dataa(\exec|alu_src_mux_b|Mux11~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~7 ),
	.combout(\exec|a|Add1~8_combout ),
	.cout(\exec|a|Add1~9 ));
// synopsys translate_off
defparam \exec|a|Add1~8 .lut_mask = 16'h964D;
defparam \exec|a|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N26
cycloneive_lcell_comb \exec|a|Add1~10 (
// Equation(s):
// \exec|a|Add1~10_combout  = (\exec|alu_src_mux_a|Mux10~0_combout  & ((\exec|alu_src_mux_b|Mux10~1_combout  & (!\exec|a|Add1~9 )) # (!\exec|alu_src_mux_b|Mux10~1_combout  & (\exec|a|Add1~9  & VCC)))) # (!\exec|alu_src_mux_a|Mux10~0_combout  & 
// ((\exec|alu_src_mux_b|Mux10~1_combout  & ((\exec|a|Add1~9 ) # (GND))) # (!\exec|alu_src_mux_b|Mux10~1_combout  & (!\exec|a|Add1~9 ))))
// \exec|a|Add1~11  = CARRY((\exec|alu_src_mux_a|Mux10~0_combout  & (\exec|alu_src_mux_b|Mux10~1_combout  & !\exec|a|Add1~9 )) # (!\exec|alu_src_mux_a|Mux10~0_combout  & ((\exec|alu_src_mux_b|Mux10~1_combout ) # (!\exec|a|Add1~9 ))))

	.dataa(\exec|alu_src_mux_a|Mux10~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux10~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~9 ),
	.combout(\exec|a|Add1~10_combout ),
	.cout(\exec|a|Add1~11 ));
// synopsys translate_off
defparam \exec|a|Add1~10 .lut_mask = 16'h694D;
defparam \exec|a|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N28
cycloneive_lcell_comb \exec|a|Add1~12 (
// Equation(s):
// \exec|a|Add1~12_combout  = ((\exec|alu_src_mux_a|Mux9~0_combout  $ (\exec|alu_src_mux_b|Mux9~1_combout  $ (\exec|a|Add1~11 )))) # (GND)
// \exec|a|Add1~13  = CARRY((\exec|alu_src_mux_a|Mux9~0_combout  & ((!\exec|a|Add1~11 ) # (!\exec|alu_src_mux_b|Mux9~1_combout ))) # (!\exec|alu_src_mux_a|Mux9~0_combout  & (!\exec|alu_src_mux_b|Mux9~1_combout  & !\exec|a|Add1~11 )))

	.dataa(\exec|alu_src_mux_a|Mux9~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux9~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~11 ),
	.combout(\exec|a|Add1~12_combout ),
	.cout(\exec|a|Add1~13 ));
// synopsys translate_off
defparam \exec|a|Add1~12 .lut_mask = 16'h962B;
defparam \exec|a|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N30
cycloneive_lcell_comb \exec|a|Add1~14 (
// Equation(s):
// \exec|a|Add1~14_combout  = (\exec|alu_src_mux_b|Mux8~1_combout  & ((\exec|alu_src_mux_a|Mux8~0_combout  & (!\exec|a|Add1~13 )) # (!\exec|alu_src_mux_a|Mux8~0_combout  & ((\exec|a|Add1~13 ) # (GND))))) # (!\exec|alu_src_mux_b|Mux8~1_combout  & 
// ((\exec|alu_src_mux_a|Mux8~0_combout  & (\exec|a|Add1~13  & VCC)) # (!\exec|alu_src_mux_a|Mux8~0_combout  & (!\exec|a|Add1~13 ))))
// \exec|a|Add1~15  = CARRY((\exec|alu_src_mux_b|Mux8~1_combout  & ((!\exec|a|Add1~13 ) # (!\exec|alu_src_mux_a|Mux8~0_combout ))) # (!\exec|alu_src_mux_b|Mux8~1_combout  & (!\exec|alu_src_mux_a|Mux8~0_combout  & !\exec|a|Add1~13 )))

	.dataa(\exec|alu_src_mux_b|Mux8~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~13 ),
	.combout(\exec|a|Add1~14_combout ),
	.cout(\exec|a|Add1~15 ));
// synopsys translate_off
defparam \exec|a|Add1~14 .lut_mask = 16'h692B;
defparam \exec|a|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N0
cycloneive_lcell_comb \exec|a|Add1~16 (
// Equation(s):
// \exec|a|Add1~16_combout  = ((\exec|alu_src_mux_b|Mux7~1_combout  $ (\exec|alu_src_mux_a|Mux7~0_combout  $ (\exec|a|Add1~15 )))) # (GND)
// \exec|a|Add1~17  = CARRY((\exec|alu_src_mux_b|Mux7~1_combout  & (\exec|alu_src_mux_a|Mux7~0_combout  & !\exec|a|Add1~15 )) # (!\exec|alu_src_mux_b|Mux7~1_combout  & ((\exec|alu_src_mux_a|Mux7~0_combout ) # (!\exec|a|Add1~15 ))))

	.dataa(\exec|alu_src_mux_b|Mux7~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~15 ),
	.combout(\exec|a|Add1~16_combout ),
	.cout(\exec|a|Add1~17 ));
// synopsys translate_off
defparam \exec|a|Add1~16 .lut_mask = 16'h964D;
defparam \exec|a|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N2
cycloneive_lcell_comb \exec|a|Add1~18 (
// Equation(s):
// \exec|a|Add1~18_combout  = (\exec|alu_src_mux_a|Mux6~0_combout  & ((\exec|alu_src_mux_b|Mux6~1_combout  & (!\exec|a|Add1~17 )) # (!\exec|alu_src_mux_b|Mux6~1_combout  & (\exec|a|Add1~17  & VCC)))) # (!\exec|alu_src_mux_a|Mux6~0_combout  & 
// ((\exec|alu_src_mux_b|Mux6~1_combout  & ((\exec|a|Add1~17 ) # (GND))) # (!\exec|alu_src_mux_b|Mux6~1_combout  & (!\exec|a|Add1~17 ))))
// \exec|a|Add1~19  = CARRY((\exec|alu_src_mux_a|Mux6~0_combout  & (\exec|alu_src_mux_b|Mux6~1_combout  & !\exec|a|Add1~17 )) # (!\exec|alu_src_mux_a|Mux6~0_combout  & ((\exec|alu_src_mux_b|Mux6~1_combout ) # (!\exec|a|Add1~17 ))))

	.dataa(\exec|alu_src_mux_a|Mux6~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~17 ),
	.combout(\exec|a|Add1~18_combout ),
	.cout(\exec|a|Add1~19 ));
// synopsys translate_off
defparam \exec|a|Add1~18 .lut_mask = 16'h694D;
defparam \exec|a|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N4
cycloneive_lcell_comb \exec|a|Add1~20 (
// Equation(s):
// \exec|a|Add1~20_combout  = ((\exec|alu_src_mux_b|Mux5~1_combout  $ (\exec|alu_src_mux_a|Mux5~0_combout  $ (\exec|a|Add1~19 )))) # (GND)
// \exec|a|Add1~21  = CARRY((\exec|alu_src_mux_b|Mux5~1_combout  & (\exec|alu_src_mux_a|Mux5~0_combout  & !\exec|a|Add1~19 )) # (!\exec|alu_src_mux_b|Mux5~1_combout  & ((\exec|alu_src_mux_a|Mux5~0_combout ) # (!\exec|a|Add1~19 ))))

	.dataa(\exec|alu_src_mux_b|Mux5~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~19 ),
	.combout(\exec|a|Add1~20_combout ),
	.cout(\exec|a|Add1~21 ));
// synopsys translate_off
defparam \exec|a|Add1~20 .lut_mask = 16'h964D;
defparam \exec|a|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N6
cycloneive_lcell_comb \exec|a|Add1~22 (
// Equation(s):
// \exec|a|Add1~22_combout  = (\exec|alu_src_mux_b|Mux4~1_combout  & ((\exec|alu_src_mux_a|Mux4~0_combout  & (!\exec|a|Add1~21 )) # (!\exec|alu_src_mux_a|Mux4~0_combout  & ((\exec|a|Add1~21 ) # (GND))))) # (!\exec|alu_src_mux_b|Mux4~1_combout  & 
// ((\exec|alu_src_mux_a|Mux4~0_combout  & (\exec|a|Add1~21  & VCC)) # (!\exec|alu_src_mux_a|Mux4~0_combout  & (!\exec|a|Add1~21 ))))
// \exec|a|Add1~23  = CARRY((\exec|alu_src_mux_b|Mux4~1_combout  & ((!\exec|a|Add1~21 ) # (!\exec|alu_src_mux_a|Mux4~0_combout ))) # (!\exec|alu_src_mux_b|Mux4~1_combout  & (!\exec|alu_src_mux_a|Mux4~0_combout  & !\exec|a|Add1~21 )))

	.dataa(\exec|alu_src_mux_b|Mux4~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~21 ),
	.combout(\exec|a|Add1~22_combout ),
	.cout(\exec|a|Add1~23 ));
// synopsys translate_off
defparam \exec|a|Add1~22 .lut_mask = 16'h692B;
defparam \exec|a|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N4
cycloneive_lcell_comb \exec|a|Mux79~1 (
// Equation(s):
// \exec|a|Mux79~1_combout  = (\fetch|instruction_register [4] & (\fetch|instruction_register [14] & (!\fetch|instruction_register [5] & \fetch|instruction_register [15])))

	.dataa(\fetch|instruction_register [4]),
	.datab(\fetch|instruction_register [14]),
	.datac(\fetch|instruction_register [5]),
	.datad(\fetch|instruction_register [15]),
	.cin(gnd),
	.combout(\exec|a|Mux79~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~1 .lut_mask = 16'h0800;
defparam \exec|a|Mux79~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N18
cycloneive_lcell_comb \exec|a|Mux69~0 (
// Equation(s):
// \exec|a|Mux69~0_combout  = (!\exec|op_alu_mux|Mux3~0_combout  & (\exec|alu_src_mux_b|Mux4~1_combout  $ (((!\exec|op_alu_mux|Mux2~0_combout  & \exec|alu_src_mux_a|Mux4~0_combout )))))

	.dataa(\exec|op_alu_mux|Mux2~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux4~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux4~1_combout ),
	.datad(\exec|op_alu_mux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~0 .lut_mask = 16'h00B4;
defparam \exec|a|Mux69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N26
cycloneive_lcell_comb \exec|a|Mux69~1 (
// Equation(s):
// \exec|a|Mux69~1_combout  = (\exec|op_alu_mux|Mux1~0_combout  & ((\exec|a|Mux69~0_combout ) # ((\exec|a|Add1~22_combout  & \exec|a|Mux79~1_combout ))))

	.dataa(\exec|a|Add1~22_combout ),
	.datab(\exec|a|Mux79~1_combout ),
	.datac(\exec|op_alu_mux|Mux1~0_combout ),
	.datad(\exec|a|Mux69~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~1 .lut_mask = 16'hF080;
defparam \exec|a|Mux69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N0
cycloneive_lcell_comb \exec|a|Add0~16 (
// Equation(s):
// \exec|a|Add0~16_combout  = ((\exec|alu_src_mux_a|Mux7~0_combout  $ (\exec|alu_src_mux_b|Mux7~1_combout  $ (!\exec|a|Add0~15 )))) # (GND)
// \exec|a|Add0~17  = CARRY((\exec|alu_src_mux_a|Mux7~0_combout  & ((\exec|alu_src_mux_b|Mux7~1_combout ) # (!\exec|a|Add0~15 ))) # (!\exec|alu_src_mux_a|Mux7~0_combout  & (\exec|alu_src_mux_b|Mux7~1_combout  & !\exec|a|Add0~15 )))

	.dataa(\exec|alu_src_mux_a|Mux7~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux7~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~15 ),
	.combout(\exec|a|Add0~16_combout ),
	.cout(\exec|a|Add0~17 ));
// synopsys translate_off
defparam \exec|a|Add0~16 .lut_mask = 16'h698E;
defparam \exec|a|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N2
cycloneive_lcell_comb \exec|a|Add0~18 (
// Equation(s):
// \exec|a|Add0~18_combout  = (\exec|alu_src_mux_b|Mux6~1_combout  & ((\exec|alu_src_mux_a|Mux6~0_combout  & (\exec|a|Add0~17  & VCC)) # (!\exec|alu_src_mux_a|Mux6~0_combout  & (!\exec|a|Add0~17 )))) # (!\exec|alu_src_mux_b|Mux6~1_combout  & 
// ((\exec|alu_src_mux_a|Mux6~0_combout  & (!\exec|a|Add0~17 )) # (!\exec|alu_src_mux_a|Mux6~0_combout  & ((\exec|a|Add0~17 ) # (GND)))))
// \exec|a|Add0~19  = CARRY((\exec|alu_src_mux_b|Mux6~1_combout  & (!\exec|alu_src_mux_a|Mux6~0_combout  & !\exec|a|Add0~17 )) # (!\exec|alu_src_mux_b|Mux6~1_combout  & ((!\exec|a|Add0~17 ) # (!\exec|alu_src_mux_a|Mux6~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux6~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~17 ),
	.combout(\exec|a|Add0~18_combout ),
	.cout(\exec|a|Add0~19 ));
// synopsys translate_off
defparam \exec|a|Add0~18 .lut_mask = 16'h9617;
defparam \exec|a|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N4
cycloneive_lcell_comb \exec|a|Add0~20 (
// Equation(s):
// \exec|a|Add0~20_combout  = ((\exec|alu_src_mux_b|Mux5~1_combout  $ (\exec|alu_src_mux_a|Mux5~0_combout  $ (!\exec|a|Add0~19 )))) # (GND)
// \exec|a|Add0~21  = CARRY((\exec|alu_src_mux_b|Mux5~1_combout  & ((\exec|alu_src_mux_a|Mux5~0_combout ) # (!\exec|a|Add0~19 ))) # (!\exec|alu_src_mux_b|Mux5~1_combout  & (\exec|alu_src_mux_a|Mux5~0_combout  & !\exec|a|Add0~19 )))

	.dataa(\exec|alu_src_mux_b|Mux5~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~19 ),
	.combout(\exec|a|Add0~20_combout ),
	.cout(\exec|a|Add0~21 ));
// synopsys translate_off
defparam \exec|a|Add0~20 .lut_mask = 16'h698E;
defparam \exec|a|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N6
cycloneive_lcell_comb \exec|a|Add0~22 (
// Equation(s):
// \exec|a|Add0~22_combout  = (\exec|alu_src_mux_b|Mux4~1_combout  & ((\exec|alu_src_mux_a|Mux4~0_combout  & (\exec|a|Add0~21  & VCC)) # (!\exec|alu_src_mux_a|Mux4~0_combout  & (!\exec|a|Add0~21 )))) # (!\exec|alu_src_mux_b|Mux4~1_combout  & 
// ((\exec|alu_src_mux_a|Mux4~0_combout  & (!\exec|a|Add0~21 )) # (!\exec|alu_src_mux_a|Mux4~0_combout  & ((\exec|a|Add0~21 ) # (GND)))))
// \exec|a|Add0~23  = CARRY((\exec|alu_src_mux_b|Mux4~1_combout  & (!\exec|alu_src_mux_a|Mux4~0_combout  & !\exec|a|Add0~21 )) # (!\exec|alu_src_mux_b|Mux4~1_combout  & ((!\exec|a|Add0~21 ) # (!\exec|alu_src_mux_a|Mux4~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux4~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~21 ),
	.combout(\exec|a|Add0~22_combout ),
	.cout(\exec|a|Add0~23 ));
// synopsys translate_off
defparam \exec|a|Add0~22 .lut_mask = 16'h9617;
defparam \exec|a|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N20
cycloneive_lcell_comb \exec|a|Mux69~2 (
// Equation(s):
// \exec|a|Mux69~2_combout  = (\exec|op_alu_mux|Mux2~0_combout  & (\exec|op_alu_mux|Mux3~0_combout )) # (!\exec|op_alu_mux|Mux2~0_combout  & ((\exec|op_alu_mux|Mux3~0_combout  & ((\exec|a|Add1~22_combout ))) # (!\exec|op_alu_mux|Mux3~0_combout  & 
// (\exec|a|Add0~22_combout ))))

	.dataa(\exec|op_alu_mux|Mux2~0_combout ),
	.datab(\exec|op_alu_mux|Mux3~0_combout ),
	.datac(\exec|a|Add0~22_combout ),
	.datad(\exec|a|Add1~22_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~2 .lut_mask = 16'hDC98;
defparam \exec|a|Mux69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N22
cycloneive_lcell_comb \exec|a|Mux69~3 (
// Equation(s):
// \exec|a|Mux69~3_combout  = (\exec|op_alu_mux|Mux2~0_combout  & ((\exec|alu_src_mux_a|Mux4~0_combout  & ((\exec|alu_src_mux_b|Mux4~1_combout ) # (\exec|a|Mux69~2_combout ))) # (!\exec|alu_src_mux_a|Mux4~0_combout  & (\exec|alu_src_mux_b|Mux4~1_combout  & 
// \exec|a|Mux69~2_combout )))) # (!\exec|op_alu_mux|Mux2~0_combout  & (((\exec|a|Mux69~2_combout ))))

	.dataa(\exec|op_alu_mux|Mux2~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux4~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux4~1_combout ),
	.datad(\exec|a|Mux69~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~3 .lut_mask = 16'hFD80;
defparam \exec|a|Mux69~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N12
cycloneive_lcell_comb \exec|a|Mux69~4 (
// Equation(s):
// \exec|a|Mux69~4_combout  = (\exec|op_alu_mux|Mux0~0_combout  & ((\exec|a|Mux69~1_combout ) # ((!\exec|op_alu_mux|Mux1~0_combout  & \exec|a|Mux69~3_combout ))))

	.dataa(\exec|op_alu_mux|Mux0~0_combout ),
	.datab(\exec|op_alu_mux|Mux1~0_combout ),
	.datac(\exec|a|Mux69~1_combout ),
	.datad(\exec|a|Mux69~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~4 .lut_mask = 16'hA2A0;
defparam \exec|a|Mux69~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N0
cycloneive_lcell_comb \exec|a|Mux69~7 (
// Equation(s):
// \exec|a|Mux69~7_combout  = (\exec|a|Mux69~4_combout ) # ((\exec|a|Mux69~6_combout  & \exec|a|Mux80~7_combout ))

	.dataa(\exec|a|Mux69~6_combout ),
	.datab(\exec|a|Mux80~7_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux69~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~7 .lut_mask = 16'hFF88;
defparam \exec|a|Mux69~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y24_N0
cycloneive_ram_block \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\mem_access|wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem_access|data_for_write [11],\mem_access|data_for_write [10]}),
	.portaaddr({\mem_access|address [11],\mem_access|address [10],\mem_access|address [9],\mem_access|address [8],\mem_access|address [7],\mem_access|address [6],\mem_access|address [5],\mem_access|address [4],\mem_access|address [3],\mem_access|address [2],\mem_access|address [1],\mem_access|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "LD_ST.mif";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "p4_mem_access:mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005;
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N4
cycloneive_lcell_comb \mem_access|mdr_mux|res[11]~11 (
// Equation(s):
// \mem_access|mdr_mux|res[11]~11_combout  = (\control|instruction_register [15] & (((\outside_input[11]~input_o )))) # (!\control|instruction_register [15] & ((\control|instruction_register [14] & ((\outside_input[11]~input_o ))) # 
// (!\control|instruction_register [14] & (\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [11]))))

	.dataa(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datab(\control|instruction_register [15]),
	.datac(\outside_input[11]~input_o ),
	.datad(\control|instruction_register [14]),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[11]~11 .lut_mask = 16'hF0E2;
defparam \mem_access|mdr_mux|res[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N2
cycloneive_lcell_comb \decode|r0~14 (
// Equation(s):
// \decode|r0~14_combout  = (\control|op_mem_to_reg~combout  & ((\mem_access|mdr_mux|res[11]~11_combout ))) # (!\control|op_mem_to_reg~combout  & (\exec|a|Mux69~7_combout ))

	.dataa(gnd),
	.datab(\control|op_mem_to_reg~combout ),
	.datac(\exec|a|Mux69~7_combout ),
	.datad(\mem_access|mdr_mux|res[11]~11_combout ),
	.cin(gnd),
	.combout(\decode|r0~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~14 .lut_mask = 16'hFC30;
defparam \decode|r0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N3
dffeas \decode|r0[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[11] .is_wysiwyg = "true";
defparam \decode|r0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N22
cycloneive_lcell_comb \decode|ar~11 (
// Equation(s):
// \decode|ar~11_combout  = (\reset~input_o  & (\control|Equal1~0_combout  & \decode|r0 [11]))

	.dataa(\reset~input_o ),
	.datab(\control|Equal1~0_combout ),
	.datac(gnd),
	.datad(\decode|r0 [11]),
	.cin(gnd),
	.combout(\decode|ar~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~11 .lut_mask = 16'h8800;
defparam \decode|ar~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N23
dffeas \decode|ar[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[11] .is_wysiwyg = "true";
defparam \decode|ar[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N20
cycloneive_lcell_comb \mem_access|data_for_write~12 (
// Equation(s):
// \mem_access|data_for_write~12_combout  = (\reset~input_o  & (!\control|instruction_register [15] & (\decode|ar [11] & \control|instruction_register [14])))

	.dataa(\reset~input_o ),
	.datab(\control|instruction_register [15]),
	.datac(\decode|ar [11]),
	.datad(\control|instruction_register [14]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~12 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N21
dffeas \mem_access|data_for_write[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[11] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N26
cycloneive_lcell_comb \mem_access|mdr_mux|res[10]~10 (
// Equation(s):
// \mem_access|mdr_mux|res[10]~10_combout  = (\control|instruction_register [15] & (((\outside_input[10]~input_o )))) # (!\control|instruction_register [15] & ((\control|instruction_register [14] & ((\outside_input[10]~input_o ))) # 
// (!\control|instruction_register [14] & (\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [10]))))

	.dataa(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datab(\control|instruction_register [15]),
	.datac(\control|instruction_register [14]),
	.datad(\outside_input[10]~input_o ),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[10]~10 .lut_mask = 16'hFE02;
defparam \mem_access|mdr_mux|res[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N8
cycloneive_lcell_comb \decode|r0~13 (
// Equation(s):
// \decode|r0~13_combout  = (\control|op_mem_to_reg~combout  & (\mem_access|mdr_mux|res[10]~10_combout )) # (!\control|op_mem_to_reg~combout  & ((\exec|a|Mux70~combout )))

	.dataa(gnd),
	.datab(\mem_access|mdr_mux|res[10]~10_combout ),
	.datac(\control|op_mem_to_reg~combout ),
	.datad(\exec|a|Mux70~combout ),
	.cin(gnd),
	.combout(\decode|r0~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~13 .lut_mask = 16'hCFC0;
defparam \decode|r0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N9
dffeas \decode|r0[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[10] .is_wysiwyg = "true";
defparam \decode|r0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N12
cycloneive_lcell_comb \decode|ar~10 (
// Equation(s):
// \decode|ar~10_combout  = (\control|Equal1~0_combout  & (\reset~input_o  & \decode|r0 [10]))

	.dataa(gnd),
	.datab(\control|Equal1~0_combout ),
	.datac(\reset~input_o ),
	.datad(\decode|r0 [10]),
	.cin(gnd),
	.combout(\decode|ar~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~10 .lut_mask = 16'hC000;
defparam \decode|ar~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N13
dffeas \decode|ar[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[10] .is_wysiwyg = "true";
defparam \decode|ar[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N18
cycloneive_lcell_comb \mem_access|data_for_write~11 (
// Equation(s):
// \mem_access|data_for_write~11_combout  = (\control|instruction_register [14] & (!\control|instruction_register [15] & (\reset~input_o  & \decode|ar [10])))

	.dataa(\control|instruction_register [14]),
	.datab(\control|instruction_register [15]),
	.datac(\reset~input_o ),
	.datad(\decode|ar [10]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~11 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N19
dffeas \mem_access|data_for_write[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[10] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N1
cycloneive_io_ibuf \outside_input[12]~input (
	.i(outside_input[12]),
	.ibar(gnd),
	.o(\outside_input[12]~input_o ));
// synopsys translate_off
defparam \outside_input[12]~input .bus_hold = "false";
defparam \outside_input[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N22
cycloneive_io_ibuf \outside_input[13]~input (
	.i(outside_input[13]),
	.ibar(gnd),
	.o(\outside_input[13]~input_o ));
// synopsys translate_off
defparam \outside_input[13]~input .bus_hold = "false";
defparam \outside_input[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X40_Y20_N0
cycloneive_ram_block \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\mem_access|wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem_access|data_for_write [13],\mem_access|data_for_write [12]}),
	.portaaddr({\mem_access|address [11],\mem_access|address [10],\mem_access|address [9],\mem_access|address [8],\mem_access|address [7],\mem_access|address [6],\mem_access|address [5],\mem_access|address [4],\mem_access|address [3],\mem_access|address [2],\mem_access|address [1],\mem_access|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "LD_ST.mif";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "p4_mem_access:mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA00;
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
cycloneive_lcell_comb \mem_access|mdr_mux|res[13]~13 (
// Equation(s):
// \mem_access|mdr_mux|res[13]~13_combout  = (\control|instruction_register [15] & (\outside_input[13]~input_o )) # (!\control|instruction_register [15] & ((\control|instruction_register [14] & (\outside_input[13]~input_o )) # (!\control|instruction_register 
// [14] & ((\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [13])))))

	.dataa(\outside_input[13]~input_o ),
	.datab(\control|instruction_register [15]),
	.datac(\control|instruction_register [14]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[13]~13 .lut_mask = 16'hABA8;
defparam \mem_access|mdr_mux|res[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N15
cycloneive_io_ibuf \outside_input[14]~input (
	.i(outside_input[14]),
	.ibar(gnd),
	.o(\outside_input[14]~input_o ));
// synopsys translate_off
defparam \outside_input[14]~input .bus_hold = "false";
defparam \outside_input[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N18
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux1~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux1~0_combout  = (\control|Equal12~1_combout  & (((\outside_input[14]~input_o )))) # (!\control|Equal12~1_combout  & ((\control|Equal12~0_combout  & ((\decode|ar [14]))) # (!\control|Equal12~0_combout  & (\outside_input[14]~input_o 
// ))))

	.dataa(\control|Equal12~1_combout ),
	.datab(\control|Equal12~0_combout ),
	.datac(\outside_input[14]~input_o ),
	.datad(\decode|ar [14]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux1~0 .lut_mask = 16'hF4B0;
defparam \exec|alu_src_mux_b|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N20
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux1~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux1~1_combout  = (\control|op_alu_src_b[1]~0_combout  & (((\exec|alu_src_mux_b|Mux1~0_combout )))) # (!\control|op_alu_src_b[1]~0_combout  & (\fetch|instruction_register [7] & (!\control|op_alu_src_b[0]~2_combout )))

	.dataa(\control|op_alu_src_b[1]~0_combout ),
	.datab(\fetch|instruction_register [7]),
	.datac(\control|op_alu_src_b[0]~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux1~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux1~1 .lut_mask = 16'hAE04;
defparam \exec|alu_src_mux_b|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N4
cycloneive_lcell_comb \decode|br~7 (
// Equation(s):
// \decode|br~7_combout  = (\decode|br[10]~1_combout  & \decode|r0 [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\decode|br[10]~1_combout ),
	.datad(\decode|r0 [14]),
	.cin(gnd),
	.combout(\decode|br~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~7 .lut_mask = 16'hF000;
defparam \decode|br~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N5
dffeas \decode|br[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[14] .is_wysiwyg = "true";
defparam \decode|br[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N24
cycloneive_lcell_comb \fetch|program_counter[12]~40 (
// Equation(s):
// \fetch|program_counter[12]~40_combout  = (\fetch|program_counter [12] & (\fetch|program_counter[11]~39  $ (GND))) # (!\fetch|program_counter [12] & (!\fetch|program_counter[11]~39  & VCC))
// \fetch|program_counter[12]~41  = CARRY((\fetch|program_counter [12] & !\fetch|program_counter[11]~39 ))

	.dataa(gnd),
	.datab(\fetch|program_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|program_counter[11]~39 ),
	.combout(\fetch|program_counter[12]~40_combout ),
	.cout(\fetch|program_counter[12]~41 ));
// synopsys translate_off
defparam \fetch|program_counter[12]~40 .lut_mask = 16'hC30C;
defparam \fetch|program_counter[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N12
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux3~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux3~0_combout  = (\control|Equal12~1_combout  & (\outside_input[12]~input_o )) # (!\control|Equal12~1_combout  & ((\control|Equal12~0_combout  & ((\decode|ar [12]))) # (!\control|Equal12~0_combout  & (\outside_input[12]~input_o ))))

	.dataa(\outside_input[12]~input_o ),
	.datab(\control|Equal12~1_combout ),
	.datac(\control|Equal12~0_combout ),
	.datad(\decode|ar [12]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux3~0 .lut_mask = 16'hBA8A;
defparam \exec|alu_src_mux_b|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N22
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux3~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux3~1_combout  = (\control|op_alu_src_b[1]~0_combout  & (\exec|alu_src_mux_b|Mux3~0_combout )) # (!\control|op_alu_src_b[1]~0_combout  & (((\fetch|instruction_register [7] & !\control|op_alu_src_b[0]~2_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux3~0_combout ),
	.datab(\fetch|instruction_register [7]),
	.datac(\control|op_alu_src_b[0]~2_combout ),
	.datad(\control|op_alu_src_b[1]~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux3~1 .lut_mask = 16'hAA0C;
defparam \exec|alu_src_mux_b|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N12
cycloneive_lcell_comb \decode|br~17 (
// Equation(s):
// \decode|br~17_combout  = (\decode|r0 [12] & \decode|br[10]~1_combout )

	.dataa(gnd),
	.datab(\decode|r0 [12]),
	.datac(\decode|br[10]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|br~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~17 .lut_mask = 16'hC0C0;
defparam \decode|br~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N13
dffeas \decode|br[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[12] .is_wysiwyg = "true";
defparam \decode|br[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N20
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux3~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux3~0_combout  = (\decode|br [12] & ((\exec|alu_src_mux_a|Mux0~0_combout ) # ((\fetch|program_counter [12] & \exec|alu_src_mux_a|Mux15~0_combout )))) # (!\decode|br [12] & (\fetch|program_counter [12] & 
// (\exec|alu_src_mux_a|Mux15~0_combout )))

	.dataa(\decode|br [12]),
	.datab(\fetch|program_counter [12]),
	.datac(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux3~0 .lut_mask = 16'hEAC0;
defparam \exec|alu_src_mux_a|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N8
cycloneive_lcell_comb \exec|a|Add0~24 (
// Equation(s):
// \exec|a|Add0~24_combout  = ((\exec|alu_src_mux_b|Mux3~1_combout  $ (\exec|alu_src_mux_a|Mux3~0_combout  $ (!\exec|a|Add0~23 )))) # (GND)
// \exec|a|Add0~25  = CARRY((\exec|alu_src_mux_b|Mux3~1_combout  & ((\exec|alu_src_mux_a|Mux3~0_combout ) # (!\exec|a|Add0~23 ))) # (!\exec|alu_src_mux_b|Mux3~1_combout  & (\exec|alu_src_mux_a|Mux3~0_combout  & !\exec|a|Add0~23 )))

	.dataa(\exec|alu_src_mux_b|Mux3~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~23 ),
	.combout(\exec|a|Add0~24_combout ),
	.cout(\exec|a|Add0~25 ));
// synopsys translate_off
defparam \exec|a|Add0~24 .lut_mask = 16'h698E;
defparam \exec|a|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N26
cycloneive_lcell_comb \exec|a|Mux68~2 (
// Equation(s):
// \exec|a|Mux68~2_combout  = (\exec|op_alu_mux|Mux1~0_combout  & (\exec|alu_src_mux_b|Mux3~1_combout  $ (((\exec|alu_src_mux_a|Mux3~0_combout ))))) # (!\exec|op_alu_mux|Mux1~0_combout  & (((\exec|a|Add0~24_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux3~1_combout ),
	.datab(\exec|op_alu_mux|Mux1~0_combout ),
	.datac(\exec|a|Add0~24_combout ),
	.datad(\exec|alu_src_mux_a|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~2 .lut_mask = 16'h74B8;
defparam \exec|a|Mux68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N18
cycloneive_lcell_comb \decode|br~6 (
// Equation(s):
// \decode|br~6_combout  = (\decode|br[10]~1_combout  & \decode|r0 [13])

	.dataa(gnd),
	.datab(\decode|br[10]~1_combout ),
	.datac(\decode|r0 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|br~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~6 .lut_mask = 16'hC0C0;
defparam \decode|br~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N19
dffeas \decode|br[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[13] .is_wysiwyg = "true";
defparam \decode|br[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N18
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux2~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux2~0_combout  = (\decode|br [13] & ((\exec|alu_src_mux_a|Mux0~0_combout ) # ((\exec|alu_src_mux_a|Mux15~0_combout  & \fetch|program_counter [13])))) # (!\decode|br [13] & (((\exec|alu_src_mux_a|Mux15~0_combout  & 
// \fetch|program_counter [13]))))

	.dataa(\decode|br [13]),
	.datab(\exec|alu_src_mux_a|Mux0~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datad(\fetch|program_counter [13]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux2~0 .lut_mask = 16'hF888;
defparam \exec|alu_src_mux_a|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N8
cycloneive_lcell_comb \exec|a|Mux30~17 (
// Equation(s):
// \exec|a|Mux30~17_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux2~0_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux3~0_combout )))

	.dataa(\exec|alu_src_mux_a|Mux2~0_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_a|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~17 .lut_mask = 16'hAFA0;
defparam \exec|a|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N14
cycloneive_lcell_comb \exec|a|Mux30~16 (
// Equation(s):
// \exec|a|Mux30~16_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux0~2_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux1~0_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_a|Mux1~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~16 .lut_mask = 16'hCFC0;
defparam \exec|a|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N20
cycloneive_lcell_comb \exec|a|Mux34~0 (
// Equation(s):
// \exec|a|Mux34~0_combout  = (!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux30~16_combout ))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux30~17_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(\exec|a|Mux30~17_combout ),
	.datac(\exec|a|Mux30~16_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux34~0 .lut_mask = 16'h00E4;
defparam \exec|a|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
cycloneive_lcell_comb \fetch|program_counter[14]~44 (
// Equation(s):
// \fetch|program_counter[14]~44_combout  = (\fetch|program_counter [14] & (\fetch|program_counter[13]~43  $ (GND))) # (!\fetch|program_counter [14] & (!\fetch|program_counter[13]~43  & VCC))
// \fetch|program_counter[14]~45  = CARRY((\fetch|program_counter [14] & !\fetch|program_counter[13]~43 ))

	.dataa(gnd),
	.datab(\fetch|program_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|program_counter[13]~43 ),
	.combout(\fetch|program_counter[14]~44_combout ),
	.cout(\fetch|program_counter[14]~45 ));
// synopsys translate_off
defparam \fetch|program_counter[14]~44 .lut_mask = 16'hC30C;
defparam \fetch|program_counter[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
cycloneive_lcell_comb \fetch|program_counter[15]~46 (
// Equation(s):
// \fetch|program_counter[15]~46_combout  = \fetch|program_counter [15] $ (\fetch|program_counter[14]~45 )

	.dataa(\fetch|program_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\fetch|program_counter[14]~45 ),
	.combout(\fetch|program_counter[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|program_counter[15]~46 .lut_mask = 16'h5A5A;
defparam \fetch|program_counter[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N18
cycloneive_lcell_comb \exec|a|shift~20 (
// Equation(s):
// \exec|a|shift~20_combout  = (!\exec|alu_src_mux_b|Mux12~1_combout  & !\exec|alu_src_mux_b|Mux13~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~20_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~20 .lut_mask = 16'h000F;
defparam \exec|a|shift~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneive_lcell_comb \exec|a|Mux65~6 (
// Equation(s):
// \exec|a|Mux65~6_combout  = (((!\exec|alu_src_mux_b|Mux15~2_combout  & \exec|alu_src_mux_a|Mux14~0_combout )) # (!\exec|alu_src_mux_b|Mux14~1_combout )) # (!\exec|a|shift~20_combout )

	.dataa(\exec|a|shift~20_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datac(\exec|alu_src_mux_a|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~6 .lut_mask = 16'h75FF;
defparam \exec|a|Mux65~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y12_N0
cycloneive_ram_block \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\fetch|program_counter [11],\fetch|program_counter [10],\fetch|program_counter [9],\fetch|program_counter [8],\fetch|program_counter [7],\fetch|program_counter [6],\fetch|program_counter [5],\fetch|program_counter [4],\fetch|program_counter [3],\fetch|program_counter [2],\fetch|program_counter [1],
\fetch|program_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "LD_ST.mif";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "p1_fetch:fetch|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000043;
// synopsys translate_on

// Location: M9K_X40_Y14_N0
cycloneive_ram_block \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\fetch|program_counter [11],\fetch|program_counter [10],\fetch|program_counter [9],\fetch|program_counter [8],\fetch|program_counter [7],\fetch|program_counter [6],\fetch|program_counter [5],\fetch|program_counter [4],\fetch|program_counter [3],\fetch|program_counter [2],\fetch|program_counter [1],
\fetch|program_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "LD_ST.mif";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "p1_fetch:fetch|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y15_N0
cycloneive_ram_block \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\fetch|program_counter [11],\fetch|program_counter [10],\fetch|program_counter [9],\fetch|program_counter [8],\fetch|program_counter [7],\fetch|program_counter [6],\fetch|program_counter [5],\fetch|program_counter [4],\fetch|program_counter [3],\fetch|program_counter [2],\fetch|program_counter [1],
\fetch|program_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "LD_ST.mif";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "p1_fetch:fetch|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030;
// synopsys translate_on

// Location: M9K_X40_Y11_N0
cycloneive_ram_block \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\fetch|program_counter [11],\fetch|program_counter [10],\fetch|program_counter [9],\fetch|program_counter [8],\fetch|program_counter [7],\fetch|program_counter [6],\fetch|program_counter [5],\fetch|program_counter [4],\fetch|program_counter [3],\fetch|program_counter [2],\fetch|program_counter [1],
\fetch|program_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "LD_ST.mif";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "p1_fetch:fetch|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030;
// synopsys translate_on

// Location: M9K_X40_Y16_N0
cycloneive_ram_block \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\fetch|program_counter [11],\fetch|program_counter [10],\fetch|program_counter [9],\fetch|program_counter [8],\fetch|program_counter [7],\fetch|program_counter [6],\fetch|program_counter [5],\fetch|program_counter [4],\fetch|program_counter [3],\fetch|program_counter [2],\fetch|program_counter [1],
\fetch|program_counter [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "LD_ST.mif";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "p1_fetch:fetch|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 12;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 2;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 4095;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 4096;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F;
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N10
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hEE44;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N11
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N0
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hF5A0;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N1
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N6
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hDD88;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N7
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N4
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hF5A0;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N5
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N18
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hAACC;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N19
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N16
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hAACC;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N17
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N22
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hF5A0;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N23
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N20
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hCCAA;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N21
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N2
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hAACC;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N3
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N24
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hDD88;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N25
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N18
cycloneive_lcell_comb \fetch|instruction_register~2 (
// Equation(s):
// \fetch|instruction_register~2_combout  = (\reset~input_o  & \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\fetch|instruction_register~2_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~2 .lut_mask = 16'hF000;
defparam \fetch|instruction_register~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N19
dffeas \fetch|instruction_register[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[1] .is_wysiwyg = "true";
defparam \fetch|instruction_register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N18
cycloneive_lcell_comb \exec|a|Mux30~40 (
// Equation(s):
// \exec|a|Mux30~40_combout  = (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\control|op_alu_src_b[1]~0_combout  & ((!\exec|alu_src_mux_b|Mux14~0_combout ))) # (!\control|op_alu_src_b[1]~0_combout  & (!\fetch|instruction_register [1]))))

	.dataa(\control|op_alu_src_b[1]~0_combout ),
	.datab(\fetch|instruction_register [1]),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~40_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~40 .lut_mask = 16'h010B;
defparam \exec|a|Mux30~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneive_lcell_comb \exec|a|Mux65~7 (
// Equation(s):
// \exec|a|Mux65~7_combout  = (\exec|a|shift~20_combout  & ((\exec|a|Mux30~40_combout ) # ((\exec|a|Mux65~6_combout  & \exec|op_alu_mux|Mux3~0_combout )))) # (!\exec|a|shift~20_combout  & (\exec|a|Mux65~6_combout  & ((\exec|op_alu_mux|Mux3~0_combout ))))

	.dataa(\exec|a|shift~20_combout ),
	.datab(\exec|a|Mux65~6_combout ),
	.datac(\exec|a|Mux30~40_combout ),
	.datad(\exec|op_alu_mux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~7 .lut_mask = 16'hECA0;
defparam \exec|a|Mux65~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N0
cycloneive_lcell_comb \exec|a|Mux65~8 (
// Equation(s):
// \exec|a|Mux65~8_combout  = (\exec|alu_src_mux_a|Mux0~2_combout  & (\exec|a|Mux65~7_combout  & (\exec|op_alu_mux|Mux0~1_combout  & \fetch|instruction_register [5])))

	.dataa(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datab(\exec|a|Mux65~7_combout ),
	.datac(\exec|op_alu_mux|Mux0~1_combout ),
	.datad(\fetch|instruction_register [5]),
	.cin(gnd),
	.combout(\exec|a|Mux65~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~8 .lut_mask = 16'h8000;
defparam \exec|a|Mux65~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N14
cycloneive_lcell_comb \decode|ar~15 (
// Equation(s):
// \decode|ar~15_combout  = (\reset~input_o  & (\control|Equal1~0_combout  & \decode|r0 [15]))

	.dataa(\reset~input_o ),
	.datab(\control|Equal1~0_combout ),
	.datac(gnd),
	.datad(\decode|r0 [15]),
	.cin(gnd),
	.combout(\decode|ar~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~15 .lut_mask = 16'h8800;
defparam \decode|ar~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N15
dffeas \decode|ar[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[15] .is_wysiwyg = "true";
defparam \decode|ar[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
cycloneive_io_ibuf \outside_input[15]~input (
	.i(outside_input[15]),
	.ibar(gnd),
	.o(\outside_input[15]~input_o ));
// synopsys translate_off
defparam \outside_input[15]~input .bus_hold = "false";
defparam \outside_input[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N12
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux0~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux0~0_combout  = (\control|op_alu_src_b[1]~0_combout  & ((\control|op_alu_src_b[0]~2_combout  & (\decode|ar [15])) # (!\control|op_alu_src_b[0]~2_combout  & ((\outside_input[15]~input_o )))))

	.dataa(\control|op_alu_src_b[0]~2_combout ),
	.datab(\decode|ar [15]),
	.datac(\control|op_alu_src_b[1]~0_combout ),
	.datad(\outside_input[15]~input_o ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux0~0 .lut_mask = 16'hD080;
defparam \exec|alu_src_mux_b|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N6
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux0~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux0~1_combout  = (\exec|alu_src_mux_b|Mux0~0_combout ) # ((!\control|op_alu_src_b[0]~2_combout  & (\fetch|instruction_register [7] & !\control|op_alu_src_b[1]~0_combout )))

	.dataa(\control|op_alu_src_b[0]~2_combout ),
	.datab(\fetch|instruction_register [7]),
	.datac(\control|op_alu_src_b[1]~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux0~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux0~1 .lut_mask = 16'hFF04;
defparam \exec|alu_src_mux_b|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N28
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux2~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux2~0_combout  = (\control|Equal12~0_combout  & ((\control|Equal12~1_combout  & (\outside_input[13]~input_o )) # (!\control|Equal12~1_combout  & ((\decode|ar [13]))))) # (!\control|Equal12~0_combout  & (\outside_input[13]~input_o ))

	.dataa(\outside_input[13]~input_o ),
	.datab(\decode|ar [13]),
	.datac(\control|Equal12~0_combout ),
	.datad(\control|Equal12~1_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux2~0 .lut_mask = 16'hAACA;
defparam \exec|alu_src_mux_b|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N22
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux2~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux2~1_combout  = (\control|op_alu_src_b[1]~0_combout  & (((\exec|alu_src_mux_b|Mux2~0_combout )))) # (!\control|op_alu_src_b[1]~0_combout  & (\fetch|instruction_register [7] & (!\control|op_alu_src_b[0]~2_combout )))

	.dataa(\control|op_alu_src_b[1]~0_combout ),
	.datab(\fetch|instruction_register [7]),
	.datac(\control|op_alu_src_b[0]~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux2~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux2~1 .lut_mask = 16'hAE04;
defparam \exec|alu_src_mux_b|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N10
cycloneive_lcell_comb \exec|a|Add0~26 (
// Equation(s):
// \exec|a|Add0~26_combout  = (\exec|alu_src_mux_a|Mux2~0_combout  & ((\exec|alu_src_mux_b|Mux2~1_combout  & (\exec|a|Add0~25  & VCC)) # (!\exec|alu_src_mux_b|Mux2~1_combout  & (!\exec|a|Add0~25 )))) # (!\exec|alu_src_mux_a|Mux2~0_combout  & 
// ((\exec|alu_src_mux_b|Mux2~1_combout  & (!\exec|a|Add0~25 )) # (!\exec|alu_src_mux_b|Mux2~1_combout  & ((\exec|a|Add0~25 ) # (GND)))))
// \exec|a|Add0~27  = CARRY((\exec|alu_src_mux_a|Mux2~0_combout  & (!\exec|alu_src_mux_b|Mux2~1_combout  & !\exec|a|Add0~25 )) # (!\exec|alu_src_mux_a|Mux2~0_combout  & ((!\exec|a|Add0~25 ) # (!\exec|alu_src_mux_b|Mux2~1_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux2~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~25 ),
	.combout(\exec|a|Add0~26_combout ),
	.cout(\exec|a|Add0~27 ));
// synopsys translate_off
defparam \exec|a|Add0~26 .lut_mask = 16'h9617;
defparam \exec|a|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N12
cycloneive_lcell_comb \exec|a|Add0~28 (
// Equation(s):
// \exec|a|Add0~28_combout  = ((\exec|alu_src_mux_b|Mux1~1_combout  $ (\exec|alu_src_mux_a|Mux1~0_combout  $ (!\exec|a|Add0~27 )))) # (GND)
// \exec|a|Add0~29  = CARRY((\exec|alu_src_mux_b|Mux1~1_combout  & ((\exec|alu_src_mux_a|Mux1~0_combout ) # (!\exec|a|Add0~27 ))) # (!\exec|alu_src_mux_b|Mux1~1_combout  & (\exec|alu_src_mux_a|Mux1~0_combout  & !\exec|a|Add0~27 )))

	.dataa(\exec|alu_src_mux_b|Mux1~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~27 ),
	.combout(\exec|a|Add0~28_combout ),
	.cout(\exec|a|Add0~29 ));
// synopsys translate_off
defparam \exec|a|Add0~28 .lut_mask = 16'h698E;
defparam \exec|a|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N14
cycloneive_lcell_comb \exec|a|Add0~30 (
// Equation(s):
// \exec|a|Add0~30_combout  = (\exec|alu_src_mux_a|Mux0~2_combout  & ((\exec|alu_src_mux_b|Mux0~1_combout  & (\exec|a|Add0~29  & VCC)) # (!\exec|alu_src_mux_b|Mux0~1_combout  & (!\exec|a|Add0~29 )))) # (!\exec|alu_src_mux_a|Mux0~2_combout  & 
// ((\exec|alu_src_mux_b|Mux0~1_combout  & (!\exec|a|Add0~29 )) # (!\exec|alu_src_mux_b|Mux0~1_combout  & ((\exec|a|Add0~29 ) # (GND)))))
// \exec|a|Add0~31  = CARRY((\exec|alu_src_mux_a|Mux0~2_combout  & (!\exec|alu_src_mux_b|Mux0~1_combout  & !\exec|a|Add0~29 )) # (!\exec|alu_src_mux_a|Mux0~2_combout  & ((!\exec|a|Add0~29 ) # (!\exec|alu_src_mux_b|Mux0~1_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datab(\exec|alu_src_mux_b|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~29 ),
	.combout(\exec|a|Add0~30_combout ),
	.cout(\exec|a|Add0~31 ));
// synopsys translate_off
defparam \exec|a|Add0~30 .lut_mask = 16'h9617;
defparam \exec|a|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N8
cycloneive_lcell_comb \exec|a|Add1~24 (
// Equation(s):
// \exec|a|Add1~24_combout  = ((\exec|alu_src_mux_b|Mux3~1_combout  $ (\exec|alu_src_mux_a|Mux3~0_combout  $ (\exec|a|Add1~23 )))) # (GND)
// \exec|a|Add1~25  = CARRY((\exec|alu_src_mux_b|Mux3~1_combout  & (\exec|alu_src_mux_a|Mux3~0_combout  & !\exec|a|Add1~23 )) # (!\exec|alu_src_mux_b|Mux3~1_combout  & ((\exec|alu_src_mux_a|Mux3~0_combout ) # (!\exec|a|Add1~23 ))))

	.dataa(\exec|alu_src_mux_b|Mux3~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~23 ),
	.combout(\exec|a|Add1~24_combout ),
	.cout(\exec|a|Add1~25 ));
// synopsys translate_off
defparam \exec|a|Add1~24 .lut_mask = 16'h964D;
defparam \exec|a|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N10
cycloneive_lcell_comb \exec|a|Add1~26 (
// Equation(s):
// \exec|a|Add1~26_combout  = (\exec|alu_src_mux_b|Mux2~1_combout  & ((\exec|alu_src_mux_a|Mux2~0_combout  & (!\exec|a|Add1~25 )) # (!\exec|alu_src_mux_a|Mux2~0_combout  & ((\exec|a|Add1~25 ) # (GND))))) # (!\exec|alu_src_mux_b|Mux2~1_combout  & 
// ((\exec|alu_src_mux_a|Mux2~0_combout  & (\exec|a|Add1~25  & VCC)) # (!\exec|alu_src_mux_a|Mux2~0_combout  & (!\exec|a|Add1~25 ))))
// \exec|a|Add1~27  = CARRY((\exec|alu_src_mux_b|Mux2~1_combout  & ((!\exec|a|Add1~25 ) # (!\exec|alu_src_mux_a|Mux2~0_combout ))) # (!\exec|alu_src_mux_b|Mux2~1_combout  & (!\exec|alu_src_mux_a|Mux2~0_combout  & !\exec|a|Add1~25 )))

	.dataa(\exec|alu_src_mux_b|Mux2~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~25 ),
	.combout(\exec|a|Add1~26_combout ),
	.cout(\exec|a|Add1~27 ));
// synopsys translate_off
defparam \exec|a|Add1~26 .lut_mask = 16'h692B;
defparam \exec|a|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N12
cycloneive_lcell_comb \exec|a|Add1~28 (
// Equation(s):
// \exec|a|Add1~28_combout  = ((\exec|alu_src_mux_b|Mux1~1_combout  $ (\exec|alu_src_mux_a|Mux1~0_combout  $ (\exec|a|Add1~27 )))) # (GND)
// \exec|a|Add1~29  = CARRY((\exec|alu_src_mux_b|Mux1~1_combout  & (\exec|alu_src_mux_a|Mux1~0_combout  & !\exec|a|Add1~27 )) # (!\exec|alu_src_mux_b|Mux1~1_combout  & ((\exec|alu_src_mux_a|Mux1~0_combout ) # (!\exec|a|Add1~27 ))))

	.dataa(\exec|alu_src_mux_b|Mux1~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~27 ),
	.combout(\exec|a|Add1~28_combout ),
	.cout(\exec|a|Add1~29 ));
// synopsys translate_off
defparam \exec|a|Add1~28 .lut_mask = 16'h964D;
defparam \exec|a|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N14
cycloneive_lcell_comb \exec|a|Add1~30 (
// Equation(s):
// \exec|a|Add1~30_combout  = (\exec|alu_src_mux_b|Mux0~1_combout  & ((\exec|alu_src_mux_a|Mux0~2_combout  & (!\exec|a|Add1~29 )) # (!\exec|alu_src_mux_a|Mux0~2_combout  & ((\exec|a|Add1~29 ) # (GND))))) # (!\exec|alu_src_mux_b|Mux0~1_combout  & 
// ((\exec|alu_src_mux_a|Mux0~2_combout  & (\exec|a|Add1~29  & VCC)) # (!\exec|alu_src_mux_a|Mux0~2_combout  & (!\exec|a|Add1~29 ))))
// \exec|a|Add1~31  = CARRY((\exec|alu_src_mux_b|Mux0~1_combout  & ((!\exec|a|Add1~29 ) # (!\exec|alu_src_mux_a|Mux0~2_combout ))) # (!\exec|alu_src_mux_b|Mux0~1_combout  & (!\exec|alu_src_mux_a|Mux0~2_combout  & !\exec|a|Add1~29 )))

	.dataa(\exec|alu_src_mux_b|Mux0~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~29 ),
	.combout(\exec|a|Add1~30_combout ),
	.cout(\exec|a|Add1~31 ));
// synopsys translate_off
defparam \exec|a|Add1~30 .lut_mask = 16'h692B;
defparam \exec|a|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N2
cycloneive_lcell_comb \exec|a|Mux65~2 (
// Equation(s):
// \exec|a|Mux65~2_combout  = (\exec|op_alu_mux|Mux3~0_combout  & (((\exec|alu_src_mux_a|Mux0~2_combout ) # (\exec|alu_src_mux_b|Mux0~1_combout )) # (!\exec|op_alu_mux|Mux2~0_combout ))) # (!\exec|op_alu_mux|Mux3~0_combout  & (\exec|op_alu_mux|Mux2~0_combout 
//  & (\exec|alu_src_mux_a|Mux0~2_combout  & \exec|alu_src_mux_b|Mux0~1_combout )))

	.dataa(\exec|op_alu_mux|Mux3~0_combout ),
	.datab(\exec|op_alu_mux|Mux2~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~2 .lut_mask = 16'hEAA2;
defparam \exec|a|Mux65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
cycloneive_lcell_comb \exec|a|Mux65~3 (
// Equation(s):
// \exec|a|Mux65~3_combout  = (\exec|op_alu_mux|Mux2~0_combout  & (((\exec|a|Mux65~2_combout )))) # (!\exec|op_alu_mux|Mux2~0_combout  & ((\exec|a|Mux65~2_combout  & ((\exec|a|Add1~30_combout ))) # (!\exec|a|Mux65~2_combout  & (\exec|a|Add0~30_combout ))))

	.dataa(\exec|a|Add0~30_combout ),
	.datab(\exec|op_alu_mux|Mux2~0_combout ),
	.datac(\exec|a|Add1~30_combout ),
	.datad(\exec|a|Mux65~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~3 .lut_mask = 16'hFC22;
defparam \exec|a|Mux65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N30
cycloneive_lcell_comb \exec|a|Mux65~0 (
// Equation(s):
// \exec|a|Mux65~0_combout  = (!\exec|op_alu_mux|Mux3~0_combout  & (\exec|alu_src_mux_b|Mux0~1_combout  $ (((!\exec|op_alu_mux|Mux2~0_combout  & \exec|alu_src_mux_a|Mux0~2_combout )))))

	.dataa(\exec|op_alu_mux|Mux3~0_combout ),
	.datab(\exec|op_alu_mux|Mux2~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~0 .lut_mask = 16'h4510;
defparam \exec|a|Mux65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N0
cycloneive_lcell_comb \exec|a|Mux65~1 (
// Equation(s):
// \exec|a|Mux65~1_combout  = (\exec|op_alu_mux|Mux1~0_combout  & ((\exec|a|Mux65~0_combout ) # ((\exec|a|Add1~30_combout  & \exec|a|Mux79~1_combout ))))

	.dataa(\exec|a|Mux65~0_combout ),
	.datab(\exec|op_alu_mux|Mux1~0_combout ),
	.datac(\exec|a|Add1~30_combout ),
	.datad(\exec|a|Mux79~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~1 .lut_mask = 16'hC888;
defparam \exec|a|Mux65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N22
cycloneive_lcell_comb \exec|a|Mux65~4 (
// Equation(s):
// \exec|a|Mux65~4_combout  = (\exec|op_alu_mux|Mux0~0_combout  & ((\exec|a|Mux65~1_combout ) # ((\exec|a|Mux65~3_combout  & !\exec|op_alu_mux|Mux1~0_combout ))))

	.dataa(\exec|op_alu_mux|Mux0~0_combout ),
	.datab(\exec|a|Mux65~3_combout ),
	.datac(\exec|op_alu_mux|Mux1~0_combout ),
	.datad(\exec|a|Mux65~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~4 .lut_mask = 16'hAA08;
defparam \exec|a|Mux65~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N4
cycloneive_lcell_comb \exec|a|Mux2~3 (
// Equation(s):
// \exec|a|Mux2~3_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux15~2_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux14~0_combout )))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_a|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~3 .lut_mask = 16'hF5A0;
defparam \exec|a|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N30
cycloneive_lcell_comb \exec|a|Mux2~16 (
// Equation(s):
// \exec|a|Mux2~16_combout  = (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux13~0_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux12~0_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux13~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~16 .lut_mask = 16'h00AC;
defparam \exec|a|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N8
cycloneive_lcell_comb \exec|a|Mux2~17 (
// Equation(s):
// \exec|a|Mux2~17_combout  = (\exec|a|Mux2~16_combout ) # ((\exec|alu_src_mux_b|Mux14~1_combout  & \exec|a|Mux2~3_combout ))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(\exec|a|Mux2~3_combout ),
	.datac(\exec|a|Mux2~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~17 .lut_mask = 16'hF8F8;
defparam \exec|a|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneive_lcell_comb \exec|a|Mux19~1 (
// Equation(s):
// \exec|a|Mux19~1_combout  = (\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|Mux2~17_combout )) # (!\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Mux2~15_combout )))

	.dataa(\exec|a|Mux2~17_combout ),
	.datab(\exec|a|Mux2~15_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_b|Mux12~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux19~1 .lut_mask = 16'hAACC;
defparam \exec|a|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
cycloneive_lcell_comb \exec|a|Mux30~23 (
// Equation(s):
// \exec|a|Mux30~23_combout  = (\exec|alu_src_mux_a|Mux1~0_combout  & \exec|alu_src_mux_b|Mux15~2_combout )

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux1~0_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_b|Mux15~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~23_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~23 .lut_mask = 16'hCC00;
defparam \exec|a|Mux30~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
cycloneive_lcell_comb \exec|a|Mux30~22 (
// Equation(s):
// \exec|a|Mux30~22_combout  = (!\exec|alu_src_mux_b|Mux15~2_combout  & \exec|alu_src_mux_a|Mux0~2_combout )

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\exec|alu_src_mux_a|Mux0~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~22_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~22 .lut_mask = 16'h5500;
defparam \exec|a|Mux30~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
cycloneive_lcell_comb \exec|a|Mux2~1 (
// Equation(s):
// \exec|a|Mux2~1_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux3~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux2~0_combout ))

	.dataa(\exec|alu_src_mux_a|Mux2~0_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_a|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~1 .lut_mask = 16'hFA0A;
defparam \exec|a|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
cycloneive_lcell_comb \exec|a|Mux2~14 (
// Equation(s):
// \exec|a|Mux2~14_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & (((\exec|a|Mux2~1_combout )))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux30~23_combout ) # ((\exec|a|Mux30~22_combout ))))

	.dataa(\exec|a|Mux30~23_combout ),
	.datab(\exec|a|Mux30~22_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datad(\exec|a|Mux2~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~14 .lut_mask = 16'hFE0E;
defparam \exec|a|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneive_lcell_comb \exec|a|Mux27~0 (
// Equation(s):
// \exec|a|Mux27~0_combout  = (\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|Mux2~13_combout )) # (!\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Mux2~14_combout )))

	.dataa(\exec|a|Mux2~13_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux2~14_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux27~0 .lut_mask = 16'hBB88;
defparam \exec|a|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneive_lcell_comb \exec|a|Mux65~5 (
// Equation(s):
// \exec|a|Mux65~5_combout  = (!\exec|op_alu_mux|Mux2~0_combout  & ((\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux19~1_combout )) # (!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux27~0_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux19~1_combout ),
	.datac(\exec|op_alu_mux|Mux2~0_combout ),
	.datad(\exec|a|Mux27~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~5 .lut_mask = 16'h0D08;
defparam \exec|a|Mux65~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N16
cycloneive_lcell_comb \exec|a|Mux65~9 (
// Equation(s):
// \exec|a|Mux65~9_combout  = (\exec|a|Mux65~4_combout ) # ((\exec|a|Mux80~7_combout  & ((\exec|a|Mux65~8_combout ) # (\exec|a|Mux65~5_combout ))))

	.dataa(\exec|a|Mux80~7_combout ),
	.datab(\exec|a|Mux65~8_combout ),
	.datac(\exec|a|Mux65~4_combout ),
	.datad(\exec|a|Mux65~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~9 .lut_mask = 16'hFAF8;
defparam \exec|a|Mux65~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N26
cycloneive_lcell_comb \mem_access|address~16 (
// Equation(s):
// \mem_access|address~16_combout  = (\reset~input_o  & \exec|a|Mux65~9_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\exec|a|Mux65~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_access|address~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~16 .lut_mask = 16'hC0C0;
defparam \mem_access|address~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N27
dffeas \control|cond_register[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cond_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cond_register[3] .is_wysiwyg = "true";
defparam \control|cond_register[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N2
cycloneive_lcell_comb \exec|a|Mux30~6 (
// Equation(s):
// \exec|a|Mux30~6_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux0~2_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux15~2_combout )))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_a|Mux15~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~6 .lut_mask = 16'hDD88;
defparam \exec|a|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N4
cycloneive_lcell_comb \exec|a|Mux30~32 (
// Equation(s):
// \exec|a|Mux30~32_combout  = (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux14~0_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux13~0_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datac(\exec|alu_src_mux_a|Mux13~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~32_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~32 .lut_mask = 16'h00B8;
defparam \exec|a|Mux30~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N6
cycloneive_lcell_comb \exec|a|Mux30~33 (
// Equation(s):
// \exec|a|Mux30~33_combout  = (\exec|a|Mux30~32_combout ) # ((\exec|alu_src_mux_b|Mux14~1_combout  & \exec|a|Mux30~6_combout ))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(\exec|a|Mux30~6_combout ),
	.datac(\exec|a|Mux30~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux30~33_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~33 .lut_mask = 16'hF8F8;
defparam \exec|a|Mux30~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N6
cycloneive_lcell_comb \exec|a|Mux30~35 (
// Equation(s):
// \exec|a|Mux30~35_combout  = (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_a|Mux11~0_combout ))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|alu_src_mux_a|Mux9~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datac(\exec|alu_src_mux_a|Mux9~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux11~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~35_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~35 .lut_mask = 16'h3210;
defparam \exec|a|Mux30~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N8
cycloneive_lcell_comb \exec|a|Mux30~36 (
// Equation(s):
// \exec|a|Mux30~36_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|alu_src_mux_a|Mux12~0_combout )) # (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_a|Mux10~0_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datac(\exec|alu_src_mux_a|Mux10~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~36_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~36 .lut_mask = 16'h88C0;
defparam \exec|a|Mux30~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N12
cycloneive_lcell_comb \exec|a|Mux16~6 (
// Equation(s):
// \exec|a|Mux16~6_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux30~33_combout )) # (!\exec|alu_src_mux_b|Mux13~1_combout  & (((\exec|a|Mux30~35_combout ) # (\exec|a|Mux30~36_combout ))))

	.dataa(\exec|a|Mux30~33_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datac(\exec|a|Mux30~35_combout ),
	.datad(\exec|a|Mux30~36_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~6 .lut_mask = 16'hBBB8;
defparam \exec|a|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N14
cycloneive_lcell_comb \exec|a|Mux16~9 (
// Equation(s):
// \exec|a|Mux16~9_combout  = (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\control|op_alu_src_b[1]~0_combout  & ((\exec|alu_src_mux_b|Mux14~0_combout ))) # (!\control|op_alu_src_b[1]~0_combout  & (\fetch|instruction_register [1]))))

	.dataa(\control|op_alu_src_b[1]~0_combout ),
	.datab(\fetch|instruction_register [1]),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~9 .lut_mask = 16'h0E04;
defparam \exec|a|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N14
cycloneive_lcell_comb \exec|a|Mux16~7 (
// Equation(s):
// \exec|a|Mux16~7_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux30~32_combout ) # ((\exec|a|Mux16~9_combout  & \exec|alu_src_mux_a|Mux15~2_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux16~9_combout ),
	.datac(\exec|a|Mux30~32_combout ),
	.datad(\exec|alu_src_mux_a|Mux15~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~7 .lut_mask = 16'hA8A0;
defparam \exec|a|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N22
cycloneive_lcell_comb \exec|a|Mux16~8 (
// Equation(s):
// \exec|a|Mux16~8_combout  = (\exec|a|Mux16~7_combout ) # ((!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux30~35_combout ) # (\exec|a|Mux30~36_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux16~7_combout ),
	.datac(\exec|a|Mux30~35_combout ),
	.datad(\exec|a|Mux30~36_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~8 .lut_mask = 16'hDDDC;
defparam \exec|a|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N10
cycloneive_lcell_comb \exec|a|Mux76~20 (
// Equation(s):
// \exec|a|Mux76~20_combout  = (!\fetch|instruction_register [6] & (!\fetch|instruction_register [5] & \fetch|instruction_register [7]))

	.dataa(\fetch|instruction_register [6]),
	.datab(\fetch|instruction_register [5]),
	.datac(\fetch|instruction_register [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux76~20_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~20 .lut_mask = 16'h1010;
defparam \exec|a|Mux76~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N22
cycloneive_lcell_comb \exec|a|Mux68~15 (
// Equation(s):
// \exec|a|Mux68~15_combout  = (\exec|alu_src_mux_b|Mux12~1_combout  & (\fetch|instruction_register [15] & (\fetch|instruction_register [14] & \exec|a|Mux76~20_combout )))

	.dataa(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datab(\fetch|instruction_register [15]),
	.datac(\fetch|instruction_register [14]),
	.datad(\exec|a|Mux76~20_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~15_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~15 .lut_mask = 16'h8000;
defparam \exec|a|Mux68~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N2
cycloneive_lcell_comb \exec|a|Mux68~9 (
// Equation(s):
// \exec|a|Mux68~9_combout  = (\exec|op_alu_mux|Mux0~1_combout  & ((\exec|a|Mux68~15_combout  & ((\fetch|instruction_register [4]))) # (!\exec|a|Mux68~15_combout  & (\fetch|instruction_register [7]))))

	.dataa(\fetch|instruction_register [7]),
	.datab(\fetch|instruction_register [4]),
	.datac(\exec|op_alu_mux|Mux0~1_combout ),
	.datad(\exec|a|Mux68~15_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~9 .lut_mask = 16'hC0A0;
defparam \exec|a|Mux68~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N4
cycloneive_lcell_comb \exec|a|Mux79~17 (
// Equation(s):
// \exec|a|Mux79~17_combout  = (\exec|op_alu_mux|Mux0~1_combout  & (\fetch|instruction_register [5] & ((\fetch|instruction_register [4]) # (\fetch|instruction_register [6]))))

	.dataa(\fetch|instruction_register [4]),
	.datab(\fetch|instruction_register [6]),
	.datac(\exec|op_alu_mux|Mux0~1_combout ),
	.datad(\fetch|instruction_register [5]),
	.cin(gnd),
	.combout(\exec|a|Mux79~17_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~17 .lut_mask = 16'hE000;
defparam \exec|a|Mux79~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N26
cycloneive_lcell_comb \exec|a|Mux79~16 (
// Equation(s):
// \exec|a|Mux79~16_combout  = (((!\fetch|instruction_register [4] & \fetch|instruction_register [6])) # (!\fetch|instruction_register [5])) # (!\exec|op_alu_mux|Mux0~1_combout )

	.dataa(\fetch|instruction_register [4]),
	.datab(\fetch|instruction_register [6]),
	.datac(\exec|op_alu_mux|Mux0~1_combout ),
	.datad(\fetch|instruction_register [5]),
	.cin(gnd),
	.combout(\exec|a|Mux79~16_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~16 .lut_mask = 16'h4FFF;
defparam \exec|a|Mux79~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N24
cycloneive_lcell_comb \exec|a|Mux66~4 (
// Equation(s):
// \exec|a|Mux66~4_combout  = (\exec|a|Mux79~17_combout  & (\exec|a|Mux79~16_combout  & (\exec|alu_src_mux_b|Mux1~1_combout ))) # (!\exec|a|Mux79~17_combout  & (((\exec|a|Add1~28_combout )) # (!\exec|a|Mux79~16_combout )))

	.dataa(\exec|a|Mux79~17_combout ),
	.datab(\exec|a|Mux79~16_combout ),
	.datac(\exec|alu_src_mux_b|Mux1~1_combout ),
	.datad(\exec|a|Add1~28_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux66~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux66~4 .lut_mask = 16'hD591;
defparam \exec|a|Mux66~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N26
cycloneive_lcell_comb \exec|a|Mux66~5 (
// Equation(s):
// \exec|a|Mux66~5_combout  = (\exec|a|Mux66~4_combout  & ((\exec|a|Mux79~19_combout ) # ((\exec|alu_src_mux_a|Mux1~0_combout  & \exec|alu_src_mux_b|Mux1~1_combout )))) # (!\exec|a|Mux66~4_combout  & (!\exec|a|Mux79~19_combout  & 
// ((\exec|alu_src_mux_a|Mux1~0_combout ) # (\exec|alu_src_mux_b|Mux1~1_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux1~0_combout ),
	.datab(\exec|a|Mux66~4_combout ),
	.datac(\exec|a|Mux79~19_combout ),
	.datad(\exec|alu_src_mux_b|Mux1~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux66~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux66~5 .lut_mask = 16'hCBC2;
defparam \exec|a|Mux66~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N20
cycloneive_lcell_comb \exec|a|Mux66~6 (
// Equation(s):
// \exec|a|Mux66~6_combout  = (\exec|a|Mux68~9_combout  & (((\exec|a|Mux68~15_combout )))) # (!\exec|a|Mux68~9_combout  & ((\exec|a|Mux68~15_combout  & (\exec|a|Mux16~8_combout )) # (!\exec|a|Mux68~15_combout  & ((\exec|a|Mux66~5_combout )))))

	.dataa(\exec|a|Mux16~8_combout ),
	.datab(\exec|a|Mux68~9_combout ),
	.datac(\exec|a|Mux66~5_combout ),
	.datad(\exec|a|Mux68~15_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux66~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux66~6 .lut_mask = 16'hEE30;
defparam \exec|a|Mux66~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N30
cycloneive_lcell_comb \exec|a|Mux30~13 (
// Equation(s):
// \exec|a|Mux30~13_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux4~0_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux3~0_combout )))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux4~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~13 .lut_mask = 16'hF5A0;
defparam \exec|a|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
cycloneive_lcell_comb \exec|a|Mux30~30 (
// Equation(s):
// \exec|a|Mux30~30_combout  = (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux2~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux1~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(\exec|alu_src_mux_a|Mux1~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datad(\exec|alu_src_mux_a|Mux2~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~30_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~30 .lut_mask = 16'h0E04;
defparam \exec|a|Mux30~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N18
cycloneive_lcell_comb \exec|a|Mux30~31 (
// Equation(s):
// \exec|a|Mux30~31_combout  = (\exec|a|Mux30~30_combout ) # ((\exec|alu_src_mux_b|Mux14~1_combout  & \exec|a|Mux30~13_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datac(\exec|a|Mux30~13_combout ),
	.datad(\exec|a|Mux30~30_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~31_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~31 .lut_mask = 16'hFFC0;
defparam \exec|a|Mux30~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneive_lcell_comb \exec|a|Mux30~12 (
// Equation(s):
// \exec|a|Mux30~12_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux6~0_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux5~0_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datac(\exec|alu_src_mux_a|Mux6~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux5~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~12 .lut_mask = 16'hF3C0;
defparam \exec|a|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N24
cycloneive_lcell_comb \exec|a|Mux30~3 (
// Equation(s):
// \exec|a|Mux30~3_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux8~0_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux7~0_combout )))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux8~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux7~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~3 .lut_mask = 16'hF5A0;
defparam \exec|a|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N14
cycloneive_lcell_comb \exec|a|Mux30~34 (
// Equation(s):
// \exec|a|Mux30~34_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux30~3_combout ))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux30~12_combout ))

	.dataa(gnd),
	.datab(\exec|a|Mux30~12_combout ),
	.datac(\exec|a|Mux30~3_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~34_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~34 .lut_mask = 16'hF0CC;
defparam \exec|a|Mux30~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N10
cycloneive_lcell_comb \exec|a|Mux16~5 (
// Equation(s):
// \exec|a|Mux16~5_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux30~34_combout ))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux30~31_combout ))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux30~31_combout ),
	.datac(\exec|a|Mux30~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~5 .lut_mask = 16'hE4E4;
defparam \exec|a|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N4
cycloneive_lcell_comb \exec|a|Mux68~4 (
// Equation(s):
// \exec|a|Mux68~4_combout  = (!\exec|a|Mux68~3_combout  & ((!\exec|op_alu_mux|Mux2~0_combout ) # (!\exec|alu_src_mux_b|Mux12~1_combout )))

	.dataa(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datab(gnd),
	.datac(\exec|op_alu_mux|Mux2~0_combout ),
	.datad(\exec|a|Mux68~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~4 .lut_mask = 16'h005F;
defparam \exec|a|Mux68~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N24
cycloneive_lcell_comb \exec|a|Mux32~1 (
// Equation(s):
// \exec|a|Mux32~1_combout  = (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux30~16_combout  & !\exec|alu_src_mux_b|Mux13~1_combout ))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(gnd),
	.datac(\exec|a|Mux30~16_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~1 .lut_mask = 16'h0050;
defparam \exec|a|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N2
cycloneive_lcell_comb \exec|a|Mux66~1 (
// Equation(s):
// \exec|a|Mux66~1_combout  = (\exec|a|Mux68~4_combout  & ((\exec|a|Mux68~5_combout  & ((\exec|a|Mux32~1_combout ))) # (!\exec|a|Mux68~5_combout  & (\exec|a|Mux16~5_combout )))) # (!\exec|a|Mux68~4_combout  & (((!\exec|a|Mux68~5_combout ))))

	.dataa(\exec|a|Mux16~5_combout ),
	.datab(\exec|a|Mux68~4_combout ),
	.datac(\exec|a|Mux68~5_combout ),
	.datad(\exec|a|Mux32~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux66~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux66~1 .lut_mask = 16'hCB0B;
defparam \exec|a|Mux66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N28
cycloneive_lcell_comb \exec|a|Mux66~2 (
// Equation(s):
// \exec|a|Mux66~2_combout  = (\exec|a|Mux66~1_combout  & (((\exec|a|Mux30~16_combout ) # (!\exec|a|Mux68~3_combout )))) # (!\exec|a|Mux66~1_combout  & (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|a|Mux68~3_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(\exec|a|Mux66~1_combout ),
	.datac(\exec|a|Mux30~16_combout ),
	.datad(\exec|a|Mux68~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux66~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux66~2 .lut_mask = 16'hD1CC;
defparam \exec|a|Mux66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N6
cycloneive_lcell_comb \exec|a|Mux66~3 (
// Equation(s):
// \exec|a|Mux66~3_combout  = (!\exec|op_alu_mux|Mux1~0_combout  & ((\exec|a|Mux66~2_combout ) # ((\exec|a|Mux68~3_combout  & !\exec|a|shift~20_combout ))))

	.dataa(\exec|a|Mux68~3_combout ),
	.datab(\exec|a|Mux66~2_combout ),
	.datac(\exec|op_alu_mux|Mux1~0_combout ),
	.datad(\exec|a|shift~20_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux66~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux66~3 .lut_mask = 16'h0C0E;
defparam \exec|a|Mux66~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N6
cycloneive_lcell_comb \exec|a|Mux66~7 (
// Equation(s):
// \exec|a|Mux66~7_combout  = (\exec|a|Mux66~6_combout  & ((\exec|a|Mux16~6_combout ) # ((!\exec|a|Mux68~9_combout )))) # (!\exec|a|Mux66~6_combout  & (((\exec|a|Mux66~3_combout  & \exec|a|Mux68~9_combout ))))

	.dataa(\exec|a|Mux16~6_combout ),
	.datab(\exec|a|Mux66~6_combout ),
	.datac(\exec|a|Mux66~3_combout ),
	.datad(\exec|a|Mux68~9_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux66~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux66~7 .lut_mask = 16'hB8CC;
defparam \exec|a|Mux66~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N28
cycloneive_lcell_comb \exec|a|Mux67~0 (
// Equation(s):
// \exec|a|Mux67~0_combout  = (\exec|op_alu_mux|Mux1~0_combout  & ((\exec|alu_src_mux_b|Mux2~1_combout  $ (\exec|alu_src_mux_a|Mux2~0_combout )))) # (!\exec|op_alu_mux|Mux1~0_combout  & (\exec|a|Add0~26_combout ))

	.dataa(\exec|a|Add0~26_combout ),
	.datab(\exec|op_alu_mux|Mux1~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux2~1_combout ),
	.datad(\exec|alu_src_mux_a|Mux2~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux67~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux67~0 .lut_mask = 16'h2EE2;
defparam \exec|a|Mux67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N16
cycloneive_lcell_comb \exec|a|Equal0~2 (
// Equation(s):
// \exec|a|Equal0~2_combout  = (!\exec|a|Mux72~7_combout  & (((!\exec|a|Mux66~0_combout  & !\exec|a|Mux67~0_combout )) # (!\exec|a|Mux79~0_combout )))

	.dataa(\exec|a|Mux66~0_combout ),
	.datab(\exec|a|Mux79~0_combout ),
	.datac(\exec|a|Mux67~0_combout ),
	.datad(\exec|a|Mux72~7_combout ),
	.cin(gnd),
	.combout(\exec|a|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Equal0~2 .lut_mask = 16'h0037;
defparam \exec|a|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N10
cycloneive_lcell_comb \exec|a|Equal0~3 (
// Equation(s):
// \exec|a|Equal0~3_combout  = (\exec|a|Equal0~2_combout  & ((\exec|a|Mux79~0_combout ) # ((!\exec|a|Mux67~7_combout  & !\exec|a|Mux66~7_combout ))))

	.dataa(\exec|a|Mux67~7_combout ),
	.datab(\exec|a|Mux79~0_combout ),
	.datac(\exec|a|Mux66~7_combout ),
	.datad(\exec|a|Equal0~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Equal0~3 .lut_mask = 16'hCD00;
defparam \exec|a|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N14
cycloneive_lcell_comb \exec|a|Equal0~4 (
// Equation(s):
// \exec|a|Equal0~4_combout  = (!\exec|a|Mux70~combout  & (!\exec|a|Mux79~combout  & (!\exec|a|Mux78~combout  & !\exec|a|Mux71~combout )))

	.dataa(\exec|a|Mux70~combout ),
	.datab(\exec|a|Mux79~combout ),
	.datac(\exec|a|Mux78~combout ),
	.datad(\exec|a|Mux71~combout ),
	.cin(gnd),
	.combout(\exec|a|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Equal0~4 .lut_mask = 16'h0001;
defparam \exec|a|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N4
cycloneive_lcell_comb \control|cond_register~1 (
// Equation(s):
// \control|cond_register~1_combout  = (\exec|a|Equal0~4_combout  & (\reset~input_o  & (!\exec|a|Mux80~8_combout  & !\exec|a|Mux69~7_combout )))

	.dataa(\exec|a|Equal0~4_combout ),
	.datab(\reset~input_o ),
	.datac(\exec|a|Mux80~8_combout ),
	.datad(\exec|a|Mux69~7_combout ),
	.cin(gnd),
	.combout(\control|cond_register~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|cond_register~1 .lut_mask = 16'h0008;
defparam \control|cond_register~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N30
cycloneive_lcell_comb \exec|a|Add0~14 (
// Equation(s):
// \exec|a|Add0~14_combout  = (\exec|alu_src_mux_a|Mux8~0_combout  & ((\exec|alu_src_mux_b|Mux8~1_combout  & (\exec|a|Add0~13  & VCC)) # (!\exec|alu_src_mux_b|Mux8~1_combout  & (!\exec|a|Add0~13 )))) # (!\exec|alu_src_mux_a|Mux8~0_combout  & 
// ((\exec|alu_src_mux_b|Mux8~1_combout  & (!\exec|a|Add0~13 )) # (!\exec|alu_src_mux_b|Mux8~1_combout  & ((\exec|a|Add0~13 ) # (GND)))))
// \exec|a|Add0~15  = CARRY((\exec|alu_src_mux_a|Mux8~0_combout  & (!\exec|alu_src_mux_b|Mux8~1_combout  & !\exec|a|Add0~13 )) # (!\exec|alu_src_mux_a|Mux8~0_combout  & ((!\exec|a|Add0~13 ) # (!\exec|alu_src_mux_b|Mux8~1_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux8~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux8~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~13 ),
	.combout(\exec|a|Add0~14_combout ),
	.cout(\exec|a|Add0~15 ));
// synopsys translate_off
defparam \exec|a|Add0~14 .lut_mask = 16'h9617;
defparam \exec|a|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N4
cycloneive_lcell_comb \exec|a|Mux73~2 (
// Equation(s):
// \exec|a|Mux73~2_combout  = (\exec|op_alu_mux|Mux3~0_combout  & (((\exec|op_alu_mux|Mux2~0_combout ) # (\exec|a|Add1~14_combout )))) # (!\exec|op_alu_mux|Mux3~0_combout  & (\exec|a|Add0~14_combout  & (!\exec|op_alu_mux|Mux2~0_combout )))

	.dataa(\exec|op_alu_mux|Mux3~0_combout ),
	.datab(\exec|a|Add0~14_combout ),
	.datac(\exec|op_alu_mux|Mux2~0_combout ),
	.datad(\exec|a|Add1~14_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux73~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~2 .lut_mask = 16'hAEA4;
defparam \exec|a|Mux73~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
cycloneive_lcell_comb \exec|a|Mux73~3 (
// Equation(s):
// \exec|a|Mux73~3_combout  = (\exec|op_alu_mux|Mux2~0_combout  & ((\exec|alu_src_mux_a|Mux8~0_combout  & ((\exec|a|Mux73~2_combout ) # (\exec|alu_src_mux_b|Mux8~1_combout ))) # (!\exec|alu_src_mux_a|Mux8~0_combout  & (\exec|a|Mux73~2_combout  & 
// \exec|alu_src_mux_b|Mux8~1_combout )))) # (!\exec|op_alu_mux|Mux2~0_combout  & (((\exec|a|Mux73~2_combout ))))

	.dataa(\exec|op_alu_mux|Mux2~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux8~0_combout ),
	.datac(\exec|a|Mux73~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux8~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux73~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~3 .lut_mask = 16'hF8D0;
defparam \exec|a|Mux73~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N24
cycloneive_lcell_comb \exec|a|Mux73~0 (
// Equation(s):
// \exec|a|Mux73~0_combout  = (!\exec|op_alu_mux|Mux3~0_combout  & (\exec|alu_src_mux_b|Mux8~1_combout  $ (((\exec|alu_src_mux_a|Mux8~0_combout  & !\exec|op_alu_mux|Mux2~0_combout )))))

	.dataa(\exec|op_alu_mux|Mux3~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux8~0_combout ),
	.datac(\exec|op_alu_mux|Mux2~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux8~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux73~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~0 .lut_mask = 16'h5104;
defparam \exec|a|Mux73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N10
cycloneive_lcell_comb \exec|a|Mux73~1 (
// Equation(s):
// \exec|a|Mux73~1_combout  = (\exec|op_alu_mux|Mux1~0_combout  & ((\exec|a|Mux73~0_combout ) # ((\exec|a|Add1~14_combout  & \exec|a|Mux79~1_combout ))))

	.dataa(\exec|a|Add1~14_combout ),
	.datab(\exec|a|Mux79~1_combout ),
	.datac(\exec|op_alu_mux|Mux1~0_combout ),
	.datad(\exec|a|Mux73~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux73~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~1 .lut_mask = 16'hF080;
defparam \exec|a|Mux73~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N8
cycloneive_lcell_comb \exec|a|Mux73~4 (
// Equation(s):
// \exec|a|Mux73~4_combout  = (\exec|op_alu_mux|Mux0~0_combout  & ((\exec|a|Mux73~1_combout ) # ((\exec|a|Mux73~3_combout  & !\exec|op_alu_mux|Mux1~0_combout ))))

	.dataa(\exec|op_alu_mux|Mux0~0_combout ),
	.datab(\exec|a|Mux73~3_combout ),
	.datac(\exec|op_alu_mux|Mux1~0_combout ),
	.datad(\exec|a|Mux73~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux73~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~4 .lut_mask = 16'hAA08;
defparam \exec|a|Mux73~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
cycloneive_lcell_comb \exec|a|Mux73~7 (
// Equation(s):
// \exec|a|Mux73~7_combout  = (\exec|a|Mux73~4_combout ) # ((\exec|a|Mux80~7_combout  & \exec|a|Mux73~6_combout ))

	.dataa(\exec|a|Mux80~7_combout ),
	.datab(\exec|a|Mux73~4_combout ),
	.datac(\exec|a|Mux73~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux73~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~7 .lut_mask = 16'hECEC;
defparam \exec|a|Mux73~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N26
cycloneive_lcell_comb \exec|a|Mux68~14 (
// Equation(s):
// \exec|a|Mux68~14_combout  = (\exec|a|Mux79~0_combout  & (\exec|a|Mux68~2_combout )) # (!\exec|a|Mux79~0_combout  & ((\exec|a|Mux68~13_combout )))

	.dataa(\exec|a|Mux68~2_combout ),
	.datab(\exec|a|Mux79~0_combout ),
	.datac(\exec|a|Mux68~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux68~14_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~14 .lut_mask = 16'hB8B8;
defparam \exec|a|Mux68~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneive_lcell_comb \exec|a|Mux76~8 (
// Equation(s):
// \exec|a|Mux76~8_combout  = (\exec|op_alu_mux|Mux2~0_combout  & ((\exec|alu_src_mux_b|Mux12~1_combout ) # (!\exec|alu_src_mux_b|Mux13~1_combout )))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|op_alu_mux|Mux2~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux76~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~8 .lut_mask = 16'hC4C4;
defparam \exec|a|Mux76~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
cycloneive_lcell_comb \exec|a|Mux76~3 (
// Equation(s):
// \exec|a|Mux76~3_combout  = (\exec|alu_src_mux_b|Mux12~1_combout ) # (!\exec|a|Mux79~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|a|Mux79~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~3 .lut_mask = 16'hF0FF;
defparam \exec|a|Mux76~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneive_lcell_comb \exec|a|Mux76~0 (
// Equation(s):
// \exec|a|Mux76~0_combout  = (!\exec|alu_src_mux_b|Mux15~2_combout  & \exec|alu_src_mux_a|Mux8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_a|Mux8~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~0 .lut_mask = 16'h0F00;
defparam \exec|a|Mux76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N2
cycloneive_lcell_comb \exec|a|Mux30~19 (
// Equation(s):
// \exec|a|Mux30~19_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux10~0_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux11~0_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux10~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_a|Mux11~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~19 .lut_mask = 16'hCFC0;
defparam \exec|a|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneive_lcell_comb \exec|a|Mux76~4 (
// Equation(s):
// \exec|a|Mux76~4_combout  = ((!\exec|alu_src_mux_b|Mux13~1_combout  & \exec|alu_src_mux_b|Mux12~1_combout )) # (!\exec|a|Mux79~2_combout )

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|a|Mux79~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~4 .lut_mask = 16'h30FF;
defparam \exec|a|Mux76~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneive_lcell_comb \exec|a|Mux76~5 (
// Equation(s):
// \exec|a|Mux76~5_combout  = ((\exec|alu_src_mux_b|Mux14~1_combout  & !\exec|alu_src_mux_b|Mux12~1_combout )) # (!\exec|a|Mux79~2_combout )

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|a|Mux79~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~5 .lut_mask = 16'h0AFF;
defparam \exec|a|Mux76~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N0
cycloneive_lcell_comb \exec|a|Mux31~0 (
// Equation(s):
// \exec|a|Mux31~0_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux30~16_combout ))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux30~17_combout ))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(\exec|a|Mux30~17_combout ),
	.datac(\exec|a|Mux30~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~0 .lut_mask = 16'hE4E4;
defparam \exec|a|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N0
cycloneive_lcell_comb \exec|a|Mux30~18 (
// Equation(s):
// \exec|a|Mux30~18_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux8~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux9~0_combout ))

	.dataa(\exec|alu_src_mux_a|Mux9~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_a|Mux8~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~18 .lut_mask = 16'hEE22;
defparam \exec|a|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneive_lcell_comb \exec|a|Mux31~1 (
// Equation(s):
// \exec|a|Mux31~1_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux30~18_combout )) # (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux30~19_combout )))

	.dataa(gnd),
	.datab(\exec|a|Mux30~18_combout ),
	.datac(\exec|a|Mux30~19_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~1 .lut_mask = 16'hCCF0;
defparam \exec|a|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneive_lcell_comb \exec|a|Mux76~6 (
// Equation(s):
// \exec|a|Mux76~6_combout  = (\exec|a|Mux76~4_combout  & ((\exec|a|Mux76~5_combout  & ((\exec|a|Mux31~1_combout ))) # (!\exec|a|Mux76~5_combout  & (\exec|a|Mux31~0_combout )))) # (!\exec|a|Mux76~4_combout  & (!\exec|a|Mux76~5_combout ))

	.dataa(\exec|a|Mux76~4_combout ),
	.datab(\exec|a|Mux76~5_combout ),
	.datac(\exec|a|Mux31~0_combout ),
	.datad(\exec|a|Mux31~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~6 .lut_mask = 16'hB931;
defparam \exec|a|Mux76~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneive_lcell_comb \exec|a|Mux76~7 (
// Equation(s):
// \exec|a|Mux76~7_combout  = (\exec|a|Mux76~3_combout  & (((\exec|a|Mux76~6_combout )))) # (!\exec|a|Mux76~3_combout  & ((\exec|a|Mux76~6_combout  & ((\exec|a|Mux30~19_combout ))) # (!\exec|a|Mux76~6_combout  & (\exec|a|Mux76~0_combout ))))

	.dataa(\exec|a|Mux76~3_combout ),
	.datab(\exec|a|Mux76~0_combout ),
	.datac(\exec|a|Mux30~19_combout ),
	.datad(\exec|a|Mux76~6_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~7 .lut_mask = 16'hFA44;
defparam \exec|a|Mux76~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
cycloneive_lcell_comb \exec|a|Mux76~10 (
// Equation(s):
// \exec|a|Mux76~10_combout  = (\exec|op_alu_mux|Mux2~0_combout  & ((\exec|alu_src_mux_b|Mux12~1_combout  & ((!\exec|a|Mux79~2_combout ))) # (!\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|alu_src_mux_b|Mux13~1_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|op_alu_mux|Mux2~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|a|Mux79~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~10 .lut_mask = 16'h08C8;
defparam \exec|a|Mux76~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N12
cycloneive_lcell_comb \exec|a|Mux30~10 (
// Equation(s):
// \exec|a|Mux30~10_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_a|Mux13~0_combout ))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|alu_src_mux_a|Mux11~0_combout ))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux11~0_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_a|Mux13~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~10 .lut_mask = 16'hEE44;
defparam \exec|a|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneive_lcell_comb \exec|a|Mux30~9 (
// Equation(s):
// \exec|a|Mux30~9_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|alu_src_mux_a|Mux14~0_combout )) # (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_a|Mux12~0_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(\exec|alu_src_mux_a|Mux14~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~9 .lut_mask = 16'h88A0;
defparam \exec|a|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneive_lcell_comb \exec|a|Mux30~11 (
// Equation(s):
// \exec|a|Mux30~11_combout  = (\exec|a|Mux30~9_combout ) # ((\exec|a|Mux30~10_combout  & !\exec|alu_src_mux_b|Mux15~2_combout ))

	.dataa(gnd),
	.datab(\exec|a|Mux30~10_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|a|Mux30~9_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~11 .lut_mask = 16'hFF0C;
defparam \exec|a|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
cycloneive_lcell_comb \exec|a|Mux30~39 (
// Equation(s):
// \exec|a|Mux30~39_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & (((\exec|a|Mux30~40_combout  & \exec|alu_src_mux_a|Mux15~2_combout )))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux30~11_combout ))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux30~11_combout ),
	.datac(\exec|a|Mux30~40_combout ),
	.datad(\exec|alu_src_mux_a|Mux15~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~39_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~39 .lut_mask = 16'hE444;
defparam \exec|a|Mux30~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneive_lcell_comb \exec|a|Mux31~9 (
// Equation(s):
// \exec|a|Mux31~9_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & \exec|alu_src_mux_a|Mux6~0_combout )

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datac(\exec|alu_src_mux_a|Mux6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~9 .lut_mask = 16'hC0C0;
defparam \exec|a|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneive_lcell_comb \exec|a|Mux75~0 (
// Equation(s):
// \exec|a|Mux75~0_combout  = (!\exec|alu_src_mux_b|Mux15~2_combout  & \exec|alu_src_mux_a|Mux7~0_combout )

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datac(\exec|alu_src_mux_a|Mux7~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux75~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux75~0 .lut_mask = 16'h3030;
defparam \exec|a|Mux75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneive_lcell_comb \exec|a|Mux30~20 (
// Equation(s):
// \exec|a|Mux30~20_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux4~0_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux5~0_combout )))

	.dataa(\exec|alu_src_mux_a|Mux4~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_a|Mux5~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~20 .lut_mask = 16'hBB88;
defparam \exec|a|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
cycloneive_lcell_comb \exec|a|Mux31~16 (
// Equation(s):
// \exec|a|Mux31~16_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & (((\exec|a|Mux30~20_combout )))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux31~9_combout ) # ((\exec|a|Mux75~0_combout ))))

	.dataa(\exec|a|Mux31~9_combout ),
	.datab(\exec|a|Mux75~0_combout ),
	.datac(\exec|a|Mux30~20_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~16 .lut_mask = 16'hF0EE;
defparam \exec|a|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N2
cycloneive_lcell_comb \exec|a|Mux76~9 (
// Equation(s):
// \exec|a|Mux76~9_combout  = (!\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|alu_src_mux_b|Mux13~1_combout ) # (!\exec|op_alu_mux|Mux2~0_combout )))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|op_alu_mux|Mux2~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux76~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~9 .lut_mask = 16'h0B0B;
defparam \exec|a|Mux76~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
cycloneive_lcell_comb \exec|a|Mux76~11 (
// Equation(s):
// \exec|a|Mux76~11_combout  = (\exec|a|Mux76~10_combout  & (((\exec|a|Mux31~16_combout ) # (!\exec|a|Mux76~9_combout )))) # (!\exec|a|Mux76~10_combout  & (\exec|a|Mux30~39_combout  & ((\exec|a|Mux76~9_combout ))))

	.dataa(\exec|a|Mux76~10_combout ),
	.datab(\exec|a|Mux30~39_combout ),
	.datac(\exec|a|Mux31~16_combout ),
	.datad(\exec|a|Mux76~9_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~11_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~11 .lut_mask = 16'hE4AA;
defparam \exec|a|Mux76~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneive_lcell_comb \exec|a|Mux76~12 (
// Equation(s):
// \exec|a|Mux76~12_combout  = (\exec|a|Mux76~8_combout  & ((\exec|a|Mux76~11_combout  & (\exec|a|Mux34~0_combout )) # (!\exec|a|Mux76~11_combout  & ((\exec|a|Mux76~7_combout ))))) # (!\exec|a|Mux76~8_combout  & (((\exec|a|Mux76~11_combout ))))

	.dataa(\exec|a|Mux34~0_combout ),
	.datab(\exec|a|Mux76~8_combout ),
	.datac(\exec|a|Mux76~7_combout ),
	.datad(\exec|a|Mux76~11_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~12_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~12 .lut_mask = 16'hBBC0;
defparam \exec|a|Mux76~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N8
cycloneive_lcell_comb \exec|a|Mux76~2 (
// Equation(s):
// \exec|a|Mux76~2_combout  = (!\fetch|instruction_register [6] & (\fetch|instruction_register [7] & (!\fetch|instruction_register [5] & \exec|op_alu_mux|Mux3~0_combout )))

	.dataa(\fetch|instruction_register [6]),
	.datab(\fetch|instruction_register [7]),
	.datac(\fetch|instruction_register [5]),
	.datad(\exec|op_alu_mux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~2 .lut_mask = 16'h0400;
defparam \exec|a|Mux76~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
cycloneive_lcell_comb \exec|a|Mux76~15 (
// Equation(s):
// \exec|a|Mux76~15_combout  = (\exec|a|Mux76~2_combout  & (\exec|alu_src_mux_b|Mux12~1_combout )) # (!\exec|a|Mux76~2_combout  & (((\exec|op_alu_mux|Mux0~1_combout  & \fetch|instruction_register [7]))))

	.dataa(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datab(\exec|op_alu_mux|Mux0~1_combout ),
	.datac(\fetch|instruction_register [7]),
	.datad(\exec|a|Mux76~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~15_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~15 .lut_mask = 16'hAAC0;
defparam \exec|a|Mux76~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
cycloneive_lcell_comb \exec|a|Mux76~16 (
// Equation(s):
// \exec|a|Mux76~16_combout  = (!\exec|a|Mux76~2_combout  & (((!\exec|a|Mux76~15_combout ) # (!\exec|op_alu_mux|Mux0~1_combout )) # (!\fetch|instruction_register [6])))

	.dataa(\fetch|instruction_register [6]),
	.datab(\exec|op_alu_mux|Mux0~1_combout ),
	.datac(\exec|a|Mux76~15_combout ),
	.datad(\exec|a|Mux76~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~16_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~16 .lut_mask = 16'h007F;
defparam \exec|a|Mux76~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N0
cycloneive_lcell_comb \exec|a|Mux76~13 (
// Equation(s):
// \exec|a|Mux76~13_combout  = (\exec|a|Mux79~17_combout  & (\exec|alu_src_mux_b|Mux11~1_combout  & ((\exec|a|Mux79~16_combout )))) # (!\exec|a|Mux79~17_combout  & (((\exec|a|Add1~8_combout ) # (!\exec|a|Mux79~16_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux11~1_combout ),
	.datab(\exec|a|Add1~8_combout ),
	.datac(\exec|a|Mux79~17_combout ),
	.datad(\exec|a|Mux79~16_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~13_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~13 .lut_mask = 16'hAC0F;
defparam \exec|a|Mux76~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N26
cycloneive_lcell_comb \exec|a|Mux76~14 (
// Equation(s):
// \exec|a|Mux76~14_combout  = (\exec|a|Mux79~19_combout  & (((\exec|a|Mux76~13_combout )))) # (!\exec|a|Mux79~19_combout  & ((\exec|alu_src_mux_a|Mux11~0_combout  & ((\exec|alu_src_mux_b|Mux11~1_combout ) # (!\exec|a|Mux76~13_combout ))) # 
// (!\exec|alu_src_mux_a|Mux11~0_combout  & (\exec|alu_src_mux_b|Mux11~1_combout  & !\exec|a|Mux76~13_combout ))))

	.dataa(\exec|a|Mux79~19_combout ),
	.datab(\exec|alu_src_mux_a|Mux11~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux11~1_combout ),
	.datad(\exec|a|Mux76~13_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~14_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~14 .lut_mask = 16'hEA54;
defparam \exec|a|Mux76~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
cycloneive_lcell_comb \exec|a|Mux76~17 (
// Equation(s):
// \exec|a|Mux76~17_combout  = (\exec|a|Mux76~15_combout  & (\exec|a|Mux76~12_combout  & (\exec|a|Mux76~16_combout ))) # (!\exec|a|Mux76~15_combout  & (((\exec|a|Mux76~14_combout ) # (!\exec|a|Mux76~16_combout ))))

	.dataa(\exec|a|Mux76~12_combout ),
	.datab(\exec|a|Mux76~15_combout ),
	.datac(\exec|a|Mux76~16_combout ),
	.datad(\exec|a|Mux76~14_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~17_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~17 .lut_mask = 16'hB383;
defparam \exec|a|Mux76~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N16
cycloneive_lcell_comb \exec|a|Mux30~14 (
// Equation(s):
// \exec|a|Mux30~14_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux30~12_combout ))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux30~13_combout ))

	.dataa(\exec|a|Mux30~13_combout ),
	.datab(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datac(\exec|a|Mux30~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~14 .lut_mask = 16'hE2E2;
defparam \exec|a|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N30
cycloneive_lcell_comb \exec|a|Mux30~37 (
// Equation(s):
// \exec|a|Mux30~37_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux30~4_combout ))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux30~14_combout ))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux30~14_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux30~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~37_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~37 .lut_mask = 16'hEE44;
defparam \exec|a|Mux30~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N0
cycloneive_lcell_comb \exec|a|Mux30~5 (
// Equation(s):
// \exec|a|Mux30~5_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux2~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux1~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(\exec|alu_src_mux_a|Mux1~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datad(\exec|alu_src_mux_a|Mux2~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~5 .lut_mask = 16'hE040;
defparam \exec|a|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
cycloneive_lcell_comb \exec|a|Mux30~7 (
// Equation(s):
// \exec|a|Mux30~7_combout  = (\exec|a|Mux30~5_combout ) # ((!\exec|alu_src_mux_b|Mux14~1_combout  & \exec|a|Mux30~6_combout ))

	.dataa(gnd),
	.datab(\exec|a|Mux30~5_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datad(\exec|a|Mux30~6_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~7 .lut_mask = 16'hCFCC;
defparam \exec|a|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
cycloneive_lcell_comb \exec|a|Mux30~38 (
// Equation(s):
// \exec|a|Mux30~38_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux30~7_combout )) # (!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux30~11_combout )))

	.dataa(gnd),
	.datab(\exec|a|Mux30~7_combout ),
	.datac(\exec|a|Mux30~11_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~38_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~38 .lut_mask = 16'hCCF0;
defparam \exec|a|Mux30~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
cycloneive_lcell_comb \exec|a|Mux76~18 (
// Equation(s):
// \exec|a|Mux76~18_combout  = (\exec|a|Mux76~17_combout  & (((\exec|a|Mux30~38_combout ) # (!\exec|a|Mux76~2_combout )))) # (!\exec|a|Mux76~17_combout  & (\exec|a|Mux30~37_combout  & ((\exec|a|Mux76~2_combout ))))

	.dataa(\exec|a|Mux76~17_combout ),
	.datab(\exec|a|Mux30~37_combout ),
	.datac(\exec|a|Mux30~38_combout ),
	.datad(\exec|a|Mux76~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~18_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~18 .lut_mask = 16'hE4AA;
defparam \exec|a|Mux76~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
cycloneive_lcell_comb \exec|a|Mux76~19 (
// Equation(s):
// \exec|a|Mux76~19_combout  = (\exec|a|Mux79~0_combout  & (\exec|a|Mux76~1_combout )) # (!\exec|a|Mux79~0_combout  & ((\exec|a|Mux76~18_combout )))

	.dataa(gnd),
	.datab(\exec|a|Mux76~1_combout ),
	.datac(\exec|a|Mux79~0_combout ),
	.datad(\exec|a|Mux76~18_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~19_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~19 .lut_mask = 16'hCFC0;
defparam \exec|a|Mux76~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N4
cycloneive_lcell_comb \exec|a|Equal0~0 (
// Equation(s):
// \exec|a|Equal0~0_combout  = (!\exec|a|Mux77~8_combout  & (!\exec|a|Mux75~10_combout  & !\exec|a|Mux76~19_combout ))

	.dataa(\exec|a|Mux77~8_combout ),
	.datab(\exec|a|Mux75~10_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux76~19_combout ),
	.cin(gnd),
	.combout(\exec|a|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Equal0~0 .lut_mask = 16'h0011;
defparam \exec|a|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N28
cycloneive_lcell_comb \exec|a|Add0~12 (
// Equation(s):
// \exec|a|Add0~12_combout  = ((\exec|alu_src_mux_b|Mux9~1_combout  $ (\exec|alu_src_mux_a|Mux9~0_combout  $ (!\exec|a|Add0~11 )))) # (GND)
// \exec|a|Add0~13  = CARRY((\exec|alu_src_mux_b|Mux9~1_combout  & ((\exec|alu_src_mux_a|Mux9~0_combout ) # (!\exec|a|Add0~11 ))) # (!\exec|alu_src_mux_b|Mux9~1_combout  & (\exec|alu_src_mux_a|Mux9~0_combout  & !\exec|a|Add0~11 )))

	.dataa(\exec|alu_src_mux_b|Mux9~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~11 ),
	.combout(\exec|a|Add0~12_combout ),
	.cout(\exec|a|Add0~13 ));
// synopsys translate_off
defparam \exec|a|Add0~12 .lut_mask = 16'h698E;
defparam \exec|a|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N4
cycloneive_lcell_comb \exec|a|Mux74~1 (
// Equation(s):
// \exec|a|Mux74~1_combout  = (\exec|op_alu_mux|Mux1~0_combout  & ((\exec|alu_src_mux_a|Mux9~0_combout  $ (\exec|alu_src_mux_b|Mux9~1_combout )))) # (!\exec|op_alu_mux|Mux1~0_combout  & (\exec|a|Add0~12_combout ))

	.dataa(\exec|op_alu_mux|Mux1~0_combout ),
	.datab(\exec|a|Add0~12_combout ),
	.datac(\exec|alu_src_mux_a|Mux9~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux9~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux74~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux74~1 .lut_mask = 16'h4EE4;
defparam \exec|a|Mux74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N8
cycloneive_lcell_comb \exec|a|Mux31~7 (
// Equation(s):
// \exec|a|Mux31~7_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux30~17_combout ))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux30~20_combout ))

	.dataa(gnd),
	.datab(\exec|a|Mux30~20_combout ),
	.datac(\exec|a|Mux30~17_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~7 .lut_mask = 16'hF0CC;
defparam \exec|a|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
cycloneive_lcell_comb \exec|a|Mux74~4 (
// Equation(s):
// \exec|a|Mux74~4_combout  = (\exec|a|Mux76~9_combout  & ((\exec|a|Mux76~10_combout  & ((\exec|a|Mux31~7_combout ))) # (!\exec|a|Mux76~10_combout  & (\exec|a|Mux16~8_combout )))) # (!\exec|a|Mux76~9_combout  & (((\exec|a|Mux76~10_combout ))))

	.dataa(\exec|a|Mux76~9_combout ),
	.datab(\exec|a|Mux16~8_combout ),
	.datac(\exec|a|Mux31~7_combout ),
	.datad(\exec|a|Mux76~10_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux74~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux74~4 .lut_mask = 16'hF588;
defparam \exec|a|Mux74~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N20
cycloneive_lcell_comb \exec|a|Mux31~8 (
// Equation(s):
// \exec|a|Mux31~8_combout  = (\exec|alu_src_mux_b|Mux14~1_combout ) # ((\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux0~2_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux1~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_a|Mux1~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~8 .lut_mask = 16'hEFEA;
defparam \exec|a|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneive_lcell_comb \exec|a|Mux31~10 (
// Equation(s):
// \exec|a|Mux31~10_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux31~9_combout ) # ((\exec|a|Mux75~0_combout )))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (((\exec|a|Mux30~18_combout ))))

	.dataa(\exec|a|Mux31~9_combout ),
	.datab(\exec|a|Mux75~0_combout ),
	.datac(\exec|a|Mux30~18_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~10 .lut_mask = 16'hEEF0;
defparam \exec|a|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneive_lcell_comb \exec|a|Mux74~2 (
// Equation(s):
// \exec|a|Mux74~2_combout  = (\exec|a|Mux76~5_combout  & (((\exec|a|Mux31~10_combout  & \exec|a|Mux76~4_combout )))) # (!\exec|a|Mux76~5_combout  & ((\exec|a|Mux31~8_combout ) # ((!\exec|a|Mux76~4_combout ))))

	.dataa(\exec|a|Mux31~8_combout ),
	.datab(\exec|a|Mux31~10_combout ),
	.datac(\exec|a|Mux76~5_combout ),
	.datad(\exec|a|Mux76~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux74~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux74~2 .lut_mask = 16'hCA0F;
defparam \exec|a|Mux74~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneive_lcell_comb \exec|a|Mux74~3 (
// Equation(s):
// \exec|a|Mux74~3_combout  = (\exec|a|Mux76~3_combout  & (((\exec|a|Mux74~2_combout )))) # (!\exec|a|Mux76~3_combout  & ((\exec|a|Mux74~2_combout  & (\exec|a|Mux30~18_combout )) # (!\exec|a|Mux74~2_combout  & ((\exec|a|Mux74~0_combout )))))

	.dataa(\exec|a|Mux76~3_combout ),
	.datab(\exec|a|Mux30~18_combout ),
	.datac(\exec|a|Mux74~0_combout ),
	.datad(\exec|a|Mux74~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux74~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux74~3 .lut_mask = 16'hEE50;
defparam \exec|a|Mux74~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
cycloneive_lcell_comb \exec|a|Mux74~5 (
// Equation(s):
// \exec|a|Mux74~5_combout  = (\exec|a|Mux74~4_combout  & (((\exec|a|Mux32~1_combout )) # (!\exec|a|Mux76~8_combout ))) # (!\exec|a|Mux74~4_combout  & (\exec|a|Mux76~8_combout  & (\exec|a|Mux74~3_combout )))

	.dataa(\exec|a|Mux74~4_combout ),
	.datab(\exec|a|Mux76~8_combout ),
	.datac(\exec|a|Mux74~3_combout ),
	.datad(\exec|a|Mux32~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux74~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux74~5 .lut_mask = 16'hEA62;
defparam \exec|a|Mux74~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N20
cycloneive_lcell_comb \exec|a|Mux74~6 (
// Equation(s):
// \exec|a|Mux74~6_combout  = (\exec|a|Mux79~16_combout  & ((\exec|a|Mux79~17_combout  & ((\exec|alu_src_mux_b|Mux9~1_combout ))) # (!\exec|a|Mux79~17_combout  & (\exec|a|Add1~12_combout )))) # (!\exec|a|Mux79~16_combout  & (!\exec|a|Mux79~17_combout ))

	.dataa(\exec|a|Mux79~16_combout ),
	.datab(\exec|a|Mux79~17_combout ),
	.datac(\exec|a|Add1~12_combout ),
	.datad(\exec|alu_src_mux_b|Mux9~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux74~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux74~6 .lut_mask = 16'hB931;
defparam \exec|a|Mux74~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N22
cycloneive_lcell_comb \exec|a|Mux74~7 (
// Equation(s):
// \exec|a|Mux74~7_combout  = (\exec|a|Mux79~19_combout  & (((\exec|a|Mux74~6_combout )))) # (!\exec|a|Mux79~19_combout  & ((\exec|alu_src_mux_b|Mux9~1_combout  & ((\exec|alu_src_mux_a|Mux9~0_combout ) # (!\exec|a|Mux74~6_combout ))) # 
// (!\exec|alu_src_mux_b|Mux9~1_combout  & (\exec|alu_src_mux_a|Mux9~0_combout  & !\exec|a|Mux74~6_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux9~1_combout ),
	.datab(\exec|a|Mux79~19_combout ),
	.datac(\exec|alu_src_mux_a|Mux9~0_combout ),
	.datad(\exec|a|Mux74~6_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux74~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux74~7 .lut_mask = 16'hEC32;
defparam \exec|a|Mux74~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneive_lcell_comb \exec|a|Mux74~8 (
// Equation(s):
// \exec|a|Mux74~8_combout  = (\exec|a|Mux76~15_combout  & (\exec|a|Mux74~5_combout  & (\exec|a|Mux76~16_combout ))) # (!\exec|a|Mux76~15_combout  & (((\exec|a|Mux74~7_combout ) # (!\exec|a|Mux76~16_combout ))))

	.dataa(\exec|a|Mux74~5_combout ),
	.datab(\exec|a|Mux76~15_combout ),
	.datac(\exec|a|Mux76~16_combout ),
	.datad(\exec|a|Mux74~7_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux74~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux74~8 .lut_mask = 16'hB383;
defparam \exec|a|Mux74~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N8
cycloneive_lcell_comb \exec|a|Mux74~9 (
// Equation(s):
// \exec|a|Mux74~9_combout  = (\exec|a|Mux74~8_combout  & ((\exec|a|Mux16~6_combout ) # ((!\exec|a|Mux76~2_combout )))) # (!\exec|a|Mux74~8_combout  & (((\exec|a|Mux16~5_combout  & \exec|a|Mux76~2_combout ))))

	.dataa(\exec|a|Mux16~6_combout ),
	.datab(\exec|a|Mux74~8_combout ),
	.datac(\exec|a|Mux16~5_combout ),
	.datad(\exec|a|Mux76~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux74~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux74~9 .lut_mask = 16'hB8CC;
defparam \exec|a|Mux74~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
cycloneive_lcell_comb \exec|a|Mux74~10 (
// Equation(s):
// \exec|a|Mux74~10_combout  = (\exec|a|Mux79~0_combout  & (\exec|a|Mux74~1_combout )) # (!\exec|a|Mux79~0_combout  & ((\exec|a|Mux74~9_combout )))

	.dataa(\exec|a|Mux74~1_combout ),
	.datab(\exec|a|Mux79~0_combout ),
	.datac(\exec|a|Mux74~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux74~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux74~10 .lut_mask = 16'hB8B8;
defparam \exec|a|Mux74~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N14
cycloneive_lcell_comb \exec|a|Equal0~1 (
// Equation(s):
// \exec|a|Equal0~1_combout  = (!\exec|a|Mux73~7_combout  & (!\exec|a|Mux68~14_combout  & (\exec|a|Equal0~0_combout  & !\exec|a|Mux74~10_combout )))

	.dataa(\exec|a|Mux73~7_combout ),
	.datab(\exec|a|Mux68~14_combout ),
	.datac(\exec|a|Equal0~0_combout ),
	.datad(\exec|a|Mux74~10_combout ),
	.cin(gnd),
	.combout(\exec|a|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Equal0~1 .lut_mask = 16'h0010;
defparam \exec|a|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N20
cycloneive_lcell_comb \control|cond_register~2 (
// Equation(s):
// \control|cond_register~2_combout  = (\exec|a|Equal0~3_combout  & (\control|cond_register~1_combout  & (!\exec|a|Mux65~9_combout  & \exec|a|Equal0~1_combout )))

	.dataa(\exec|a|Equal0~3_combout ),
	.datab(\control|cond_register~1_combout ),
	.datac(\exec|a|Mux65~9_combout ),
	.datad(\exec|a|Equal0~1_combout ),
	.cin(gnd),
	.combout(\control|cond_register~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|cond_register~2 .lut_mask = 16'h0800;
defparam \control|cond_register~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N21
dffeas \control|cond_register[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|cond_register~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cond_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cond_register[2] .is_wysiwyg = "true";
defparam \control|cond_register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N26
cycloneive_lcell_comb \control|set_op_branch~1 (
// Equation(s):
// \control|set_op_branch~1_combout  = (\control|instruction_register [11] & (\control|instruction_register [12] & !\control|cond_register [2])) # (!\control|instruction_register [11] & ((\control|cond_register [2])))

	.dataa(gnd),
	.datab(\control|instruction_register [12]),
	.datac(\control|instruction_register [11]),
	.datad(\control|cond_register [2]),
	.cin(gnd),
	.combout(\control|set_op_branch~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|set_op_branch~1 .lut_mask = 16'h0FC0;
defparam \control|set_op_branch~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N18
cycloneive_lcell_comb \exec|a|szcv[0]~0 (
// Equation(s):
// \exec|a|szcv[0]~0_combout  = (\exec|a|Mux65~4_combout ) # ((\exec|a|Mux80~7_combout  & ((\exec|a|Mux65~8_combout ) # (\exec|a|Mux65~5_combout ))))

	.dataa(\exec|a|Mux80~7_combout ),
	.datab(\exec|a|Mux65~8_combout ),
	.datac(\exec|a|Mux65~4_combout ),
	.datad(\exec|a|Mux65~5_combout ),
	.cin(gnd),
	.combout(\exec|a|szcv[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|szcv[0]~0 .lut_mask = 16'hFAF8;
defparam \exec|a|szcv[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
cycloneive_lcell_comb \exec|a|szcv[0]~1 (
// Equation(s):
// \exec|a|szcv[0]~1_combout  = (\exec|a|szcv[0]~0_combout  & (!\exec|alu_src_mux_b|Mux0~1_combout  & (\exec|op_alu_mux|Mux3~0_combout  $ (!\exec|alu_src_mux_a|Mux0~2_combout )))) # (!\exec|a|szcv[0]~0_combout  & (\exec|alu_src_mux_b|Mux0~1_combout  & 
// (\exec|op_alu_mux|Mux3~0_combout  $ (\exec|alu_src_mux_a|Mux0~2_combout ))))

	.dataa(\exec|op_alu_mux|Mux3~0_combout ),
	.datab(\exec|a|szcv[0]~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|a|szcv[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|szcv[0]~1 .lut_mask = 16'h1284;
defparam \exec|a|szcv[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N6
cycloneive_lcell_comb \exec|a|szcv[0]~2 (
// Equation(s):
// \exec|a|szcv[0]~2_combout  = (\exec|op_alu_mux|Mux0~0_combout  & (!\exec|op_alu_mux|Mux1~0_combout  & (!\exec|op_alu_mux|Mux2~0_combout  & \exec|a|szcv[0]~1_combout )))

	.dataa(\exec|op_alu_mux|Mux0~0_combout ),
	.datab(\exec|op_alu_mux|Mux1~0_combout ),
	.datac(\exec|op_alu_mux|Mux2~0_combout ),
	.datad(\exec|a|szcv[0]~1_combout ),
	.cin(gnd),
	.combout(\exec|a|szcv[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|szcv[0]~2 .lut_mask = 16'h0200;
defparam \exec|a|szcv[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N30
cycloneive_lcell_comb \control|cond_register~0 (
// Equation(s):
// \control|cond_register~0_combout  = (\reset~input_o  & \exec|a|szcv[0]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\exec|a|szcv[0]~2_combout ),
	.cin(gnd),
	.combout(\control|cond_register~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|cond_register~0 .lut_mask = 16'hF000;
defparam \control|cond_register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y16_N31
dffeas \control|cond_register[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|cond_register~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cond_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cond_register[0] .is_wysiwyg = "true";
defparam \control|cond_register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N8
cycloneive_lcell_comb \control|set_op_branch~0 (
// Equation(s):
// \control|set_op_branch~0_combout  = (\control|cond_register [0] & (!\control|cond_register [3] & (\control|instruction_register [11] $ (\control|instruction_register [12])))) # (!\control|cond_register [0] & (\control|cond_register [3] & 
// (\control|instruction_register [11] $ (\control|instruction_register [12]))))

	.dataa(\control|cond_register [0]),
	.datab(\control|instruction_register [11]),
	.datac(\control|instruction_register [12]),
	.datad(\control|cond_register [3]),
	.cin(gnd),
	.combout(\control|set_op_branch~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|set_op_branch~0 .lut_mask = 16'h1428;
defparam \control|set_op_branch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N12
cycloneive_lcell_comb \control|op_branch~1 (
// Equation(s):
// \control|op_branch~1_combout  = (!\control|instruction_register [13] & (\control|op_branch~0_combout  & ((\control|set_op_branch~1_combout ) # (\control|set_op_branch~0_combout ))))

	.dataa(\control|set_op_branch~1_combout ),
	.datab(\control|instruction_register [13]),
	.datac(\control|set_op_branch~0_combout ),
	.datad(\control|op_branch~0_combout ),
	.cin(gnd),
	.combout(\control|op_branch~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_branch~1 .lut_mask = 16'h3200;
defparam \control|op_branch~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N31
dffeas \fetch|program_counter[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[15]~46_combout ),
	.asdata(\control|cond_register [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[15] .is_wysiwyg = "true";
defparam \fetch|program_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N28
cycloneive_lcell_comb \exec|a|Mux79~2 (
// Equation(s):
// \exec|a|Mux79~2_combout  = (\exec|op_alu_mux|Mux3~0_combout  & ((\exec|alu_src_mux_a|Mux0~1_combout ) # ((\fetch|program_counter [15] & \exec|alu_src_mux_a|Mux15~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux0~1_combout ),
	.datab(\exec|op_alu_mux|Mux3~0_combout ),
	.datac(\fetch|program_counter [15]),
	.datad(\exec|alu_src_mux_a|Mux15~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~2 .lut_mask = 16'hC888;
defparam \exec|a|Mux79~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N22
cycloneive_lcell_comb \exec|a|Mux68~5 (
// Equation(s):
// \exec|a|Mux68~5_combout  = (\fetch|instruction_register [5] & ((\exec|a|Mux79~2_combout  & ((\exec|alu_src_mux_b|Mux14~1_combout ))) # (!\exec|a|Mux79~2_combout  & (\exec|op_alu_mux|Mux2~0_combout )))) # (!\fetch|instruction_register [5] & 
// (\exec|op_alu_mux|Mux2~0_combout ))

	.dataa(\exec|op_alu_mux|Mux2~0_combout ),
	.datab(\fetch|instruction_register [5]),
	.datac(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datad(\exec|a|Mux79~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~5 .lut_mask = 16'hE2AA;
defparam \exec|a|Mux68~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
cycloneive_lcell_comb \exec|a|Mux68~6 (
// Equation(s):
// \exec|a|Mux68~6_combout  = (\exec|a|Mux68~5_combout  & (\exec|a|Mux34~0_combout  & (\exec|a|Mux68~4_combout ))) # (!\exec|a|Mux68~5_combout  & (((\exec|a|Mux30~37_combout ) # (!\exec|a|Mux68~4_combout ))))

	.dataa(\exec|a|Mux34~0_combout ),
	.datab(\exec|a|Mux68~5_combout ),
	.datac(\exec|a|Mux68~4_combout ),
	.datad(\exec|a|Mux30~37_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~6 .lut_mask = 16'hB383;
defparam \exec|a|Mux68~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N16
cycloneive_lcell_comb \exec|a|Mux68~7 (
// Equation(s):
// \exec|a|Mux68~7_combout  = (\exec|a|Mux68~6_combout  & (((\exec|a|Mux30~17_combout ) # (!\exec|a|Mux68~3_combout )))) # (!\exec|a|Mux68~6_combout  & (\exec|a|Mux30~22_combout  & ((\exec|a|Mux68~3_combout ))))

	.dataa(\exec|a|Mux68~6_combout ),
	.datab(\exec|a|Mux30~22_combout ),
	.datac(\exec|a|Mux30~17_combout ),
	.datad(\exec|a|Mux68~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~7 .lut_mask = 16'hE4AA;
defparam \exec|a|Mux68~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N12
cycloneive_lcell_comb \exec|a|Mux68~8 (
// Equation(s):
// \exec|a|Mux68~8_combout  = (!\exec|op_alu_mux|Mux1~0_combout  & ((\exec|a|Mux68~7_combout ) # ((\exec|a|Mux68~3_combout  & !\exec|a|shift~20_combout ))))

	.dataa(\exec|a|Mux68~3_combout ),
	.datab(\exec|a|Mux68~7_combout ),
	.datac(\exec|op_alu_mux|Mux1~0_combout ),
	.datad(\exec|a|shift~20_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~8 .lut_mask = 16'h0C0E;
defparam \exec|a|Mux68~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N16
cycloneive_lcell_comb \exec|a|Mux68~10 (
// Equation(s):
// \exec|a|Mux68~10_combout  = (\exec|a|Mux79~17_combout  & (((\exec|a|Mux79~16_combout  & \exec|alu_src_mux_b|Mux3~1_combout )))) # (!\exec|a|Mux79~17_combout  & ((\exec|a|Add1~24_combout ) # ((!\exec|a|Mux79~16_combout ))))

	.dataa(\exec|a|Add1~24_combout ),
	.datab(\exec|a|Mux79~17_combout ),
	.datac(\exec|a|Mux79~16_combout ),
	.datad(\exec|alu_src_mux_b|Mux3~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~10 .lut_mask = 16'hE323;
defparam \exec|a|Mux68~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N2
cycloneive_lcell_comb \exec|a|Mux68~11 (
// Equation(s):
// \exec|a|Mux68~11_combout  = (\exec|a|Mux79~19_combout  & (((\exec|a|Mux68~10_combout )))) # (!\exec|a|Mux79~19_combout  & ((\exec|alu_src_mux_a|Mux3~0_combout  & ((\exec|alu_src_mux_b|Mux3~1_combout ) # (!\exec|a|Mux68~10_combout ))) # 
// (!\exec|alu_src_mux_a|Mux3~0_combout  & (\exec|alu_src_mux_b|Mux3~1_combout  & !\exec|a|Mux68~10_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux3~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux3~1_combout ),
	.datac(\exec|a|Mux79~19_combout ),
	.datad(\exec|a|Mux68~10_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~11_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~11 .lut_mask = 16'hF80E;
defparam \exec|a|Mux68~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
cycloneive_lcell_comb \exec|a|Mux68~12 (
// Equation(s):
// \exec|a|Mux68~12_combout  = (\exec|a|Mux68~9_combout  & (((\exec|a|Mux68~15_combout )))) # (!\exec|a|Mux68~9_combout  & ((\exec|a|Mux68~15_combout  & ((\exec|a|Mux30~39_combout ))) # (!\exec|a|Mux68~15_combout  & (\exec|a|Mux68~11_combout ))))

	.dataa(\exec|a|Mux68~9_combout ),
	.datab(\exec|a|Mux68~11_combout ),
	.datac(\exec|a|Mux68~15_combout ),
	.datad(\exec|a|Mux30~39_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~12_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~12 .lut_mask = 16'hF4A4;
defparam \exec|a|Mux68~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N0
cycloneive_lcell_comb \exec|a|Mux68~13 (
// Equation(s):
// \exec|a|Mux68~13_combout  = (\exec|a|Mux68~12_combout  & (((\exec|a|Mux30~38_combout ) # (!\exec|a|Mux68~9_combout )))) # (!\exec|a|Mux68~12_combout  & (\exec|a|Mux68~8_combout  & ((\exec|a|Mux68~9_combout ))))

	.dataa(\exec|a|Mux68~8_combout ),
	.datab(\exec|a|Mux30~38_combout ),
	.datac(\exec|a|Mux68~12_combout ),
	.datad(\exec|a|Mux68~9_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~13_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~13 .lut_mask = 16'hCAF0;
defparam \exec|a|Mux68~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N14
cycloneive_lcell_comb \mem_access|address~13 (
// Equation(s):
// \mem_access|address~13_combout  = (\reset~input_o  & ((\exec|a|Mux79~0_combout  & (\exec|a|Mux68~2_combout )) # (!\exec|a|Mux79~0_combout  & ((\exec|a|Mux68~13_combout )))))

	.dataa(\exec|a|Mux68~2_combout ),
	.datab(\exec|a|Mux79~0_combout ),
	.datac(\exec|a|Mux68~13_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\mem_access|address~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~13 .lut_mask = 16'hB800;
defparam \mem_access|address~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N15
dffeas \control|data_register[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|data_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \control|data_register[12] .is_wysiwyg = "true";
defparam \control|data_register[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N25
dffeas \fetch|program_counter[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[12]~40_combout ),
	.asdata(\control|data_register [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[12] .is_wysiwyg = "true";
defparam \fetch|program_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N26
cycloneive_lcell_comb \fetch|program_counter[13]~42 (
// Equation(s):
// \fetch|program_counter[13]~42_combout  = (\fetch|program_counter [13] & (!\fetch|program_counter[12]~41 )) # (!\fetch|program_counter [13] & ((\fetch|program_counter[12]~41 ) # (GND)))
// \fetch|program_counter[13]~43  = CARRY((!\fetch|program_counter[12]~41 ) # (!\fetch|program_counter [13]))

	.dataa(\fetch|program_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|program_counter[12]~41 ),
	.combout(\fetch|program_counter[13]~42_combout ),
	.cout(\fetch|program_counter[13]~43 ));
// synopsys translate_off
defparam \fetch|program_counter[13]~42 .lut_mask = 16'h5A5F;
defparam \fetch|program_counter[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N24
cycloneive_lcell_comb \mem_access|address~14 (
// Equation(s):
// \mem_access|address~14_combout  = (\reset~input_o  & ((\exec|a|Mux79~0_combout  & ((\exec|a|Mux67~0_combout ))) # (!\exec|a|Mux79~0_combout  & (\exec|a|Mux67~7_combout ))))

	.dataa(\exec|a|Mux67~7_combout ),
	.datab(\exec|a|Mux79~0_combout ),
	.datac(\exec|a|Mux67~0_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\mem_access|address~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~14 .lut_mask = 16'hE200;
defparam \mem_access|address~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N25
dffeas \control|data_register[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|data_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \control|data_register[13] .is_wysiwyg = "true";
defparam \control|data_register[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N27
dffeas \fetch|program_counter[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[13]~42_combout ),
	.asdata(\control|data_register [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[13] .is_wysiwyg = "true";
defparam \fetch|program_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N18
cycloneive_lcell_comb \mem_access|address~15 (
// Equation(s):
// \mem_access|address~15_combout  = (\reset~input_o  & ((\exec|a|Mux79~0_combout  & (\exec|a|Mux66~0_combout )) # (!\exec|a|Mux79~0_combout  & ((\exec|a|Mux66~7_combout )))))

	.dataa(\exec|a|Mux66~0_combout ),
	.datab(\exec|a|Mux79~0_combout ),
	.datac(\exec|a|Mux66~7_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\mem_access|address~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~15 .lut_mask = 16'hB800;
defparam \mem_access|address~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N19
dffeas \control|data_register[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|data_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \control|data_register[14] .is_wysiwyg = "true";
defparam \control|data_register[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N29
dffeas \fetch|program_counter[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[14]~44_combout ),
	.asdata(\control|data_register [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[14] .is_wysiwyg = "true";
defparam \fetch|program_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N12
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux1~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux1~0_combout  = (\decode|br [14] & ((\exec|alu_src_mux_a|Mux0~0_combout ) # ((\fetch|program_counter [14] & \exec|alu_src_mux_a|Mux15~0_combout )))) # (!\decode|br [14] & (\fetch|program_counter [14] & 
// (\exec|alu_src_mux_a|Mux15~0_combout )))

	.dataa(\decode|br [14]),
	.datab(\fetch|program_counter [14]),
	.datac(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux1~0 .lut_mask = 16'hEAC0;
defparam \exec|alu_src_mux_a|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N22
cycloneive_lcell_comb \exec|a|Mux66~0 (
// Equation(s):
// \exec|a|Mux66~0_combout  = (\exec|op_alu_mux|Mux1~0_combout  & ((\exec|alu_src_mux_a|Mux1~0_combout  $ (\exec|alu_src_mux_b|Mux1~1_combout )))) # (!\exec|op_alu_mux|Mux1~0_combout  & (\exec|a|Add0~28_combout ))

	.dataa(\exec|a|Add0~28_combout ),
	.datab(\exec|alu_src_mux_a|Mux1~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux1~1_combout ),
	.datad(\exec|op_alu_mux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux66~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux66~0 .lut_mask = 16'h3CAA;
defparam \exec|a|Mux66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N4
cycloneive_lcell_comb \mem_access|data_for_write~16 (
// Equation(s):
// \mem_access|data_for_write~16_combout  = (\control|instruction_register [14] & (!\control|instruction_register [15] & (\reset~input_o  & \decode|ar [15])))

	.dataa(\control|instruction_register [14]),
	.datab(\control|instruction_register [15]),
	.datac(\reset~input_o ),
	.datad(\decode|ar [15]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~16 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N5
dffeas \mem_access|data_for_write[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[15] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y19_N0
cycloneive_ram_block \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\mem_access|wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem_access|data_for_write [15],\mem_access|data_for_write [14]}),
	.portaaddr({\mem_access|address [11],\mem_access|address [10],\mem_access|address [9],\mem_access|address [8],\mem_access|address [7],\mem_access|address [6],\mem_access|address [5],\mem_access|address [4],\mem_access|address [3],\mem_access|address [2],\mem_access|address [1],\mem_access|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "LD_ST.mif";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "p4_mem_access:mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA34;
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N14
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hFA50;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N15
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N4
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hACAC;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N5
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N16
cycloneive_lcell_comb \mem_access|mdr_mux|res[14]~14 (
// Equation(s):
// \mem_access|mdr_mux|res[14]~14_combout  = (\control|instruction_register [14] & (\outside_input[14]~input_o )) # (!\control|instruction_register [14] & ((\control|instruction_register [15] & (\outside_input[14]~input_o )) # (!\control|instruction_register 
// [15] & ((\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [14])))))

	.dataa(\outside_input[14]~input_o ),
	.datab(\control|instruction_register [14]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datad(\control|instruction_register [15]),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[14]~14 .lut_mask = 16'hAAB8;
defparam \mem_access|mdr_mux|res[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N28
cycloneive_lcell_comb \decode|r0~17 (
// Equation(s):
// \decode|r0~17_combout  = (\control|op_mem_to_reg~combout  & (\mem_access|mdr_mux|res[14]~14_combout )) # (!\control|op_mem_to_reg~combout  & ((!\exec|a|Mux79~0_combout )))

	.dataa(gnd),
	.datab(\mem_access|mdr_mux|res[14]~14_combout ),
	.datac(\control|op_mem_to_reg~combout ),
	.datad(\exec|a|Mux79~0_combout ),
	.cin(gnd),
	.combout(\decode|r0~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~17 .lut_mask = 16'hC0CF;
defparam \decode|r0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N2
cycloneive_lcell_comb \decode|r0~18 (
// Equation(s):
// \decode|r0~18_combout  = (\control|op_mem_to_reg~combout  & (((\decode|r0~17_combout )))) # (!\control|op_mem_to_reg~combout  & ((\decode|r0~17_combout  & ((\exec|a|Mux66~7_combout ))) # (!\decode|r0~17_combout  & (\exec|a|Mux66~0_combout ))))

	.dataa(\exec|a|Mux66~0_combout ),
	.datab(\control|op_mem_to_reg~combout ),
	.datac(\exec|a|Mux66~7_combout ),
	.datad(\decode|r0~17_combout ),
	.cin(gnd),
	.combout(\decode|r0~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~18 .lut_mask = 16'hFC22;
defparam \decode|r0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N3
dffeas \decode|r0[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[14] .is_wysiwyg = "true";
defparam \decode|r0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N20
cycloneive_lcell_comb \decode|ar~14 (
// Equation(s):
// \decode|ar~14_combout  = (\reset~input_o  & (\decode|r0 [14] & \control|Equal1~0_combout ))

	.dataa(\reset~input_o ),
	.datab(\decode|r0 [14]),
	.datac(gnd),
	.datad(\control|Equal1~0_combout ),
	.cin(gnd),
	.combout(\decode|ar~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~14 .lut_mask = 16'h8800;
defparam \decode|ar~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N21
dffeas \decode|ar[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[14] .is_wysiwyg = "true";
defparam \decode|ar[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N10
cycloneive_lcell_comb \mem_access|data_for_write~15 (
// Equation(s):
// \mem_access|data_for_write~15_combout  = (\reset~input_o  & (!\control|instruction_register [15] & (\decode|ar [14] & \control|instruction_register [14])))

	.dataa(\reset~input_o ),
	.datab(\control|instruction_register [15]),
	.datac(\decode|ar [14]),
	.datad(\control|instruction_register [14]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~15 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N11
dffeas \mem_access|data_for_write[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[14] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N28
cycloneive_lcell_comb \mem_access|mdr_mux|res[15]~15 (
// Equation(s):
// \mem_access|mdr_mux|res[15]~15_combout  = (\control|instruction_register [15] & (((\outside_input[15]~input_o )))) # (!\control|instruction_register [15] & ((\control|instruction_register [14] & ((\outside_input[15]~input_o ))) # 
// (!\control|instruction_register [14] & (\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [15]))))

	.dataa(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\control|instruction_register [15]),
	.datac(\control|instruction_register [14]),
	.datad(\outside_input[15]~input_o ),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[15]~15 .lut_mask = 16'hFE02;
defparam \mem_access|mdr_mux|res[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N6
cycloneive_lcell_comb \decode|r0~19 (
// Equation(s):
// \decode|r0~19_combout  = (\control|op_mem_to_reg~combout  & (\mem_access|mdr_mux|res[15]~15_combout )) # (!\control|op_mem_to_reg~combout  & ((\exec|a|Mux65~9_combout )))

	.dataa(gnd),
	.datab(\mem_access|mdr_mux|res[15]~15_combout ),
	.datac(\exec|a|Mux65~9_combout ),
	.datad(\control|op_mem_to_reg~combout ),
	.cin(gnd),
	.combout(\decode|r0~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~19 .lut_mask = 16'hCCF0;
defparam \decode|r0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N7
dffeas \decode|r0[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[15] .is_wysiwyg = "true";
defparam \decode|r0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N30
cycloneive_lcell_comb \decode|br~8 (
// Equation(s):
// \decode|br~8_combout  = (\decode|r0 [15] & \decode|br[10]~1_combout )

	.dataa(\decode|r0 [15]),
	.datab(gnd),
	.datac(\decode|br[10]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|br~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~8 .lut_mask = 16'hA0A0;
defparam \decode|br~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N31
dffeas \decode|br[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[15] .is_wysiwyg = "true";
defparam \decode|br[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N10
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux0~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux0~1_combout  = (\decode|br [15] & (\control|instruction_register [14] $ (!\control|instruction_register [15])))

	.dataa(gnd),
	.datab(\control|instruction_register [14]),
	.datac(\control|instruction_register [15]),
	.datad(\decode|br [15]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux0~1 .lut_mask = 16'hC300;
defparam \exec|alu_src_mux_a|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N22
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux0~2 (
// Equation(s):
// \exec|alu_src_mux_a|Mux0~2_combout  = (\exec|alu_src_mux_a|Mux0~1_combout ) # ((\control|op_branch~0_combout  & (\fetch|program_counter [15] & !\control|Equal1~0_combout )))

	.dataa(\exec|alu_src_mux_a|Mux0~1_combout ),
	.datab(\control|op_branch~0_combout ),
	.datac(\fetch|program_counter [15]),
	.datad(\control|Equal1~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux0~2 .lut_mask = 16'hAAEA;
defparam \exec|alu_src_mux_a|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N10
cycloneive_lcell_comb \exec|a|Mux68~3 (
// Equation(s):
// \exec|a|Mux68~3_combout  = (\exec|op_alu_mux|Mux3~0_combout  & (\fetch|instruction_register [5] & \exec|alu_src_mux_a|Mux0~2_combout ))

	.dataa(\exec|op_alu_mux|Mux3~0_combout ),
	.datab(\fetch|instruction_register [5]),
	.datac(gnd),
	.datad(\exec|alu_src_mux_a|Mux0~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~3 .lut_mask = 16'h8800;
defparam \exec|a|Mux68~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
cycloneive_lcell_comb \exec|a|Mux30~27 (
// Equation(s):
// \exec|a|Mux30~27_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux1~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux2~0_combout ))

	.dataa(\exec|alu_src_mux_a|Mux2~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux1~0_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_b|Mux15~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~27_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~27 .lut_mask = 16'hCCAA;
defparam \exec|a|Mux30~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N14
cycloneive_lcell_comb \exec|a|Mux45~2 (
// Equation(s):
// \exec|a|Mux45~2_combout  = (!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux30~22_combout )) # (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux30~27_combout )))))

	.dataa(\exec|a|Mux30~22_combout ),
	.datab(\exec|a|Mux30~27_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux45~2 .lut_mask = 16'h00AC;
defparam \exec|a|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
cycloneive_lcell_comb \exec|a|Mux67~1 (
// Equation(s):
// \exec|a|Mux67~1_combout  = (\exec|a|Mux68~5_combout  & (((\exec|a|Mux68~4_combout  & \exec|a|Mux45~2_combout )))) # (!\exec|a|Mux68~5_combout  & ((\exec|a|Mux2~18_combout ) # ((!\exec|a|Mux68~4_combout ))))

	.dataa(\exec|a|Mux2~18_combout ),
	.datab(\exec|a|Mux68~5_combout ),
	.datac(\exec|a|Mux68~4_combout ),
	.datad(\exec|a|Mux45~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux67~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux67~1 .lut_mask = 16'hE323;
defparam \exec|a|Mux67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N30
cycloneive_lcell_comb \exec|a|Mux67~2 (
// Equation(s):
// \exec|a|Mux67~2_combout  = (\exec|a|Mux67~1_combout  & ((\exec|a|Mux30~27_combout ) # ((!\exec|a|Mux68~3_combout )))) # (!\exec|a|Mux67~1_combout  & (((!\exec|alu_src_mux_b|Mux15~2_combout  & \exec|a|Mux68~3_combout ))))

	.dataa(\exec|a|Mux67~1_combout ),
	.datab(\exec|a|Mux30~27_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|a|Mux68~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux67~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux67~2 .lut_mask = 16'h8DAA;
defparam \exec|a|Mux67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N8
cycloneive_lcell_comb \exec|a|Mux67~3 (
// Equation(s):
// \exec|a|Mux67~3_combout  = (!\exec|op_alu_mux|Mux1~0_combout  & ((\exec|a|Mux67~2_combout ) # ((\exec|a|Mux68~3_combout  & !\exec|a|shift~20_combout ))))

	.dataa(\exec|a|Mux68~3_combout ),
	.datab(\exec|op_alu_mux|Mux1~0_combout ),
	.datac(\exec|a|Mux67~2_combout ),
	.datad(\exec|a|shift~20_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux67~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux67~3 .lut_mask = 16'h3032;
defparam \exec|a|Mux67~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N8
cycloneive_lcell_comb \exec|a|Mux67~4 (
// Equation(s):
// \exec|a|Mux67~4_combout  = (\exec|a|Mux79~16_combout  & ((\exec|a|Mux79~17_combout  & ((\exec|alu_src_mux_b|Mux2~1_combout ))) # (!\exec|a|Mux79~17_combout  & (\exec|a|Add1~26_combout )))) # (!\exec|a|Mux79~16_combout  & (((!\exec|a|Mux79~17_combout ))))

	.dataa(\exec|a|Mux79~16_combout ),
	.datab(\exec|a|Add1~26_combout ),
	.datac(\exec|a|Mux79~17_combout ),
	.datad(\exec|alu_src_mux_b|Mux2~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux67~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux67~4 .lut_mask = 16'hAD0D;
defparam \exec|a|Mux67~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N4
cycloneive_lcell_comb \exec|a|Mux67~5 (
// Equation(s):
// \exec|a|Mux67~5_combout  = (\exec|a|Mux79~19_combout  & (((\exec|a|Mux67~4_combout )))) # (!\exec|a|Mux79~19_combout  & ((\exec|alu_src_mux_b|Mux2~1_combout  & ((\exec|alu_src_mux_a|Mux2~0_combout ) # (!\exec|a|Mux67~4_combout ))) # 
// (!\exec|alu_src_mux_b|Mux2~1_combout  & (\exec|alu_src_mux_a|Mux2~0_combout  & !\exec|a|Mux67~4_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux2~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux2~0_combout ),
	.datac(\exec|a|Mux79~19_combout ),
	.datad(\exec|a|Mux67~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux67~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux67~5 .lut_mask = 16'hF80E;
defparam \exec|a|Mux67~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N30
cycloneive_lcell_comb \exec|a|Mux67~6 (
// Equation(s):
// \exec|a|Mux67~6_combout  = (\exec|a|Mux68~9_combout  & ((\exec|a|Mux67~3_combout ) # ((\exec|a|Mux68~15_combout )))) # (!\exec|a|Mux68~9_combout  & (((\exec|a|Mux67~5_combout  & !\exec|a|Mux68~15_combout ))))

	.dataa(\exec|a|Mux67~3_combout ),
	.datab(\exec|a|Mux68~9_combout ),
	.datac(\exec|a|Mux67~5_combout ),
	.datad(\exec|a|Mux68~15_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux67~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux67~6 .lut_mask = 16'hCCB8;
defparam \exec|a|Mux67~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneive_lcell_comb \exec|a|Mux30~24 (
// Equation(s):
// \exec|a|Mux30~24_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|alu_src_mux_a|Mux12~0_combout )) # (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_a|Mux10~0_combout )))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux10~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~24_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~24 .lut_mask = 16'hF5A0;
defparam \exec|a|Mux30~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneive_lcell_comb \exec|a|Mux2~19 (
// Equation(s):
// \exec|a|Mux2~19_combout  = (!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|a|Mux30~10_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|a|Mux30~24_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(\exec|a|Mux30~10_combout ),
	.datac(\exec|a|Mux30~24_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~19 .lut_mask = 16'h00D8;
defparam \exec|a|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
cycloneive_lcell_comb \exec|a|Mux2~4 (
// Equation(s):
// \exec|a|Mux2~4_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & (((\exec|a|Mux30~22_combout ) # (\exec|a|Mux30~23_combout )))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux2~3_combout ))

	.dataa(\exec|a|Mux2~3_combout ),
	.datab(\exec|a|Mux30~22_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datad(\exec|a|Mux30~23_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~4 .lut_mask = 16'hFACA;
defparam \exec|a|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneive_lcell_comb \exec|a|Mux2~20 (
// Equation(s):
// \exec|a|Mux2~20_combout  = (\exec|a|Mux2~19_combout ) # ((\exec|alu_src_mux_b|Mux13~1_combout  & \exec|a|Mux2~4_combout ))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux2~19_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux2~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~20 .lut_mask = 16'hEECC;
defparam \exec|a|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneive_lcell_comb \exec|a|Mux2~21 (
// Equation(s):
// \exec|a|Mux2~21_combout  = (\exec|a|Mux2~19_combout ) # ((!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux2~3_combout  & \exec|alu_src_mux_b|Mux13~1_combout )))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(\exec|a|Mux2~19_combout ),
	.datac(\exec|a|Mux2~3_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~21_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~21 .lut_mask = 16'hDCCC;
defparam \exec|a|Mux2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N0
cycloneive_lcell_comb \exec|a|Mux67~7 (
// Equation(s):
// \exec|a|Mux67~7_combout  = (\exec|a|Mux67~6_combout  & ((\exec|a|Mux2~20_combout ) # ((!\exec|a|Mux68~15_combout )))) # (!\exec|a|Mux67~6_combout  & (((\exec|a|Mux2~21_combout  & \exec|a|Mux68~15_combout ))))

	.dataa(\exec|a|Mux67~6_combout ),
	.datab(\exec|a|Mux2~20_combout ),
	.datac(\exec|a|Mux2~21_combout ),
	.datad(\exec|a|Mux68~15_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux67~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux67~7 .lut_mask = 16'hD8AA;
defparam \exec|a|Mux67~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N4
cycloneive_lcell_comb \exec|a|Mux67~8 (
// Equation(s):
// \exec|a|Mux67~8_combout  = (\exec|a|Mux79~0_combout  & ((\exec|a|Mux67~0_combout ))) # (!\exec|a|Mux79~0_combout  & (\exec|a|Mux67~7_combout ))

	.dataa(\exec|a|Mux67~7_combout ),
	.datab(\exec|a|Mux67~0_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux79~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux67~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux67~8 .lut_mask = 16'hCCAA;
defparam \exec|a|Mux67~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N8
cycloneive_lcell_comb \decode|r0~16 (
// Equation(s):
// \decode|r0~16_combout  = (\control|op_mem_to_reg~combout  & (\mem_access|mdr_mux|res[13]~13_combout )) # (!\control|op_mem_to_reg~combout  & ((\exec|a|Mux67~8_combout )))

	.dataa(gnd),
	.datab(\mem_access|mdr_mux|res[13]~13_combout ),
	.datac(\control|op_mem_to_reg~combout ),
	.datad(\exec|a|Mux67~8_combout ),
	.cin(gnd),
	.combout(\decode|r0~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~16 .lut_mask = 16'hCFC0;
defparam \decode|r0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N9
dffeas \decode|r0[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[13] .is_wysiwyg = "true";
defparam \decode|r0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N10
cycloneive_lcell_comb \decode|ar~13 (
// Equation(s):
// \decode|ar~13_combout  = (\reset~input_o  & (\decode|r0 [13] & \control|Equal1~0_combout ))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\decode|r0 [13]),
	.datad(\control|Equal1~0_combout ),
	.cin(gnd),
	.combout(\decode|ar~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~13 .lut_mask = 16'hA000;
defparam \decode|ar~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N11
dffeas \decode|ar[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[13] .is_wysiwyg = "true";
defparam \decode|ar[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N16
cycloneive_lcell_comb \mem_access|data_for_write~14 (
// Equation(s):
// \mem_access|data_for_write~14_combout  = (\control|instruction_register [14] & (!\control|instruction_register [15] & (\reset~input_o  & \decode|ar [13])))

	.dataa(\control|instruction_register [14]),
	.datab(\control|instruction_register [15]),
	.datac(\reset~input_o ),
	.datad(\decode|ar [13]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~14 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N17
dffeas \mem_access|data_for_write[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[13] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N22
cycloneive_lcell_comb \mem_access|mdr_mux|res[12]~12 (
// Equation(s):
// \mem_access|mdr_mux|res[12]~12_combout  = (\control|instruction_register [14] & (\outside_input[12]~input_o )) # (!\control|instruction_register [14] & ((\control|instruction_register [15] & (\outside_input[12]~input_o )) # (!\control|instruction_register 
// [15] & ((\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [12])))))

	.dataa(\outside_input[12]~input_o ),
	.datab(\control|instruction_register [14]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datad(\control|instruction_register [15]),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[12]~12 .lut_mask = 16'hAAB8;
defparam \mem_access|mdr_mux|res[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N28
cycloneive_lcell_comb \decode|r0~15 (
// Equation(s):
// \decode|r0~15_combout  = (\control|op_mem_to_reg~combout  & (\mem_access|mdr_mux|res[12]~12_combout )) # (!\control|op_mem_to_reg~combout  & ((\exec|a|Mux68~14_combout )))

	.dataa(gnd),
	.datab(\mem_access|mdr_mux|res[12]~12_combout ),
	.datac(\exec|a|Mux68~14_combout ),
	.datad(\control|op_mem_to_reg~combout ),
	.cin(gnd),
	.combout(\decode|r0~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~15 .lut_mask = 16'hCCF0;
defparam \decode|r0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N29
dffeas \decode|r0[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[12] .is_wysiwyg = "true";
defparam \decode|r0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N16
cycloneive_lcell_comb \decode|ar~12 (
// Equation(s):
// \decode|ar~12_combout  = (\reset~input_o  & (\control|Equal1~0_combout  & \decode|r0 [12]))

	.dataa(\reset~input_o ),
	.datab(\control|Equal1~0_combout ),
	.datac(gnd),
	.datad(\decode|r0 [12]),
	.cin(gnd),
	.combout(\decode|ar~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~12 .lut_mask = 16'h8800;
defparam \decode|ar~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N17
dffeas \decode|ar[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[12] .is_wysiwyg = "true";
defparam \decode|ar[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N6
cycloneive_lcell_comb \mem_access|data_for_write~13 (
// Equation(s):
// \mem_access|data_for_write~13_combout  = (\control|instruction_register [14] & (!\control|instruction_register [15] & (\reset~input_o  & \decode|ar [12])))

	.dataa(\control|instruction_register [14]),
	.datab(\control|instruction_register [15]),
	.datac(\reset~input_o ),
	.datad(\decode|ar [12]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~13 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N7
dffeas \mem_access|data_for_write[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[12] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N26
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hACAC;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N27
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N16
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hCACA;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N17
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N30
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hCFC0;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N31
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hCACA;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N13
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N10
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datab(gnd),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hAFA0;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N11
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N8
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datab(gnd),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hFA0A;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N9
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N6
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hACAC;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N7
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N28
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hCFC0;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N29
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N2
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datab(gnd),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hAFA0;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N3
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N0
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hCFC0;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N1
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N2
cycloneive_lcell_comb \mem_access|mdr_mux|res[4]~4 (
// Equation(s):
// \mem_access|mdr_mux|res[4]~4_combout  = (\control|instruction_register [15] & (((\outside_input[4]~input_o )))) # (!\control|instruction_register [15] & ((\control|instruction_register [14] & ((\outside_input[4]~input_o ))) # 
// (!\control|instruction_register [14] & (\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]))))

	.dataa(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datab(\control|instruction_register [15]),
	.datac(\outside_input[4]~input_o ),
	.datad(\control|instruction_register [14]),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[4]~4 .lut_mask = 16'hF0E2;
defparam \mem_access|mdr_mux|res[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N26
cycloneive_lcell_comb \decode|r0~7 (
// Equation(s):
// \decode|r0~7_combout  = (\control|op_mem_to_reg~combout  & (\mem_access|mdr_mux|res[4]~4_combout )) # (!\control|op_mem_to_reg~combout  & ((\exec|a|Mux76~19_combout )))

	.dataa(\mem_access|mdr_mux|res[4]~4_combout ),
	.datab(gnd),
	.datac(\exec|a|Mux76~19_combout ),
	.datad(\control|op_mem_to_reg~combout ),
	.cin(gnd),
	.combout(\decode|r0~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~7 .lut_mask = 16'hAAF0;
defparam \decode|r0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N27
dffeas \decode|r0[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[4] .is_wysiwyg = "true";
defparam \decode|r0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N30
cycloneive_lcell_comb \decode|ar~4 (
// Equation(s):
// \decode|ar~4_combout  = (\control|Equal1~0_combout  & (\reset~input_o  & \decode|r0 [4]))

	.dataa(\control|Equal1~0_combout ),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\decode|r0 [4]),
	.cin(gnd),
	.combout(\decode|ar~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~4 .lut_mask = 16'hA000;
defparam \decode|ar~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N31
dffeas \decode|ar[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[4] .is_wysiwyg = "true";
defparam \decode|ar[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N10
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux11~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux11~1_combout  = (\control|op_alu_src_b[0]~2_combout  & (((\control|op_alu_src_b[1]~0_combout  & \decode|ar [4])))) # (!\control|op_alu_src_b[0]~2_combout  & (\exec|alu_src_mux_b|Mux11~0_combout ))

	.dataa(\control|op_alu_src_b[0]~2_combout ),
	.datab(\exec|alu_src_mux_b|Mux11~0_combout ),
	.datac(\control|op_alu_src_b[1]~0_combout ),
	.datad(\decode|ar [4]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux11~1 .lut_mask = 16'hE444;
defparam \exec|alu_src_mux_b|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N16
cycloneive_lcell_comb \exec|a|Add0~0 (
// Equation(s):
// \exec|a|Add0~0_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux15~2_combout  $ (VCC))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux15~2_combout  & VCC))
// \exec|a|Add0~1  = CARRY((\exec|alu_src_mux_b|Mux15~2_combout  & \exec|alu_src_mux_a|Mux15~2_combout ))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(\exec|alu_src_mux_a|Mux15~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exec|a|Add0~0_combout ),
	.cout(\exec|a|Add0~1 ));
// synopsys translate_off
defparam \exec|a|Add0~0 .lut_mask = 16'h6688;
defparam \exec|a|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N18
cycloneive_lcell_comb \exec|a|Add0~2 (
// Equation(s):
// \exec|a|Add0~2_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_a|Mux14~0_combout  & (\exec|a|Add0~1  & VCC)) # (!\exec|alu_src_mux_a|Mux14~0_combout  & (!\exec|a|Add0~1 )))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & 
// ((\exec|alu_src_mux_a|Mux14~0_combout  & (!\exec|a|Add0~1 )) # (!\exec|alu_src_mux_a|Mux14~0_combout  & ((\exec|a|Add0~1 ) # (GND)))))
// \exec|a|Add0~3  = CARRY((\exec|alu_src_mux_b|Mux14~1_combout  & (!\exec|alu_src_mux_a|Mux14~0_combout  & !\exec|a|Add0~1 )) # (!\exec|alu_src_mux_b|Mux14~1_combout  & ((!\exec|a|Add0~1 ) # (!\exec|alu_src_mux_a|Mux14~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux14~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~1 ),
	.combout(\exec|a|Add0~2_combout ),
	.cout(\exec|a|Add0~3 ));
// synopsys translate_off
defparam \exec|a|Add0~2 .lut_mask = 16'h9617;
defparam \exec|a|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N20
cycloneive_lcell_comb \exec|a|Add0~4 (
// Equation(s):
// \exec|a|Add0~4_combout  = ((\exec|alu_src_mux_b|Mux13~1_combout  $ (\exec|alu_src_mux_a|Mux13~0_combout  $ (!\exec|a|Add0~3 )))) # (GND)
// \exec|a|Add0~5  = CARRY((\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_a|Mux13~0_combout ) # (!\exec|a|Add0~3 ))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|alu_src_mux_a|Mux13~0_combout  & !\exec|a|Add0~3 )))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~3 ),
	.combout(\exec|a|Add0~4_combout ),
	.cout(\exec|a|Add0~5 ));
// synopsys translate_off
defparam \exec|a|Add0~4 .lut_mask = 16'h698E;
defparam \exec|a|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N22
cycloneive_lcell_comb \exec|a|Add0~6 (
// Equation(s):
// \exec|a|Add0~6_combout  = (\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|alu_src_mux_a|Mux12~0_combout  & (\exec|a|Add0~5  & VCC)) # (!\exec|alu_src_mux_a|Mux12~0_combout  & (!\exec|a|Add0~5 )))) # (!\exec|alu_src_mux_b|Mux12~1_combout  & 
// ((\exec|alu_src_mux_a|Mux12~0_combout  & (!\exec|a|Add0~5 )) # (!\exec|alu_src_mux_a|Mux12~0_combout  & ((\exec|a|Add0~5 ) # (GND)))))
// \exec|a|Add0~7  = CARRY((\exec|alu_src_mux_b|Mux12~1_combout  & (!\exec|alu_src_mux_a|Mux12~0_combout  & !\exec|a|Add0~5 )) # (!\exec|alu_src_mux_b|Mux12~1_combout  & ((!\exec|a|Add0~5 ) # (!\exec|alu_src_mux_a|Mux12~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~5 ),
	.combout(\exec|a|Add0~6_combout ),
	.cout(\exec|a|Add0~7 ));
// synopsys translate_off
defparam \exec|a|Add0~6 .lut_mask = 16'h9617;
defparam \exec|a|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N24
cycloneive_lcell_comb \exec|a|Add0~8 (
// Equation(s):
// \exec|a|Add0~8_combout  = ((\exec|alu_src_mux_b|Mux11~1_combout  $ (\exec|alu_src_mux_a|Mux11~0_combout  $ (!\exec|a|Add0~7 )))) # (GND)
// \exec|a|Add0~9  = CARRY((\exec|alu_src_mux_b|Mux11~1_combout  & ((\exec|alu_src_mux_a|Mux11~0_combout ) # (!\exec|a|Add0~7 ))) # (!\exec|alu_src_mux_b|Mux11~1_combout  & (\exec|alu_src_mux_a|Mux11~0_combout  & !\exec|a|Add0~7 )))

	.dataa(\exec|alu_src_mux_b|Mux11~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~7 ),
	.combout(\exec|a|Add0~8_combout ),
	.cout(\exec|a|Add0~9 ));
// synopsys translate_off
defparam \exec|a|Add0~8 .lut_mask = 16'h698E;
defparam \exec|a|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N26
cycloneive_lcell_comb \exec|a|Add0~10 (
// Equation(s):
// \exec|a|Add0~10_combout  = (\exec|alu_src_mux_b|Mux10~1_combout  & ((\exec|alu_src_mux_a|Mux10~0_combout  & (\exec|a|Add0~9  & VCC)) # (!\exec|alu_src_mux_a|Mux10~0_combout  & (!\exec|a|Add0~9 )))) # (!\exec|alu_src_mux_b|Mux10~1_combout  & 
// ((\exec|alu_src_mux_a|Mux10~0_combout  & (!\exec|a|Add0~9 )) # (!\exec|alu_src_mux_a|Mux10~0_combout  & ((\exec|a|Add0~9 ) # (GND)))))
// \exec|a|Add0~11  = CARRY((\exec|alu_src_mux_b|Mux10~1_combout  & (!\exec|alu_src_mux_a|Mux10~0_combout  & !\exec|a|Add0~9 )) # (!\exec|alu_src_mux_b|Mux10~1_combout  & ((!\exec|a|Add0~9 ) # (!\exec|alu_src_mux_a|Mux10~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux10~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~9 ),
	.combout(\exec|a|Add0~10_combout ),
	.cout(\exec|a|Add0~11 ));
// synopsys translate_off
defparam \exec|a|Add0~10 .lut_mask = 16'h9617;
defparam \exec|a|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N30
cycloneive_lcell_comb \exec|a|Mux72~2 (
// Equation(s):
// \exec|a|Mux72~2_combout  = (\exec|op_alu_mux|Mux2~0_combout  & (\exec|op_alu_mux|Mux3~0_combout )) # (!\exec|op_alu_mux|Mux2~0_combout  & ((\exec|op_alu_mux|Mux3~0_combout  & ((\exec|a|Add1~16_combout ))) # (!\exec|op_alu_mux|Mux3~0_combout  & 
// (\exec|a|Add0~16_combout ))))

	.dataa(\exec|op_alu_mux|Mux2~0_combout ),
	.datab(\exec|op_alu_mux|Mux3~0_combout ),
	.datac(\exec|a|Add0~16_combout ),
	.datad(\exec|a|Add1~16_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~2 .lut_mask = 16'hDC98;
defparam \exec|a|Mux72~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N24
cycloneive_lcell_comb \exec|a|Mux72~3 (
// Equation(s):
// \exec|a|Mux72~3_combout  = (\exec|op_alu_mux|Mux2~0_combout  & ((\exec|alu_src_mux_a|Mux7~0_combout  & ((\exec|a|Mux72~2_combout ) # (\exec|alu_src_mux_b|Mux7~1_combout ))) # (!\exec|alu_src_mux_a|Mux7~0_combout  & (\exec|a|Mux72~2_combout  & 
// \exec|alu_src_mux_b|Mux7~1_combout )))) # (!\exec|op_alu_mux|Mux2~0_combout  & (((\exec|a|Mux72~2_combout ))))

	.dataa(\exec|op_alu_mux|Mux2~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux7~0_combout ),
	.datac(\exec|a|Mux72~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux7~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~3 .lut_mask = 16'hF8D0;
defparam \exec|a|Mux72~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N26
cycloneive_lcell_comb \exec|a|Mux72~0 (
// Equation(s):
// \exec|a|Mux72~0_combout  = (!\exec|op_alu_mux|Mux3~0_combout  & (\exec|alu_src_mux_b|Mux7~1_combout  $ (((!\exec|op_alu_mux|Mux2~0_combout  & \exec|alu_src_mux_a|Mux7~0_combout )))))

	.dataa(\exec|op_alu_mux|Mux2~0_combout ),
	.datab(\exec|op_alu_mux|Mux3~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux7~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux7~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~0 .lut_mask = 16'h2310;
defparam \exec|a|Mux72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N28
cycloneive_lcell_comb \exec|a|Mux72~1 (
// Equation(s):
// \exec|a|Mux72~1_combout  = (\exec|op_alu_mux|Mux1~0_combout  & ((\exec|a|Mux72~0_combout ) # ((\exec|a|Mux79~1_combout  & \exec|a|Add1~16_combout ))))

	.dataa(\exec|a|Mux79~1_combout ),
	.datab(\exec|op_alu_mux|Mux1~0_combout ),
	.datac(\exec|a|Mux72~0_combout ),
	.datad(\exec|a|Add1~16_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~1 .lut_mask = 16'hC8C0;
defparam \exec|a|Mux72~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
cycloneive_lcell_comb \exec|a|Mux72~4 (
// Equation(s):
// \exec|a|Mux72~4_combout  = (\exec|op_alu_mux|Mux0~0_combout  & ((\exec|a|Mux72~1_combout ) # ((\exec|a|Mux72~3_combout  & !\exec|op_alu_mux|Mux1~0_combout ))))

	.dataa(\exec|op_alu_mux|Mux0~0_combout ),
	.datab(\exec|a|Mux72~3_combout ),
	.datac(\exec|a|Mux72~1_combout ),
	.datad(\exec|op_alu_mux|Mux1~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~4 .lut_mask = 16'hA0A8;
defparam \exec|a|Mux72~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
cycloneive_lcell_comb \mem_access|address~9 (
// Equation(s):
// \mem_access|address~9_combout  = (\reset~input_o  & ((\exec|a|Mux72~4_combout ) # ((\exec|a|Mux80~7_combout  & \exec|a|Mux72~6_combout ))))

	.dataa(\exec|a|Mux80~7_combout ),
	.datab(\reset~input_o ),
	.datac(\exec|a|Mux72~6_combout ),
	.datad(\exec|a|Mux72~4_combout ),
	.cin(gnd),
	.combout(\mem_access|address~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~9 .lut_mask = 16'hCC80;
defparam \mem_access|address~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
cycloneive_lcell_comb \mem_access|address[8]~feeder (
// Equation(s):
// \mem_access|address[8]~feeder_combout  = \mem_access|address~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_access|address~9_combout ),
	.cin(gnd),
	.combout(\mem_access|address[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address[8]~feeder .lut_mask = 16'hFF00;
defparam \mem_access|address[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N19
dffeas \mem_access|address[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|address[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[8] .is_wysiwyg = "true";
defparam \mem_access|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N2
cycloneive_lcell_comb \mem_access|data_for_write~2 (
// Equation(s):
// \mem_access|data_for_write~2_combout  = (\control|instruction_register [14] & (!\control|instruction_register [15] & (\reset~input_o  & \decode|ar [1])))

	.dataa(\control|instruction_register [14]),
	.datab(\control|instruction_register [15]),
	.datac(\reset~input_o ),
	.datad(\decode|ar [1]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~2 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N3
dffeas \mem_access|data_for_write[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[1] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y25_N0
cycloneive_ram_block \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\mem_access|wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem_access|data_for_write [1],\mem_access|data_for_write [0]}),
	.portaaddr({\mem_access|address [11],\mem_access|address [10],\mem_access|address [9],\mem_access|address [8],\mem_access|address [7],\mem_access|address [6],\mem_access|address [5],\mem_access|address [4],\mem_access|address [3],\mem_access|address [2],\mem_access|address [1],\mem_access|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "LD_ST.mif";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "p4_mem_access:mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \mem_access|memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000043;
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N18
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hF5A0;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N19
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N1
cycloneive_io_ibuf \outside_input[0]~input (
	.i(outside_input[0]),
	.ibar(gnd),
	.o(\outside_input[0]~input_o ));
// synopsys translate_off
defparam \outside_input[0]~input .bus_hold = "false";
defparam \outside_input[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N26
cycloneive_lcell_comb \mem_access|mdr_mux|res[0]~0 (
// Equation(s):
// \mem_access|mdr_mux|res[0]~0_combout  = (\control|instruction_register [14] & (((\outside_input[0]~input_o )))) # (!\control|instruction_register [14] & ((\control|instruction_register [15] & ((\outside_input[0]~input_o ))) # 
// (!\control|instruction_register [15] & (\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]))))

	.dataa(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\control|instruction_register [14]),
	.datac(\outside_input[0]~input_o ),
	.datad(\control|instruction_register [15]),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[0]~0 .lut_mask = 16'hF0E2;
defparam \mem_access|mdr_mux|res[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N0
cycloneive_lcell_comb \decode|r0~0 (
// Equation(s):
// \decode|r0~0_combout  = (\control|op_mem_to_reg~combout  & (\mem_access|mdr_mux|res[0]~0_combout )) # (!\control|op_mem_to_reg~combout  & ((\exec|a|Mux80~8_combout )))

	.dataa(\control|op_mem_to_reg~combout ),
	.datab(gnd),
	.datac(\mem_access|mdr_mux|res[0]~0_combout ),
	.datad(\exec|a|Mux80~8_combout ),
	.cin(gnd),
	.combout(\decode|r0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~0 .lut_mask = 16'hF5A0;
defparam \decode|r0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N1
dffeas \decode|r0[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[0] .is_wysiwyg = "true";
defparam \decode|r0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N26
cycloneive_lcell_comb \decode|ar~1 (
// Equation(s):
// \decode|ar~1_combout  = (\control|Equal1~0_combout  & (\reset~input_o  & \decode|r0 [0]))

	.dataa(gnd),
	.datab(\control|Equal1~0_combout ),
	.datac(\reset~input_o ),
	.datad(\decode|r0 [0]),
	.cin(gnd),
	.combout(\decode|ar~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~1 .lut_mask = 16'hC000;
defparam \decode|ar~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N27
dffeas \decode|ar[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[0] .is_wysiwyg = "true";
defparam \decode|ar[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N8
cycloneive_lcell_comb \mem_access|data_for_write~0 (
// Equation(s):
// \mem_access|data_for_write~0_combout  = (\control|instruction_register [14] & (!\control|instruction_register [15] & (\reset~input_o  & \decode|ar [0])))

	.dataa(\control|instruction_register [14]),
	.datab(\control|instruction_register [15]),
	.datac(\reset~input_o ),
	.datad(\decode|ar [0]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~0 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N9
dffeas \mem_access|data_for_write[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[0] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N20
cycloneive_lcell_comb \mem_access|mdr_mux|res[1]~1 (
// Equation(s):
// \mem_access|mdr_mux|res[1]~1_combout  = (\control|instruction_register [15] & (\outside_input[1]~input_o )) # (!\control|instruction_register [15] & ((\control|instruction_register [14] & (\outside_input[1]~input_o )) # (!\control|instruction_register 
// [14] & ((\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [1])))))

	.dataa(\outside_input[1]~input_o ),
	.datab(\control|instruction_register [15]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datad(\control|instruction_register [14]),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[1]~1 .lut_mask = 16'hAAB8;
defparam \mem_access|mdr_mux|res[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N0
cycloneive_lcell_comb \decode|r0~4 (
// Equation(s):
// \decode|r0~4_combout  = (\control|op_mem_to_reg~combout  & ((\mem_access|mdr_mux|res[1]~1_combout ))) # (!\control|op_mem_to_reg~combout  & (\exec|a|Mux79~combout ))

	.dataa(gnd),
	.datab(\exec|a|Mux79~combout ),
	.datac(\mem_access|mdr_mux|res[1]~1_combout ),
	.datad(\control|op_mem_to_reg~combout ),
	.cin(gnd),
	.combout(\decode|r0~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~4 .lut_mask = 16'hF0CC;
defparam \decode|r0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N1
dffeas \decode|r0[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[1] .is_wysiwyg = "true";
defparam \decode|r0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N24
cycloneive_lcell_comb \decode|ar~0 (
// Equation(s):
// \decode|ar~0_combout  = (\reset~input_o  & (\control|Equal1~0_combout  & \decode|r0 [1]))

	.dataa(\reset~input_o ),
	.datab(\control|Equal1~0_combout ),
	.datac(gnd),
	.datad(\decode|r0 [1]),
	.cin(gnd),
	.combout(\decode|ar~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~0 .lut_mask = 16'h8800;
defparam \decode|ar~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N25
dffeas \decode|ar[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[1] .is_wysiwyg = "true";
defparam \decode|ar[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N6
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux14~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux14~0_combout  = (\control|Equal12~1_combout  & (\outside_input[1]~input_o )) # (!\control|Equal12~1_combout  & ((\control|Equal12~0_combout  & ((\decode|ar [1]))) # (!\control|Equal12~0_combout  & (\outside_input[1]~input_o ))))

	.dataa(\outside_input[1]~input_o ),
	.datab(\control|Equal12~1_combout ),
	.datac(\control|Equal12~0_combout ),
	.datad(\decode|ar [1]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux14~0 .lut_mask = 16'hBA8A;
defparam \exec|alu_src_mux_b|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux14~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux14~1_combout  = (\control|op_alu_src_b[1]~0_combout  & (\exec|alu_src_mux_b|Mux14~0_combout )) # (!\control|op_alu_src_b[1]~0_combout  & ((\fetch|instruction_register [1])))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\fetch|instruction_register [1]),
	.datac(gnd),
	.datad(\control|op_alu_src_b[1]~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux14~1 .lut_mask = 16'hAACC;
defparam \exec|alu_src_mux_b|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N8
cycloneive_lcell_comb \exec|a|Mux30~2 (
// Equation(s):
// \exec|a|Mux30~2_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux10~0_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux9~0_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux10~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux9~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux15~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~2 .lut_mask = 16'h88A0;
defparam \exec|a|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N2
cycloneive_lcell_comb \exec|a|Mux30~4 (
// Equation(s):
// \exec|a|Mux30~4_combout  = (\exec|a|Mux30~2_combout ) # ((!\exec|alu_src_mux_b|Mux14~1_combout  & \exec|a|Mux30~3_combout ))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(\exec|a|Mux30~3_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux30~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~4 .lut_mask = 16'hFF44;
defparam \exec|a|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N20
cycloneive_lcell_comb \exec|a|Mux22~0 (
// Equation(s):
// \exec|a|Mux22~0_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Mux30~14_combout ))) # (!\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|Mux30~11_combout )))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & 
// (((\exec|alu_src_mux_b|Mux12~1_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux30~11_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|a|Mux30~14_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux22~0 .lut_mask = 16'hF858;
defparam \exec|a|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
cycloneive_lcell_comb \exec|a|Mux22~1 (
// Equation(s):
// \exec|a|Mux22~1_combout  = (\exec|a|Mux22~0_combout  & (((\exec|a|Mux30~7_combout ) # (\exec|alu_src_mux_b|Mux13~1_combout )))) # (!\exec|a|Mux22~0_combout  & (\exec|a|Mux30~4_combout  & ((!\exec|alu_src_mux_b|Mux13~1_combout ))))

	.dataa(\exec|a|Mux30~4_combout ),
	.datab(\exec|a|Mux22~0_combout ),
	.datac(\exec|a|Mux30~7_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux22~1 .lut_mask = 16'hCCE2;
defparam \exec|a|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneive_lcell_comb \exec|a|shift~1 (
// Equation(s):
// \exec|a|shift~1_combout  = (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux6~0_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux7~0_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(\exec|alu_src_mux_a|Mux6~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux7~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~1 .lut_mask = 16'h00D8;
defparam \exec|a|shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneive_lcell_comb \exec|a|shift~13 (
// Equation(s):
// \exec|a|shift~13_combout  = (\exec|a|shift~1_combout ) # ((\exec|a|Mux16~9_combout  & \exec|alu_src_mux_a|Mux4~0_combout ))

	.dataa(\exec|a|Mux16~9_combout ),
	.datab(\exec|a|shift~1_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_a|Mux4~0_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~13 .lut_mask = 16'hEECC;
defparam \exec|a|shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
cycloneive_lcell_comb \exec|a|shift~14 (
// Equation(s):
// \exec|a|shift~14_combout  = (\exec|alu_src_mux_b|Mux12~1_combout  & (((\exec|alu_src_mux_a|Mux0~2_combout )))) # (!\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|alu_src_mux_a|Mux0~2_combout  & ((\exec|a|shift~13_combout ))) # 
// (!\exec|alu_src_mux_a|Mux0~2_combout  & (\exec|a|Mux31~16_combout ))))

	.dataa(\exec|a|Mux31~16_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|a|shift~13_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~2_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~14 .lut_mask = 16'hFC22;
defparam \exec|a|shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
cycloneive_lcell_comb \exec|a|shift~15 (
// Equation(s):
// \exec|a|shift~15_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|shift~14_combout ))) # (!\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|Mux31~0_combout )))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & 
// (((\exec|a|shift~14_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|a|Mux31~0_combout ),
	.datad(\exec|a|shift~14_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~15 .lut_mask = 16'hFD20;
defparam \exec|a|shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
cycloneive_lcell_comb \exec|a|Mux7~0 (
// Equation(s):
// \exec|a|Mux7~0_combout  = (\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|Mux30~40_combout  & (\exec|alu_src_mux_a|Mux15~2_combout ))) # (!\exec|alu_src_mux_b|Mux12~1_combout  & (((\exec|a|Mux30~4_combout ))))

	.dataa(\exec|a|Mux30~40_combout ),
	.datab(\exec|alu_src_mux_a|Mux15~2_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|a|Mux30~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux7~0 .lut_mask = 16'h8F80;
defparam \exec|a|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
cycloneive_lcell_comb \exec|a|Mux7~1 (
// Equation(s):
// \exec|a|Mux7~1_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux30~11_combout  & (!\exec|alu_src_mux_b|Mux12~1_combout ))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & (((\exec|a|Mux7~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux30~11_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|a|Mux7~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux7~1 .lut_mask = 16'h5D08;
defparam \exec|a|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N8
cycloneive_lcell_comb \exec|a|Mux38~0 (
// Equation(s):
// \exec|a|Mux38~0_combout  = (!\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux31~0_combout ))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux31~16_combout ))))

	.dataa(\exec|a|Mux31~16_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|a|Mux31~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux38~0 .lut_mask = 16'h3022;
defparam \exec|a|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N14
cycloneive_lcell_comb \exec|a|Mux72~5 (
// Equation(s):
// \exec|a|Mux72~5_combout  = (\exec|op_alu_mux|Mux3~0_combout  & (((\exec|op_alu_mux|Mux2~0_combout )))) # (!\exec|op_alu_mux|Mux3~0_combout  & ((\exec|op_alu_mux|Mux2~0_combout  & ((\exec|a|Mux38~0_combout ))) # (!\exec|op_alu_mux|Mux2~0_combout  & 
// (\exec|a|Mux7~1_combout ))))

	.dataa(\exec|op_alu_mux|Mux3~0_combout ),
	.datab(\exec|a|Mux7~1_combout ),
	.datac(\exec|a|Mux38~0_combout ),
	.datad(\exec|op_alu_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~5 .lut_mask = 16'hFA44;
defparam \exec|a|Mux72~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
cycloneive_lcell_comb \exec|a|Mux72~6 (
// Equation(s):
// \exec|a|Mux72~6_combout  = (\exec|a|Mux72~5_combout  & (((\exec|a|shift~15_combout ) # (!\exec|op_alu_mux|Mux3~0_combout )))) # (!\exec|a|Mux72~5_combout  & (\exec|a|Mux22~1_combout  & ((\exec|op_alu_mux|Mux3~0_combout ))))

	.dataa(\exec|a|Mux22~1_combout ),
	.datab(\exec|a|shift~15_combout ),
	.datac(\exec|a|Mux72~5_combout ),
	.datad(\exec|op_alu_mux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~6 .lut_mask = 16'hCAF0;
defparam \exec|a|Mux72~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
cycloneive_lcell_comb \exec|a|Mux72~7 (
// Equation(s):
// \exec|a|Mux72~7_combout  = (\exec|a|Mux72~4_combout ) # ((\exec|a|Mux80~7_combout  & \exec|a|Mux72~6_combout ))

	.dataa(\exec|a|Mux80~7_combout ),
	.datab(gnd),
	.datac(\exec|a|Mux72~6_combout ),
	.datad(\exec|a|Mux72~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~7 .lut_mask = 16'hFFA0;
defparam \exec|a|Mux72~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N0
cycloneive_lcell_comb \mem_access|mdr_mux|res[8]~8 (
// Equation(s):
// \mem_access|mdr_mux|res[8]~8_combout  = (\control|instruction_register [14] & (((\outside_input[8]~input_o )))) # (!\control|instruction_register [14] & ((\control|instruction_register [15] & ((\outside_input[8]~input_o ))) # 
// (!\control|instruction_register [15] & (\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [8]))))

	.dataa(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datab(\control|instruction_register [14]),
	.datac(\outside_input[8]~input_o ),
	.datad(\control|instruction_register [15]),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[8]~8 .lut_mask = 16'hF0E2;
defparam \mem_access|mdr_mux|res[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N20
cycloneive_lcell_comb \decode|r0~11 (
// Equation(s):
// \decode|r0~11_combout  = (\control|op_mem_to_reg~combout  & ((\mem_access|mdr_mux|res[8]~8_combout ))) # (!\control|op_mem_to_reg~combout  & (\exec|a|Mux72~7_combout ))

	.dataa(gnd),
	.datab(\exec|a|Mux72~7_combout ),
	.datac(\control|op_mem_to_reg~combout ),
	.datad(\mem_access|mdr_mux|res[8]~8_combout ),
	.cin(gnd),
	.combout(\decode|r0~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~11 .lut_mask = 16'hFC0C;
defparam \decode|r0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N21
dffeas \decode|r0[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[8] .is_wysiwyg = "true";
defparam \decode|r0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N16
cycloneive_lcell_comb \decode|ar~8 (
// Equation(s):
// \decode|ar~8_combout  = (\control|Equal1~0_combout  & (\reset~input_o  & \decode|r0 [8]))

	.dataa(gnd),
	.datab(\control|Equal1~0_combout ),
	.datac(\reset~input_o ),
	.datad(\decode|r0 [8]),
	.cin(gnd),
	.combout(\decode|ar~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~8 .lut_mask = 16'hC000;
defparam \decode|ar~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N17
dffeas \decode|ar[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[8] .is_wysiwyg = "true";
defparam \decode|ar[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N22
cycloneive_lcell_comb \mem_access|data_for_write~9 (
// Equation(s):
// \mem_access|data_for_write~9_combout  = (\control|instruction_register [14] & (!\control|instruction_register [15] & (\reset~input_o  & \decode|ar [8])))

	.dataa(\control|instruction_register [14]),
	.datab(\control|instruction_register [15]),
	.datac(\reset~input_o ),
	.datad(\decode|ar [8]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~9 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N23
dffeas \mem_access|data_for_write[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[8] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N18
cycloneive_lcell_comb \mem_access|mdr_mux|res[9]~9 (
// Equation(s):
// \mem_access|mdr_mux|res[9]~9_combout  = (\control|instruction_register [14] & (\outside_input[9]~input_o )) # (!\control|instruction_register [14] & ((\control|instruction_register [15] & (\outside_input[9]~input_o )) # (!\control|instruction_register 
// [15] & ((\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [9])))))

	.dataa(\outside_input[9]~input_o ),
	.datab(\control|instruction_register [14]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(\control|instruction_register [15]),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[9]~9 .lut_mask = 16'hAAB8;
defparam \mem_access|mdr_mux|res[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N6
cycloneive_lcell_comb \decode|r0~12 (
// Equation(s):
// \decode|r0~12_combout  = (\control|op_mem_to_reg~combout  & (\mem_access|mdr_mux|res[9]~9_combout )) # (!\control|op_mem_to_reg~combout  & ((\exec|a|Mux71~combout )))

	.dataa(\control|op_mem_to_reg~combout ),
	.datab(\mem_access|mdr_mux|res[9]~9_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux71~combout ),
	.cin(gnd),
	.combout(\decode|r0~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~12 .lut_mask = 16'hDD88;
defparam \decode|r0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N7
dffeas \decode|r0[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[9] .is_wysiwyg = "true";
defparam \decode|r0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N4
cycloneive_lcell_comb \decode|br~14 (
// Equation(s):
// \decode|br~14_combout  = (\decode|br[10]~1_combout  & \decode|r0 [9])

	.dataa(gnd),
	.datab(\decode|br[10]~1_combout ),
	.datac(gnd),
	.datad(\decode|r0 [9]),
	.cin(gnd),
	.combout(\decode|br~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~14 .lut_mask = 16'hCC00;
defparam \decode|br~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N5
dffeas \decode|br[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[9] .is_wysiwyg = "true";
defparam \decode|br[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N14
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux6~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux6~0_combout  = (\decode|br [9] & ((\exec|alu_src_mux_a|Mux0~0_combout ) # ((\fetch|program_counter [9] & \exec|alu_src_mux_a|Mux15~0_combout )))) # (!\decode|br [9] & (\fetch|program_counter [9] & 
// (\exec|alu_src_mux_a|Mux15~0_combout )))

	.dataa(\decode|br [9]),
	.datab(\fetch|program_counter [9]),
	.datac(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux6~0 .lut_mask = 16'hEAC0;
defparam \exec|alu_src_mux_a|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneive_lcell_comb \exec|a|Mux74~0 (
// Equation(s):
// \exec|a|Mux74~0_combout  = (!\exec|alu_src_mux_b|Mux15~2_combout  & \exec|alu_src_mux_a|Mux6~0_combout )

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datac(\exec|alu_src_mux_a|Mux6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux74~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux74~0 .lut_mask = 16'h3030;
defparam \exec|a|Mux74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N14
cycloneive_lcell_comb \exec|a|Mux2~0 (
// Equation(s):
// \exec|a|Mux2~0_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux5~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux4~0_combout ))

	.dataa(\exec|alu_src_mux_a|Mux4~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_a|Mux5~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~0 .lut_mask = 16'hEE22;
defparam \exec|a|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneive_lcell_comb \exec|a|Mux2~15 (
// Equation(s):
// \exec|a|Mux2~15_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux2~8_combout ) # ((\exec|a|Mux74~0_combout )))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (((\exec|a|Mux2~0_combout ))))

	.dataa(\exec|a|Mux2~8_combout ),
	.datab(\exec|a|Mux74~0_combout ),
	.datac(\exec|a|Mux2~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~15 .lut_mask = 16'hEEF0;
defparam \exec|a|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneive_lcell_comb \exec|a|Mux23~0 (
// Equation(s):
// \exec|a|Mux23~0_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux2~15_combout ) # ((!\exec|alu_src_mux_b|Mux12~1_combout )))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & (((\exec|alu_src_mux_b|Mux12~1_combout  & \exec|a|Mux2~14_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux2~15_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|a|Mux2~14_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux23~0 .lut_mask = 16'hDA8A;
defparam \exec|a|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneive_lcell_comb \exec|a|Mux23~1 (
// Equation(s):
// \exec|a|Mux23~1_combout  = (\exec|alu_src_mux_b|Mux12~1_combout  & (((\exec|a|Mux23~0_combout )))) # (!\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Mux23~0_combout  & ((\exec|a|Mux2~17_combout ))) # (!\exec|a|Mux23~0_combout  & 
// (\exec|a|Mux2~13_combout ))))

	.dataa(\exec|a|Mux2~13_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|a|Mux23~0_combout ),
	.datad(\exec|a|Mux2~17_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux23~1 .lut_mask = 16'hF2C2;
defparam \exec|a|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
cycloneive_lcell_comb \exec|a|Mux31~3 (
// Equation(s):
// \exec|a|Mux31~3_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux3~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux4~0_combout ))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux4~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~3 .lut_mask = 16'hFA50;
defparam \exec|a|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N2
cycloneive_lcell_comb \exec|a|Mux31~14 (
// Equation(s):
// \exec|a|Mux31~14_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux30~27_combout ))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux31~3_combout ))

	.dataa(\exec|a|Mux31~3_combout ),
	.datab(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datac(\exec|a|Mux30~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~14 .lut_mask = 16'hE2E2;
defparam \exec|a|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N30
cycloneive_lcell_comb \exec|a|Mux31~17 (
// Equation(s):
// \exec|a|Mux31~17_combout  = (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux7~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux8~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datac(\exec|alu_src_mux_a|Mux8~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux7~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~17 .lut_mask = 16'h5410;
defparam \exec|a|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
cycloneive_lcell_comb \exec|a|shift~10 (
// Equation(s):
// \exec|a|shift~10_combout  = (!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux31~17_combout ) # ((\exec|alu_src_mux_a|Mux5~0_combout  & \exec|a|Mux16~9_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux5~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datac(\exec|a|Mux16~9_combout ),
	.datad(\exec|a|Mux31~17_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~10 .lut_mask = 16'h3320;
defparam \exec|a|shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N30
cycloneive_lcell_comb \exec|a|shift~11 (
// Equation(s):
// \exec|a|shift~11_combout  = (\exec|a|shift~10_combout ) # ((\exec|alu_src_mux_b|Mux12~1_combout ) # ((\exec|a|Mux31~14_combout  & \exec|alu_src_mux_b|Mux13~1_combout )))

	.dataa(\exec|a|Mux31~14_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datac(\exec|a|shift~10_combout ),
	.datad(\exec|alu_src_mux_b|Mux12~1_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~11 .lut_mask = 16'hFFF8;
defparam \exec|a|shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N22
cycloneive_lcell_comb \exec|a|Mux39~0 (
// Equation(s):
// \exec|a|Mux39~0_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & (((!\exec|alu_src_mux_b|Mux12~1_combout  & \exec|a|Mux31~14_combout )))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux31~12_combout ))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux31~12_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|a|Mux31~14_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux39~0 .lut_mask = 16'h4E44;
defparam \exec|a|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N8
cycloneive_lcell_comb \exec|a|shift~12 (
// Equation(s):
// \exec|a|shift~12_combout  = (\exec|alu_src_mux_a|Mux0~2_combout  & (\exec|a|shift~11_combout )) # (!\exec|alu_src_mux_a|Mux0~2_combout  & ((\exec|a|Mux39~0_combout )))

	.dataa(\exec|a|shift~11_combout ),
	.datab(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux39~0_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~12 .lut_mask = 16'hBB88;
defparam \exec|a|shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneive_lcell_comb \exec|a|Mux8~0 (
// Equation(s):
// \exec|a|Mux8~0_combout  = (!\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux2~17_combout )) # (!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux2~13_combout )))))

	.dataa(\exec|a|Mux2~17_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datad(\exec|a|Mux2~13_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux8~0 .lut_mask = 16'h2320;
defparam \exec|a|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneive_lcell_comb \exec|a|Mux73~5 (
// Equation(s):
// \exec|a|Mux73~5_combout  = (\exec|op_alu_mux|Mux2~0_combout  & (((\exec|a|Mux39~0_combout ) # (\exec|op_alu_mux|Mux3~0_combout )))) # (!\exec|op_alu_mux|Mux2~0_combout  & (\exec|a|Mux8~0_combout  & ((!\exec|op_alu_mux|Mux3~0_combout ))))

	.dataa(\exec|a|Mux8~0_combout ),
	.datab(\exec|a|Mux39~0_combout ),
	.datac(\exec|op_alu_mux|Mux2~0_combout ),
	.datad(\exec|op_alu_mux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux73~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~5 .lut_mask = 16'hF0CA;
defparam \exec|a|Mux73~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneive_lcell_comb \exec|a|Mux73~6 (
// Equation(s):
// \exec|a|Mux73~6_combout  = (\exec|op_alu_mux|Mux3~0_combout  & ((\exec|a|Mux73~5_combout  & ((\exec|a|shift~12_combout ))) # (!\exec|a|Mux73~5_combout  & (\exec|a|Mux23~1_combout )))) # (!\exec|op_alu_mux|Mux3~0_combout  & (((\exec|a|Mux73~5_combout ))))

	.dataa(\exec|op_alu_mux|Mux3~0_combout ),
	.datab(\exec|a|Mux23~1_combout ),
	.datac(\exec|a|shift~12_combout ),
	.datad(\exec|a|Mux73~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux73~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~6 .lut_mask = 16'hF588;
defparam \exec|a|Mux73~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N20
cycloneive_lcell_comb \mem_access|address~8 (
// Equation(s):
// \mem_access|address~8_combout  = (\reset~input_o  & ((\exec|a|Mux73~4_combout ) # ((\exec|a|Mux80~7_combout  & \exec|a|Mux73~6_combout ))))

	.dataa(\exec|a|Mux80~7_combout ),
	.datab(\exec|a|Mux73~6_combout ),
	.datac(\exec|a|Mux73~4_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\mem_access|address~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~8 .lut_mask = 16'hF800;
defparam \mem_access|address~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
cycloneive_lcell_comb \mem_access|address[7]~feeder (
// Equation(s):
// \mem_access|address[7]~feeder_combout  = \mem_access|address~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_access|address~8_combout ),
	.cin(gnd),
	.combout(\mem_access|address[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address[7]~feeder .lut_mask = 16'hFF00;
defparam \mem_access|address[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N25
dffeas \mem_access|address[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|address[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[7] .is_wysiwyg = "true";
defparam \mem_access|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N0
cycloneive_lcell_comb \mem_access|mdr_mux|res[6]~6 (
// Equation(s):
// \mem_access|mdr_mux|res[6]~6_combout  = (\control|instruction_register [15] & (((\outside_input[6]~input_o )))) # (!\control|instruction_register [15] & ((\control|instruction_register [14] & ((\outside_input[6]~input_o ))) # 
// (!\control|instruction_register [14] & (\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]))))

	.dataa(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datab(\control|instruction_register [15]),
	.datac(\control|instruction_register [14]),
	.datad(\outside_input[6]~input_o ),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[6]~6 .lut_mask = 16'hFE02;
defparam \mem_access|mdr_mux|res[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N6
cycloneive_lcell_comb \decode|r0~9 (
// Equation(s):
// \decode|r0~9_combout  = (\control|op_mem_to_reg~combout  & (\mem_access|mdr_mux|res[6]~6_combout )) # (!\control|op_mem_to_reg~combout  & ((\exec|a|Mux74~10_combout )))

	.dataa(gnd),
	.datab(\mem_access|mdr_mux|res[6]~6_combout ),
	.datac(\exec|a|Mux74~10_combout ),
	.datad(\control|op_mem_to_reg~combout ),
	.cin(gnd),
	.combout(\decode|r0~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~9 .lut_mask = 16'hCCF0;
defparam \decode|r0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N7
dffeas \decode|r0[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[6] .is_wysiwyg = "true";
defparam \decode|r0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N0
cycloneive_lcell_comb \decode|ar~6 (
// Equation(s):
// \decode|ar~6_combout  = (\control|Equal1~0_combout  & (\reset~input_o  & \decode|r0 [6]))

	.dataa(\control|Equal1~0_combout ),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\decode|r0 [6]),
	.cin(gnd),
	.combout(\decode|ar~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~6 .lut_mask = 16'hA000;
defparam \decode|ar~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N1
dffeas \decode|ar[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[6] .is_wysiwyg = "true";
defparam \decode|ar[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N26
cycloneive_lcell_comb \mem_access|data_for_write~7 (
// Equation(s):
// \mem_access|data_for_write~7_combout  = (\control|instruction_register [14] & (!\control|instruction_register [15] & (\reset~input_o  & \decode|ar [6])))

	.dataa(\control|instruction_register [14]),
	.datab(\control|instruction_register [15]),
	.datac(\reset~input_o ),
	.datad(\decode|ar [6]),
	.cin(gnd),
	.combout(\mem_access|data_for_write~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|data_for_write~7 .lut_mask = 16'h2000;
defparam \mem_access|data_for_write~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N27
dffeas \mem_access|data_for_write[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|data_for_write~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|data_for_write[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|data_for_write [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|data_for_write[6] .is_wysiwyg = "true";
defparam \mem_access|data_for_write[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N30
cycloneive_lcell_comb \mem_access|mdr_mux|res[7]~7 (
// Equation(s):
// \mem_access|mdr_mux|res[7]~7_combout  = (\control|instruction_register [14] & (\outside_input[7]~input_o )) # (!\control|instruction_register [14] & ((\control|instruction_register [15] & (\outside_input[7]~input_o )) # (!\control|instruction_register 
// [15] & ((\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [7])))))

	.dataa(\outside_input[7]~input_o ),
	.datab(\control|instruction_register [14]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datad(\control|instruction_register [15]),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[7]~7 .lut_mask = 16'hAAB8;
defparam \mem_access|mdr_mux|res[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N8
cycloneive_lcell_comb \decode|r0~10 (
// Equation(s):
// \decode|r0~10_combout  = (\control|op_mem_to_reg~combout  & (\mem_access|mdr_mux|res[7]~7_combout )) # (!\control|op_mem_to_reg~combout  & ((\exec|a|Mux73~7_combout )))

	.dataa(gnd),
	.datab(\mem_access|mdr_mux|res[7]~7_combout ),
	.datac(\exec|a|Mux73~7_combout ),
	.datad(\control|op_mem_to_reg~combout ),
	.cin(gnd),
	.combout(\decode|r0~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~10 .lut_mask = 16'hCCF0;
defparam \decode|r0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N9
dffeas \decode|r0[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[7] .is_wysiwyg = "true";
defparam \decode|r0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N22
cycloneive_lcell_comb \decode|br~4 (
// Equation(s):
// \decode|br~4_combout  = (\decode|r0 [7] & \decode|br[10]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\decode|r0 [7]),
	.datad(\decode|br[10]~1_combout ),
	.cin(gnd),
	.combout(\decode|br~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~4 .lut_mask = 16'hF000;
defparam \decode|br~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N23
dffeas \decode|br[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[7] .is_wysiwyg = "true";
defparam \decode|br[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N22
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux8~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux8~0_combout  = (\fetch|program_counter [7] & ((\exec|alu_src_mux_a|Mux15~0_combout ) # ((\exec|alu_src_mux_a|Mux0~0_combout  & \decode|br [7])))) # (!\fetch|program_counter [7] & (\exec|alu_src_mux_a|Mux0~0_combout  & ((\decode|br 
// [7]))))

	.dataa(\fetch|program_counter [7]),
	.datab(\exec|alu_src_mux_a|Mux0~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datad(\decode|br [7]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux8~0 .lut_mask = 16'hECA0;
defparam \exec|alu_src_mux_a|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N12
cycloneive_lcell_comb \exec|a|Mux2~7 (
// Equation(s):
// \exec|a|Mux2~7_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux9~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux8~0_combout ))

	.dataa(\exec|alu_src_mux_a|Mux8~0_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux9~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux15~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~7 .lut_mask = 16'hF0AA;
defparam \exec|a|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N12
cycloneive_lcell_comb \exec|a|Mux2~12 (
// Equation(s):
// \exec|a|Mux2~12_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux11~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux10~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datac(\exec|alu_src_mux_a|Mux10~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux11~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~12 .lut_mask = 16'hA820;
defparam \exec|a|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N8
cycloneive_lcell_comb \exec|a|Mux2~13 (
// Equation(s):
// \exec|a|Mux2~13_combout  = (\exec|a|Mux2~12_combout ) # ((\exec|a|Mux2~7_combout  & !\exec|alu_src_mux_b|Mux14~1_combout ))

	.dataa(gnd),
	.datab(\exec|a|Mux2~7_combout ),
	.datac(\exec|a|Mux2~12_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~13 .lut_mask = 16'hF0FC;
defparam \exec|a|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneive_lcell_comb \exec|a|Mux4~0 (
// Equation(s):
// \exec|a|Mux4~0_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux2~13_combout  & (!\exec|alu_src_mux_b|Mux12~1_combout ))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & (((\exec|a|Mux19~1_combout ))))

	.dataa(\exec|a|Mux2~13_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|a|Mux19~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux4~0 .lut_mask = 16'h22F0;
defparam \exec|a|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N28
cycloneive_lcell_comb \exec|a|Mux31~18 (
// Equation(s):
// \exec|a|Mux31~18_combout  = (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|alu_src_mux_a|Mux0~2_combout  & !\exec|alu_src_mux_b|Mux15~2_combout ))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~18 .lut_mask = 16'h0404;
defparam \exec|a|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneive_lcell_comb \exec|a|Mux35~0 (
// Equation(s):
// \exec|a|Mux35~0_combout  = (!\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux31~18_combout ))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux31~14_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|a|Mux31~14_combout ),
	.datad(\exec|a|Mux31~18_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux35~0 .lut_mask = 16'h3210;
defparam \exec|a|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneive_lcell_comb \exec|a|Mux69~5 (
// Equation(s):
// \exec|a|Mux69~5_combout  = (\exec|op_alu_mux|Mux2~0_combout  & (((\exec|a|Mux35~0_combout ) # (\exec|op_alu_mux|Mux3~0_combout )))) # (!\exec|op_alu_mux|Mux2~0_combout  & (\exec|a|Mux4~0_combout  & ((!\exec|op_alu_mux|Mux3~0_combout ))))

	.dataa(\exec|a|Mux4~0_combout ),
	.datab(\exec|a|Mux35~0_combout ),
	.datac(\exec|op_alu_mux|Mux2~0_combout ),
	.datad(\exec|op_alu_mux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~5 .lut_mask = 16'hF0CA;
defparam \exec|a|Mux69~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneive_lcell_comb \exec|a|Mux19~0 (
// Equation(s):
// \exec|a|Mux19~0_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Mux2~14_combout ))) # (!\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|Mux2~13_combout ))))

	.dataa(\exec|a|Mux2~13_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datad(\exec|a|Mux2~14_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux19~0 .lut_mask = 16'hE020;
defparam \exec|a|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneive_lcell_comb \exec|a|Mux19~2 (
// Equation(s):
// \exec|a|Mux19~2_combout  = (\exec|a|Mux19~0_combout ) # ((!\exec|alu_src_mux_b|Mux13~1_combout  & \exec|a|Mux19~1_combout ))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux19~1_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux19~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux19~2 .lut_mask = 16'hFF44;
defparam \exec|a|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N18
cycloneive_lcell_comb \exec|a|shift~17 (
// Equation(s):
// \exec|a|shift~17_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|alu_src_mux_a|Mux1~0_combout )) # (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_a|Mux3~0_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux1~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datad(\exec|alu_src_mux_a|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~17 .lut_mask = 16'hCFC0;
defparam \exec|a|shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
cycloneive_lcell_comb \exec|a|shift~18 (
// Equation(s):
// \exec|a|shift~18_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|shift~17_combout )))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|shift~17_combout ))) 
// # (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|alu_src_mux_a|Mux4~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datac(\exec|alu_src_mux_a|Mux4~0_combout ),
	.datad(\exec|a|shift~17_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~18 .lut_mask = 16'h7610;
defparam \exec|a|shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N26
cycloneive_lcell_comb \exec|a|shift~16 (
// Equation(s):
// \exec|a|shift~16_combout  = (\exec|alu_src_mux_b|Mux12~1_combout ) # (\exec|alu_src_mux_b|Mux13~1_combout )

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~16 .lut_mask = 16'hFFCC;
defparam \exec|a|shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N12
cycloneive_lcell_comb \exec|a|shift~19 (
// Equation(s):
// \exec|a|shift~19_combout  = (\exec|alu_src_mux_a|Mux0~2_combout  & ((\exec|a|shift~18_combout ) # ((\exec|a|shift~16_combout )))) # (!\exec|alu_src_mux_a|Mux0~2_combout  & (((!\exec|a|shift~16_combout  & \exec|a|Mux31~14_combout ))))

	.dataa(\exec|a|shift~18_combout ),
	.datab(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datac(\exec|a|shift~16_combout ),
	.datad(\exec|a|Mux31~14_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~19 .lut_mask = 16'hCBC8;
defparam \exec|a|shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneive_lcell_comb \exec|a|Mux69~6 (
// Equation(s):
// \exec|a|Mux69~6_combout  = (\exec|a|Mux69~5_combout  & (((\exec|a|shift~19_combout )) # (!\exec|op_alu_mux|Mux3~0_combout ))) # (!\exec|a|Mux69~5_combout  & (\exec|op_alu_mux|Mux3~0_combout  & (\exec|a|Mux19~2_combout )))

	.dataa(\exec|a|Mux69~5_combout ),
	.datab(\exec|op_alu_mux|Mux3~0_combout ),
	.datac(\exec|a|Mux19~2_combout ),
	.datad(\exec|a|shift~19_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~6 .lut_mask = 16'hEA62;
defparam \exec|a|Mux69~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N2
cycloneive_lcell_comb \mem_access|address~12 (
// Equation(s):
// \mem_access|address~12_combout  = (\reset~input_o  & ((\exec|a|Mux69~4_combout ) # ((\exec|a|Mux69~6_combout  & \exec|a|Mux80~7_combout ))))

	.dataa(\exec|a|Mux69~6_combout ),
	.datab(\reset~input_o ),
	.datac(\exec|a|Mux80~7_combout ),
	.datad(\exec|a|Mux69~4_combout ),
	.cin(gnd),
	.combout(\mem_access|address~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~12 .lut_mask = 16'hCC80;
defparam \mem_access|address~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N3
dffeas \control|data_register[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|data_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \control|data_register[11] .is_wysiwyg = "true";
defparam \control|data_register[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N23
dffeas \fetch|program_counter[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[11]~38_combout ),
	.asdata(\control|data_register [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[11] .is_wysiwyg = "true";
defparam \fetch|program_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N24
cycloneive_lcell_comb \fetch|instruction_register~11 (
// Equation(s):
// \fetch|instruction_register~11_combout  = (\reset~input_o  & \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [10])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\fetch|instruction_register~11_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~11 .lut_mask = 16'hAA00;
defparam \fetch|instruction_register~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y13_N25
dffeas \fetch|instruction_register[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[10] .is_wysiwyg = "true";
defparam \fetch|instruction_register[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N6
cycloneive_lcell_comb \control|instruction_register~10 (
// Equation(s):
// \control|instruction_register~10_combout  = (\fetch|instruction_register [10] & \control|instruction_register[8]~0_combout )

	.dataa(gnd),
	.datab(\fetch|instruction_register [10]),
	.datac(\control|instruction_register[8]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|instruction_register~10_combout ),
	.cout());
// synopsys translate_off
defparam \control|instruction_register~10 .lut_mask = 16'hC0C0;
defparam \control|instruction_register~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y16_N7
dffeas \control|instruction_register[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|instruction_register~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|instruction_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \control|instruction_register[10] .is_wysiwyg = "true";
defparam \control|instruction_register[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N30
cycloneive_lcell_comb \fetch|instruction_register~10 (
// Equation(s):
// \fetch|instruction_register~10_combout  = (\reset~input_o  & \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [9])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.cin(gnd),
	.combout(\fetch|instruction_register~10_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~10 .lut_mask = 16'hCC00;
defparam \fetch|instruction_register~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N31
dffeas \fetch|instruction_register[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[9] .is_wysiwyg = "true";
defparam \fetch|instruction_register[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N4
cycloneive_lcell_comb \control|instruction_register~11 (
// Equation(s):
// \control|instruction_register~11_combout  = (\fetch|instruction_register [9] & \control|instruction_register[8]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|instruction_register [9]),
	.datad(\control|instruction_register[8]~0_combout ),
	.cin(gnd),
	.combout(\control|instruction_register~11_combout ),
	.cout());
// synopsys translate_off
defparam \control|instruction_register~11 .lut_mask = 16'hF000;
defparam \control|instruction_register~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N5
dffeas \control|instruction_register[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|instruction_register~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|instruction_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \control|instruction_register[9] .is_wysiwyg = "true";
defparam \control|instruction_register[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N6
cycloneive_lcell_comb \fetch|instruction_register~9 (
// Equation(s):
// \fetch|instruction_register~9_combout  = (\reset~input_o  & \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.cin(gnd),
	.combout(\fetch|instruction_register~9_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~9 .lut_mask = 16'hF000;
defparam \fetch|instruction_register~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y16_N7
dffeas \fetch|instruction_register[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[8] .is_wysiwyg = "true";
defparam \fetch|instruction_register[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N20
cycloneive_lcell_comb \control|instruction_register~12 (
// Equation(s):
// \control|instruction_register~12_combout  = (\control|instruction_register[8]~0_combout  & \fetch|instruction_register [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|instruction_register[8]~0_combout ),
	.datad(\fetch|instruction_register [8]),
	.cin(gnd),
	.combout(\control|instruction_register~12_combout ),
	.cout());
// synopsys translate_off
defparam \control|instruction_register~12 .lut_mask = 16'hF000;
defparam \control|instruction_register~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y16_N21
dffeas \control|instruction_register[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|instruction_register~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|instruction_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \control|instruction_register[8] .is_wysiwyg = "true";
defparam \control|instruction_register[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y16_N30
cycloneive_lcell_comb \decode|br[10]~1 (
// Equation(s):
// \decode|br[10]~1_combout  = (\reset~input_o  & (!\control|instruction_register [10] & (!\control|instruction_register [9] & !\control|instruction_register [8])))

	.dataa(\reset~input_o ),
	.datab(\control|instruction_register [10]),
	.datac(\control|instruction_register [9]),
	.datad(\control|instruction_register [8]),
	.cin(gnd),
	.combout(\decode|br[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br[10]~1 .lut_mask = 16'h0002;
defparam \decode|br[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N30
cycloneive_lcell_comb \decode|br~15 (
// Equation(s):
// \decode|br~15_combout  = (\decode|br[10]~1_combout  & \decode|r0 [10])

	.dataa(gnd),
	.datab(\decode|br[10]~1_combout ),
	.datac(gnd),
	.datad(\decode|r0 [10]),
	.cin(gnd),
	.combout(\decode|br~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~15 .lut_mask = 16'hCC00;
defparam \decode|br~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N31
dffeas \decode|br[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[10] .is_wysiwyg = "true";
defparam \decode|br[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N8
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux5~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux5~0_combout  = (\decode|br [10] & ((\exec|alu_src_mux_a|Mux0~0_combout ) # ((\fetch|program_counter [10] & \exec|alu_src_mux_a|Mux15~0_combout )))) # (!\decode|br [10] & (\fetch|program_counter [10] & 
// (\exec|alu_src_mux_a|Mux15~0_combout )))

	.dataa(\decode|br [10]),
	.datab(\fetch|program_counter [10]),
	.datac(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux5~0 .lut_mask = 16'hEAC0;
defparam \exec|alu_src_mux_a|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N4
cycloneive_lcell_comb \exec|a|Mux70~6 (
// Equation(s):
// \exec|a|Mux70~6_combout  = (\exec|a|Mux79~17_combout  & (((\exec|a|Mux79~16_combout  & \exec|alu_src_mux_b|Mux5~1_combout )))) # (!\exec|a|Mux79~17_combout  & ((\exec|a|Add1~20_combout ) # ((!\exec|a|Mux79~16_combout ))))

	.dataa(\exec|a|Add1~20_combout ),
	.datab(\exec|a|Mux79~17_combout ),
	.datac(\exec|a|Mux79~16_combout ),
	.datad(\exec|alu_src_mux_b|Mux5~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux70~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux70~6 .lut_mask = 16'hE323;
defparam \exec|a|Mux70~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N30
cycloneive_lcell_comb \exec|a|Mux70~7 (
// Equation(s):
// \exec|a|Mux70~7_combout  = (\exec|a|Mux79~19_combout  & (((\exec|a|Mux70~6_combout )))) # (!\exec|a|Mux79~19_combout  & ((\exec|alu_src_mux_a|Mux5~0_combout  & ((\exec|alu_src_mux_b|Mux5~1_combout ) # (!\exec|a|Mux70~6_combout ))) # 
// (!\exec|alu_src_mux_a|Mux5~0_combout  & (!\exec|a|Mux70~6_combout  & \exec|alu_src_mux_b|Mux5~1_combout ))))

	.dataa(\exec|a|Mux79~19_combout ),
	.datab(\exec|alu_src_mux_a|Mux5~0_combout ),
	.datac(\exec|a|Mux70~6_combout ),
	.datad(\exec|alu_src_mux_b|Mux5~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux70~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux70~7 .lut_mask = 16'hE5A4;
defparam \exec|a|Mux70~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N2
cycloneive_lcell_comb \exec|a|Mux16~4 (
// Equation(s):
// \exec|a|Mux16~4_combout  = (!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux30~32_combout ) # ((\exec|a|Mux16~9_combout  & \exec|alu_src_mux_a|Mux15~2_combout ))))

	.dataa(\exec|a|Mux16~9_combout ),
	.datab(\exec|a|Mux30~32_combout ),
	.datac(\exec|alu_src_mux_a|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~4 .lut_mask = 16'h00EC;
defparam \exec|a|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N18
cycloneive_lcell_comb \exec|a|Mux71~15 (
// Equation(s):
// \exec|a|Mux71~15_combout  = (\exec|alu_src_mux_b|Mux12~1_combout  & (((!\fetch|instruction_register [15]) # (!\fetch|instruction_register [5])) # (!\fetch|instruction_register [14])))

	.dataa(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datab(\fetch|instruction_register [14]),
	.datac(\fetch|instruction_register [5]),
	.datad(\fetch|instruction_register [15]),
	.cin(gnd),
	.combout(\exec|a|Mux71~15_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux71~15 .lut_mask = 16'h2AAA;
defparam \exec|a|Mux71~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N20
cycloneive_lcell_comb \exec|a|Mux32~2 (
// Equation(s):
// \exec|a|Mux32~2_combout  = (\exec|a|Mux30~16_combout  & (\exec|alu_src_mux_b|Mux13~1_combout  & !\exec|alu_src_mux_b|Mux14~1_combout ))

	.dataa(\exec|a|Mux30~16_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~2 .lut_mask = 16'h00A0;
defparam \exec|a|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N22
cycloneive_lcell_comb \exec|a|Mux70~1 (
// Equation(s):
// \exec|a|Mux70~1_combout  = (!\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Mux32~2_combout ) # ((\exec|a|Mux31~7_combout  & !\exec|alu_src_mux_b|Mux13~1_combout ))))

	.dataa(\exec|a|Mux31~7_combout ),
	.datab(\exec|a|Mux32~2_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux12~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux70~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux70~1 .lut_mask = 16'h00CE;
defparam \exec|a|Mux70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N30
cycloneive_lcell_comb \exec|a|Mux71~5 (
// Equation(s):
// \exec|a|Mux71~5_combout  = ((\exec|alu_src_mux_b|Mux13~1_combout  & !\exec|alu_src_mux_b|Mux12~1_combout )) # (!\exec|a|Mux79~2_combout )

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|a|Mux79~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux71~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux71~5 .lut_mask = 16'h0AFF;
defparam \exec|a|Mux71~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneive_lcell_comb \exec|a|Mux71~6 (
// Equation(s):
// \exec|a|Mux71~6_combout  = ((!\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|alu_src_mux_b|Mux14~1_combout  & !\exec|alu_src_mux_b|Mux13~1_combout ))) # (!\exec|a|Mux79~2_combout )

	.dataa(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datab(\exec|a|Mux79~2_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux71~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux71~6 .lut_mask = 16'h3373;
defparam \exec|a|Mux71~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N16
cycloneive_lcell_comb \exec|a|Mux70~2 (
// Equation(s):
// \exec|a|Mux70~2_combout  = (\exec|a|Mux71~5_combout  & ((\exec|a|Mux71~6_combout  & ((\exec|a|Mux70~1_combout ))) # (!\exec|a|Mux71~6_combout  & (\exec|a|Mux31~8_combout )))) # (!\exec|a|Mux71~5_combout  & (((!\exec|a|Mux71~6_combout ))))

	.dataa(\exec|a|Mux31~8_combout ),
	.datab(\exec|a|Mux70~1_combout ),
	.datac(\exec|a|Mux71~5_combout ),
	.datad(\exec|a|Mux71~6_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux70~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux70~2 .lut_mask = 16'hC0AF;
defparam \exec|a|Mux70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneive_lcell_comb \exec|a|Mux70~0 (
// Equation(s):
// \exec|a|Mux70~0_combout  = (!\exec|alu_src_mux_b|Mux15~2_combout  & \exec|alu_src_mux_a|Mux2~0_combout )

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux70~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux70~0 .lut_mask = 16'h5050;
defparam \exec|a|Mux70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N10
cycloneive_lcell_comb \exec|a|Mux71~3 (
// Equation(s):
// \exec|a|Mux71~3_combout  = (\exec|alu_src_mux_b|Mux13~1_combout ) # ((\exec|alu_src_mux_b|Mux12~1_combout ) # (!\exec|a|Mux79~2_combout ))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|a|Mux79~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux71~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux71~3 .lut_mask = 16'hFAFF;
defparam \exec|a|Mux71~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N2
cycloneive_lcell_comb \exec|a|Mux70~3 (
// Equation(s):
// \exec|a|Mux70~3_combout  = (\exec|a|Mux70~2_combout  & ((\exec|a|Mux30~20_combout ) # ((\exec|a|Mux71~3_combout )))) # (!\exec|a|Mux70~2_combout  & (((\exec|a|Mux70~0_combout  & !\exec|a|Mux71~3_combout ))))

	.dataa(\exec|a|Mux30~20_combout ),
	.datab(\exec|a|Mux70~2_combout ),
	.datac(\exec|a|Mux70~0_combout ),
	.datad(\exec|a|Mux71~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux70~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux70~3 .lut_mask = 16'hCCB8;
defparam \exec|a|Mux70~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N24
cycloneive_lcell_comb \exec|a|Mux16~3 (
// Equation(s):
// \exec|a|Mux16~3_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & (((\exec|a|Mux30~35_combout ) # (\exec|a|Mux30~36_combout )))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux30~34_combout ))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux30~34_combout ),
	.datac(\exec|a|Mux30~35_combout ),
	.datad(\exec|a|Mux30~36_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~3 .lut_mask = 16'hEEE4;
defparam \exec|a|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N22
cycloneive_lcell_comb \exec|a|Mux71~9 (
// Equation(s):
// \exec|a|Mux71~9_combout  = (\exec|op_alu_mux|Mux0~1_combout  & ((\fetch|instruction_register [5]) # ((\fetch|instruction_register [4] & \exec|alu_src_mux_b|Mux12~1_combout ))))

	.dataa(\fetch|instruction_register [4]),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|op_alu_mux|Mux0~1_combout ),
	.datad(\fetch|instruction_register [5]),
	.cin(gnd),
	.combout(\exec|a|Mux71~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux71~9 .lut_mask = 16'hF080;
defparam \exec|a|Mux71~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
cycloneive_lcell_comb \exec|a|Mux70~4 (
// Equation(s):
// \exec|a|Mux70~4_combout  = (\exec|a|Mux71~15_combout  & (((\exec|a|Mux71~9_combout )))) # (!\exec|a|Mux71~15_combout  & ((\exec|a|Mux71~9_combout  & (\exec|a|Mux70~3_combout )) # (!\exec|a|Mux71~9_combout  & ((\exec|a|Mux16~3_combout )))))

	.dataa(\exec|a|Mux70~3_combout ),
	.datab(\exec|a|Mux16~3_combout ),
	.datac(\exec|a|Mux71~15_combout ),
	.datad(\exec|a|Mux71~9_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux70~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux70~4 .lut_mask = 16'hFA0C;
defparam \exec|a|Mux70~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N28
cycloneive_lcell_comb \exec|a|Mux16~2 (
// Equation(s):
// \exec|a|Mux16~2_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux30~31_combout ))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux30~33_combout ))

	.dataa(\exec|a|Mux30~33_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datad(\exec|a|Mux30~31_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~2 .lut_mask = 16'hFA0A;
defparam \exec|a|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
cycloneive_lcell_comb \exec|a|Mux70~5 (
// Equation(s):
// \exec|a|Mux70~5_combout  = (\exec|a|Mux71~15_combout  & ((\exec|a|Mux70~4_combout  & ((\exec|a|Mux16~2_combout ))) # (!\exec|a|Mux70~4_combout  & (\exec|a|Mux16~4_combout )))) # (!\exec|a|Mux71~15_combout  & (((\exec|a|Mux70~4_combout ))))

	.dataa(\exec|a|Mux16~4_combout ),
	.datab(\exec|a|Mux71~15_combout ),
	.datac(\exec|a|Mux70~4_combout ),
	.datad(\exec|a|Mux16~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux70~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux70~5 .lut_mask = 16'hF838;
defparam \exec|a|Mux70~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N18
cycloneive_lcell_comb \exec|a|Mux70~8 (
// Equation(s):
// \exec|a|Mux70~8_combout  = (\exec|a|Mux79~22_combout  & (\exec|a|Mux79~21_combout  & ((\exec|a|Mux70~5_combout )))) # (!\exec|a|Mux79~22_combout  & (((\exec|a|Mux70~7_combout )) # (!\exec|a|Mux79~21_combout )))

	.dataa(\exec|a|Mux79~22_combout ),
	.datab(\exec|a|Mux79~21_combout ),
	.datac(\exec|a|Mux70~7_combout ),
	.datad(\exec|a|Mux70~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux70~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux70~8 .lut_mask = 16'hD951;
defparam \exec|a|Mux70~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N24
cycloneive_lcell_comb \exec|a|concat~6 (
// Equation(s):
// \exec|a|concat~6_combout  = \exec|alu_src_mux_a|Mux5~0_combout  $ (\exec|alu_src_mux_b|Mux5~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux5~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux5~1_combout ),
	.cin(gnd),
	.combout(\exec|a|concat~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|concat~6 .lut_mask = 16'h0FF0;
defparam \exec|a|concat~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N12
cycloneive_lcell_comb \exec|a|Mux70 (
// Equation(s):
// \exec|a|Mux70~combout  = (\exec|a|Mux70~8_combout  & (((\exec|a|Add0~20_combout )) # (!\exec|a|Mux79~0_combout ))) # (!\exec|a|Mux70~8_combout  & (\exec|a|Mux79~0_combout  & ((\exec|a|concat~6_combout ))))

	.dataa(\exec|a|Mux70~8_combout ),
	.datab(\exec|a|Mux79~0_combout ),
	.datac(\exec|a|Add0~20_combout ),
	.datad(\exec|a|concat~6_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux70~combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux70 .lut_mask = 16'hE6A2;
defparam \exec|a|Mux70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
cycloneive_lcell_comb \mem_access|address~11 (
// Equation(s):
// \mem_access|address~11_combout  = (\reset~input_o  & \exec|a|Mux70~combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\exec|a|Mux70~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_access|address~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~11 .lut_mask = 16'hA0A0;
defparam \mem_access|address~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N19
dffeas \control|data_register[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|data_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \control|data_register[10] .is_wysiwyg = "true";
defparam \control|data_register[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N21
dffeas \fetch|program_counter[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[10]~36_combout ),
	.asdata(\control|data_register [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[10] .is_wysiwyg = "true";
defparam \fetch|program_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N8
cycloneive_lcell_comb \fetch|instruction_register~8 (
// Equation(s):
// \fetch|instruction_register~8_combout  = (\reset~input_o  & \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\fetch|instruction_register~8_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~8 .lut_mask = 16'hF000;
defparam \fetch|instruction_register~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N9
dffeas \fetch|instruction_register[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[7] .is_wysiwyg = "true";
defparam \fetch|instruction_register[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N2
cycloneive_lcell_comb \control|instruction_register~4 (
// Equation(s):
// \control|instruction_register~4_combout  = (\fetch|instruction_register [7] & \control|instruction_register[8]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|instruction_register [7]),
	.datad(\control|instruction_register[8]~0_combout ),
	.cin(gnd),
	.combout(\control|instruction_register~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|instruction_register~4 .lut_mask = 16'hF000;
defparam \control|instruction_register~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N3
dffeas \control|instruction_register[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|instruction_register~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|instruction_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|instruction_register[7] .is_wysiwyg = "true";
defparam \control|instruction_register[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N6
cycloneive_lcell_comb \control|instruction_register~6 (
// Equation(s):
// \control|instruction_register~6_combout  = (\fetch|instruction_register [4] & \control|instruction_register[8]~0_combout )

	.dataa(gnd),
	.datab(\fetch|instruction_register [4]),
	.datac(gnd),
	.datad(\control|instruction_register[8]~0_combout ),
	.cin(gnd),
	.combout(\control|instruction_register~6_combout ),
	.cout());
// synopsys translate_off
defparam \control|instruction_register~6 .lut_mask = 16'hCC00;
defparam \control|instruction_register~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N7
dffeas \control|instruction_register[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|instruction_register~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|instruction_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|instruction_register[4] .is_wysiwyg = "true";
defparam \control|instruction_register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N28
cycloneive_lcell_comb \control|Equal12~1 (
// Equation(s):
// \control|Equal12~1_combout  = (\control|instruction_register [6] & (!\control|instruction_register [5] & (\control|instruction_register [7] & !\control|instruction_register [4])))

	.dataa(\control|instruction_register [6]),
	.datab(\control|instruction_register [5]),
	.datac(\control|instruction_register [7]),
	.datad(\control|instruction_register [4]),
	.cin(gnd),
	.combout(\control|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal12~1 .lut_mask = 16'h0020;
defparam \control|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N26
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux6~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux6~0_combout  = (\control|Equal12~1_combout  & (((\outside_input[9]~input_o )))) # (!\control|Equal12~1_combout  & ((\control|Equal12~0_combout  & (\decode|ar [9])) # (!\control|Equal12~0_combout  & ((\outside_input[9]~input_o )))))

	.dataa(\control|Equal12~1_combout ),
	.datab(\control|Equal12~0_combout ),
	.datac(\decode|ar [9]),
	.datad(\outside_input[9]~input_o ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux6~0 .lut_mask = 16'hFB40;
defparam \exec|alu_src_mux_b|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N4
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux6~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux6~1_combout  = (\control|op_alu_src_b[1]~0_combout  & (((\exec|alu_src_mux_b|Mux6~0_combout )))) # (!\control|op_alu_src_b[1]~0_combout  & (!\control|op_alu_src_b[0]~2_combout  & ((\fetch|instruction_register [7]))))

	.dataa(\control|op_alu_src_b[1]~0_combout ),
	.datab(\control|op_alu_src_b[0]~2_combout ),
	.datac(\exec|alu_src_mux_b|Mux6~0_combout ),
	.datad(\fetch|instruction_register [7]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux6~1 .lut_mask = 16'hB1A0;
defparam \exec|alu_src_mux_b|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N6
cycloneive_lcell_comb \exec|a|concat~5 (
// Equation(s):
// \exec|a|concat~5_combout  = \exec|alu_src_mux_a|Mux6~0_combout  $ (\exec|alu_src_mux_b|Mux6~1_combout )

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux6~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux6~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|concat~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|concat~5 .lut_mask = 16'h3C3C;
defparam \exec|a|concat~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneive_lcell_comb \exec|a|Mux30~26 (
// Equation(s):
// \exec|a|Mux30~26_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux5~0_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux6~0_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux5~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux6~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux15~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~26_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~26 .lut_mask = 16'hCCF0;
defparam \exec|a|Mux30~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
cycloneive_lcell_comb \exec|a|Mux31~4 (
// Equation(s):
// \exec|a|Mux31~4_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux31~3_combout ))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux30~26_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datac(\exec|a|Mux30~26_combout ),
	.datad(\exec|a|Mux31~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~4 .lut_mask = 16'hFC30;
defparam \exec|a|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N26
cycloneive_lcell_comb \exec|a|Mux45~0 (
// Equation(s):
// \exec|a|Mux45~0_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux30~22_combout )) # (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux30~27_combout )))))

	.dataa(\exec|a|Mux30~22_combout ),
	.datab(\exec|a|Mux30~27_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux45~0 .lut_mask = 16'hAC00;
defparam \exec|a|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneive_lcell_comb \exec|a|Mux71~4 (
// Equation(s):
// \exec|a|Mux71~4_combout  = (!\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Mux45~0_combout ) # ((\exec|a|Mux31~4_combout  & !\exec|alu_src_mux_b|Mux13~1_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datab(\exec|a|Mux31~4_combout ),
	.datac(\exec|a|Mux45~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux71~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux71~4 .lut_mask = 16'h5054;
defparam \exec|a|Mux71~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N16
cycloneive_lcell_comb \exec|a|Mux31~5 (
// Equation(s):
// \exec|a|Mux31~5_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_a|Mux0~2_combout ) # ((\exec|alu_src_mux_b|Mux15~2_combout )))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (((\exec|a|Mux30~27_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|a|Mux30~27_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~5 .lut_mask = 16'hFDA8;
defparam \exec|a|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
cycloneive_lcell_comb \exec|a|Mux71~7 (
// Equation(s):
// \exec|a|Mux71~7_combout  = (\exec|a|Mux71~5_combout  & ((\exec|a|Mux71~6_combout  & (\exec|a|Mux71~4_combout )) # (!\exec|a|Mux71~6_combout  & ((\exec|a|Mux31~5_combout ))))) # (!\exec|a|Mux71~5_combout  & (((!\exec|a|Mux71~6_combout ))))

	.dataa(\exec|a|Mux71~4_combout ),
	.datab(\exec|a|Mux31~5_combout ),
	.datac(\exec|a|Mux71~5_combout ),
	.datad(\exec|a|Mux71~6_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux71~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux71~7 .lut_mask = 16'hA0CF;
defparam \exec|a|Mux71~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N24
cycloneive_lcell_comb \exec|a|Mux71~2 (
// Equation(s):
// \exec|a|Mux71~2_combout  = (!\exec|alu_src_mux_b|Mux15~2_combout  & \exec|alu_src_mux_a|Mux3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_a|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux71~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux71~2 .lut_mask = 16'h0F00;
defparam \exec|a|Mux71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N20
cycloneive_lcell_comb \exec|a|Mux71~8 (
// Equation(s):
// \exec|a|Mux71~8_combout  = (\exec|a|Mux71~3_combout  & (\exec|a|Mux71~7_combout )) # (!\exec|a|Mux71~3_combout  & ((\exec|a|Mux71~7_combout  & (\exec|a|Mux30~26_combout )) # (!\exec|a|Mux71~7_combout  & ((\exec|a|Mux71~2_combout )))))

	.dataa(\exec|a|Mux71~3_combout ),
	.datab(\exec|a|Mux71~7_combout ),
	.datac(\exec|a|Mux30~26_combout ),
	.datad(\exec|a|Mux71~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux71~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux71~8 .lut_mask = 16'hD9C8;
defparam \exec|a|Mux71~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneive_lcell_comb \exec|a|Mux2~11 (
// Equation(s):
// \exec|a|Mux2~11_combout  = (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux2~3_combout  & !\exec|alu_src_mux_b|Mux13~1_combout ))

	.dataa(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datab(gnd),
	.datac(\exec|a|Mux2~3_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~11 .lut_mask = 16'h0050;
defparam \exec|a|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N2
cycloneive_lcell_comb \exec|a|Mux71~10 (
// Equation(s):
// \exec|a|Mux71~10_combout  = (\exec|a|Mux71~15_combout  & (((\exec|a|Mux2~11_combout ) # (\exec|a|Mux71~9_combout )))) # (!\exec|a|Mux71~15_combout  & (\exec|a|Mux2~10_combout  & ((!\exec|a|Mux71~9_combout ))))

	.dataa(\exec|a|Mux2~10_combout ),
	.datab(\exec|a|Mux2~11_combout ),
	.datac(\exec|a|Mux71~15_combout ),
	.datad(\exec|a|Mux71~9_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux71~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux71~10 .lut_mask = 16'hF0CA;
defparam \exec|a|Mux71~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneive_lcell_comb \exec|a|Mux2~2 (
// Equation(s):
// \exec|a|Mux2~2_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux2~0_combout ))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux2~1_combout ))

	.dataa(gnd),
	.datab(\exec|a|Mux2~1_combout ),
	.datac(\exec|a|Mux2~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~2 .lut_mask = 16'hF0CC;
defparam \exec|a|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneive_lcell_comb \exec|a|Mux2~5 (
// Equation(s):
// \exec|a|Mux2~5_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux2~2_combout )) # (!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux2~4_combout )))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux2~2_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux2~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~5 .lut_mask = 16'hDD88;
defparam \exec|a|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N20
cycloneive_lcell_comb \exec|a|Mux71~11 (
// Equation(s):
// \exec|a|Mux71~11_combout  = (\exec|a|Mux71~10_combout  & (((\exec|a|Mux2~5_combout ) # (!\exec|a|Mux71~9_combout )))) # (!\exec|a|Mux71~10_combout  & (\exec|a|Mux71~8_combout  & ((\exec|a|Mux71~9_combout ))))

	.dataa(\exec|a|Mux71~8_combout ),
	.datab(\exec|a|Mux71~10_combout ),
	.datac(\exec|a|Mux2~5_combout ),
	.datad(\exec|a|Mux71~9_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux71~11_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux71~11 .lut_mask = 16'hE2CC;
defparam \exec|a|Mux71~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N24
cycloneive_lcell_comb \exec|a|Mux71~12 (
// Equation(s):
// \exec|a|Mux71~12_combout  = (\exec|a|Mux79~16_combout  & ((\exec|a|Mux79~17_combout  & (\exec|alu_src_mux_b|Mux6~1_combout )) # (!\exec|a|Mux79~17_combout  & ((\exec|a|Add1~18_combout ))))) # (!\exec|a|Mux79~16_combout  & (!\exec|a|Mux79~17_combout ))

	.dataa(\exec|a|Mux79~16_combout ),
	.datab(\exec|a|Mux79~17_combout ),
	.datac(\exec|alu_src_mux_b|Mux6~1_combout ),
	.datad(\exec|a|Add1~18_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux71~12_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux71~12 .lut_mask = 16'hB391;
defparam \exec|a|Mux71~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N2
cycloneive_lcell_comb \exec|a|Mux71~13 (
// Equation(s):
// \exec|a|Mux71~13_combout  = (\exec|a|Mux79~19_combout  & (((\exec|a|Mux71~12_combout )))) # (!\exec|a|Mux79~19_combout  & ((\exec|alu_src_mux_a|Mux6~0_combout  & ((\exec|alu_src_mux_b|Mux6~1_combout ) # (!\exec|a|Mux71~12_combout ))) # 
// (!\exec|alu_src_mux_a|Mux6~0_combout  & (\exec|alu_src_mux_b|Mux6~1_combout  & !\exec|a|Mux71~12_combout ))))

	.dataa(\exec|a|Mux79~19_combout ),
	.datab(\exec|alu_src_mux_a|Mux6~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux6~1_combout ),
	.datad(\exec|a|Mux71~12_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux71~13_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux71~13 .lut_mask = 16'hEA54;
defparam \exec|a|Mux71~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N28
cycloneive_lcell_comb \exec|a|Mux71~14 (
// Equation(s):
// \exec|a|Mux71~14_combout  = (\exec|a|Mux79~22_combout  & (\exec|a|Mux71~11_combout  & (\exec|a|Mux79~21_combout ))) # (!\exec|a|Mux79~22_combout  & (((\exec|a|Mux71~13_combout ) # (!\exec|a|Mux79~21_combout ))))

	.dataa(\exec|a|Mux79~22_combout ),
	.datab(\exec|a|Mux71~11_combout ),
	.datac(\exec|a|Mux79~21_combout ),
	.datad(\exec|a|Mux71~13_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux71~14_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux71~14 .lut_mask = 16'hD585;
defparam \exec|a|Mux71~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N6
cycloneive_lcell_comb \exec|a|Mux71 (
// Equation(s):
// \exec|a|Mux71~combout  = (\exec|a|Mux79~0_combout  & ((\exec|a|Mux71~14_combout  & (\exec|a|Add0~18_combout )) # (!\exec|a|Mux71~14_combout  & ((\exec|a|concat~5_combout ))))) # (!\exec|a|Mux79~0_combout  & (((\exec|a|Mux71~14_combout ))))

	.dataa(\exec|a|Add0~18_combout ),
	.datab(\exec|a|Mux79~0_combout ),
	.datac(\exec|a|concat~5_combout ),
	.datad(\exec|a|Mux71~14_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux71~combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux71 .lut_mask = 16'hBBC0;
defparam \exec|a|Mux71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N8
cycloneive_lcell_comb \mem_access|address~10 (
// Equation(s):
// \mem_access|address~10_combout  = (\reset~input_o  & \exec|a|Mux71~combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\exec|a|Mux71~combout ),
	.cin(gnd),
	.combout(\mem_access|address~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~10 .lut_mask = 16'hCC00;
defparam \mem_access|address~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N9
dffeas \control|data_register[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|data_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \control|data_register[9] .is_wysiwyg = "true";
defparam \control|data_register[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N19
dffeas \fetch|program_counter[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[9]~34_combout ),
	.asdata(\control|data_register [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[9] .is_wysiwyg = "true";
defparam \fetch|program_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N0
cycloneive_lcell_comb \fetch|instruction_register~5 (
// Equation(s):
// \fetch|instruction_register~5_combout  = (\reset~input_o  & \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [4])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch|instruction_register~5_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~5 .lut_mask = 16'hC0C0;
defparam \fetch|instruction_register~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N1
dffeas \fetch|instruction_register[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[4] .is_wysiwyg = "true";
defparam \fetch|instruction_register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N24
cycloneive_lcell_comb \exec|a|Mux79~0 (
// Equation(s):
// \exec|a|Mux79~0_combout  = ((!\fetch|instruction_register [4] & (!\fetch|instruction_register [7] & !\fetch|instruction_register [5]))) # (!\exec|op_alu_mux|Mux0~1_combout )

	.dataa(\fetch|instruction_register [4]),
	.datab(\fetch|instruction_register [7]),
	.datac(\exec|op_alu_mux|Mux0~1_combout ),
	.datad(\fetch|instruction_register [5]),
	.cin(gnd),
	.combout(\exec|a|Mux79~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~0 .lut_mask = 16'h0F1F;
defparam \exec|a|Mux79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneive_lcell_comb \mem_access|address~7 (
// Equation(s):
// \mem_access|address~7_combout  = (\reset~input_o  & ((\exec|a|Mux79~0_combout  & ((\exec|a|Mux74~1_combout ))) # (!\exec|a|Mux79~0_combout  & (\exec|a|Mux74~9_combout ))))

	.dataa(\reset~input_o ),
	.datab(\exec|a|Mux79~0_combout ),
	.datac(\exec|a|Mux74~9_combout ),
	.datad(\exec|a|Mux74~1_combout ),
	.cin(gnd),
	.combout(\mem_access|address~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~7 .lut_mask = 16'hA820;
defparam \mem_access|address~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N25
dffeas \control|data_register[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|data_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|data_register[6] .is_wysiwyg = "true";
defparam \control|data_register[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N13
dffeas \fetch|program_counter[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[6]~28_combout ),
	.asdata(\control|data_register [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[6] .is_wysiwyg = "true";
defparam \fetch|program_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N14
cycloneive_lcell_comb \fetch|program_counter[7]~30 (
// Equation(s):
// \fetch|program_counter[7]~30_combout  = (\fetch|program_counter [7] & (!\fetch|program_counter[6]~29 )) # (!\fetch|program_counter [7] & ((\fetch|program_counter[6]~29 ) # (GND)))
// \fetch|program_counter[7]~31  = CARRY((!\fetch|program_counter[6]~29 ) # (!\fetch|program_counter [7]))

	.dataa(gnd),
	.datab(\fetch|program_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|program_counter[6]~29 ),
	.combout(\fetch|program_counter[7]~30_combout ),
	.cout(\fetch|program_counter[7]~31 ));
// synopsys translate_off
defparam \fetch|program_counter[7]~30 .lut_mask = 16'h3C3F;
defparam \fetch|program_counter[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y21_N21
dffeas \control|data_register[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|data_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|data_register[7] .is_wysiwyg = "true";
defparam \control|data_register[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N15
dffeas \fetch|program_counter[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[7]~30_combout ),
	.asdata(\control|data_register [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[7] .is_wysiwyg = "true";
defparam \fetch|program_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N7
dffeas \control|data_register[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|data_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \control|data_register[8] .is_wysiwyg = "true";
defparam \control|data_register[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N17
dffeas \fetch|program_counter[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[8]~32_combout ),
	.asdata(\control|data_register [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[8] .is_wysiwyg = "true";
defparam \fetch|program_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N28
cycloneive_lcell_comb \decode|br~5 (
// Equation(s):
// \decode|br~5_combout  = (\decode|br[10]~1_combout  & \decode|r0 [8])

	.dataa(gnd),
	.datab(\decode|br[10]~1_combout ),
	.datac(gnd),
	.datad(\decode|r0 [8]),
	.cin(gnd),
	.combout(\decode|br~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~5 .lut_mask = 16'hCC00;
defparam \decode|br~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y16_N29
dffeas \decode|br[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[8] .is_wysiwyg = "true";
defparam \decode|br[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N0
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux7~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux7~0_combout  = (\fetch|program_counter [8] & ((\exec|alu_src_mux_a|Mux15~0_combout ) # ((\decode|br [8] & \exec|alu_src_mux_a|Mux0~0_combout )))) # (!\fetch|program_counter [8] & (((\decode|br [8] & 
// \exec|alu_src_mux_a|Mux0~0_combout ))))

	.dataa(\fetch|program_counter [8]),
	.datab(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datac(\decode|br [8]),
	.datad(\exec|alu_src_mux_a|Mux0~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux7~0 .lut_mask = 16'hF888;
defparam \exec|alu_src_mux_a|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneive_lcell_comb \exec|a|Mux2~8 (
// Equation(s):
// \exec|a|Mux2~8_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & \exec|alu_src_mux_a|Mux7~0_combout )

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datac(\exec|alu_src_mux_a|Mux7~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~8 .lut_mask = 16'hC0C0;
defparam \exec|a|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneive_lcell_comb \exec|a|Mux2~9 (
// Equation(s):
// \exec|a|Mux2~9_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & (((\exec|a|Mux2~7_combout )))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux2~8_combout ) # ((\exec|a|Mux74~0_combout ))))

	.dataa(\exec|a|Mux2~8_combout ),
	.datab(\exec|a|Mux74~0_combout ),
	.datac(\exec|a|Mux2~7_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~9 .lut_mask = 16'hF0EE;
defparam \exec|a|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneive_lcell_comb \exec|a|Mux2~18 (
// Equation(s):
// \exec|a|Mux2~18_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux2~9_combout )) # (!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux2~2_combout )))

	.dataa(\exec|a|Mux2~9_combout ),
	.datab(\exec|a|Mux2~2_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~18 .lut_mask = 16'hAACC;
defparam \exec|a|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N24
cycloneive_lcell_comb \exec|a|Mux30~29 (
// Equation(s):
// \exec|a|Mux30~29_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux9~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux10~0_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux10~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_a|Mux9~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~29_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~29 .lut_mask = 16'hFC0C;
defparam \exec|a|Mux30~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
cycloneive_lcell_comb \exec|a|Mux31~6 (
// Equation(s):
// \exec|a|Mux31~6_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux2~8_combout ) # ((\exec|a|Mux76~0_combout )))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (((\exec|a|Mux30~29_combout ))))

	.dataa(\exec|a|Mux2~8_combout ),
	.datab(\exec|a|Mux30~29_combout ),
	.datac(\exec|a|Mux76~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~6 .lut_mask = 16'hFACC;
defparam \exec|a|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneive_lcell_comb \exec|a|Mux75~2 (
// Equation(s):
// \exec|a|Mux75~2_combout  = (\exec|a|Mux76~5_combout  & (\exec|a|Mux31~6_combout  & ((\exec|a|Mux76~4_combout )))) # (!\exec|a|Mux76~5_combout  & (((\exec|a|Mux31~5_combout ) # (!\exec|a|Mux76~4_combout ))))

	.dataa(\exec|a|Mux31~6_combout ),
	.datab(\exec|a|Mux31~5_combout ),
	.datac(\exec|a|Mux76~5_combout ),
	.datad(\exec|a|Mux76~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux75~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux75~2 .lut_mask = 16'hAC0F;
defparam \exec|a|Mux75~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneive_lcell_comb \exec|a|Mux75~3 (
// Equation(s):
// \exec|a|Mux75~3_combout  = (\exec|a|Mux76~3_combout  & (((\exec|a|Mux75~2_combout )))) # (!\exec|a|Mux76~3_combout  & ((\exec|a|Mux75~2_combout  & ((\exec|a|Mux30~29_combout ))) # (!\exec|a|Mux75~2_combout  & (\exec|a|Mux75~0_combout ))))

	.dataa(\exec|a|Mux76~3_combout ),
	.datab(\exec|a|Mux75~0_combout ),
	.datac(\exec|a|Mux30~29_combout ),
	.datad(\exec|a|Mux75~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux75~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux75~3 .lut_mask = 16'hFA44;
defparam \exec|a|Mux75~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
cycloneive_lcell_comb \exec|a|Mux75~4 (
// Equation(s):
// \exec|a|Mux75~4_combout  = (\exec|a|Mux76~9_combout  & ((\exec|a|Mux76~10_combout  & (\exec|a|Mux31~4_combout )) # (!\exec|a|Mux76~10_combout  & ((\exec|a|Mux2~21_combout ))))) # (!\exec|a|Mux76~9_combout  & (((\exec|a|Mux76~10_combout ))))

	.dataa(\exec|a|Mux76~9_combout ),
	.datab(\exec|a|Mux31~4_combout ),
	.datac(\exec|a|Mux2~21_combout ),
	.datad(\exec|a|Mux76~10_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux75~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux75~4 .lut_mask = 16'hDDA0;
defparam \exec|a|Mux75~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
cycloneive_lcell_comb \exec|a|Mux75~5 (
// Equation(s):
// \exec|a|Mux75~5_combout  = (\exec|a|Mux76~8_combout  & ((\exec|a|Mux75~4_combout  & (\exec|a|Mux45~2_combout )) # (!\exec|a|Mux75~4_combout  & ((\exec|a|Mux75~3_combout ))))) # (!\exec|a|Mux76~8_combout  & (((\exec|a|Mux75~4_combout ))))

	.dataa(\exec|a|Mux45~2_combout ),
	.datab(\exec|a|Mux76~8_combout ),
	.datac(\exec|a|Mux75~3_combout ),
	.datad(\exec|a|Mux75~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux75~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux75~5 .lut_mask = 16'hBBC0;
defparam \exec|a|Mux75~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N18
cycloneive_lcell_comb \exec|a|Mux75~6 (
// Equation(s):
// \exec|a|Mux75~6_combout  = (\exec|a|Mux79~16_combout  & ((\exec|a|Mux79~17_combout  & (\exec|alu_src_mux_b|Mux10~1_combout )) # (!\exec|a|Mux79~17_combout  & ((\exec|a|Add1~10_combout ))))) # (!\exec|a|Mux79~16_combout  & (!\exec|a|Mux79~17_combout ))

	.dataa(\exec|a|Mux79~16_combout ),
	.datab(\exec|a|Mux79~17_combout ),
	.datac(\exec|alu_src_mux_b|Mux10~1_combout ),
	.datad(\exec|a|Add1~10_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux75~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux75~6 .lut_mask = 16'hB391;
defparam \exec|a|Mux75~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N20
cycloneive_lcell_comb \exec|a|Mux75~7 (
// Equation(s):
// \exec|a|Mux75~7_combout  = (\exec|a|Mux79~19_combout  & (((\exec|a|Mux75~6_combout )))) # (!\exec|a|Mux79~19_combout  & ((\exec|alu_src_mux_b|Mux10~1_combout  & ((\exec|alu_src_mux_a|Mux10~0_combout ) # (!\exec|a|Mux75~6_combout ))) # 
// (!\exec|alu_src_mux_b|Mux10~1_combout  & (\exec|alu_src_mux_a|Mux10~0_combout  & !\exec|a|Mux75~6_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux10~1_combout ),
	.datab(\exec|alu_src_mux_a|Mux10~0_combout ),
	.datac(\exec|a|Mux79~19_combout ),
	.datad(\exec|a|Mux75~6_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux75~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux75~7 .lut_mask = 16'hF80E;
defparam \exec|a|Mux75~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
cycloneive_lcell_comb \exec|a|Mux75~8 (
// Equation(s):
// \exec|a|Mux75~8_combout  = (\exec|a|Mux76~16_combout  & ((\exec|a|Mux76~15_combout  & (\exec|a|Mux75~5_combout )) # (!\exec|a|Mux76~15_combout  & ((\exec|a|Mux75~7_combout ))))) # (!\exec|a|Mux76~16_combout  & (((!\exec|a|Mux76~15_combout ))))

	.dataa(\exec|a|Mux75~5_combout ),
	.datab(\exec|a|Mux75~7_combout ),
	.datac(\exec|a|Mux76~16_combout ),
	.datad(\exec|a|Mux76~15_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux75~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux75~8 .lut_mask = 16'hA0CF;
defparam \exec|a|Mux75~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
cycloneive_lcell_comb \exec|a|Mux75~9 (
// Equation(s):
// \exec|a|Mux75~9_combout  = (\exec|a|Mux75~8_combout  & (((\exec|a|Mux2~20_combout ) # (!\exec|a|Mux76~2_combout )))) # (!\exec|a|Mux75~8_combout  & (\exec|a|Mux2~18_combout  & ((\exec|a|Mux76~2_combout ))))

	.dataa(\exec|a|Mux2~18_combout ),
	.datab(\exec|a|Mux2~20_combout ),
	.datac(\exec|a|Mux75~8_combout ),
	.datad(\exec|a|Mux76~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux75~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux75~9 .lut_mask = 16'hCAF0;
defparam \exec|a|Mux75~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N12
cycloneive_lcell_comb \exec|a|Mux75~10 (
// Equation(s):
// \exec|a|Mux75~10_combout  = (\exec|a|Mux79~0_combout  & (\exec|a|Mux75~1_combout )) # (!\exec|a|Mux79~0_combout  & ((\exec|a|Mux75~9_combout )))

	.dataa(\exec|a|Mux75~1_combout ),
	.datab(\exec|a|Mux75~9_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux79~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux75~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux75~10 .lut_mask = 16'hAACC;
defparam \exec|a|Mux75~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N12
cycloneive_lcell_comb \mem_access|mdr_mux|res[5]~5 (
// Equation(s):
// \mem_access|mdr_mux|res[5]~5_combout  = (\control|instruction_register [14] & (\outside_input[5]~input_o )) # (!\control|instruction_register [14] & ((\control|instruction_register [15] & (\outside_input[5]~input_o )) # (!\control|instruction_register 
// [15] & ((\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [5])))))

	.dataa(\control|instruction_register [14]),
	.datab(\outside_input[5]~input_o ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\control|instruction_register [15]),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[5]~5 .lut_mask = 16'hCCD8;
defparam \mem_access|mdr_mux|res[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N20
cycloneive_lcell_comb \decode|r0~8 (
// Equation(s):
// \decode|r0~8_combout  = (\control|op_mem_to_reg~combout  & ((\mem_access|mdr_mux|res[5]~5_combout ))) # (!\control|op_mem_to_reg~combout  & (\exec|a|Mux75~10_combout ))

	.dataa(gnd),
	.datab(\exec|a|Mux75~10_combout ),
	.datac(\mem_access|mdr_mux|res[5]~5_combout ),
	.datad(\control|op_mem_to_reg~combout ),
	.cin(gnd),
	.combout(\decode|r0~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~8 .lut_mask = 16'hF0CC;
defparam \decode|r0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N21
dffeas \decode|r0[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[5] .is_wysiwyg = "true";
defparam \decode|r0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N18
cycloneive_lcell_comb \decode|br~2 (
// Equation(s):
// \decode|br~2_combout  = (\decode|r0 [5] & \decode|br[10]~1_combout )

	.dataa(gnd),
	.datab(\decode|r0 [5]),
	.datac(gnd),
	.datad(\decode|br[10]~1_combout ),
	.cin(gnd),
	.combout(\decode|br~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~2 .lut_mask = 16'hCC00;
defparam \decode|br~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N19
dffeas \decode|br[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[5] .is_wysiwyg = "true";
defparam \decode|br[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N2
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux10~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux10~0_combout  = (\fetch|program_counter [5] & ((\exec|alu_src_mux_a|Mux15~0_combout ) # ((\exec|alu_src_mux_a|Mux0~0_combout  & \decode|br [5])))) # (!\fetch|program_counter [5] & (\exec|alu_src_mux_a|Mux0~0_combout  & ((\decode|br 
// [5]))))

	.dataa(\fetch|program_counter [5]),
	.datab(\exec|alu_src_mux_a|Mux0~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datad(\decode|br [5]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux10~0 .lut_mask = 16'hECA0;
defparam \exec|alu_src_mux_a|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N10
cycloneive_lcell_comb \exec|a|Mux75~1 (
// Equation(s):
// \exec|a|Mux75~1_combout  = (\exec|op_alu_mux|Mux1~0_combout  & (\exec|alu_src_mux_a|Mux10~0_combout  $ (((\exec|alu_src_mux_b|Mux10~1_combout ))))) # (!\exec|op_alu_mux|Mux1~0_combout  & (((\exec|a|Add0~10_combout ))))

	.dataa(\exec|op_alu_mux|Mux1~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux10~0_combout ),
	.datac(\exec|a|Add0~10_combout ),
	.datad(\exec|alu_src_mux_b|Mux10~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux75~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux75~1 .lut_mask = 16'h72D8;
defparam \exec|a|Mux75~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
cycloneive_lcell_comb \mem_access|address~6 (
// Equation(s):
// \mem_access|address~6_combout  = (\reset~input_o  & ((\exec|a|Mux79~0_combout  & (\exec|a|Mux75~1_combout )) # (!\exec|a|Mux79~0_combout  & ((\exec|a|Mux75~9_combout )))))

	.dataa(\exec|a|Mux75~1_combout ),
	.datab(\exec|a|Mux79~0_combout ),
	.datac(\exec|a|Mux75~9_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\mem_access|address~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~6 .lut_mask = 16'hB800;
defparam \mem_access|address~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N21
dffeas \control|data_register[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|data_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|data_register[5] .is_wysiwyg = "true";
defparam \control|data_register[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N11
dffeas \fetch|program_counter[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[5]~26_combout ),
	.asdata(\control|data_register [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[5] .is_wysiwyg = "true";
defparam \fetch|program_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N30
cycloneive_lcell_comb \fetch|instruction_register~14 (
// Equation(s):
// \fetch|instruction_register~14_combout  = (\reset~input_o  & \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [13])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch|instruction_register~14_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~14 .lut_mask = 16'hC0C0;
defparam \fetch|instruction_register~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N31
dffeas \fetch|instruction_register[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[13] .is_wysiwyg = "true";
defparam \fetch|instruction_register[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N2
cycloneive_lcell_comb \control|instruction_register~7 (
// Equation(s):
// \control|instruction_register~7_combout  = (\control|instruction_register[8]~0_combout  & \fetch|instruction_register [13])

	.dataa(\control|instruction_register[8]~0_combout ),
	.datab(gnd),
	.datac(\fetch|instruction_register [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|instruction_register~7_combout ),
	.cout());
// synopsys translate_off
defparam \control|instruction_register~7 .lut_mask = 16'hA0A0;
defparam \control|instruction_register~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y16_N3
dffeas \control|instruction_register[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|instruction_register~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|instruction_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \control|instruction_register[13] .is_wysiwyg = "true";
defparam \control|instruction_register[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N16
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux15~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux15~0_combout  = (\control|op_branch~0_combout  & ((\control|instruction_register [13]) # ((\control|instruction_register [11]) # (\control|instruction_register [12]))))

	.dataa(\control|instruction_register [13]),
	.datab(\control|instruction_register [11]),
	.datac(\control|instruction_register [12]),
	.datad(\control|op_branch~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux15~0 .lut_mask = 16'hFE00;
defparam \exec|alu_src_mux_a|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N12
cycloneive_lcell_comb \decode|br~13 (
// Equation(s):
// \decode|br~13_combout  = (\decode|r0 [4] & \decode|br[10]~1_combout )

	.dataa(gnd),
	.datab(\decode|r0 [4]),
	.datac(gnd),
	.datad(\decode|br[10]~1_combout ),
	.cin(gnd),
	.combout(\decode|br~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~13 .lut_mask = 16'hCC00;
defparam \decode|br~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N13
dffeas \decode|br[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[4] .is_wysiwyg = "true";
defparam \decode|br[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N28
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux11~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux11~0_combout  = (\fetch|program_counter [4] & ((\exec|alu_src_mux_a|Mux15~0_combout ) # ((\decode|br [4] & \exec|alu_src_mux_a|Mux0~0_combout )))) # (!\fetch|program_counter [4] & (((\decode|br [4] & 
// \exec|alu_src_mux_a|Mux0~0_combout ))))

	.dataa(\fetch|program_counter [4]),
	.datab(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datac(\decode|br [4]),
	.datad(\exec|alu_src_mux_a|Mux0~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux11~0 .lut_mask = 16'hF888;
defparam \exec|alu_src_mux_a|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N0
cycloneive_lcell_comb \exec|a|Mux76~1 (
// Equation(s):
// \exec|a|Mux76~1_combout  = (\exec|op_alu_mux|Mux1~0_combout  & (\exec|alu_src_mux_a|Mux11~0_combout  $ (((\exec|alu_src_mux_b|Mux11~1_combout ))))) # (!\exec|op_alu_mux|Mux1~0_combout  & (((\exec|a|Add0~8_combout ))))

	.dataa(\exec|op_alu_mux|Mux1~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux11~0_combout ),
	.datac(\exec|a|Add0~8_combout ),
	.datad(\exec|alu_src_mux_b|Mux11~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~1 .lut_mask = 16'h72D8;
defparam \exec|a|Mux76~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cycloneive_lcell_comb \mem_access|address~5 (
// Equation(s):
// \mem_access|address~5_combout  = (\reset~input_o  & ((\exec|a|Mux79~0_combout  & (\exec|a|Mux76~1_combout )) # (!\exec|a|Mux79~0_combout  & ((\exec|a|Mux76~18_combout )))))

	.dataa(\reset~input_o ),
	.datab(\exec|a|Mux76~1_combout ),
	.datac(\exec|a|Mux79~0_combout ),
	.datad(\exec|a|Mux76~18_combout ),
	.cin(gnd),
	.combout(\mem_access|address~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~5 .lut_mask = 16'h8A80;
defparam \mem_access|address~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N7
dffeas \control|data_register[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|data_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|data_register[4] .is_wysiwyg = "true";
defparam \control|data_register[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N9
dffeas \fetch|program_counter[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[4]~24_combout ),
	.asdata(\control|data_register [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[4] .is_wysiwyg = "true";
defparam \fetch|program_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N18
cycloneive_lcell_comb \fetch|instruction_register~6 (
// Equation(s):
// \fetch|instruction_register~6_combout  = (\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [5] & \reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\fetch|instruction_register~6_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~6 .lut_mask = 16'hF000;
defparam \fetch|instruction_register~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N19
dffeas \fetch|instruction_register[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[5] .is_wysiwyg = "true";
defparam \fetch|instruction_register[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N28
cycloneive_lcell_comb \control|instruction_register~5 (
// Equation(s):
// \control|instruction_register~5_combout  = (\fetch|instruction_register [5] & \control|instruction_register[8]~0_combout )

	.dataa(gnd),
	.datab(\fetch|instruction_register [5]),
	.datac(gnd),
	.datad(\control|instruction_register[8]~0_combout ),
	.cin(gnd),
	.combout(\control|instruction_register~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|instruction_register~5 .lut_mask = 16'hCC00;
defparam \control|instruction_register~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N29
dffeas \control|instruction_register[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|instruction_register~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|instruction_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|instruction_register[5] .is_wysiwyg = "true";
defparam \control|instruction_register[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N14
cycloneive_lcell_comb \control|op_alu_src_b[0]~1 (
// Equation(s):
// \control|op_alu_src_b[0]~1_combout  = ((\control|instruction_register [5]) # (!\control|instruction_register [7])) # (!\control|instruction_register [6])

	.dataa(\control|instruction_register [6]),
	.datab(\control|instruction_register [5]),
	.datac(\control|instruction_register [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|op_alu_src_b[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_alu_src_b[0]~1 .lut_mask = 16'hDFDF;
defparam \control|op_alu_src_b[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N16
cycloneive_lcell_comb \control|op_alu_src_b[0]~2 (
// Equation(s):
// \control|op_alu_src_b[0]~2_combout  = (\control|instruction_register [14] & (\control|instruction_register [15] & ((\control|op_alu_src_b[0]~1_combout ) # (\control|instruction_register [4]))))

	.dataa(\control|instruction_register [14]),
	.datab(\control|op_alu_src_b[0]~1_combout ),
	.datac(\control|instruction_register [4]),
	.datad(\control|instruction_register [15]),
	.cin(gnd),
	.combout(\control|op_alu_src_b[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_alu_src_b[0]~2 .lut_mask = 16'hA800;
defparam \control|op_alu_src_b[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N6
cycloneive_lcell_comb \fetch|instruction_register~4 (
// Equation(s):
// \fetch|instruction_register~4_combout  = (\reset~input_o  & \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\fetch|instruction_register~4_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~4 .lut_mask = 16'hF000;
defparam \fetch|instruction_register~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N7
dffeas \fetch|instruction_register[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[3] .is_wysiwyg = "true";
defparam \fetch|instruction_register[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y7_N15
cycloneive_io_ibuf \outside_input[3]~input (
	.i(outside_input[3]),
	.ibar(gnd),
	.o(\outside_input[3]~input_o ));
// synopsys translate_off
defparam \outside_input[3]~input .bus_hold = "false";
defparam \outside_input[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N10
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux12~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux12~0_combout  = (\control|op_alu_src_b[1]~0_combout  & (!\control|op_alu_src_b[0]~2_combout  & ((\outside_input[3]~input_o )))) # (!\control|op_alu_src_b[1]~0_combout  & (((\fetch|instruction_register [3]))))

	.dataa(\control|op_alu_src_b[1]~0_combout ),
	.datab(\control|op_alu_src_b[0]~2_combout ),
	.datac(\fetch|instruction_register [3]),
	.datad(\outside_input[3]~input_o ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux12~0 .lut_mask = 16'h7250;
defparam \exec|alu_src_mux_b|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N28
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux12~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux12~1_combout  = (\exec|alu_src_mux_b|Mux12~0_combout ) # ((\control|op_alu_src_b[0]~2_combout  & (\decode|ar [3] & \control|op_alu_src_b[1]~0_combout )))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\control|op_alu_src_b[0]~2_combout ),
	.datac(\decode|ar [3]),
	.datad(\control|op_alu_src_b[1]~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux12~1 .lut_mask = 16'hEAAA;
defparam \exec|alu_src_mux_b|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneive_lcell_comb \exec|a|Mux31~11 (
// Equation(s):
// \exec|a|Mux31~11_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & (((\exec|a|Mux30~26_combout )))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux2~8_combout ) # ((\exec|a|Mux76~0_combout ))))

	.dataa(\exec|a|Mux2~8_combout ),
	.datab(\exec|a|Mux30~26_combout ),
	.datac(\exec|a|Mux76~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~11 .lut_mask = 16'hCCFA;
defparam \exec|a|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N16
cycloneive_lcell_comb \exec|a|Mux31~12 (
// Equation(s):
// \exec|a|Mux31~12_combout  = (\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|Mux30~40_combout  & ((\exec|alu_src_mux_a|Mux0~2_combout )))) # (!\exec|alu_src_mux_b|Mux12~1_combout  & (((\exec|a|Mux31~11_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datab(\exec|a|Mux30~40_combout ),
	.datac(\exec|a|Mux31~11_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~12 .lut_mask = 16'hD850;
defparam \exec|a|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N10
cycloneive_lcell_comb \exec|a|Mux30~28 (
// Equation(s):
// \exec|a|Mux30~28_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux11~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux12~0_combout ))

	.dataa(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_a|Mux11~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~28_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~28 .lut_mask = 16'hFA0A;
defparam \exec|a|Mux30~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N10
cycloneive_lcell_comb \exec|a|Mux31~13 (
// Equation(s):
// \exec|a|Mux31~13_combout  = (!\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|Mux30~29_combout )) # (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|a|Mux30~28_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datab(\exec|a|Mux30~29_combout ),
	.datac(\exec|a|Mux30~28_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~13 .lut_mask = 16'h4450;
defparam \exec|a|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneive_lcell_comb \exec|a|Mux31~15 (
// Equation(s):
// \exec|a|Mux31~15_combout  = (\exec|a|Mux31~13_combout ) # ((\exec|alu_src_mux_b|Mux12~1_combout  & \exec|a|Mux31~14_combout ))

	.dataa(\exec|a|Mux31~13_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|a|Mux31~14_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~15 .lut_mask = 16'hFAAA;
defparam \exec|a|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
cycloneive_lcell_comb \exec|a|Mux77~3 (
// Equation(s):
// \exec|a|Mux77~3_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux31~12_combout ) # ((!\exec|op_alu_mux|Mux2~0_combout )))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & (((\exec|a|Mux31~15_combout  & \exec|op_alu_mux|Mux2~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux31~12_combout ),
	.datac(\exec|a|Mux31~15_combout ),
	.datad(\exec|op_alu_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux77~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux77~3 .lut_mask = 16'hD8AA;
defparam \exec|a|Mux77~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneive_lcell_comb \exec|a|Mux77~5 (
// Equation(s):
// \exec|a|Mux77~5_combout  = (\exec|alu_src_mux_b|Mux12~1_combout  & (((\exec|op_alu_mux|Mux3~0_combout  & \exec|a|Mux2~15_combout )))) # (!\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|Mux2~17_combout ))

	.dataa(\exec|a|Mux2~17_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|op_alu_mux|Mux3~0_combout ),
	.datad(\exec|a|Mux2~15_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux77~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux77~5 .lut_mask = 16'hE222;
defparam \exec|a|Mux77~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneive_lcell_comb \exec|a|shift~6 (
// Equation(s):
// \exec|a|shift~6_combout  = (\exec|a|Mux30~28_combout  & (((\exec|alu_src_mux_a|Mux9~0_combout  & \exec|a|Mux16~9_combout )) # (!\exec|alu_src_mux_b|Mux14~1_combout ))) # (!\exec|a|Mux30~28_combout  & (((\exec|alu_src_mux_a|Mux9~0_combout  & 
// \exec|a|Mux16~9_combout ))))

	.dataa(\exec|a|Mux30~28_combout ),
	.datab(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datac(\exec|alu_src_mux_a|Mux9~0_combout ),
	.datad(\exec|a|Mux16~9_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~6 .lut_mask = 16'hF222;
defparam \exec|a|shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N28
cycloneive_lcell_comb \exec|a|shift~7 (
// Equation(s):
// \exec|a|shift~7_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|alu_src_mux_b|Mux12~1_combout )) # (!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Mux31~14_combout ))) # 
// (!\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|shift~6_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|a|shift~6_combout ),
	.datad(\exec|a|Mux31~14_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~7 .lut_mask = 16'hDC98;
defparam \exec|a|shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N30
cycloneive_lcell_comb \exec|a|shift~8 (
// Equation(s):
// \exec|a|shift~8_combout  = (\exec|alu_src_mux_a|Mux0~2_combout  & ((\exec|a|shift~7_combout ) # ((\exec|alu_src_mux_b|Mux13~1_combout  & \exec|a|Mux31~11_combout )))) # (!\exec|alu_src_mux_a|Mux0~2_combout  & (\exec|alu_src_mux_b|Mux13~1_combout ))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|shift~7_combout ),
	.datac(\exec|a|Mux31~11_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~2_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~8 .lut_mask = 16'hECAA;
defparam \exec|a|shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneive_lcell_comb \exec|a|shift~9 (
// Equation(s):
// \exec|a|shift~9_combout  = (\exec|alu_src_mux_a|Mux0~2_combout  & (((\exec|a|shift~8_combout )))) # (!\exec|alu_src_mux_a|Mux0~2_combout  & ((\exec|a|shift~8_combout  & ((\exec|a|Mux31~12_combout ))) # (!\exec|a|shift~8_combout  & 
// (\exec|a|Mux31~15_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datab(\exec|a|Mux31~15_combout ),
	.datac(\exec|a|shift~8_combout ),
	.datad(\exec|a|Mux31~12_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~9 .lut_mask = 16'hF4A4;
defparam \exec|a|shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
cycloneive_lcell_comb \exec|a|Mux77~6 (
// Equation(s):
// \exec|a|Mux77~6_combout  = (\exec|op_alu_mux|Mux2~0_combout  & ((\exec|a|shift~9_combout ))) # (!\exec|op_alu_mux|Mux2~0_combout  & (\exec|a|Mux77~5_combout ))

	.dataa(\exec|a|Mux77~5_combout ),
	.datab(\exec|a|shift~9_combout ),
	.datac(gnd),
	.datad(\exec|op_alu_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux77~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux77~6 .lut_mask = 16'hCCAA;
defparam \exec|a|Mux77~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneive_lcell_comb \exec|a|Mux77~4 (
// Equation(s):
// \exec|a|Mux77~4_combout  = (\exec|op_alu_mux|Mux3~0_combout  & ((\exec|a|Mux27~0_combout ) # (\exec|op_alu_mux|Mux2~0_combout )))

	.dataa(gnd),
	.datab(\exec|a|Mux27~0_combout ),
	.datac(\exec|op_alu_mux|Mux2~0_combout ),
	.datad(\exec|op_alu_mux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux77~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux77~4 .lut_mask = 16'hFC00;
defparam \exec|a|Mux77~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
cycloneive_lcell_comb \exec|a|Mux77~7 (
// Equation(s):
// \exec|a|Mux77~7_combout  = (\exec|a|Mux77~6_combout  & ((\exec|a|Mux77~4_combout ) # (\exec|a|Mux77~3_combout  $ (!\exec|op_alu_mux|Mux2~0_combout )))) # (!\exec|a|Mux77~6_combout  & (\exec|a|Mux77~3_combout  & (\exec|a|Mux77~4_combout  $ 
// (\exec|op_alu_mux|Mux2~0_combout ))))

	.dataa(\exec|a|Mux77~3_combout ),
	.datab(\exec|a|Mux77~6_combout ),
	.datac(\exec|a|Mux77~4_combout ),
	.datad(\exec|op_alu_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux77~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux77~7 .lut_mask = 16'hCAE4;
defparam \exec|a|Mux77~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N8
cycloneive_lcell_comb \exec|a|Mux77~8 (
// Equation(s):
// \exec|a|Mux77~8_combout  = (\exec|a|Mux77~2_combout ) # ((\exec|a|Mux77~7_combout  & (!\exec|op_alu_mux|Mux1~0_combout  & !\exec|op_alu_mux|Mux0~0_combout )))

	.dataa(\exec|a|Mux77~2_combout ),
	.datab(\exec|a|Mux77~7_combout ),
	.datac(\exec|op_alu_mux|Mux1~0_combout ),
	.datad(\exec|op_alu_mux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux77~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux77~8 .lut_mask = 16'hAAAE;
defparam \exec|a|Mux77~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N24
cycloneive_lcell_comb \mem_access|mdr_mux|res[3]~3 (
// Equation(s):
// \mem_access|mdr_mux|res[3]~3_combout  = (\control|instruction_register [14] & (((\outside_input[3]~input_o )))) # (!\control|instruction_register [14] & ((\control|instruction_register [15] & ((\outside_input[3]~input_o ))) # 
// (!\control|instruction_register [15] & (\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]))))

	.dataa(\control|instruction_register [14]),
	.datab(\control|instruction_register [15]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\outside_input[3]~input_o ),
	.cin(gnd),
	.combout(\mem_access|mdr_mux|res[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|mdr_mux|res[3]~3 .lut_mask = 16'hFE10;
defparam \mem_access|mdr_mux|res[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N24
cycloneive_lcell_comb \decode|r0~6 (
// Equation(s):
// \decode|r0~6_combout  = (\control|op_mem_to_reg~combout  & ((\mem_access|mdr_mux|res[3]~3_combout ))) # (!\control|op_mem_to_reg~combout  & (\exec|a|Mux77~8_combout ))

	.dataa(\exec|a|Mux77~8_combout ),
	.datab(\mem_access|mdr_mux|res[3]~3_combout ),
	.datac(gnd),
	.datad(\control|op_mem_to_reg~combout ),
	.cin(gnd),
	.combout(\decode|r0~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~6 .lut_mask = 16'hCCAA;
defparam \decode|r0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N25
dffeas \decode|r0[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|r0[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[3] .is_wysiwyg = "true";
defparam \decode|r0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N2
cycloneive_lcell_comb \decode|br~11 (
// Equation(s):
// \decode|br~11_combout  = (\decode|r0 [3] & \decode|br[10]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\decode|r0 [3]),
	.datad(\decode|br[10]~1_combout ),
	.cin(gnd),
	.combout(\decode|br~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~11 .lut_mask = 16'hF000;
defparam \decode|br~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N3
dffeas \decode|br[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|br[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[3] .is_wysiwyg = "true";
defparam \decode|br[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N16
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux12~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux12~0_combout  = (\decode|br [3] & ((\exec|alu_src_mux_a|Mux0~0_combout ) # ((\exec|alu_src_mux_a|Mux15~0_combout  & \fetch|program_counter [3])))) # (!\decode|br [3] & (\exec|alu_src_mux_a|Mux15~0_combout  & (\fetch|program_counter 
// [3])))

	.dataa(\decode|br [3]),
	.datab(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datac(\fetch|program_counter [3]),
	.datad(\exec|alu_src_mux_a|Mux0~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux12~0 .lut_mask = 16'hEAC0;
defparam \exec|alu_src_mux_a|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N10
cycloneive_lcell_comb \exec|a|Mux77~0 (
// Equation(s):
// \exec|a|Mux77~0_combout  = (!\exec|op_alu_mux|Mux3~0_combout  & (\exec|alu_src_mux_b|Mux12~1_combout  $ (((\exec|alu_src_mux_a|Mux12~0_combout  & !\exec|op_alu_mux|Mux2~0_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datab(\exec|op_alu_mux|Mux3~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|op_alu_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux77~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux77~0 .lut_mask = 16'h3012;
defparam \exec|a|Mux77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N28
cycloneive_lcell_comb \exec|a|Mux77~1 (
// Equation(s):
// \exec|a|Mux77~1_combout  = (\exec|op_alu_mux|Mux1~0_combout  & ((\exec|a|Mux77~0_combout ) # ((\exec|a|Add1~6_combout  & \exec|a|Mux79~1_combout ))))

	.dataa(\exec|a|Add1~6_combout ),
	.datab(\exec|a|Mux79~1_combout ),
	.datac(\exec|op_alu_mux|Mux1~0_combout ),
	.datad(\exec|a|Mux77~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux77~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux77~1 .lut_mask = 16'hF080;
defparam \exec|a|Mux77~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
cycloneive_lcell_comb \exec|a|Mux77~9 (
// Equation(s):
// \exec|a|Mux77~9_combout  = (\exec|op_alu_mux|Mux2~0_combout  & (((\exec|op_alu_mux|Mux3~0_combout )))) # (!\exec|op_alu_mux|Mux2~0_combout  & ((\exec|op_alu_mux|Mux3~0_combout  & ((\exec|a|Add1~6_combout ))) # (!\exec|op_alu_mux|Mux3~0_combout  & 
// (\exec|a|Add0~6_combout ))))

	.dataa(\exec|a|Add0~6_combout ),
	.datab(\exec|op_alu_mux|Mux2~0_combout ),
	.datac(\exec|a|Add1~6_combout ),
	.datad(\exec|op_alu_mux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux77~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux77~9 .lut_mask = 16'hFC22;
defparam \exec|a|Mux77~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N14
cycloneive_lcell_comb \exec|a|Mux77~10 (
// Equation(s):
// \exec|a|Mux77~10_combout  = (\exec|alu_src_mux_a|Mux12~0_combout  & ((\exec|a|Mux77~9_combout ) # ((\exec|alu_src_mux_b|Mux12~1_combout  & \exec|op_alu_mux|Mux2~0_combout )))) # (!\exec|alu_src_mux_a|Mux12~0_combout  & (\exec|a|Mux77~9_combout  & 
// ((\exec|alu_src_mux_b|Mux12~1_combout ) # (!\exec|op_alu_mux|Mux2~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|a|Mux77~9_combout ),
	.datad(\exec|op_alu_mux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux77~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux77~10 .lut_mask = 16'hE8F0;
defparam \exec|a|Mux77~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
cycloneive_lcell_comb \exec|a|Mux77~2 (
// Equation(s):
// \exec|a|Mux77~2_combout  = (\exec|op_alu_mux|Mux0~0_combout  & ((\exec|a|Mux77~1_combout ) # ((!\exec|op_alu_mux|Mux1~0_combout  & \exec|a|Mux77~10_combout ))))

	.dataa(\exec|op_alu_mux|Mux1~0_combout ),
	.datab(\exec|a|Mux77~1_combout ),
	.datac(\exec|a|Mux77~10_combout ),
	.datad(\exec|op_alu_mux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux77~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux77~2 .lut_mask = 16'hDC00;
defparam \exec|a|Mux77~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N26
cycloneive_lcell_comb \mem_access|address~4 (
// Equation(s):
// \mem_access|address~4_combout  = (\reset~input_o  & ((\exec|a|Mux77~2_combout ) # ((\exec|a|Mux77~7_combout  & \exec|a|Mux80~7_combout ))))

	.dataa(\exec|a|Mux77~2_combout ),
	.datab(\exec|a|Mux77~7_combout ),
	.datac(\exec|a|Mux80~7_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\mem_access|address~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~4 .lut_mask = 16'hEA00;
defparam \mem_access|address~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y18_N27
dffeas \control|data_register[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|data_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|data_register[3] .is_wysiwyg = "true";
defparam \control|data_register[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N7
dffeas \fetch|program_counter[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[3]~22_combout ),
	.asdata(\control|data_register [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[3] .is_wysiwyg = "true";
defparam \fetch|program_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N20
cycloneive_lcell_comb \fetch|instruction_register~3 (
// Equation(s):
// \fetch|instruction_register~3_combout  = (\reset~input_o  & \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\fetch|instruction_register~3_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~3 .lut_mask = 16'hF000;
defparam \fetch|instruction_register~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N21
dffeas \fetch|instruction_register[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[2] .is_wysiwyg = "true";
defparam \fetch|instruction_register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux13~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux13~0_combout  = (\control|op_alu_src_b[1]~0_combout  & (((!\control|op_alu_src_b[0]~2_combout  & \outside_input[2]~input_o )))) # (!\control|op_alu_src_b[1]~0_combout  & (\fetch|instruction_register [2]))

	.dataa(\fetch|instruction_register [2]),
	.datab(\control|op_alu_src_b[0]~2_combout ),
	.datac(\outside_input[2]~input_o ),
	.datad(\control|op_alu_src_b[1]~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux13~0 .lut_mask = 16'h30AA;
defparam \exec|alu_src_mux_b|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N16
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux13~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux13~1_combout  = (\exec|alu_src_mux_b|Mux13~0_combout ) # ((\control|op_alu_src_b[0]~2_combout  & (\decode|ar [2] & \control|op_alu_src_b[1]~0_combout )))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\control|op_alu_src_b[0]~2_combout ),
	.datac(\decode|ar [2]),
	.datad(\control|op_alu_src_b[1]~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux13~1 .lut_mask = 16'hEAAA;
defparam \exec|alu_src_mux_b|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N10
cycloneive_lcell_comb \exec|a|concat~4 (
// Equation(s):
// \exec|a|concat~4_combout  = \exec|alu_src_mux_b|Mux13~1_combout  $ (\exec|alu_src_mux_a|Mux13~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datad(\exec|alu_src_mux_a|Mux13~0_combout ),
	.cin(gnd),
	.combout(\exec|a|concat~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|concat~4 .lut_mask = 16'h0FF0;
defparam \exec|a|concat~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N20
cycloneive_lcell_comb \exec|a|Mux78~6 (
// Equation(s):
// \exec|a|Mux78~6_combout  = (\exec|a|Mux79~16_combout  & ((\exec|a|Mux79~17_combout  & (\exec|alu_src_mux_b|Mux13~1_combout )) # (!\exec|a|Mux79~17_combout  & ((\exec|a|Add1~4_combout ))))) # (!\exec|a|Mux79~16_combout  & (((!\exec|a|Mux79~17_combout ))))

	.dataa(\exec|a|Mux79~16_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datac(\exec|a|Mux79~17_combout ),
	.datad(\exec|a|Add1~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux78~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux78~6 .lut_mask = 16'h8F85;
defparam \exec|a|Mux78~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N30
cycloneive_lcell_comb \exec|a|Mux78~7 (
// Equation(s):
// \exec|a|Mux78~7_combout  = (\exec|a|Mux79~19_combout  & (\exec|a|Mux78~6_combout )) # (!\exec|a|Mux79~19_combout  & ((\exec|a|Mux78~6_combout  & (\exec|alu_src_mux_b|Mux13~1_combout  & \exec|alu_src_mux_a|Mux13~0_combout )) # (!\exec|a|Mux78~6_combout  & 
// ((\exec|alu_src_mux_b|Mux13~1_combout ) # (\exec|alu_src_mux_a|Mux13~0_combout )))))

	.dataa(\exec|a|Mux79~19_combout ),
	.datab(\exec|a|Mux78~6_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datad(\exec|alu_src_mux_a|Mux13~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux78~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux78~7 .lut_mask = 16'hD998;
defparam \exec|a|Mux78~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
cycloneive_lcell_comb \exec|a|Mux79~13 (
// Equation(s):
// \exec|a|Mux79~13_combout  = (\exec|op_alu_mux|Mux2~0_combout ) # ((\exec|alu_src_mux_b|Mux12~1_combout  & \exec|op_alu_mux|Mux3~0_combout ))

	.dataa(gnd),
	.datab(\exec|op_alu_mux|Mux2~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|op_alu_mux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~13_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~13 .lut_mask = 16'hFCCC;
defparam \exec|a|Mux79~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
cycloneive_lcell_comb \exec|a|Mux79~12 (
// Equation(s):
// \exec|a|Mux79~12_combout  = (\exec|op_alu_mux|Mux2~0_combout ) # ((!\exec|alu_src_mux_b|Mux12~1_combout  & !\exec|op_alu_mux|Mux3~0_combout ))

	.dataa(gnd),
	.datab(\exec|op_alu_mux|Mux2~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|op_alu_mux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~12_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~12 .lut_mask = 16'hCCCF;
defparam \exec|a|Mux79~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
cycloneive_lcell_comb \exec|a|Mux79~9 (
// Equation(s):
// \exec|a|Mux79~9_combout  = (\exec|alu_src_mux_b|Mux12~1_combout ) # ((!\exec|alu_src_mux_b|Mux13~1_combout  & \exec|alu_src_mux_b|Mux14~1_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~9 .lut_mask = 16'hCFCC;
defparam \exec|a|Mux79~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
cycloneive_lcell_comb \exec|a|Mux79~3 (
// Equation(s):
// \exec|a|Mux79~3_combout  = (\exec|alu_src_mux_b|Mux12~1_combout  & (!\exec|a|Mux79~2_combout )) # (!\exec|alu_src_mux_b|Mux12~1_combout  & (((!\exec|alu_src_mux_b|Mux14~1_combout  & !\exec|alu_src_mux_b|Mux13~1_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datab(\exec|a|Mux79~2_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~3 .lut_mask = 16'h2227;
defparam \exec|a|Mux79~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N28
cycloneive_lcell_comb \exec|a|Mux79~5 (
// Equation(s):
// \exec|a|Mux79~5_combout  = ((!\exec|alu_src_mux_b|Mux12~1_combout  & !\exec|alu_src_mux_b|Mux15~2_combout )) # (!\exec|a|Mux79~2_combout )

	.dataa(\exec|a|Mux79~2_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux79~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~5 .lut_mask = 16'h5757;
defparam \exec|a|Mux79~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N30
cycloneive_lcell_comb \exec|a|Mux79~6 (
// Equation(s):
// \exec|a|Mux79~6_combout  = ((\exec|alu_src_mux_b|Mux12~1_combout  & \exec|alu_src_mux_b|Mux13~1_combout )) # (!\exec|a|Mux79~2_combout )

	.dataa(\exec|a|Mux79~2_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux79~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~6 .lut_mask = 16'hD5D5;
defparam \exec|a|Mux79~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N10
cycloneive_lcell_comb \exec|a|Mux78~0 (
// Equation(s):
// \exec|a|Mux78~0_combout  = (\exec|a|Mux79~5_combout  & ((\exec|a|Mux79~6_combout  & (\exec|a|Mux30~19_combout )) # (!\exec|a|Mux79~6_combout  & ((\exec|alu_src_mux_a|Mux10~0_combout ))))) # (!\exec|a|Mux79~5_combout  & (((\exec|a|Mux79~6_combout ))))

	.dataa(\exec|a|Mux30~19_combout ),
	.datab(\exec|a|Mux79~5_combout ),
	.datac(\exec|a|Mux79~6_combout ),
	.datad(\exec|alu_src_mux_a|Mux10~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux78~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux78~0 .lut_mask = 16'hBCB0;
defparam \exec|a|Mux78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N26
cycloneive_lcell_comb \exec|a|Mux79~4 (
// Equation(s):
// \exec|a|Mux79~4_combout  = (\exec|alu_src_mux_b|Mux12~1_combout  & \exec|a|Mux79~2_combout )

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|a|Mux79~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux79~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~4 .lut_mask = 16'hC0C0;
defparam \exec|a|Mux79~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
cycloneive_lcell_comb \exec|a|Mux78~1 (
// Equation(s):
// \exec|a|Mux78~1_combout  = (\exec|a|Mux78~0_combout  & (((\exec|a|Mux31~8_combout ) # (!\exec|a|Mux79~4_combout )))) # (!\exec|a|Mux78~0_combout  & (\exec|a|Mux31~7_combout  & (\exec|a|Mux79~4_combout )))

	.dataa(\exec|a|Mux78~0_combout ),
	.datab(\exec|a|Mux31~7_combout ),
	.datac(\exec|a|Mux79~4_combout ),
	.datad(\exec|a|Mux31~8_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux78~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux78~1 .lut_mask = 16'hEA4A;
defparam \exec|a|Mux78~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneive_lcell_comb \exec|a|Mux78~2 (
// Equation(s):
// \exec|a|Mux78~2_combout  = (\exec|a|Mux79~9_combout  & ((\exec|a|Mux79~3_combout ) # ((\exec|a|Mux78~1_combout )))) # (!\exec|a|Mux79~9_combout  & (!\exec|a|Mux79~3_combout  & ((\exec|a|Mux31~10_combout ))))

	.dataa(\exec|a|Mux79~9_combout ),
	.datab(\exec|a|Mux79~3_combout ),
	.datac(\exec|a|Mux78~1_combout ),
	.datad(\exec|a|Mux31~10_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux78~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux78~2 .lut_mask = 16'hB9A8;
defparam \exec|a|Mux78~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N0
cycloneive_lcell_comb \exec|a|Mux30~21 (
// Equation(s):
// \exec|a|Mux30~21_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux12~0_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux13~0_combout )))

	.dataa(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_a|Mux13~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~21_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~21 .lut_mask = 16'hAFA0;
defparam \exec|a|Mux30~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
cycloneive_lcell_comb \exec|a|Mux32~0 (
// Equation(s):
// \exec|a|Mux32~0_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & (\exec|a|Mux30~16_combout  & ((!\exec|alu_src_mux_b|Mux14~1_combout )))) # (!\exec|alu_src_mux_b|Mux13~1_combout  & (((\exec|a|Mux31~7_combout ))))

	.dataa(\exec|a|Mux30~16_combout ),
	.datab(\exec|a|Mux31~7_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~0 .lut_mask = 16'h0CAC;
defparam \exec|a|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneive_lcell_comb \exec|a|Mux78~3 (
// Equation(s):
// \exec|a|Mux78~3_combout  = (\exec|a|Mux78~2_combout  & (((\exec|a|Mux32~0_combout )) # (!\exec|a|Mux79~3_combout ))) # (!\exec|a|Mux78~2_combout  & (\exec|a|Mux79~3_combout  & (\exec|a|Mux30~21_combout )))

	.dataa(\exec|a|Mux78~2_combout ),
	.datab(\exec|a|Mux79~3_combout ),
	.datac(\exec|a|Mux30~21_combout ),
	.datad(\exec|a|Mux32~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux78~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux78~3 .lut_mask = 16'hEA62;
defparam \exec|a|Mux78~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N30
cycloneive_lcell_comb \exec|a|Mux78~4 (
// Equation(s):
// \exec|a|Mux78~4_combout  = (\exec|a|Mux79~13_combout  & (((\exec|a|Mux78~3_combout )) # (!\exec|a|Mux79~12_combout ))) # (!\exec|a|Mux79~13_combout  & (\exec|a|Mux79~12_combout  & ((\exec|a|Mux16~4_combout ))))

	.dataa(\exec|a|Mux79~13_combout ),
	.datab(\exec|a|Mux79~12_combout ),
	.datac(\exec|a|Mux78~3_combout ),
	.datad(\exec|a|Mux16~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux78~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux78~4 .lut_mask = 16'hE6A2;
defparam \exec|a|Mux78~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N0
cycloneive_lcell_comb \exec|a|Mux78~5 (
// Equation(s):
// \exec|a|Mux78~5_combout  = (\exec|a|Mux79~1_combout  & ((\exec|a|Mux78~4_combout  & (\exec|a|Mux16~3_combout )) # (!\exec|a|Mux78~4_combout  & ((\exec|a|Mux16~2_combout ))))) # (!\exec|a|Mux79~1_combout  & (((\exec|a|Mux78~4_combout ))))

	.dataa(\exec|a|Mux79~1_combout ),
	.datab(\exec|a|Mux16~3_combout ),
	.datac(\exec|a|Mux78~4_combout ),
	.datad(\exec|a|Mux16~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux78~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux78~5 .lut_mask = 16'hDAD0;
defparam \exec|a|Mux78~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N0
cycloneive_lcell_comb \exec|a|Mux78~8 (
// Equation(s):
// \exec|a|Mux78~8_combout  = (\exec|a|Mux79~22_combout  & (\exec|a|Mux79~21_combout  & ((\exec|a|Mux78~5_combout )))) # (!\exec|a|Mux79~22_combout  & (((\exec|a|Mux78~7_combout )) # (!\exec|a|Mux79~21_combout )))

	.dataa(\exec|a|Mux79~22_combout ),
	.datab(\exec|a|Mux79~21_combout ),
	.datac(\exec|a|Mux78~7_combout ),
	.datad(\exec|a|Mux78~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux78~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux78~8 .lut_mask = 16'hD951;
defparam \exec|a|Mux78~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N2
cycloneive_lcell_comb \exec|a|Mux78 (
// Equation(s):
// \exec|a|Mux78~combout  = (\exec|a|Mux79~0_combout  & ((\exec|a|Mux78~8_combout  & ((\exec|a|Add0~4_combout ))) # (!\exec|a|Mux78~8_combout  & (\exec|a|concat~4_combout )))) # (!\exec|a|Mux79~0_combout  & (((\exec|a|Mux78~8_combout ))))

	.dataa(\exec|a|concat~4_combout ),
	.datab(\exec|a|Mux79~0_combout ),
	.datac(\exec|a|Add0~4_combout ),
	.datad(\exec|a|Mux78~8_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux78~combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux78 .lut_mask = 16'hF388;
defparam \exec|a|Mux78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
cycloneive_lcell_comb \mem_access|address~3 (
// Equation(s):
// \mem_access|address~3_combout  = (\reset~input_o  & \exec|a|Mux78~combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\exec|a|Mux78~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_access|address~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~3 .lut_mask = 16'hA0A0;
defparam \mem_access|address~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N13
dffeas \control|data_register[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|data_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|data_register[2] .is_wysiwyg = "true";
defparam \control|data_register[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N5
dffeas \fetch|program_counter[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[2]~20_combout ),
	.asdata(\control|data_register [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[2] .is_wysiwyg = "true";
defparam \fetch|program_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N26
cycloneive_lcell_comb \fetch|instruction_register~16 (
// Equation(s):
// \fetch|instruction_register~16_combout  = (\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [15] & \reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\fetch|instruction_register~16_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~16 .lut_mask = 16'hF000;
defparam \fetch|instruction_register~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N27
dffeas \fetch|instruction_register[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[15] .is_wysiwyg = "true";
defparam \fetch|instruction_register[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N20
cycloneive_lcell_comb \control|instruction_register~1 (
// Equation(s):
// \control|instruction_register~1_combout  = (\fetch|instruction_register [15] & \control|instruction_register[8]~0_combout )

	.dataa(gnd),
	.datab(\fetch|instruction_register [15]),
	.datac(gnd),
	.datad(\control|instruction_register[8]~0_combout ),
	.cin(gnd),
	.combout(\control|instruction_register~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|instruction_register~1 .lut_mask = 16'hCC00;
defparam \control|instruction_register~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N21
dffeas \control|instruction_register[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|instruction_register~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|instruction_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \control|instruction_register[15] .is_wysiwyg = "true";
defparam \control|instruction_register[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N0
cycloneive_lcell_comb \control|op_alu_src_b[1]~0 (
// Equation(s):
// \control|op_alu_src_b[1]~0_combout  = (\control|instruction_register [15] & (\control|instruction_register [14] & ((\control|instruction_register [6]) # (!\control|instruction_register [7]))))

	.dataa(\control|instruction_register [6]),
	.datab(\control|instruction_register [15]),
	.datac(\control|instruction_register [7]),
	.datad(\control|instruction_register [14]),
	.cin(gnd),
	.combout(\control|op_alu_src_b[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_alu_src_b[1]~0 .lut_mask = 16'h8C00;
defparam \control|op_alu_src_b[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N10
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux15~1 (
// Equation(s):
// \exec|alu_src_mux_b|Mux15~1_combout  = (\control|op_alu_src_b[1]~0_combout  & (\outside_input[0]~input_o  & ((\control|Equal12~1_combout ) # (!\control|Equal12~0_combout ))))

	.dataa(\control|op_alu_src_b[1]~0_combout ),
	.datab(\control|Equal12~1_combout ),
	.datac(\control|Equal12~0_combout ),
	.datad(\outside_input[0]~input_o ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux15~1 .lut_mask = 16'h8A00;
defparam \exec|alu_src_mux_b|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N24
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux15~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux15~0_combout  = (\decode|ar [0] & (\control|op_alu_src_b[1]~0_combout  & (\control|Equal12~0_combout  & !\control|Equal12~1_combout )))

	.dataa(\decode|ar [0]),
	.datab(\control|op_alu_src_b[1]~0_combout ),
	.datac(\control|Equal12~0_combout ),
	.datad(\control|Equal12~1_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux15~0 .lut_mask = 16'h0080;
defparam \exec|alu_src_mux_b|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N4
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux15~2 (
// Equation(s):
// \exec|alu_src_mux_b|Mux15~2_combout  = (\exec|alu_src_mux_b|Mux15~1_combout ) # ((\exec|alu_src_mux_b|Mux15~0_combout ) # ((\fetch|instruction_register [0] & !\control|op_alu_src_b[1]~0_combout )))

	.dataa(\exec|alu_src_mux_b|Mux15~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\fetch|instruction_register [0]),
	.datad(\control|op_alu_src_b[1]~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux15~2 .lut_mask = 16'hEEFE;
defparam \exec|alu_src_mux_b|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneive_lcell_comb \exec|a|Mux2~6 (
// Equation(s):
// \exec|a|Mux2~6_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|a|Mux30~10_combout )) # (!\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|a|Mux30~24_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(\exec|a|Mux30~10_combout ),
	.datac(\exec|a|Mux30~24_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~6 .lut_mask = 16'hD800;
defparam \exec|a|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneive_lcell_comb \exec|a|Mux2~10 (
// Equation(s):
// \exec|a|Mux2~10_combout  = (\exec|a|Mux2~6_combout ) # ((\exec|a|Mux2~9_combout  & !\exec|alu_src_mux_b|Mux13~1_combout ))

	.dataa(\exec|a|Mux2~6_combout ),
	.datab(gnd),
	.datac(\exec|a|Mux2~9_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~10 .lut_mask = 16'hAAFA;
defparam \exec|a|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneive_lcell_comb \exec|a|Mux79~7 (
// Equation(s):
// \exec|a|Mux79~7_combout  = (\exec|a|Mux79~5_combout  & ((\exec|a|Mux79~6_combout  & (\exec|a|Mux30~28_combout )) # (!\exec|a|Mux79~6_combout  & ((\exec|alu_src_mux_a|Mux11~0_combout ))))) # (!\exec|a|Mux79~5_combout  & (((\exec|a|Mux79~6_combout ))))

	.dataa(\exec|a|Mux30~28_combout ),
	.datab(\exec|a|Mux79~5_combout ),
	.datac(\exec|a|Mux79~6_combout ),
	.datad(\exec|alu_src_mux_a|Mux11~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~7 .lut_mask = 16'hBCB0;
defparam \exec|a|Mux79~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N2
cycloneive_lcell_comb \exec|a|Mux79~8 (
// Equation(s):
// \exec|a|Mux79~8_combout  = (\exec|a|Mux79~7_combout  & (((\exec|a|Mux31~5_combout ) # (!\exec|a|Mux79~4_combout )))) # (!\exec|a|Mux79~7_combout  & (\exec|a|Mux31~4_combout  & (\exec|a|Mux79~4_combout )))

	.dataa(\exec|a|Mux31~4_combout ),
	.datab(\exec|a|Mux79~7_combout ),
	.datac(\exec|a|Mux79~4_combout ),
	.datad(\exec|a|Mux31~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~8 .lut_mask = 16'hEC2C;
defparam \exec|a|Mux79~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N14
cycloneive_lcell_comb \exec|a|Mux79~10 (
// Equation(s):
// \exec|a|Mux79~10_combout  = (\exec|a|Mux79~9_combout  & ((\exec|a|Mux79~3_combout ) # ((\exec|a|Mux79~8_combout )))) # (!\exec|a|Mux79~9_combout  & (!\exec|a|Mux79~3_combout  & (\exec|a|Mux31~6_combout )))

	.dataa(\exec|a|Mux79~9_combout ),
	.datab(\exec|a|Mux79~3_combout ),
	.datac(\exec|a|Mux31~6_combout ),
	.datad(\exec|a|Mux79~8_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~10 .lut_mask = 16'hBA98;
defparam \exec|a|Mux79~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N4
cycloneive_lcell_comb \exec|a|Mux45~1 (
// Equation(s):
// \exec|a|Mux45~1_combout  = (\exec|a|Mux45~0_combout ) # ((!\exec|alu_src_mux_b|Mux13~1_combout  & \exec|a|Mux31~4_combout ))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(gnd),
	.datac(\exec|a|Mux45~0_combout ),
	.datad(\exec|a|Mux31~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux45~1 .lut_mask = 16'hF5F0;
defparam \exec|a|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N22
cycloneive_lcell_comb \exec|a|Mux30~25 (
// Equation(s):
// \exec|a|Mux30~25_combout  = (\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux13~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux14~0_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux14~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_a|Mux13~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~25_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~25 .lut_mask = 16'hFC0C;
defparam \exec|a|Mux30~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneive_lcell_comb \exec|a|Mux79~11 (
// Equation(s):
// \exec|a|Mux79~11_combout  = (\exec|a|Mux79~10_combout  & ((\exec|a|Mux45~1_combout ) # ((!\exec|a|Mux79~3_combout )))) # (!\exec|a|Mux79~10_combout  & (((\exec|a|Mux79~3_combout  & \exec|a|Mux30~25_combout ))))

	.dataa(\exec|a|Mux79~10_combout ),
	.datab(\exec|a|Mux45~1_combout ),
	.datac(\exec|a|Mux79~3_combout ),
	.datad(\exec|a|Mux30~25_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~11_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~11 .lut_mask = 16'hDA8A;
defparam \exec|a|Mux79~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneive_lcell_comb \exec|a|Mux79~14 (
// Equation(s):
// \exec|a|Mux79~14_combout  = (\exec|a|Mux79~12_combout  & ((\exec|a|Mux79~13_combout  & ((\exec|a|Mux79~11_combout ))) # (!\exec|a|Mux79~13_combout  & (\exec|a|Mux2~11_combout )))) # (!\exec|a|Mux79~12_combout  & (((\exec|a|Mux79~13_combout ))))

	.dataa(\exec|a|Mux2~11_combout ),
	.datab(\exec|a|Mux79~12_combout ),
	.datac(\exec|a|Mux79~13_combout ),
	.datad(\exec|a|Mux79~11_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~14_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~14 .lut_mask = 16'hF838;
defparam \exec|a|Mux79~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneive_lcell_comb \exec|a|Mux79~15 (
// Equation(s):
// \exec|a|Mux79~15_combout  = (\exec|a|Mux79~14_combout  & ((\exec|a|Mux2~10_combout ) # ((!\exec|a|Mux79~1_combout )))) # (!\exec|a|Mux79~14_combout  & (((\exec|a|Mux79~1_combout  & \exec|a|Mux2~5_combout ))))

	.dataa(\exec|a|Mux2~10_combout ),
	.datab(\exec|a|Mux79~14_combout ),
	.datac(\exec|a|Mux79~1_combout ),
	.datad(\exec|a|Mux2~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~15_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~15 .lut_mask = 16'hBC8C;
defparam \exec|a|Mux79~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N8
cycloneive_lcell_comb \exec|a|Mux79~18 (
// Equation(s):
// \exec|a|Mux79~18_combout  = (\exec|a|Mux79~16_combout  & ((\exec|a|Mux79~17_combout  & ((\exec|alu_src_mux_b|Mux14~1_combout ))) # (!\exec|a|Mux79~17_combout  & (\exec|a|Add1~2_combout )))) # (!\exec|a|Mux79~16_combout  & (!\exec|a|Mux79~17_combout ))

	.dataa(\exec|a|Mux79~16_combout ),
	.datab(\exec|a|Mux79~17_combout ),
	.datac(\exec|a|Add1~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~18_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~18 .lut_mask = 16'hB931;
defparam \exec|a|Mux79~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N26
cycloneive_lcell_comb \exec|a|Mux79~20 (
// Equation(s):
// \exec|a|Mux79~20_combout  = (\exec|a|Mux79~19_combout  & (((\exec|a|Mux79~18_combout )))) # (!\exec|a|Mux79~19_combout  & ((\exec|alu_src_mux_a|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux14~1_combout ) # (!\exec|a|Mux79~18_combout ))) # 
// (!\exec|alu_src_mux_a|Mux14~0_combout  & (!\exec|a|Mux79~18_combout  & \exec|alu_src_mux_b|Mux14~1_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux14~0_combout ),
	.datab(\exec|a|Mux79~19_combout ),
	.datac(\exec|a|Mux79~18_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~20_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~20 .lut_mask = 16'hE3C2;
defparam \exec|a|Mux79~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N22
cycloneive_lcell_comb \exec|a|Mux79~23 (
// Equation(s):
// \exec|a|Mux79~23_combout  = (\exec|a|Mux79~21_combout  & ((\exec|a|Mux79~22_combout  & (\exec|a|Mux79~15_combout )) # (!\exec|a|Mux79~22_combout  & ((\exec|a|Mux79~20_combout ))))) # (!\exec|a|Mux79~21_combout  & (((!\exec|a|Mux79~22_combout ))))

	.dataa(\exec|a|Mux79~15_combout ),
	.datab(\exec|a|Mux79~21_combout ),
	.datac(\exec|a|Mux79~20_combout ),
	.datad(\exec|a|Mux79~22_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~23_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~23 .lut_mask = 16'h88F3;
defparam \exec|a|Mux79~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N20
cycloneive_lcell_comb \exec|a|concat~7 (
// Equation(s):
// \exec|a|concat~7_combout  = \exec|alu_src_mux_a|Mux14~0_combout  $ (((\control|op_alu_src_b[1]~0_combout  & (\exec|alu_src_mux_b|Mux14~0_combout )) # (!\control|op_alu_src_b[1]~0_combout  & ((\fetch|instruction_register [1])))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\fetch|instruction_register [1]),
	.datac(\exec|alu_src_mux_a|Mux14~0_combout ),
	.datad(\control|op_alu_src_b[1]~0_combout ),
	.cin(gnd),
	.combout(\exec|a|concat~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|concat~7 .lut_mask = 16'h5A3C;
defparam \exec|a|concat~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N16
cycloneive_lcell_comb \exec|a|Mux79 (
// Equation(s):
// \exec|a|Mux79~combout  = (\exec|a|Mux79~23_combout  & (((\exec|a|Add0~2_combout )) # (!\exec|a|Mux79~0_combout ))) # (!\exec|a|Mux79~23_combout  & (\exec|a|Mux79~0_combout  & ((\exec|a|concat~7_combout ))))

	.dataa(\exec|a|Mux79~23_combout ),
	.datab(\exec|a|Mux79~0_combout ),
	.datac(\exec|a|Add0~2_combout ),
	.datad(\exec|a|concat~7_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79 .lut_mask = 16'hE6A2;
defparam \exec|a|Mux79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N22
cycloneive_lcell_comb \mem_access|address~2 (
// Equation(s):
// \mem_access|address~2_combout  = (\reset~input_o  & \exec|a|Mux79~combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\exec|a|Mux79~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_access|address~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~2 .lut_mask = 16'hC0C0;
defparam \mem_access|address~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N23
dffeas \control|data_register[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|data_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|data_register[1] .is_wysiwyg = "true";
defparam \control|data_register[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N3
dffeas \fetch|program_counter[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[1]~18_combout ),
	.asdata(\control|data_register [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[1] .is_wysiwyg = "true";
defparam \fetch|program_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N12
cycloneive_lcell_comb \fetch|instruction_register~7 (
// Equation(s):
// \fetch|instruction_register~7_combout  = (\reset~input_o  & \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [6])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\fetch|instruction_register~7_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~7 .lut_mask = 16'hCC00;
defparam \fetch|instruction_register~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N13
dffeas \fetch|instruction_register[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[6] .is_wysiwyg = "true";
defparam \fetch|instruction_register[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N2
cycloneive_lcell_comb \exec|a|Mux80~7 (
// Equation(s):
// \exec|a|Mux80~7_combout  = (!\fetch|instruction_register [6] & (\fetch|instruction_register [7] & (\fetch|instruction_register [14] & \fetch|instruction_register [15])))

	.dataa(\fetch|instruction_register [6]),
	.datab(\fetch|instruction_register [7]),
	.datac(\fetch|instruction_register [14]),
	.datad(\fetch|instruction_register [15]),
	.cin(gnd),
	.combout(\exec|a|Mux80~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~7 .lut_mask = 16'h4000;
defparam \exec|a|Mux80~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N28
cycloneive_lcell_comb \exec|a|Mux80~4 (
// Equation(s):
// \exec|a|Mux80~4_combout  = (\fetch|instruction_register [4] & (\exec|op_alu_mux|Mux0~1_combout  & (!\fetch|instruction_register [5] & \exec|a|Add1~0_combout )))

	.dataa(\fetch|instruction_register [4]),
	.datab(\exec|op_alu_mux|Mux0~1_combout ),
	.datac(\fetch|instruction_register [5]),
	.datad(\exec|a|Add1~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~4 .lut_mask = 16'h0800;
defparam \exec|a|Mux80~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N14
cycloneive_lcell_comb \exec|a|Mux80~5 (
// Equation(s):
// \exec|a|Mux80~5_combout  = (!\exec|op_alu_mux|Mux3~0_combout  & ((\exec|op_alu_mux|Mux2~0_combout  & (\exec|alu_src_mux_b|Mux15~2_combout )) # (!\exec|op_alu_mux|Mux2~0_combout  & ((\exec|a|Add0~0_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(\exec|op_alu_mux|Mux3~0_combout ),
	.datac(\exec|op_alu_mux|Mux2~0_combout ),
	.datad(\exec|a|Add0~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~5 .lut_mask = 16'h2320;
defparam \exec|a|Mux80~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N18
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux15~3 (
// Equation(s):
// \exec|alu_src_mux_b|Mux15~3_combout  = (\fetch|instruction_register [0] & (((!\control|instruction_register [6] & \control|instruction_register [7])) # (!\control|Equal12~0_combout )))

	.dataa(\control|instruction_register [6]),
	.datab(\fetch|instruction_register [0]),
	.datac(\control|instruction_register [7]),
	.datad(\control|Equal12~0_combout ),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux15~3 .lut_mask = 16'h40CC;
defparam \exec|alu_src_mux_b|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N20
cycloneive_lcell_comb \exec|a|concat~2 (
// Equation(s):
// \exec|a|concat~2_combout  = (\exec|alu_src_mux_a|Mux15~2_combout  & ((\exec|alu_src_mux_b|Mux15~1_combout ) # ((\exec|alu_src_mux_b|Mux15~3_combout ) # (\exec|alu_src_mux_b|Mux15~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux15~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~3_combout ),
	.datac(\exec|alu_src_mux_a|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux15~0_combout ),
	.cin(gnd),
	.combout(\exec|a|concat~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|concat~2 .lut_mask = 16'hF0E0;
defparam \exec|a|concat~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N6
cycloneive_lcell_comb \exec|a|Mux80~2 (
// Equation(s):
// \exec|a|Mux80~2_combout  = (\exec|op_alu_mux|Mux3~0_combout  & (((\exec|op_alu_mux|Mux2~0_combout )))) # (!\exec|op_alu_mux|Mux3~0_combout  & ((\exec|op_alu_mux|Mux2~0_combout  & (\exec|a|concat~2_combout )) # (!\exec|op_alu_mux|Mux2~0_combout  & 
// ((\exec|a|Add0~0_combout )))))

	.dataa(\exec|a|concat~2_combout ),
	.datab(\exec|op_alu_mux|Mux3~0_combout ),
	.datac(\exec|op_alu_mux|Mux2~0_combout ),
	.datad(\exec|a|Add0~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~2 .lut_mask = 16'hE3E0;
defparam \exec|a|Mux80~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N30
cycloneive_lcell_comb \exec|a|concat~3 (
// Equation(s):
// \exec|a|concat~3_combout  = (\exec|alu_src_mux_b|Mux15~1_combout ) # ((\exec|alu_src_mux_b|Mux15~3_combout ) # ((\exec|alu_src_mux_a|Mux15~2_combout ) # (\exec|alu_src_mux_b|Mux15~0_combout )))

	.dataa(\exec|alu_src_mux_b|Mux15~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~3_combout ),
	.datac(\exec|alu_src_mux_a|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux15~0_combout ),
	.cin(gnd),
	.combout(\exec|a|concat~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|concat~3 .lut_mask = 16'hFFFE;
defparam \exec|a|concat~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N24
cycloneive_lcell_comb \exec|a|Mux80~3 (
// Equation(s):
// \exec|a|Mux80~3_combout  = (\exec|a|Mux80~2_combout  & (((\exec|a|concat~3_combout )) # (!\exec|op_alu_mux|Mux3~0_combout ))) # (!\exec|a|Mux80~2_combout  & (\exec|op_alu_mux|Mux3~0_combout  & ((\exec|a|Add1~0_combout ))))

	.dataa(\exec|a|Mux80~2_combout ),
	.datab(\exec|op_alu_mux|Mux3~0_combout ),
	.datac(\exec|a|concat~3_combout ),
	.datad(\exec|a|Add1~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~3 .lut_mask = 16'hE6A2;
defparam \exec|a|Mux80~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N16
cycloneive_lcell_comb \exec|a|Mux80~6 (
// Equation(s):
// \exec|a|Mux80~6_combout  = (\exec|op_alu_mux|Mux1~0_combout  & ((\exec|a|Mux80~4_combout ) # ((\exec|a|Mux80~5_combout )))) # (!\exec|op_alu_mux|Mux1~0_combout  & (((\exec|a|Mux80~3_combout ))))

	.dataa(\exec|op_alu_mux|Mux1~0_combout ),
	.datab(\exec|a|Mux80~4_combout ),
	.datac(\exec|a|Mux80~5_combout ),
	.datad(\exec|a|Mux80~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~6 .lut_mask = 16'hFDA8;
defparam \exec|a|Mux80~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneive_lcell_comb \exec|a|shift~0 (
// Equation(s):
// \exec|a|shift~0_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|Mux31~0_combout )) # (!\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Mux31~1_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datac(\exec|a|Mux31~0_combout ),
	.datad(\exec|a|Mux31~1_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~0 .lut_mask = 16'hC480;
defparam \exec|a|shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N18
cycloneive_lcell_comb \exec|a|shift~3 (
// Equation(s):
// \exec|a|shift~3_combout  = (\exec|alu_src_mux_a|Mux0~2_combout  & (((!\exec|alu_src_mux_b|Mux15~2_combout  & \exec|alu_src_mux_a|Mux12~0_combout )))) # (!\exec|alu_src_mux_a|Mux0~2_combout  & ((\exec|alu_src_mux_b|Mux15~2_combout  & 
// ((\exec|alu_src_mux_a|Mux12~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux13~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux13~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datad(\exec|alu_src_mux_a|Mux12~0_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~3 .lut_mask = 16'h3E02;
defparam \exec|a|shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N10
cycloneive_lcell_comb \exec|a|Mux31~2 (
// Equation(s):
// \exec|a|Mux31~2_combout  = (!\exec|alu_src_mux_b|Mux14~1_combout  & ((\exec|alu_src_mux_b|Mux15~2_combout  & ((\exec|alu_src_mux_a|Mux14~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux15~2_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux15~2_combout ),
	.datab(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datac(\exec|alu_src_mux_a|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux15~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux31~2 .lut_mask = 16'h3022;
defparam \exec|a|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneive_lcell_comb \exec|a|shift~4 (
// Equation(s):
// \exec|a|shift~4_combout  = (!\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Mux31~2_combout ) # ((\exec|a|shift~3_combout  & \exec|alu_src_mux_b|Mux14~1_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datab(\exec|a|shift~3_combout ),
	.datac(\exec|a|Mux31~2_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~4 .lut_mask = 16'h5450;
defparam \exec|a|shift~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
cycloneive_lcell_comb \exec|a|Mux46~0 (
// Equation(s):
// \exec|a|Mux46~0_combout  = (\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|shift~1_combout ) # ((\exec|a|Mux30~20_combout  & \exec|alu_src_mux_b|Mux14~1_combout ))))

	.dataa(\exec|a|shift~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|a|Mux30~20_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux46~0 .lut_mask = 16'hC888;
defparam \exec|a|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneive_lcell_comb \exec|a|shift~5 (
// Equation(s):
// \exec|a|shift~5_combout  = (\exec|a|shift~0_combout ) # ((!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|shift~4_combout ) # (\exec|a|Mux46~0_combout ))))

	.dataa(\exec|a|shift~0_combout ),
	.datab(\exec|a|shift~4_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datad(\exec|a|Mux46~0_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~5 .lut_mask = 16'hAFAE;
defparam \exec|a|shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
cycloneive_lcell_comb \exec|a|Mux0~0 (
// Equation(s):
// \exec|a|Mux0~0_combout  = (\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|Mux30~11_combout )) # (!\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Mux30~14_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux30~11_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|a|Mux30~14_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux0~0 .lut_mask = 16'h8A80;
defparam \exec|a|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
cycloneive_lcell_comb \exec|a|Mux30~8 (
// Equation(s):
// \exec|a|Mux30~8_combout  = (!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Mux30~4_combout ))) # (!\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|Mux30~7_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux30~7_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|a|Mux30~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~8 .lut_mask = 16'h5404;
defparam \exec|a|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneive_lcell_comb \exec|a|Mux30~15 (
// Equation(s):
// \exec|a|Mux30~15_combout  = (\exec|a|Mux0~0_combout ) # (\exec|a|Mux30~8_combout )

	.dataa(gnd),
	.datab(\exec|a|Mux0~0_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux30~8_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~15 .lut_mask = 16'hFFCC;
defparam \exec|a|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
cycloneive_lcell_comb \exec|a|shift~2 (
// Equation(s):
// \exec|a|shift~2_combout  = (!\exec|alu_src_mux_b|Mux13~1_combout  & (!\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|Mux30~40_combout  & \exec|alu_src_mux_a|Mux15~2_combout )))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datac(\exec|a|Mux30~40_combout ),
	.datad(\exec|alu_src_mux_a|Mux15~2_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~2 .lut_mask = 16'h1000;
defparam \exec|a|shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
cycloneive_lcell_comb \exec|a|Mux46~1 (
// Equation(s):
// \exec|a|Mux46~1_combout  = (!\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Mux31~2_combout ) # ((\exec|a|Mux30~21_combout  & \exec|alu_src_mux_b|Mux14~1_combout ))))

	.dataa(\exec|a|Mux31~2_combout ),
	.datab(\exec|a|Mux30~21_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux46~1 .lut_mask = 16'h0E0A;
defparam \exec|a|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneive_lcell_comb \exec|a|Mux46~2 (
// Equation(s):
// \exec|a|Mux46~2_combout  = (\exec|a|shift~0_combout ) # ((!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|a|Mux46~1_combout ) # (\exec|a|Mux46~0_combout ))))

	.dataa(\exec|a|shift~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datac(\exec|a|Mux46~1_combout ),
	.datad(\exec|a|Mux46~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux46~2 .lut_mask = 16'hBBBA;
defparam \exec|a|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneive_lcell_comb \exec|a|Mux80~0 (
// Equation(s):
// \exec|a|Mux80~0_combout  = (\exec|op_alu_mux|Mux2~0_combout  & (((\exec|a|Mux46~2_combout ) # (\exec|op_alu_mux|Mux3~0_combout )))) # (!\exec|op_alu_mux|Mux2~0_combout  & (\exec|a|shift~2_combout  & ((!\exec|op_alu_mux|Mux3~0_combout ))))

	.dataa(\exec|a|shift~2_combout ),
	.datab(\exec|op_alu_mux|Mux2~0_combout ),
	.datac(\exec|a|Mux46~2_combout ),
	.datad(\exec|op_alu_mux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~0 .lut_mask = 16'hCCE2;
defparam \exec|a|Mux80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneive_lcell_comb \exec|a|Mux80~1 (
// Equation(s):
// \exec|a|Mux80~1_combout  = (\exec|a|Mux80~0_combout  & ((\exec|a|shift~5_combout ) # ((!\exec|op_alu_mux|Mux3~0_combout )))) # (!\exec|a|Mux80~0_combout  & (((\exec|a|Mux30~15_combout  & \exec|op_alu_mux|Mux3~0_combout ))))

	.dataa(\exec|a|shift~5_combout ),
	.datab(\exec|a|Mux30~15_combout ),
	.datac(\exec|a|Mux80~0_combout ),
	.datad(\exec|op_alu_mux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~1 .lut_mask = 16'hACF0;
defparam \exec|a|Mux80~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneive_lcell_comb \exec|a|Mux80~8 (
// Equation(s):
// \exec|a|Mux80~8_combout  = (\exec|a|Mux80~7_combout  & ((\exec|a|Mux80~1_combout ) # ((\exec|a|Mux80~6_combout  & \exec|op_alu_mux|Mux0~0_combout )))) # (!\exec|a|Mux80~7_combout  & (\exec|a|Mux80~6_combout  & (\exec|op_alu_mux|Mux0~0_combout )))

	.dataa(\exec|a|Mux80~7_combout ),
	.datab(\exec|a|Mux80~6_combout ),
	.datac(\exec|op_alu_mux|Mux0~0_combout ),
	.datad(\exec|a|Mux80~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~8 .lut_mask = 16'hEAC0;
defparam \exec|a|Mux80~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N16
cycloneive_lcell_comb \mem_access|address~0 (
// Equation(s):
// \mem_access|address~0_combout  = (\exec|a|Mux80~8_combout  & \reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exec|a|Mux80~8_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\mem_access|address~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address~0 .lut_mask = 16'hF000;
defparam \mem_access|address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N17
dffeas \control|data_register[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_access|address~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|data_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|data_register[0] .is_wysiwyg = "true";
defparam \control|data_register[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N1
dffeas \fetch|program_counter[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|program_counter[0]~16_combout ),
	.asdata(\control|data_register [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\control|op_branch~1_combout ),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|program_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|program_counter[0] .is_wysiwyg = "true";
defparam \fetch|program_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N8
cycloneive_lcell_comb \fetch|instruction_register~15 (
// Equation(s):
// \fetch|instruction_register~15_combout  = (\reset~input_o  & \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [14])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\fetch|instruction_register~15_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~15 .lut_mask = 16'hCC00;
defparam \fetch|instruction_register~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N9
dffeas \fetch|instruction_register[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[14] .is_wysiwyg = "true";
defparam \fetch|instruction_register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N14
cycloneive_lcell_comb \control|instruction_register~2 (
// Equation(s):
// \control|instruction_register~2_combout  = (\fetch|instruction_register [14] & \control|instruction_register[8]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|instruction_register [14]),
	.datad(\control|instruction_register[8]~0_combout ),
	.cin(gnd),
	.combout(\control|instruction_register~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|instruction_register~2 .lut_mask = 16'hF000;
defparam \control|instruction_register~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N15
dffeas \control|instruction_register[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|instruction_register~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|instruction_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \control|instruction_register[14] .is_wysiwyg = "true";
defparam \control|instruction_register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N24
cycloneive_lcell_comb \mem_access|wren~0 (
// Equation(s):
// \mem_access|wren~0_combout  = (\mem_access|Equal0~0_combout  & (\control|instruction_register [14] & ((!\control|instruction_register [15])))) # (!\mem_access|Equal0~0_combout  & (((\mem_access|wren~q ))))

	.dataa(\mem_access|Equal0~0_combout ),
	.datab(\control|instruction_register [14]),
	.datac(\mem_access|wren~q ),
	.datad(\control|instruction_register [15]),
	.cin(gnd),
	.combout(\mem_access|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|wren~0 .lut_mask = 16'h50D8;
defparam \mem_access|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N25
dffeas \mem_access|wren (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|wren~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|wren .is_wysiwyg = "true";
defparam \mem_access|wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N24
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(gnd),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCFC0;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N25
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hF0C0;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .lut_mask = 16'h0A5A;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .lut_mask = 16'h0048;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3 .lut_mask = 16'hFF08;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N7
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .lut_mask = 16'h2230;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N5
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .lut_mask = 16'h0FFF;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h00C2;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N1
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2 .lut_mask = 16'hBFFF;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h020A;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h2180;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0001;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h20A0;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 .lut_mask = 16'hFFC8;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h0888;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N3
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h3202;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datab(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h3202;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0100;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hF3E2;
defparam \mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'h00AC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hEAAA;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y25_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "LD_ST.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030;
// synopsys translate_on

// Location: M9K_X24_Y23_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "LD_ST.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA34;
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hFA50;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 .lut_mask = 16'hFFCC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N15
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hFA50;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N21
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y21_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "LD_ST.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA00;
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hEE44;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N3
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hEE44;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N17
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y18_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "LD_ST.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005;
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hEE44;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N23
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hFA50;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N5
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y20_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "LD_ST.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F;
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hFA50;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N19
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hEE44;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N1
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hF5A0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N7
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFA50;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N13
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y24_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "LD_ST.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030;
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFA50;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hDD88;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N25
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y22_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "LD_ST.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hE4E4;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N31
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFA50;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N29
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y19_N0
cycloneive_ram_block \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "LD_ST.mif";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1|ALTSYNCRAM";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 2;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000043;
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(gnd),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hEE44;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N27
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(\memory|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFA50;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N9
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hE0E0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N27
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0010;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h020A;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~5 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~5 .lut_mask = 16'hCCEC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N19
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .lut_mask = 16'h0220;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N15
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .lut_mask = 16'h0FFF;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h3002;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N25
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4 .lut_mask = 16'hFF7F;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 (
	.dataa(gnd),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .lut_mask = 16'h3FC0;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4_combout ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .lut_mask = 16'h7000;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h2810;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h4C00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .lut_mask = 16'hEEEC;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N23
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h4C00;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N3
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0001;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0B08;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N1
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h0E02;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datab(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datac(\memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.cin(gnd),
	.combout(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hF0EE;
defparam \memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0002;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .lut_mask = 16'h7878;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .lut_mask = 16'h0888;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5 .lut_mask = 16'hFF08;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 (
	.dataa(gnd),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .lut_mask = 16'h3F3F;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h4140;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4 .lut_mask = 16'hDFFF;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h020A;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .lut_mask = 16'h1400;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N23
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h4082;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h20A0;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .lut_mask = 16'hFFC8;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N15
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h40C0;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0001;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h00AC;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h00CA;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(gnd),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hCCC0;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datac(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hF5E4;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hB080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hE000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'hFFAE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h4044;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datab(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'hAC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\mem_access|memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16 .lut_mask = 16'hDCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~5 .lut_mask = 16'h0505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~8 .lut_mask = 16'hF4F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~8_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~8_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~8_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~8_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .lut_mask = 16'h5A5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~8_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'h152A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h3704;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'h01CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'h545E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .lut_mask = 16'h2628;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .lut_mask = 16'h1700;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h6CA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h4747;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'hCE0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hFC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24 .lut_mask = 16'hF2F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hAAAB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'hAB8A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'h1011;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .lut_mask = 16'h00DE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20 .lut_mask = 16'h5044;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~16 .lut_mask = 16'hFCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'hCC50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .lut_mask = 16'h5F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'hF4F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'hAA0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .lut_mask = 16'h5F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h4C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h4C13;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hCCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hAA0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .lut_mask = 16'hCDCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13 .lut_mask = 16'h00FA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14 .lut_mask = 16'hFEEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8 .lut_mask = 16'h4430;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15 .lut_mask = 16'h1500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\fetch|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0080;
defparam \fetch|memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N24
cycloneive_lcell_comb \fetch|instruction_register~0 (
// Equation(s):
// \fetch|instruction_register~0_combout  = (\reset~input_o  & \fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\fetch|memory|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\fetch|instruction_register~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|instruction_register~0 .lut_mask = 16'hF000;
defparam \fetch|instruction_register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N25
dffeas \fetch|instruction_register[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch|instruction_register~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch|instruction_register[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|instruction_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|instruction_register[0] .is_wysiwyg = "true";
defparam \fetch|instruction_register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N30
cycloneive_lcell_comb \exec|a|Mux66~8 (
// Equation(s):
// \exec|a|Mux66~8_combout  = (\exec|a|Mux79~0_combout  & (\exec|a|Mux66~0_combout )) # (!\exec|a|Mux79~0_combout  & ((\exec|a|Mux66~7_combout )))

	.dataa(\exec|a|Mux66~0_combout ),
	.datab(gnd),
	.datac(\exec|a|Mux66~7_combout ),
	.datad(\exec|a|Mux79~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux66~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux66~8 .lut_mask = 16'hAAF0;
defparam \exec|a|Mux66~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
cycloneive_lcell_comb \exec|a|Mux0~1 (
// Equation(s):
// \exec|a|Mux0~1_combout  = (\exec|a|Mux30~5_combout ) # ((\exec|alu_src_mux_b|Mux15~2_combout  & (\exec|alu_src_mux_a|Mux0~2_combout  & !\exec|alu_src_mux_b|Mux14~1_combout )))

	.dataa(\exec|alu_src_mux_b|Mux15~2_combout ),
	.datab(\exec|alu_src_mux_a|Mux0~2_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datad(\exec|a|Mux30~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux0~1 .lut_mask = 16'hFF08;
defparam \exec|a|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
cycloneive_lcell_comb \exec|a|Mux0~2 (
// Equation(s):
// \exec|a|Mux0~2_combout  = (!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Mux30~4_combout ))) # (!\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|Mux0~1_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datab(\exec|a|Mux0~1_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datad(\exec|a|Mux30~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux0~2 .lut_mask = 16'h5404;
defparam \exec|a|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneive_lcell_comb \exec|a|Mux64~5 (
// Equation(s):
// \exec|a|Mux64~5_combout  = (!\exec|op_alu_mux|Mux0~0_combout  & (!\exec|op_alu_mux|Mux3~0_combout  & ((\exec|a|Mux0~2_combout ) # (\exec|a|Mux0~0_combout ))))

	.dataa(\exec|a|Mux0~2_combout ),
	.datab(\exec|a|Mux0~0_combout ),
	.datac(\exec|op_alu_mux|Mux0~0_combout ),
	.datad(\exec|op_alu_mux|Mux3~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux64~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux64~5 .lut_mask = 16'h000E;
defparam \exec|a|Mux64~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N16
cycloneive_lcell_comb \exec|a|Add0~32 (
// Equation(s):
// \exec|a|Add0~32_combout  = !\exec|a|Add0~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\exec|a|Add0~31 ),
	.combout(\exec|a|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Add0~32 .lut_mask = 16'h0F0F;
defparam \exec|a|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N16
cycloneive_lcell_comb \exec|a|Add1~32 (
// Equation(s):
// \exec|a|Add1~32_combout  = \exec|a|Add1~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\exec|a|Add1~31 ),
	.combout(\exec|a|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Add1~32 .lut_mask = 16'hF0F0;
defparam \exec|a|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneive_lcell_comb \exec|a|Mux64~4 (
// Equation(s):
// \exec|a|Mux64~4_combout  = (\exec|op_alu_mux|Mux0~0_combout  & ((\exec|op_alu_mux|Mux3~0_combout  & ((\exec|a|Add1~32_combout ))) # (!\exec|op_alu_mux|Mux3~0_combout  & (\exec|a|Add0~32_combout ))))

	.dataa(\exec|a|Add0~32_combout ),
	.datab(\exec|op_alu_mux|Mux3~0_combout ),
	.datac(\exec|op_alu_mux|Mux0~0_combout ),
	.datad(\exec|a|Add1~32_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux64~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux64~4 .lut_mask = 16'hE020;
defparam \exec|a|Mux64~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneive_lcell_comb \exec|a|Mux64~3 (
// Equation(s):
// \exec|a|Mux64~3_combout  = (\exec|op_alu_mux|Mux3~0_combout  & (!\fetch|instruction_register [7] & (\exec|op_alu_mux|Mux1~0_combout  & \exec|a|Add1~32_combout )))

	.dataa(\exec|op_alu_mux|Mux3~0_combout ),
	.datab(\fetch|instruction_register [7]),
	.datac(\exec|op_alu_mux|Mux1~0_combout ),
	.datad(\exec|a|Add1~32_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux64~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux64~3 .lut_mask = 16'h2000;
defparam \exec|a|Mux64~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneive_lcell_comb \exec|a|Mux64~6 (
// Equation(s):
// \exec|a|Mux64~6_combout  = (\exec|a|Mux64~3_combout ) # ((!\exec|op_alu_mux|Mux1~0_combout  & ((\exec|a|Mux64~5_combout ) # (\exec|a|Mux64~4_combout ))))

	.dataa(\exec|a|Mux64~5_combout ),
	.datab(\exec|a|Mux64~4_combout ),
	.datac(\exec|op_alu_mux|Mux1~0_combout ),
	.datad(\exec|a|Mux64~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux64~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux64~6 .lut_mask = 16'hFF0E;
defparam \exec|a|Mux64~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N28
cycloneive_lcell_comb \exec|a|Mux64~0 (
// Equation(s):
// \exec|a|Mux64~0_combout  = (\exec|alu_src_mux_b|Mux14~1_combout  & (((!\exec|a|Mux79~2_combout  & \exec|a|Mux30~25_combout )))) # (!\exec|alu_src_mux_b|Mux14~1_combout  & (\exec|a|concat~2_combout ))

	.dataa(\exec|a|concat~2_combout ),
	.datab(\exec|a|Mux79~2_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~1_combout ),
	.datad(\exec|a|Mux30~25_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux64~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux64~0 .lut_mask = 16'h3A0A;
defparam \exec|a|Mux64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneive_lcell_comb \exec|a|Mux64~1 (
// Equation(s):
// \exec|a|Mux64~1_combout  = (!\exec|alu_src_mux_b|Mux13~1_combout  & ((\exec|alu_src_mux_b|Mux12~1_combout  & ((\exec|a|Mux31~11_combout ))) # (!\exec|alu_src_mux_b|Mux12~1_combout  & (\exec|a|Mux64~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~1_combout ),
	.datab(\exec|a|Mux64~0_combout ),
	.datac(\exec|a|Mux31~11_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux64~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux64~1 .lut_mask = 16'h00E4;
defparam \exec|a|Mux64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneive_lcell_comb \exec|a|Mux64~2 (
// Equation(s):
// \exec|a|Mux64~2_combout  = (\exec|a|Mux64~1_combout ) # ((\exec|a|Mux31~15_combout  & \exec|alu_src_mux_b|Mux13~1_combout ))

	.dataa(\exec|a|Mux31~15_combout ),
	.datab(\exec|a|Mux64~1_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux64~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux64~2 .lut_mask = 16'hECEC;
defparam \exec|a|Mux64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneive_lcell_comb \exec|a|Mux64~7 (
// Equation(s):
// \exec|a|Mux64~7_combout  = (\exec|op_alu_mux|Mux2~0_combout  & (\exec|a|Mux80~7_combout  & ((\exec|a|Mux64~2_combout )))) # (!\exec|op_alu_mux|Mux2~0_combout  & (((\exec|a|Mux64~6_combout ))))

	.dataa(\exec|a|Mux80~7_combout ),
	.datab(\exec|op_alu_mux|Mux2~0_combout ),
	.datac(\exec|a|Mux64~6_combout ),
	.datad(\exec|a|Mux64~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux64~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux64~7 .lut_mask = 16'hB830;
defparam \exec|a|Mux64~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N10
cycloneive_lcell_comb \exec|a|Equal0~5 (
// Equation(s):
// \exec|a|Equal0~5_combout  = (\exec|a|Equal0~1_combout  & (\exec|a|Equal0~4_combout  & (\exec|a|Equal0~3_combout  & !\exec|a|Mux69~7_combout )))

	.dataa(\exec|a|Equal0~1_combout ),
	.datab(\exec|a|Equal0~4_combout ),
	.datac(\exec|a|Equal0~3_combout ),
	.datad(\exec|a|Mux69~7_combout ),
	.cin(gnd),
	.combout(\exec|a|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Equal0~5 .lut_mask = 16'h0080;
defparam \exec|a|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N12
cycloneive_lcell_comb \exec|a|Equal0~6 (
// Equation(s):
// \exec|a|Equal0~6_combout  = (!\exec|a|Mux65~9_combout  & (!\exec|a|Mux80~8_combout  & \exec|a|Equal0~5_combout ))

	.dataa(gnd),
	.datab(\exec|a|Mux65~9_combout ),
	.datac(\exec|a|Mux80~8_combout ),
	.datad(\exec|a|Equal0~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Equal0~6 .lut_mask = 16'h0300;
defparam \exec|a|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N15
dffeas \mem_access|address[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_access|address~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[12] .is_wysiwyg = "true";
defparam \mem_access|address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
cycloneive_lcell_comb \mem_access|address[13]~feeder (
// Equation(s):
// \mem_access|address[13]~feeder_combout  = \mem_access|address~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_access|address~14_combout ),
	.cin(gnd),
	.combout(\mem_access|address[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address[13]~feeder .lut_mask = 16'hFF00;
defparam \mem_access|address[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N9
dffeas \mem_access|address[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|address[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[13] .is_wysiwyg = "true";
defparam \mem_access|address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
cycloneive_lcell_comb \mem_access|address[14]~feeder (
// Equation(s):
// \mem_access|address[14]~feeder_combout  = \mem_access|address~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_access|address~15_combout ),
	.cin(gnd),
	.combout(\mem_access|address[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_access|address[14]~feeder .lut_mask = 16'hFF00;
defparam \mem_access|address[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N3
dffeas \mem_access|address[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\mem_access|address[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[14] .is_wysiwyg = "true";
defparam \mem_access|address[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N31
dffeas \mem_access|address[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_access|address~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_access|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_access|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_access|address[15] .is_wysiwyg = "true";
defparam \mem_access|address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
