/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [18:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire [18:0] celloutsig_0_38z;
  wire [20:0] celloutsig_0_39z;
  wire [18:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [5:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_53z;
  wire [34:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  reg [4:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire [24:0] celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [2:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~celloutsig_0_41z;
  assign celloutsig_0_46z = ~celloutsig_0_12z;
  assign celloutsig_1_18z = ~in_data[159];
  assign celloutsig_0_84z = ~((celloutsig_0_56z[27] | celloutsig_0_47z) & celloutsig_0_39z[12]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[26]) & (celloutsig_0_0z | in_data[6]));
  assign celloutsig_0_17z = celloutsig_0_0z | celloutsig_0_10z;
  assign celloutsig_0_18z = celloutsig_0_4z[2] | celloutsig_0_6z;
  assign celloutsig_0_26z = celloutsig_0_5z | celloutsig_0_12z;
  assign celloutsig_0_27z = celloutsig_0_1z | celloutsig_0_2z;
  assign celloutsig_0_2z = in_data[77] | celloutsig_0_0z;
  assign celloutsig_0_49z = celloutsig_0_38z[16] ^ celloutsig_0_27z;
  assign celloutsig_0_10z = in_data[18] ^ in_data[35];
  assign celloutsig_0_12z = celloutsig_0_1z ^ celloutsig_0_2z;
  assign celloutsig_0_14z = celloutsig_0_4z[1] ^ celloutsig_0_1z;
  assign celloutsig_0_0z = ~(in_data[55] ^ in_data[53]);
  assign celloutsig_0_41z = ~(celloutsig_0_12z ^ celloutsig_0_33z[6]);
  assign celloutsig_0_61z = ~(celloutsig_0_25z ^ celloutsig_0_11z[1]);
  assign celloutsig_0_85z = ~(celloutsig_0_37z[1] ^ celloutsig_0_68z[0]);
  assign celloutsig_0_20z = { celloutsig_0_11z[6:1], celloutsig_0_15z, celloutsig_0_0z } + celloutsig_0_8z[22:15];
  assign celloutsig_0_4z = { in_data[80:77], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_4z = in_data[106:103] / { 1'h1, celloutsig_1_3z };
  assign celloutsig_0_32z = celloutsig_0_16z[5:2] > { celloutsig_0_30z[1], celloutsig_0_13z };
  assign celloutsig_0_23z = celloutsig_0_8z[18:12] <= { celloutsig_0_9z[6:1], celloutsig_0_6z };
  assign celloutsig_0_6z = celloutsig_0_3z[6:4] || { celloutsig_0_3z[13:12], celloutsig_0_5z };
  assign celloutsig_0_47z = celloutsig_0_4z[0] & ~(celloutsig_0_5z);
  assign celloutsig_1_19z = celloutsig_1_5z & ~(in_data[187]);
  assign celloutsig_0_39z = { celloutsig_0_28z, celloutsig_0_35z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_35z, celloutsig_0_20z } % { 1'h1, in_data[45:26] };
  assign celloutsig_0_33z = { celloutsig_0_9z[11], celloutsig_0_11z } % { 1'h1, celloutsig_0_24z[12:6] };
  assign celloutsig_0_13z = celloutsig_0_8z[20:18] * celloutsig_0_4z[2:0];
  assign celloutsig_0_35z = - celloutsig_0_24z[13:9];
  assign celloutsig_0_53z = - { celloutsig_0_47z, celloutsig_0_41z, celloutsig_0_47z, celloutsig_0_2z, celloutsig_0_42z, celloutsig_0_26z };
  assign celloutsig_0_8z = - { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_7z = in_data[11:3] !== celloutsig_0_3z[8:0];
  assign celloutsig_0_36z = { celloutsig_0_9z[10:8], celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_14z } | in_data[91:86];
  assign celloutsig_0_38z = in_data[49:31] | { in_data[53:36], celloutsig_0_18z };
  assign celloutsig_0_9z = { celloutsig_0_3z[16:4], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z } | in_data[34:19];
  assign celloutsig_0_22z = { celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_5z } | { celloutsig_0_11z[5:0], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_21z };
  assign celloutsig_0_5z = | in_data[48:29];
  assign celloutsig_0_21z = | { celloutsig_0_8z[24:18], celloutsig_0_13z };
  assign celloutsig_0_43z = celloutsig_0_5z & celloutsig_0_25z;
  assign celloutsig_0_15z = celloutsig_0_7z & celloutsig_0_2z;
  assign celloutsig_0_28z = celloutsig_0_15z & celloutsig_0_26z;
  assign celloutsig_0_25z = ~^ { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_1_5z = ^ { in_data[188:187], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_37z = celloutsig_0_11z[5:2] >> in_data[9:6];
  assign celloutsig_0_24z = { celloutsig_0_11z[5:0], celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_18z } >> { in_data[60:59], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_4z[4:1], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_1z } >> { celloutsig_0_9z[10:9], celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_30z = { celloutsig_0_22z[4:2], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_2z } <<< { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_17z };
  assign celloutsig_0_3z = { in_data[11:5], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } >>> in_data[18:0];
  assign celloutsig_0_56z = { celloutsig_0_37z, celloutsig_0_35z, celloutsig_0_26z, celloutsig_0_53z, celloutsig_0_46z, celloutsig_0_37z, celloutsig_0_43z, celloutsig_0_36z, celloutsig_0_35z, celloutsig_0_14z, celloutsig_0_49z } >>> { celloutsig_0_39z[12:5], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_53z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_33z };
  assign celloutsig_1_0z = in_data[135:133] ~^ in_data[143:141];
  always_latch
    if (!clkin_data[64]) celloutsig_0_68z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_68z = { celloutsig_0_24z[12], celloutsig_0_61z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_61z };
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_3z = celloutsig_1_0z;
  always_latch
    if (clkin_data[64]) celloutsig_0_11z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_11z = celloutsig_0_8z[12:6];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
