#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 14 17:17:21 2022
# Process ID: 120950
# Current directory: /home/dsoukup/Vivado-Projects/canny-zybo-z7/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.runs/system_rgb2grayscale_0_0_synth_1
# Command line: vivado -log system_rgb2grayscale_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_rgb2grayscale_0_0.tcl
# Log file: /home/dsoukup/Vivado-Projects/canny-zybo-z7/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.runs/system_rgb2grayscale_0_0_synth_1/system_rgb2grayscale_0_0.vds
# Journal file: /home/dsoukup/Vivado-Projects/canny-zybo-z7/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.runs/system_rgb2grayscale_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_rgb2grayscale_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dsoukup/Vivado-Projects/canny-zybo-z7/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.ipdefs/repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top system_rgb2grayscale_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_rgb2grayscale_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 120972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1673.699 ; gain = 153.688 ; free physical = 523 ; free virtual = 4906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_rgb2grayscale_0_0' [/home/dsoukup/Vivado-Projects/canny-zybo-z7/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_rgb2grayscale_0_0_4/synth/system_rgb2grayscale_0_0.vhd:70]
INFO: [Synth 8-3491] module 'rgb2grayscale' declared at '/home/dsoukup/Vivado-Projects/canny-zybo-z7/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/new/rgb2grayscale.v:23' bound to instance 'U0' of component 'rgb2grayscale' [/home/dsoukup/Vivado-Projects/canny-zybo-z7/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_rgb2grayscale_0_0_4/synth/system_rgb2grayscale_0_0.vhd:95]
INFO: [Synth 8-6157] synthesizing module 'rgb2grayscale' [/home/dsoukup/Vivado-Projects/canny-zybo-z7/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/new/rgb2grayscale.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2grayscale' (1#1) [/home/dsoukup/Vivado-Projects/canny-zybo-z7/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/new/rgb2grayscale.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_rgb2grayscale_0_0' (2#1) [/home/dsoukup/Vivado-Projects/canny-zybo-z7/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_rgb2grayscale_0_0_4/synth/system_rgb2grayscale_0_0.vhd:70]
WARNING: [Synth 8-3331] design rgb2grayscale has unconnected port data_in[19]
WARNING: [Synth 8-3331] design rgb2grayscale has unconnected port data_in[18]
WARNING: [Synth 8-3331] design rgb2grayscale has unconnected port data_in[17]
WARNING: [Synth 8-3331] design rgb2grayscale has unconnected port data_in[16]
WARNING: [Synth 8-3331] design rgb2grayscale has unconnected port data_in[8]
WARNING: [Synth 8-3331] design rgb2grayscale has unconnected port data_in[1]
WARNING: [Synth 8-3331] design rgb2grayscale has unconnected port data_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1731.418 ; gain = 211.406 ; free physical = 551 ; free virtual = 4935
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1737.355 ; gain = 217.344 ; free physical = 547 ; free virtual = 4930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1737.355 ; gain = 217.344 ; free physical = 547 ; free virtual = 4930
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1884.137 ; gain = 0.000 ; free physical = 472 ; free virtual = 4855
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1887.105 ; gain = 2.969 ; free physical = 470 ; free virtual = 4853
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 539 ; free virtual = 4922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 539 ; free virtual = 4922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 541 ; free virtual = 4924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 540 ; free virtual = 4924
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   6 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rgb2grayscale 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_rgb2grayscale_0_0 has unconnected port data_in[19]
WARNING: [Synth 8-3331] design system_rgb2grayscale_0_0 has unconnected port data_in[18]
WARNING: [Synth 8-3331] design system_rgb2grayscale_0_0 has unconnected port data_in[17]
WARNING: [Synth 8-3331] design system_rgb2grayscale_0_0 has unconnected port data_in[16]
WARNING: [Synth 8-3331] design system_rgb2grayscale_0_0 has unconnected port data_in[8]
WARNING: [Synth 8-3331] design system_rgb2grayscale_0_0 has unconnected port data_in[1]
WARNING: [Synth 8-3331] design system_rgb2grayscale_0_0 has unconnected port data_in[0]
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[0]' (FD) to 'U0/data_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[1]' (FD) to 'U0/data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[2]' (FD) to 'U0/data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[3]' (FD) to 'U0/data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[4]' (FD) to 'U0/data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[5]' (FD) to 'U0/data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[6]' (FD) to 'U0/data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[7]' (FD) to 'U0/data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[8]' (FD) to 'U0/data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[9]' (FD) to 'U0/data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[10]' (FD) to 'U0/data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[11]' (FD) to 'U0/data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[12]' (FD) to 'U0/data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[13]' (FD) to 'U0/data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[14]' (FD) to 'U0/data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/data_out_reg[15]' (FD) to 'U0/data_out_reg[23]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 528 ; free virtual = 4913
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 401 ; free virtual = 4786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 401 ; free virtual = 4786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 399 ; free virtual = 4785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 400 ; free virtual = 4786
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 400 ; free virtual = 4786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 400 ; free virtual = 4786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 400 ; free virtual = 4786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 400 ; free virtual = 4786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 400 ; free virtual = 4786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT2   |     1|
|3     |LUT3   |     7|
|4     |LUT4   |     7|
|5     |LUT5   |     3|
|6     |LUT6   |     3|
|7     |FDRE   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    36|
|2     |  U0     |rgb2grayscale |    36|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 400 ; free virtual = 4786
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1887.105 ; gain = 217.344 ; free physical = 457 ; free virtual = 4843
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1887.105 ; gain = 367.094 ; free physical = 457 ; free virtual = 4843
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.074 ; gain = 0.000 ; free physical = 402 ; free virtual = 4788
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1890.074 ; gain = 518.633 ; free physical = 491 ; free virtual = 4877
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.074 ; gain = 0.000 ; free physical = 491 ; free virtual = 4877
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dsoukup/Vivado-Projects/canny-zybo-z7/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.runs/system_rgb2grayscale_0_0_synth_1/system_rgb2grayscale_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.086 ; gain = 0.000 ; free physical = 487 ; free virtual = 4874
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dsoukup/Vivado-Projects/canny-zybo-z7/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.runs/system_rgb2grayscale_0_0_synth_1/system_rgb2grayscale_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_rgb2grayscale_0_0_utilization_synth.rpt -pb system_rgb2grayscale_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 14 17:17:51 2022...
