// Seed: 3942306601
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_11;
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    input tri id_2,
    output supply0 id_3,
    input tri id_4,
    input wor id_5,
    input wire id_6,
    output supply0 id_7
);
  assign id_3 = 1;
  logic [1 'b0 : -1 'b0] id_9;
  always_latch @(posedge id_2 or 1) id_1 <= id_9;
  logic id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_10,
      id_9,
      id_10,
      id_9
  );
endmodule
