MIG: 21:21:18 : Running customizer.xit
MIG: 21:21:18 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 21:21:18 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/xilinx_project/project_1/.Xil/Vivado-3792-Qlala-PC/coregen/mig_7series_0
MIG: 21:21:18 : synp_flow:  -- synthesis_mode: Other
MIG: 21:21:18 : outputDirectory: e:/xilinx_project/project_1/.Xil/Vivado-3792-Qlala-PC/coregen/mig_7series_0/_tmp/
MIG: 21:21:18 : vivado_mode: xpg_pa
MIG: 21:21:18 :  locked false  
MIG: 21:21:18 : HDL Language: VHDL
MIG: 21:21:18 : compInfo: true
MIG: 21:21:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:21:18 : xilinx_path: E:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 21:21:18 : I am in catch area
MIG: 21:21:18 : Running E:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/xilinx_project/project_1/.Xil/Vivado-3792-Qlala-PC/coregen/mig_7series_0/xil_txt.in -cg_exc_out e:/xilinx_project/project_1/.Xil/Vivado-3792-Qlala-PC/coregen/mig_7series_0/xil_txt.out ... 
MIG: 21:26:12 : Prasad before: xmlPropertyPrj --  .prj
MIG: 21:26:12 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 21:26:12 : XML_INPUT_FILE: e:/xilinx_project/project_1/.Xil/Vivado-3792-Qlala-PC/coregen/mig_7series_0/mig_a.prj
MIG: 21:26:12 : Component_Name: mig_7series_0
MIG: 21:26:12 : Moving mig_7series_0 ...
MIG: 21:26:12 : Moving mig_7series_0.vho ...
MIG: 21:26:12 : Moving mig_7series_0_xmdf.tcl ...
MIG: 21:26:12 : Sending back 0
MIG: 21:26:14 : xml_input_file: mig_a.prj
MIG: 21:26:14 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:26:14 : xml_input_file: mig_a.prj
MIG: 21:26:14 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 21:26:14 : In updateAllModelParams
MIG: 21:26:14 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:26:14 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 21:26:14 : XGUI hdlLanguage: VHDL
MIG: 21:26:14 : xgui vivado_mode: xpg_pa
MIG: 21:26:14 : xgui hdlLanguage: VHDL -- hdlExt: vhd
MIG: 21:26:14 : Reading E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.vhd ...
MIG: 21:26:14 : 1
MIG: 21:26:14 : Inside fn mem: DDR2
MIG: 21:26:14 : detect_uiclk: 150015002
MIG: 21:26:14 : cntrl:  memtype: DDR2
MIG: 21:26:14 : 1200
MIG: 21:26:14 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 21:26:14 : DDR2
MIG: 21:26:14 : 
MIG: 21:26:14 : 150015002
MIG: 21:26:14 : 
MIG: 21:26:14 :  polarity_value: 1
MIG: 21:26:14 : 
MIG: 21:26:14 : 
MIG: 21:26:14 : cntrl:  memtype: DDR2
MIG: 21:26:14 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:26:14 : 
MIG: 21:26:14 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:26:14 : 
MIG: 21:26:14 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:26:14 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:26:14 : 
MIG: 21:26:14 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:26:14 : 
MIG: 21:26:14 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:26:14 : 
MIG: 21:26:14 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:26:14 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 21:26:14 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:26:14 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:26:14 : 2
MIG: 21:26:14 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:26:14 : 16
MIG: 21:26:14 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:26:14 : 2
MIG: 21:26:14 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:26:14 : 
MIG: 21:26:14 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:26:14 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:26:14 : 
MIG: 21:26:14 :  Valid Param: ECC ==> OFF
MIG: 21:26:14 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:26:14 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> 16
MIG: 21:26:14 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:26:14 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:26:14 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:26:14 : 
MIG: 21:26:14 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:26:14 : 13
MIG: 21:26:14 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:26:14 : 27
MIG: 21:26:14 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:26:14 : 
MIG: 21:26:14 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:26:14 : 
MIG: 21:26:14 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:26:14 : 
MIG: 21:26:15 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:26:15 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:26:15 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:26:15 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:26:15 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:26:15 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:26:15 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:26:15 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:26:15 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:26:15 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:26:15 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:26:15 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:26:15 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:26:15 : 
MIG: 21:26:15 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:26:15 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4999
MIG: 21:26:15 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 6
MIG: 21:26:15 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 21:26:15 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:26:15 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:26:15 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:26:15 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:26:15 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 21:26:15 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 21:26:15 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 21:26:15 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 21:26:15 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:26:15 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:26:15 :  Invalid Param: DDR2_tPRDI ==> 1000000
MIG: 21:26:15 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:26:15 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:26:15 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:26:15 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:26:15 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:26:15 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:26:15 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:26:15 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:26:15 :  Invalid Param: DDR2_tZQI ==> 128000000
MIG: 21:26:15 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:26:15 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:26:15 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:26:15 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> "1111"
MIG: 21:26:15 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> "0000"
MIG: 21:26:15 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> "0000"
MIG: 21:26:15 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> "0000"
MIG: 21:26:15 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> "0000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA_CTL_B0 ==> "0101"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA_CTL_B1 ==> "0000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA_CTL_B2 ==> "0000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA_CTL_B3 ==> "0000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA_CTL_B4 ==> "0000"
MIG: 21:26:15 :  Invalid Param: DDR2_PHY_0_BITLANES ==> X"FFC3F7FFF3FE"
MIG: 21:26:15 :  Invalid Param: DDR2_PHY_1_BITLANES ==> X"000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_PHY_2_BITLANES ==> X"000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_CK_BYTE_MAP ==> X"000000000000000000000000000000000003"
MIG: 21:26:15 :  Invalid Param: DDR2_ADDR_MAP ==> X"00000000001003301A01903203A034018036012011017015"
MIG: 21:26:15 :  Invalid Param: DDR2_BANK_MAP ==> X"01301601B"
MIG: 21:26:15 :  Invalid Param: DDR2_CAS_MAP ==> X"039"
MIG: 21:26:15 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> X"00"
MIG: 21:26:15 :  Invalid Param: DDR2_CKE_MAP ==> X"000000000000000000000038"
MIG: 21:26:15 :  Invalid Param: DDR2_ODT_MAP ==> X"000000000000000000000035"
MIG: 21:26:15 :  Invalid Param: DDR2_CS_MAP ==> X"000000000000000000000000000037"
MIG: 21:26:15 :  Invalid Param: DDR2_PARITY_MAP ==> X"000"
MIG: 21:26:15 :  Invalid Param: DDR2_RAS_MAP ==> X"014"
MIG: 21:26:15 :  Invalid Param: DDR2_WE_MAP ==> X"03B"
MIG: 21:26:15 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> X"000000000000000000000000000000000200"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA0_MAP ==> X"008004009007005001006003"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA1_MAP ==> X"022028020024027025026021"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA2_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA3_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA4_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA5_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA6_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA7_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA8_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA9_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA10_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA11_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA12_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA13_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA14_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA15_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA16_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA17_MAP ==> X"000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_MASK0_MAP ==> X"000000000000000000000029002"
MIG: 21:26:15 :  Invalid Param: DDR2_MASK1_MAP ==> X"000000000000000000000000000"
MIG: 21:26:15 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> "00000001"
MIG: 21:26:15 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> "00000000"
MIG: 21:26:15 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:26:15 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:26:15 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:26:15 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:26:15 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:26:15 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:26:15 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 21:26:15 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> X"0000"
MIG: 21:26:15 :  Invalid Param: DDR2_CALIB_COL_ADD ==> X"000"
MIG: 21:26:15 :  Invalid Param: DDR2_CALIB_BA_ADD ==> "000"
MIG: 21:26:15 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:26:15 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 21:26:15 :  Invalid Param: DDR2_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 21:26:15 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:26:15 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:26:15 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:26:15 :  Invalid Param: DDR2_FPGA_SPEED_GRADE ==> 1
MIG: 21:26:15 :  Invalid Param: DDR2_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 21:26:15 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:26:15 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:26:15 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:26:15 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:26:15 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:26:15 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:26:15 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 21:26:15 : 
MIG: 21:26:15 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 21:26:15 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:26:15 : 
MIG: 21:26:15 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:26:15 : 
MIG: 21:26:15 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:26:15 : NOBUF
MIG: 21:26:15 : NONE
MIG: 21:26:15 : 
MIG: 21:26:15 : Same Interface
MIG: 21:26:24 : Running synthesis.xit
MIG: 21:26:25 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:26:25 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 21:26:25 : Running vhdl_synth_rpr.xit
MIG: 21:26:25 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:26:25 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 21:26:25 : Running simulation.xit
MIG: 21:26:25 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:26:25 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 21:26:25 : Running vhdl_sim_rpr.xit
MIG: 21:26:25 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:26:25 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 21:26:25 : Running implementation.xit
MIG: 21:26:25 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 21:26:25 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 17:32:54 : xml_input_file: mig_a.prj
MIG: 17:32:54 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 17:32:55 : xml_input_file: mig_a.prj
MIG: 17:32:55 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 17:32:57 : Running customizer.xit
MIG: 17:32:57 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 17:32:57 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0
MIG: 17:32:57 : synp_flow:  -- synthesis_mode: Other
MIG: 17:32:57 : outputDirectory: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/_tmp/
MIG: 17:32:57 : vivado_mode: xpg_pa
MIG: 17:32:57 :  locked false  
MIG: 17:32:57 : HDL Language: VHDL
MIG: 17:32:57 : compInfo: false
MIG: 17:32:57 : Vivado Options xc7a100t csg324 -1
MIG: 17:32:57 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:32:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:32:57 : xilinx_path: E:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 17:32:57 : I am in catch area
MIG: 17:32:57 : Running E:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/xil_txt.in -cg_exc_out e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/xil_txt.out ... 
MIG: 17:35:36 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 17:35:36 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 17:35:36 : XML_INPUT_FILE: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/mig_b.prj
MIG: 17:35:36 : Component_Name: mig_7series_0
MIG: 17:35:36 : Moving mig_7series_0 ...
MIG: 17:35:36 : Moving mig_7series_0.vho ...
MIG: 17:35:36 : Moving mig_7series_0_xmdf.tcl ...
MIG: 17:35:36 : Sending back 0
MIG: 17:35:37 : xml_input_file: mig_b.prj
MIG: 17:35:37 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 17:35:37 : xml_input_file: mig_b.prj
MIG: 17:35:37 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 17:35:37 : In updateAllModelParams
MIG: 17:35:37 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:35:37 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 17:35:37 : XGUI hdlLanguage: VHDL
MIG: 17:35:37 : xgui vivado_mode: xpg_pa
MIG: 17:35:37 : xgui hdlLanguage: VHDL -- hdlExt: vhd
MIG: 17:35:37 : Reading E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.vhd ...
MIG: 17:35:37 : 
MIG: 17:35:37 : Inside fn mem: DDR2
MIG: 17:35:37 : detect_uiclk: 150015002
MIG: 17:35:37 : cntrl:  memtype: DDR2
MIG: 17:35:37 : 
MIG: 17:35:37 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 17:35:37 : 
MIG: 17:35:37 : 
MIG: 17:35:37 : 
MIG: 17:35:37 : 
MIG: 17:35:37 :  polarity_value: 1
MIG: 17:35:37 : 
MIG: 17:35:37 : 
MIG: 17:35:37 : cntrl:  memtype: DDR2
MIG: 17:35:37 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 17:35:37 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 17:35:37 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 17:35:37 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 17:35:37 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 17:35:37 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: ECC ==> OFF
MIG: 17:35:37 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:35:37 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> 16
MIG: 17:35:37 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:35:37 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 17:35:37 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 17:35:37 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:35:37 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 17:35:37 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 17:35:37 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 17:35:37 :  Invalid Param: DDR2_AL ==> "0"
MIG: 17:35:37 :  Invalid Param: DDR2_nAL ==> 0
MIG: 17:35:37 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 17:35:37 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 17:35:37 :  Invalid Param: DDR2_CL ==> 5
MIG: 17:35:37 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 17:35:37 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 17:35:37 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 17:35:37 : 
MIG: 17:35:37 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 17:35:37 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 9999
MIG: 17:35:37 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 12
MIG: 17:35:37 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 17:35:37 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 17:35:37 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 17:35:37 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 17:35:37 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 17:35:37 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 17:35:37 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 17:35:37 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 17:35:37 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:35:37 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 17:35:37 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 17:35:37 :  Invalid Param: DDR2_tPRDI ==> 1000000
MIG: 17:35:37 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 17:35:37 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 17:35:37 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 17:35:37 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 17:35:37 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 17:35:37 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 17:35:37 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 17:35:37 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 17:35:37 :  Invalid Param: DDR2_tZQI ==> 128000000
MIG: 17:35:37 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 17:35:37 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:35:37 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 17:35:37 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> "1111"
MIG: 17:35:37 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> "0000"
MIG: 17:35:37 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> "0000"
MIG: 17:35:37 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> "0000"
MIG: 17:35:37 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> "0000"
MIG: 17:35:37 :  Invalid Param: DDR2_DATA_CTL_B0 ==> "0101"
MIG: 17:35:37 :  Invalid Param: DDR2_DATA_CTL_B1 ==> "0000"
MIG: 17:35:37 :  Invalid Param: DDR2_DATA_CTL_B2 ==> "0000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA_CTL_B3 ==> "0000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA_CTL_B4 ==> "0000"
MIG: 17:35:38 :  Invalid Param: DDR2_PHY_0_BITLANES ==> X"FFC3F7FFF3FE"
MIG: 17:35:38 :  Invalid Param: DDR2_PHY_1_BITLANES ==> X"000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_PHY_2_BITLANES ==> X"000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_CK_BYTE_MAP ==> X"000000000000000000000000000000000003"
MIG: 17:35:38 :  Invalid Param: DDR2_ADDR_MAP ==> X"00000000001003301A01903203A034018036012011017015"
MIG: 17:35:38 :  Invalid Param: DDR2_BANK_MAP ==> X"01301601B"
MIG: 17:35:38 :  Invalid Param: DDR2_CAS_MAP ==> X"039"
MIG: 17:35:38 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> X"00"
MIG: 17:35:38 :  Invalid Param: DDR2_CKE_MAP ==> X"000000000000000000000038"
MIG: 17:35:38 :  Invalid Param: DDR2_ODT_MAP ==> X"000000000000000000000035"
MIG: 17:35:38 :  Invalid Param: DDR2_CS_MAP ==> X"000000000000000000000000000037"
MIG: 17:35:38 :  Invalid Param: DDR2_PARITY_MAP ==> X"000"
MIG: 17:35:38 :  Invalid Param: DDR2_RAS_MAP ==> X"014"
MIG: 17:35:38 :  Invalid Param: DDR2_WE_MAP ==> X"03B"
MIG: 17:35:38 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> X"000000000000000000000000000000000200"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA0_MAP ==> X"008004009007005001006003"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA1_MAP ==> X"022028020024027025026021"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA2_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA3_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA4_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA5_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA6_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA7_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA8_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA9_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA10_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA11_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA12_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA13_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA14_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA15_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA16_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA17_MAP ==> X"000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_MASK0_MAP ==> X"000000000000000000000029002"
MIG: 17:35:38 :  Invalid Param: DDR2_MASK1_MAP ==> X"000000000000000000000000000"
MIG: 17:35:38 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> "00000001"
MIG: 17:35:38 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> "00000000"
MIG: 17:35:38 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:35:38 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 17:35:38 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:35:38 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 17:35:38 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 17:35:38 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 17:35:38 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 17:35:38 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> X"0000"
MIG: 17:35:38 :  Invalid Param: DDR2_CALIB_COL_ADD ==> X"000"
MIG: 17:35:38 :  Invalid Param: DDR2_CALIB_BA_ADD ==> "000"
MIG: 17:35:38 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 17:35:38 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 17:35:38 :  Invalid Param: DDR2_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 17:35:38 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:35:38 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 17:35:38 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 17:35:38 :  Invalid Param: DDR2_FPGA_SPEED_GRADE ==> 1
MIG: 17:35:38 :  Invalid Param: DDR2_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:35:38 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:35:38 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 17:35:38 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 17:35:38 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 17:35:38 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 17:35:38 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:35:38 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 17:35:38 : 
MIG: 17:35:38 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 17:35:38 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:35:38 : 
MIG: 17:35:38 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 17:35:38 : 
MIG: 17:35:38 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:35:38 : 
MIG: 17:35:38 : NOBUF
MIG: 17:35:38 : 
MIG: 17:35:38 : Same Interface
MIG: 17:35:42 : Running synthesis.xit
MIG: 17:35:42 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:35:42 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 17:35:42 : Running vhdl_synth_rpr.xit
MIG: 17:35:42 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:35:42 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 17:35:42 : Running simulation.xit
MIG: 17:35:42 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:35:42 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 17:35:43 : Running vhdl_sim_rpr.xit
MIG: 17:35:43 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:35:43 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 17:35:43 : Running implementation.xit
MIG: 17:35:43 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:35:43 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 18:11:12 : Running customizer.xit
MIG: 18:11:12 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 18:11:12 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0
MIG: 18:11:12 : synp_flow:  -- synthesis_mode: Other
MIG: 18:11:12 : outputDirectory: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/_tmp/
MIG: 18:11:12 : vivado_mode: xpg_pa
MIG: 18:11:12 :  locked false  
MIG: 18:11:12 : HDL Language: VHDL
MIG: 18:11:12 : compInfo: false
MIG: 18:11:12 : Vivado Options xc7a100t csg324 -1
MIG: 18:11:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:11:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:11:12 : xilinx_path: E:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:11:12 : I am in catch area
MIG: 18:11:12 : Running E:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/xil_txt.in -cg_exc_out e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/xil_txt.out ... 
MIG: 18:14:00 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 18:14:00 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 18:14:00 : XML_INPUT_FILE: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/mig_a.prj
MIG: 18:14:00 : Component_Name: mig_7series_0
MIG: 18:14:00 : Moving mig_7series_0 ...
MIG: 18:14:00 : Moving mig_7series_0.vho ...
MIG: 18:14:00 : Moving mig_7series_0_xmdf.tcl ...
MIG: 18:14:00 : Sending back 0
MIG: 18:14:01 : xml_input_file: mig_a.prj
MIG: 18:14:01 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 18:14:01 : xml_input_file: mig_a.prj
MIG: 18:14:01 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 18:14:01 : In updateAllModelParams
MIG: 18:14:01 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:14:01 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 18:14:01 : XGUI hdlLanguage: VHDL
MIG: 18:14:01 : xgui vivado_mode: xpg_pa
MIG: 18:14:01 : xgui hdlLanguage: VHDL -- hdlExt: vhd
MIG: 18:14:01 : Reading E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.vhd ...
MIG: 18:14:01 : 
MIG: 18:14:01 : Inside fn mem: DDR2
MIG: 18:14:01 : detect_uiclk: 150015002
MIG: 18:14:01 : cntrl:  memtype: DDR2
MIG: 18:14:01 : 
MIG: 18:14:01 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 18:14:01 : 
MIG: 18:14:01 : 
MIG: 18:14:01 : 
MIG: 18:14:01 : 
MIG: 18:14:01 :  polarity_value: 0
MIG: 18:14:01 : ACTIVE_HIGH
MIG: 18:14:01 : 
MIG: 18:14:01 : cntrl:  memtype: DDR2
MIG: 18:14:01 :  Invalid Param: DDR2_RST_ACT_LOW ==> 0
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 18:14:01 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 18:14:01 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 18:14:01 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 18:14:01 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 18:14:01 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: ECC ==> OFF
MIG: 18:14:01 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:14:01 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> 16
MIG: 18:14:01 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:14:01 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 18:14:01 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 18:14:01 : 
MIG: 18:14:01 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 18:14:01 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:14:01 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 18:14:01 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 18:14:01 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 18:14:01 :  Invalid Param: DDR2_AL ==> "0"
MIG: 18:14:01 :  Invalid Param: DDR2_nAL ==> 0
MIG: 18:14:01 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 18:14:02 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 18:14:02 :  Invalid Param: DDR2_CL ==> 5
MIG: 18:14:02 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 18:14:02 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 18:14:02 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 18:14:02 : 
MIG: 18:14:02 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 18:14:02 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 9999
MIG: 18:14:02 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 12
MIG: 18:14:02 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 18:14:02 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 18:14:02 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 18:14:02 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 18:14:02 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 18:14:02 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 18:14:02 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 18:14:02 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 18:14:02 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:14:02 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 18:14:02 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 18:14:02 :  Invalid Param: DDR2_tPRDI ==> 1000000
MIG: 18:14:02 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 18:14:02 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 18:14:02 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 18:14:02 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 18:14:02 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 18:14:02 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 18:14:02 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 18:14:02 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 18:14:02 :  Invalid Param: DDR2_tZQI ==> 128000000
MIG: 18:14:02 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 18:14:02 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:14:02 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 18:14:02 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> "1111"
MIG: 18:14:02 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> "0000"
MIG: 18:14:02 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> "0000"
MIG: 18:14:02 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> "0000"
MIG: 18:14:02 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> "0000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA_CTL_B0 ==> "0101"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA_CTL_B1 ==> "0000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA_CTL_B2 ==> "0000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA_CTL_B3 ==> "0000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA_CTL_B4 ==> "0000"
MIG: 18:14:02 :  Invalid Param: DDR2_PHY_0_BITLANES ==> X"FFC3F7FFF3FE"
MIG: 18:14:02 :  Invalid Param: DDR2_PHY_1_BITLANES ==> X"000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_PHY_2_BITLANES ==> X"000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_CK_BYTE_MAP ==> X"000000000000000000000000000000000003"
MIG: 18:14:02 :  Invalid Param: DDR2_ADDR_MAP ==> X"00000000001003301A01903203A034018036012011017015"
MIG: 18:14:02 :  Invalid Param: DDR2_BANK_MAP ==> X"01301601B"
MIG: 18:14:02 :  Invalid Param: DDR2_CAS_MAP ==> X"039"
MIG: 18:14:02 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> X"00"
MIG: 18:14:02 :  Invalid Param: DDR2_CKE_MAP ==> X"000000000000000000000038"
MIG: 18:14:02 :  Invalid Param: DDR2_ODT_MAP ==> X"000000000000000000000035"
MIG: 18:14:02 :  Invalid Param: DDR2_CS_MAP ==> X"000000000000000000000000000037"
MIG: 18:14:02 :  Invalid Param: DDR2_PARITY_MAP ==> X"000"
MIG: 18:14:02 :  Invalid Param: DDR2_RAS_MAP ==> X"014"
MIG: 18:14:02 :  Invalid Param: DDR2_WE_MAP ==> X"03B"
MIG: 18:14:02 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> X"000000000000000000000000000000000200"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA0_MAP ==> X"008004009007005001006003"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA1_MAP ==> X"022028020024027025026021"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA2_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA3_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA4_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA5_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA6_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA7_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA8_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA9_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA10_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA11_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA12_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA13_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA14_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA15_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA16_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA17_MAP ==> X"000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_MASK0_MAP ==> X"000000000000000000000029002"
MIG: 18:14:02 :  Invalid Param: DDR2_MASK1_MAP ==> X"000000000000000000000000000"
MIG: 18:14:02 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> "00000001"
MIG: 18:14:02 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> "00000000"
MIG: 18:14:02 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:14:02 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 18:14:02 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:14:02 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 18:14:02 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 18:14:02 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 18:14:02 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 18:14:02 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> X"0000"
MIG: 18:14:02 :  Invalid Param: DDR2_CALIB_COL_ADD ==> X"000"
MIG: 18:14:02 :  Invalid Param: DDR2_CALIB_BA_ADD ==> "000"
MIG: 18:14:02 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 18:14:02 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 18:14:02 :  Invalid Param: DDR2_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 18:14:02 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:14:02 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 18:14:02 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 18:14:02 :  Invalid Param: DDR2_FPGA_SPEED_GRADE ==> 1
MIG: 18:14:02 :  Invalid Param: DDR2_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:14:02 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:14:02 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 18:14:02 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 18:14:02 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 18:14:02 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 18:14:02 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:14:02 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 18:14:02 : 
MIG: 18:14:02 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 18:14:02 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:14:02 : 
MIG: 18:14:02 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 18:14:02 : 
MIG: 18:14:02 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:14:02 : 
MIG: 18:14:02 : 
MIG: 18:14:02 : 
MIG: 18:14:02 : Same Interface
MIG: 18:14:05 : Running synthesis.xit
MIG: 18:14:05 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:14:05 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 18:14:05 : Running vhdl_synth_rpr.xit
MIG: 18:14:05 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:14:05 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 18:14:05 : Running simulation.xit
MIG: 18:14:05 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:14:05 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 18:14:06 : Running vhdl_sim_rpr.xit
MIG: 18:14:06 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:14:06 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 18:14:06 : Running implementation.xit
MIG: 18:14:06 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:14:06 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 19:35:42 : Running customizer.xit
MIG: 19:35:42 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 19:35:42 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0
MIG: 19:35:42 : synp_flow:  -- synthesis_mode: Other
MIG: 19:35:42 : outputDirectory: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/_tmp/
MIG: 19:35:42 : vivado_mode: xpg_pa
MIG: 19:35:42 :  locked false  
MIG: 19:35:42 : HDL Language: VHDL
MIG: 19:35:42 : compInfo: false
MIG: 19:35:42 : Vivado Options xc7a100t csg324 -1
MIG: 19:35:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:35:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:35:42 : xilinx_path: E:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:35:42 : I am in catch area
MIG: 19:35:42 : Running E:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/xil_txt.in -cg_exc_out e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/xil_txt.out ... 
MIG: 19:36:07 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 19:36:07 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 19:36:07 : XML_INPUT_FILE: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/mig_b.prj
MIG: 19:36:07 : Component_Name: mig_7series_0
MIG: 19:36:07 : Moving mig_7series_0 ...
MIG: 19:36:07 : Moving mig_7series_0.vho ...
MIG: 19:36:07 : Moving mig_7series_0_xmdf.tcl ...
MIG: 19:36:07 : Sending back 0
MIG: 19:36:08 : xml_input_file: mig_b.prj
MIG: 19:36:08 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 19:36:08 : xml_input_file: mig_b.prj
MIG: 19:36:09 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 19:36:09 : In updateAllModelParams
MIG: 19:36:09 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:36:09 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 19:36:09 : XGUI hdlLanguage: VHDL
MIG: 19:36:09 : xgui vivado_mode: xpg_pa
MIG: 19:36:09 : xgui hdlLanguage: VHDL -- hdlExt: vhd
MIG: 19:36:09 : Reading E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.vhd ...
MIG: 19:36:09 : 
MIG: 19:36:09 : Inside fn mem: DDR2
MIG: 19:36:09 : detect_uiclk: 150015002
MIG: 19:36:09 : cntrl:  memtype: DDR2
MIG: 19:36:09 : 
MIG: 19:36:09 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 19:36:09 : 
MIG: 19:36:09 : 
MIG: 19:36:09 : 
MIG: 19:36:09 : 
MIG: 19:36:09 :  polarity_value: 1
MIG: 19:36:09 : ACTIVE_LOW
MIG: 19:36:09 : 
MIG: 19:36:09 : cntrl:  memtype: DDR2
MIG: 19:36:09 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 19:36:09 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 19:36:09 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 19:36:09 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 19:36:09 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 19:36:09 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: ECC ==> OFF
MIG: 19:36:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:36:09 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> 16
MIG: 19:36:09 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:36:09 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 19:36:09 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 19:36:09 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 19:36:09 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 19:36:09 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 19:36:09 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 19:36:09 :  Invalid Param: DDR2_AL ==> "0"
MIG: 19:36:09 :  Invalid Param: DDR2_nAL ==> 0
MIG: 19:36:09 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 19:36:09 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 19:36:09 :  Invalid Param: DDR2_CL ==> 5
MIG: 19:36:09 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 19:36:09 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 19:36:09 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 19:36:09 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 9999
MIG: 19:36:09 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 12
MIG: 19:36:09 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 19:36:09 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 19:36:09 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 19:36:09 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 19:36:09 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 19:36:09 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 19:36:09 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 19:36:09 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 19:36:09 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:36:09 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 19:36:09 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 19:36:09 :  Invalid Param: DDR2_tPRDI ==> 1000000
MIG: 19:36:09 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 19:36:09 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 19:36:09 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 19:36:09 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 19:36:09 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 19:36:09 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 19:36:09 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 19:36:09 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 19:36:09 :  Invalid Param: DDR2_tZQI ==> 128000000
MIG: 19:36:09 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 19:36:09 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:36:09 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 19:36:09 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> "1111"
MIG: 19:36:09 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> "0000"
MIG: 19:36:09 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> "0000"
MIG: 19:36:09 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> "0000"
MIG: 19:36:09 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> "0000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA_CTL_B0 ==> "0101"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA_CTL_B1 ==> "0000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA_CTL_B2 ==> "0000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA_CTL_B3 ==> "0000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA_CTL_B4 ==> "0000"
MIG: 19:36:09 :  Invalid Param: DDR2_PHY_0_BITLANES ==> X"FFC3F7FFF3FE"
MIG: 19:36:09 :  Invalid Param: DDR2_PHY_1_BITLANES ==> X"000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_PHY_2_BITLANES ==> X"000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_CK_BYTE_MAP ==> X"000000000000000000000000000000000003"
MIG: 19:36:09 :  Invalid Param: DDR2_ADDR_MAP ==> X"00000000001003301A01903203A034018036012011017015"
MIG: 19:36:09 :  Invalid Param: DDR2_BANK_MAP ==> X"01301601B"
MIG: 19:36:09 :  Invalid Param: DDR2_CAS_MAP ==> X"039"
MIG: 19:36:09 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> X"00"
MIG: 19:36:09 :  Invalid Param: DDR2_CKE_MAP ==> X"000000000000000000000038"
MIG: 19:36:09 :  Invalid Param: DDR2_ODT_MAP ==> X"000000000000000000000035"
MIG: 19:36:09 :  Invalid Param: DDR2_CS_MAP ==> X"000000000000000000000000000037"
MIG: 19:36:09 :  Invalid Param: DDR2_PARITY_MAP ==> X"000"
MIG: 19:36:09 :  Invalid Param: DDR2_RAS_MAP ==> X"014"
MIG: 19:36:09 :  Invalid Param: DDR2_WE_MAP ==> X"03B"
MIG: 19:36:09 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> X"000000000000000000000000000000000200"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA0_MAP ==> X"008004009007005001006003"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA1_MAP ==> X"022028020024027025026021"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA2_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA3_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA4_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA5_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA6_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA7_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA8_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA9_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA10_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA11_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA12_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA13_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA14_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA15_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA16_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA17_MAP ==> X"000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_MASK0_MAP ==> X"000000000000000000000029002"
MIG: 19:36:09 :  Invalid Param: DDR2_MASK1_MAP ==> X"000000000000000000000000000"
MIG: 19:36:09 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> "00000001"
MIG: 19:36:09 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> "00000000"
MIG: 19:36:09 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:36:09 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 19:36:09 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 19:36:09 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 19:36:09 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 19:36:09 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 19:36:09 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 19:36:09 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> X"0000"
MIG: 19:36:09 :  Invalid Param: DDR2_CALIB_COL_ADD ==> X"000"
MIG: 19:36:09 :  Invalid Param: DDR2_CALIB_BA_ADD ==> "000"
MIG: 19:36:09 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 19:36:09 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 19:36:09 :  Invalid Param: DDR2_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 19:36:09 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 19:36:09 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 19:36:09 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 19:36:09 :  Invalid Param: DDR2_FPGA_SPEED_GRADE ==> 1
MIG: 19:36:09 :  Invalid Param: DDR2_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:36:09 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:36:09 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 19:36:09 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 19:36:09 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 19:36:09 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 19:36:09 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:36:09 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 19:36:09 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 19:36:09 : 
MIG: 19:36:09 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 19:36:09 : 
MIG: 19:36:09 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:36:09 : 
MIG: 19:36:09 : 
MIG: 19:36:09 : 
MIG: 19:36:09 : Same Interface
MIG: 19:36:18 : Running synthesis.xit
MIG: 19:36:18 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:36:18 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 19:36:18 : Running vhdl_synth_rpr.xit
MIG: 19:36:18 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:36:18 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 19:36:18 : Running simulation.xit
MIG: 19:36:18 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:36:18 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 19:36:18 : Running vhdl_sim_rpr.xit
MIG: 19:36:18 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:36:18 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 19:36:19 : Running implementation.xit
MIG: 19:36:19 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:36:19 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 19:38:24 : Running customizer.xit
MIG: 19:38:24 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 19:38:24 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0
MIG: 19:38:24 : synp_flow:  -- synthesis_mode: Other
MIG: 19:38:24 : outputDirectory: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/_tmp/
MIG: 19:38:24 : vivado_mode: xpg_pa
MIG: 19:38:24 :  locked false  
MIG: 19:38:24 : HDL Language: VHDL
MIG: 19:38:24 : compInfo: false
MIG: 19:38:24 : Vivado Options xc7a100t csg324 -1
MIG: 19:38:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:38:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:38:24 : xilinx_path: E:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:38:24 : I am in catch area
MIG: 19:38:24 : Running E:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/xil_txt.in -cg_exc_out e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/xil_txt.out ... 
MIG: 19:38:57 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 19:38:57 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 19:38:57 : XML_INPUT_FILE: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/mig_a.prj
MIG: 19:38:57 : Component_Name: mig_7series_0
MIG: 19:38:57 : Moving mig_7series_0 ...
MIG: 19:38:58 : Moving mig_7series_0.vho ...
MIG: 19:38:58 : Moving mig_7series_0_xmdf.tcl ...
MIG: 19:38:58 : Sending back 0
MIG: 19:38:58 : xml_input_file: mig_a.prj
MIG: 19:38:58 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 19:38:58 : xml_input_file: mig_a.prj
MIG: 19:38:58 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 19:38:58 : In updateAllModelParams
MIG: 19:38:58 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:38:58 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 19:38:58 : XGUI hdlLanguage: VHDL
MIG: 19:38:58 : xgui vivado_mode: xpg_pa
MIG: 19:38:58 : xgui hdlLanguage: VHDL -- hdlExt: vhd
MIG: 19:38:58 : Reading E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.vhd ...
MIG: 19:38:58 : 
MIG: 19:38:58 : Inside fn mem: DDR2
MIG: 19:38:58 : detect_uiclk: 150015002
MIG: 19:38:58 : cntrl:  memtype: DDR2
MIG: 19:38:58 : 
MIG: 19:38:58 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 19:38:58 : 
MIG: 19:38:58 : 
MIG: 19:38:58 : 
MIG: 19:38:58 : 
MIG: 19:38:58 :  polarity_value: 1
MIG: 19:38:58 : 
MIG: 19:38:58 : 
MIG: 19:38:58 : cntrl:  memtype: DDR2
MIG: 19:38:58 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 19:38:59 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 19:38:59 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 19:38:59 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 19:38:59 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 19:38:59 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: ECC ==> OFF
MIG: 19:38:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:38:59 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> 16
MIG: 19:38:59 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:38:59 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 19:38:59 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 19:38:59 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 19:38:59 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 19:38:59 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 19:38:59 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 19:38:59 :  Invalid Param: DDR2_AL ==> "0"
MIG: 19:38:59 :  Invalid Param: DDR2_nAL ==> 0
MIG: 19:38:59 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 19:38:59 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 19:38:59 :  Invalid Param: DDR2_CL ==> 5
MIG: 19:38:59 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 19:38:59 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 19:38:59 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 19:38:59 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 9999
MIG: 19:38:59 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 12
MIG: 19:38:59 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 19:38:59 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 19:38:59 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 19:38:59 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 19:38:59 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 19:38:59 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 19:38:59 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 19:38:59 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 19:38:59 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:38:59 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 19:38:59 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 19:38:59 :  Invalid Param: DDR2_tPRDI ==> 1000000
MIG: 19:38:59 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 19:38:59 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 19:38:59 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 19:38:59 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 19:38:59 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 19:38:59 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 19:38:59 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 19:38:59 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 19:38:59 :  Invalid Param: DDR2_tZQI ==> 128000000
MIG: 19:38:59 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 19:38:59 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:38:59 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 19:38:59 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> "1111"
MIG: 19:38:59 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> "0000"
MIG: 19:38:59 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> "0000"
MIG: 19:38:59 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> "0000"
MIG: 19:38:59 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> "0000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA_CTL_B0 ==> "0101"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA_CTL_B1 ==> "0000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA_CTL_B2 ==> "0000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA_CTL_B3 ==> "0000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA_CTL_B4 ==> "0000"
MIG: 19:38:59 :  Invalid Param: DDR2_PHY_0_BITLANES ==> X"FFC3F7FFF3FE"
MIG: 19:38:59 :  Invalid Param: DDR2_PHY_1_BITLANES ==> X"000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_PHY_2_BITLANES ==> X"000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_CK_BYTE_MAP ==> X"000000000000000000000000000000000003"
MIG: 19:38:59 :  Invalid Param: DDR2_ADDR_MAP ==> X"00000000001003301A01903203A034018036012011017015"
MIG: 19:38:59 :  Invalid Param: DDR2_BANK_MAP ==> X"01301601B"
MIG: 19:38:59 :  Invalid Param: DDR2_CAS_MAP ==> X"039"
MIG: 19:38:59 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> X"00"
MIG: 19:38:59 :  Invalid Param: DDR2_CKE_MAP ==> X"000000000000000000000038"
MIG: 19:38:59 :  Invalid Param: DDR2_ODT_MAP ==> X"000000000000000000000035"
MIG: 19:38:59 :  Invalid Param: DDR2_CS_MAP ==> X"000000000000000000000000000037"
MIG: 19:38:59 :  Invalid Param: DDR2_PARITY_MAP ==> X"000"
MIG: 19:38:59 :  Invalid Param: DDR2_RAS_MAP ==> X"014"
MIG: 19:38:59 :  Invalid Param: DDR2_WE_MAP ==> X"03B"
MIG: 19:38:59 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> X"000000000000000000000000000000000200"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA0_MAP ==> X"008004009007005001006003"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA1_MAP ==> X"022028020024027025026021"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA2_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA3_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA4_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA5_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA6_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA7_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA8_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA9_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA10_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA11_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA12_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA13_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA14_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA15_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA16_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA17_MAP ==> X"000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_MASK0_MAP ==> X"000000000000000000000029002"
MIG: 19:38:59 :  Invalid Param: DDR2_MASK1_MAP ==> X"000000000000000000000000000"
MIG: 19:38:59 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> "00000001"
MIG: 19:38:59 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> "00000000"
MIG: 19:38:59 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:38:59 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 19:38:59 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 19:38:59 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 19:38:59 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 19:38:59 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 19:38:59 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 19:38:59 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> X"0000"
MIG: 19:38:59 :  Invalid Param: DDR2_CALIB_COL_ADD ==> X"000"
MIG: 19:38:59 :  Invalid Param: DDR2_CALIB_BA_ADD ==> "000"
MIG: 19:38:59 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 19:38:59 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 19:38:59 :  Invalid Param: DDR2_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 19:38:59 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 19:38:59 :  Invalid Param: DDR2_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 19:38:59 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 19:38:59 :  Invalid Param: DDR2_FPGA_SPEED_GRADE ==> 1
MIG: 19:38:59 :  Invalid Param: DDR2_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:38:59 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:38:59 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 19:38:59 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 19:38:59 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 19:38:59 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 19:38:59 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:38:59 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 19:38:59 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 19:38:59 : 
MIG: 19:38:59 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 19:38:59 : 
MIG: 19:38:59 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:38:59 : 
MIG: 19:38:59 : 
MIG: 19:38:59 : 
MIG: 19:38:59 : Same Interface
MIG: 19:39:03 : Running synthesis.xit
MIG: 19:39:03 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:39:03 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 19:39:03 : Running vhdl_synth_rpr.xit
MIG: 19:39:03 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:39:03 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 19:39:03 : Running simulation.xit
MIG: 19:39:03 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:39:03 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 19:39:04 : Running vhdl_sim_rpr.xit
MIG: 19:39:04 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:39:04 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 19:39:04 : Running implementation.xit
MIG: 19:39:04 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:39:04 : IGN:         <InputClkFreq>100.01</InputClkFreq> <==>         <InputClkFreq>100.01</InputClkFreq> 
MIG: 20:43:48 : Running customizer.xit
MIG: 20:43:48 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 20:43:48 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0
MIG: 20:43:48 : synp_flow:  -- synthesis_mode: Other
MIG: 20:43:48 : outputDirectory: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/_tmp/
MIG: 20:43:48 : vivado_mode: xpg_pa
MIG: 20:43:48 :  locked false  
MIG: 20:43:48 : HDL Language: VHDL
MIG: 20:43:48 : compInfo: false
MIG: 20:43:48 : Vivado Options xc7a100t csg324 -1
MIG: 20:43:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:43:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:43:48 : xilinx_path: E:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 20:43:48 : I am in catch area
MIG: 20:43:48 : Running E:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/xil_txt.in -cg_exc_out e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/xil_txt.out ... 
MIG: 20:45:04 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 20:45:04 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 20:45:04 : XML_INPUT_FILE: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/mig_b.prj
MIG: 20:45:04 : Component_Name: mig_7series_0
MIG: 20:45:04 : Moving mig_7series_0 ...
MIG: 20:45:04 : Moving mig_7series_0.vho ...
MIG: 20:45:04 : Moving mig_7series_0_xmdf.tcl ...
MIG: 20:45:04 : Sending back 0
MIG: 20:45:05 : xml_input_file: mig_b.prj
MIG: 20:45:05 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 20:45:05 : xml_input_file: mig_b.prj
MIG: 20:45:05 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 20:45:05 : In updateAllModelParams
MIG: 20:45:05 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:45:05 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 20:45:05 : XGUI hdlLanguage: VHDL
MIG: 20:45:05 : xgui vivado_mode: xpg_pa
MIG: 20:45:05 : xgui hdlLanguage: VHDL -- hdlExt: vhd
MIG: 20:45:05 : Reading E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.vhd ...
MIG: 20:45:05 : 
MIG: 20:45:05 : Inside fn mem: DDR2
MIG: 20:45:05 : detect_uiclk: 150015002
MIG: 20:45:05 : cntrl:  memtype: DDR2
MIG: 20:45:05 : 
MIG: 20:45:05 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:45:05 : 
MIG: 20:45:05 : 
MIG: 20:45:05 : 
MIG: 20:45:05 : 
MIG: 20:45:05 :  polarity_value: 1
MIG: 20:45:05 : 
MIG: 20:45:05 : 
MIG: 20:45:05 : cntrl:  memtype: DDR2
MIG: 20:45:05 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:45:06 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:45:06 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 20:45:06 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:45:06 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:45:06 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: ECC ==> OFF
MIG: 20:45:06 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:45:06 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> 16
MIG: 20:45:06 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:45:06 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:45:06 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:45:06 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:45:06 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:45:06 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:45:06 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:45:06 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:45:06 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:45:06 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:45:06 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:45:06 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:45:06 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:45:06 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:45:06 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:45:06 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4999
MIG: 20:45:06 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 6
MIG: 20:45:06 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 20:45:06 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:45:06 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:45:06 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:45:06 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:45:06 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 20:45:06 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:45:06 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 20:45:06 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:45:06 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:45:06 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:45:06 :  Invalid Param: DDR2_tPRDI ==> 1000000
MIG: 20:45:06 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:45:06 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:45:06 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:45:06 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:45:06 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:45:06 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:45:06 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:45:06 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:45:06 :  Invalid Param: DDR2_tZQI ==> 128000000
MIG: 20:45:06 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:45:06 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:45:06 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:45:06 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> "1111"
MIG: 20:45:06 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> "0000"
MIG: 20:45:06 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> "0000"
MIG: 20:45:06 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> "0000"
MIG: 20:45:06 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> "0000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA_CTL_B0 ==> "0101"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA_CTL_B1 ==> "0000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA_CTL_B2 ==> "0000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA_CTL_B3 ==> "0000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA_CTL_B4 ==> "0000"
MIG: 20:45:06 :  Invalid Param: DDR2_PHY_0_BITLANES ==> X"FFC3F7FFF3FE"
MIG: 20:45:06 :  Invalid Param: DDR2_PHY_1_BITLANES ==> X"000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_PHY_2_BITLANES ==> X"000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_CK_BYTE_MAP ==> X"000000000000000000000000000000000003"
MIG: 20:45:06 :  Invalid Param: DDR2_ADDR_MAP ==> X"00000000001003301A01903203A034018036012011017015"
MIG: 20:45:06 :  Invalid Param: DDR2_BANK_MAP ==> X"01301601B"
MIG: 20:45:06 :  Invalid Param: DDR2_CAS_MAP ==> X"039"
MIG: 20:45:06 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> X"00"
MIG: 20:45:06 :  Invalid Param: DDR2_CKE_MAP ==> X"000000000000000000000038"
MIG: 20:45:06 :  Invalid Param: DDR2_ODT_MAP ==> X"000000000000000000000035"
MIG: 20:45:06 :  Invalid Param: DDR2_CS_MAP ==> X"000000000000000000000000000037"
MIG: 20:45:06 :  Invalid Param: DDR2_PARITY_MAP ==> X"000"
MIG: 20:45:06 :  Invalid Param: DDR2_RAS_MAP ==> X"014"
MIG: 20:45:06 :  Invalid Param: DDR2_WE_MAP ==> X"03B"
MIG: 20:45:06 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> X"000000000000000000000000000000000200"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA0_MAP ==> X"008004009007005001006003"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA1_MAP ==> X"022028020024027025026021"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA2_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA3_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA4_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA5_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA6_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA7_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA8_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA9_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA10_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA11_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA12_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA13_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA14_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA15_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA16_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA17_MAP ==> X"000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_MASK0_MAP ==> X"000000000000000000000029002"
MIG: 20:45:06 :  Invalid Param: DDR2_MASK1_MAP ==> X"000000000000000000000000000"
MIG: 20:45:06 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> "00000001"
MIG: 20:45:06 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> "00000000"
MIG: 20:45:06 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:45:06 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:45:06 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:45:06 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:45:06 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:45:06 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:45:06 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 20:45:06 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> X"0000"
MIG: 20:45:06 :  Invalid Param: DDR2_CALIB_COL_ADD ==> X"000"
MIG: 20:45:06 :  Invalid Param: DDR2_CALIB_BA_ADD ==> "000"
MIG: 20:45:06 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:45:06 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 20:45:06 :  Invalid Param: DDR2_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 20:45:06 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:45:06 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:45:06 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:45:06 :  Invalid Param: DDR2_FPGA_SPEED_GRADE ==> 1
MIG: 20:45:06 :  Invalid Param: DDR2_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 20:45:06 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:45:06 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:45:06 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:45:06 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:45:06 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:45:06 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:45:06 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 20:45:06 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:45:06 : 
MIG: 20:45:06 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:45:06 : 
MIG: 20:45:06 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:45:06 : 
MIG: 20:45:06 : NONE
MIG: 20:45:06 : 
MIG: 20:45:06 : Same Interface
MIG: 20:45:09 : Running synthesis.xit
MIG: 20:45:10 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:45:10 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 20:45:10 : Running vhdl_synth_rpr.xit
MIG: 20:45:10 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:45:10 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 20:45:10 : Running simulation.xit
MIG: 20:45:10 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:45:10 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 20:45:10 : Running vhdl_sim_rpr.xit
MIG: 20:45:10 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:45:10 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 20:45:10 : Running implementation.xit
MIG: 20:45:10 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 20:45:10 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 00:51:46 : Running example_syn.xit
MIG: 00:51:47 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:51:47 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 00:51:47 : Running example_sim.xit
MIG: 00:51:47 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 00:51:47 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 00:51:48 : MEM_TECH: DDR2_SDRAM
MIG: 00:51:48 : axi -- NATIVE
MIG: 00:51:48 : data_depth -- 1024
MIG: 01:02:49 : Running synthesis.xit
MIG: 01:02:49 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:02:49 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 01:02:51 : Running vhdl_synth_rpr.xit
MIG: 01:02:51 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:02:51 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 01:02:51 : Running simulation.xit
MIG: 01:02:51 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:02:51 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 01:02:52 : Running vhdl_sim_rpr.xit
MIG: 01:02:52 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:02:52 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 01:02:52 : Running implementation.xit
MIG: 01:02:52 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:02:52 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 01:21:41 : Running customizer.xit
MIG: 01:21:41 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 01:21:41 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0
MIG: 01:21:41 : synp_flow:  -- synthesis_mode: Other
MIG: 01:21:41 : outputDirectory: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/_tmp/
MIG: 01:21:41 : vivado_mode: xpg_pa
MIG: 01:21:41 :  locked false  
MIG: 01:21:41 : HDL Language: VHDL
MIG: 01:21:41 : compInfo: false
MIG: 01:21:41 : Vivado Options xc7a100t csg324 -1
MIG: 01:21:41 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:21:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:21:41 : xilinx_path: E:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:21:41 : I am in catch area
MIG: 01:21:41 : Running E:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/xil_txt.in -cg_exc_out e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/xil_txt.out ... 
MIG: 01:25:19 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 01:25:19 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 01:25:19 : XML_INPUT_FILE: e:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10292-Qlala-PC/coregen/mig_7series_0/mig_a.prj
MIG: 01:25:19 : Component_Name: mig_7series_0
MIG: 01:25:19 : Moving mig_7series_0 ...
MIG: 01:25:19 : Moving mig_7series_0.vho ...
MIG: 01:25:19 : Moving mig_7series_0_xmdf.tcl ...
MIG: 01:25:19 : Sending back 0
MIG: 01:25:20 : xml_input_file: mig_a.prj
MIG: 01:25:20 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 01:25:20 : xml_input_file: mig_a.prj
MIG: 01:25:20 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 01:25:20 : In updateAllModelParams
MIG: 01:25:20 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:25:20 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 01:25:20 : XGUI hdlLanguage: VHDL
MIG: 01:25:20 : xgui vivado_mode: xpg_pa
MIG: 01:25:20 : xgui hdlLanguage: VHDL -- hdlExt: vhd
MIG: 01:25:20 : Reading E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.vhd ...
MIG: 01:25:20 : 
MIG: 01:25:20 : Inside fn mem: DDR2
MIG: 01:25:20 : detect_uiclk: 150015002
MIG: 01:25:20 : cntrl:  memtype: DDR2
MIG: 01:25:20 : 
MIG: 01:25:20 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 01:25:20 : 
MIG: 01:25:20 : 
MIG: 01:25:20 : 
MIG: 01:25:20 : 
MIG: 01:25:20 :  polarity_value: 1
MIG: 01:25:20 : 
MIG: 01:25:20 : 
MIG: 01:25:20 : cntrl:  memtype: DDR2
MIG: 01:25:20 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 01:25:20 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 01:25:20 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 01:25:20 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 01:25:20 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 01:25:20 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: ECC ==> OFF
MIG: 01:25:20 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 01:25:20 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> 16
MIG: 01:25:20 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 01:25:20 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 01:25:20 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 01:25:20 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 01:25:20 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 01:25:20 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 01:25:20 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 01:25:20 :  Invalid Param: DDR2_AL ==> "0"
MIG: 01:25:20 :  Invalid Param: DDR2_nAL ==> 0
MIG: 01:25:20 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 01:25:20 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 01:25:20 :  Invalid Param: DDR2_CL ==> 5
MIG: 01:25:20 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 01:25:20 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 01:25:20 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 01:25:20 : 
MIG: 01:25:20 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 01:25:20 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4999
MIG: 01:25:20 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 6
MIG: 01:25:20 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 01:25:20 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 01:25:20 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 01:25:20 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 01:25:20 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 01:25:20 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 01:25:20 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 01:25:20 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 01:25:20 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 01:25:20 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 01:25:20 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 01:25:20 :  Invalid Param: DDR2_tPRDI ==> 1000000
MIG: 01:25:20 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 01:25:20 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 01:25:20 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 01:25:20 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 01:25:20 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 01:25:20 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 01:25:20 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 01:25:20 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 01:25:20 :  Invalid Param: DDR2_tZQI ==> 128000000
MIG: 01:25:20 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 01:25:20 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 01:25:20 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 01:25:20 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> "1111"
MIG: 01:25:20 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> "0000"
MIG: 01:25:20 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> "0000"
MIG: 01:25:20 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> "0000"
MIG: 01:25:21 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> "0000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA_CTL_B0 ==> "0101"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA_CTL_B1 ==> "0000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA_CTL_B2 ==> "0000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA_CTL_B3 ==> "0000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA_CTL_B4 ==> "0000"
MIG: 01:25:21 :  Invalid Param: DDR2_PHY_0_BITLANES ==> X"FFC3F7FFF3FE"
MIG: 01:25:21 :  Invalid Param: DDR2_PHY_1_BITLANES ==> X"000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_PHY_2_BITLANES ==> X"000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_CK_BYTE_MAP ==> X"000000000000000000000000000000000003"
MIG: 01:25:21 :  Invalid Param: DDR2_ADDR_MAP ==> X"00000000001003301A01903203A034018036012011017015"
MIG: 01:25:21 :  Invalid Param: DDR2_BANK_MAP ==> X"01301601B"
MIG: 01:25:21 :  Invalid Param: DDR2_CAS_MAP ==> X"039"
MIG: 01:25:21 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> X"00"
MIG: 01:25:21 :  Invalid Param: DDR2_CKE_MAP ==> X"000000000000000000000038"
MIG: 01:25:21 :  Invalid Param: DDR2_ODT_MAP ==> X"000000000000000000000035"
MIG: 01:25:21 :  Invalid Param: DDR2_CS_MAP ==> X"000000000000000000000000000037"
MIG: 01:25:21 :  Invalid Param: DDR2_PARITY_MAP ==> X"000"
MIG: 01:25:21 :  Invalid Param: DDR2_RAS_MAP ==> X"014"
MIG: 01:25:21 :  Invalid Param: DDR2_WE_MAP ==> X"03B"
MIG: 01:25:21 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> X"000000000000000000000000000000000200"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA0_MAP ==> X"008004009007005001006003"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA1_MAP ==> X"022028020024027025026021"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA2_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA3_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA4_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA5_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA6_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA7_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA8_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA9_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA10_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA11_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA12_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA13_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA14_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA15_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA16_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA17_MAP ==> X"000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_MASK0_MAP ==> X"000000000000000000000029002"
MIG: 01:25:21 :  Invalid Param: DDR2_MASK1_MAP ==> X"000000000000000000000000000"
MIG: 01:25:21 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> "00000001"
MIG: 01:25:21 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> "00000000"
MIG: 01:25:21 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 01:25:21 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 01:25:21 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 01:25:21 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 01:25:21 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 01:25:21 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 01:25:21 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 01:25:21 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> X"0000"
MIG: 01:25:21 :  Invalid Param: DDR2_CALIB_COL_ADD ==> X"000"
MIG: 01:25:21 :  Invalid Param: DDR2_CALIB_BA_ADD ==> "000"
MIG: 01:25:21 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 01:25:21 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 01:25:21 :  Invalid Param: DDR2_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 01:25:21 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 01:25:21 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 01:25:21 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 01:25:21 :  Invalid Param: DDR2_FPGA_SPEED_GRADE ==> 1
MIG: 01:25:21 :  Invalid Param: DDR2_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 01:25:21 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 01:25:21 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 01:25:21 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 01:25:21 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 01:25:21 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 01:25:21 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 01:25:21 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 01:25:21 : 
MIG: 01:25:21 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 01:25:21 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 01:25:21 : 
MIG: 01:25:21 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 01:25:21 : 
MIG: 01:25:21 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 01:25:21 : 
MIG: 01:25:21 : 
MIG: 01:25:21 : 
MIG: 01:25:21 : Same Interface
MIG: 01:25:36 : ################# RUNNING MIG BATCH ###################
MIG: 01:25:36 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0
MIG: 01:25:36 : synp_flow:  -- synthesis_mode: Other
MIG: 01:25:36 : outputDirectory: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 01:25:36 : vivado_mode: xpg_pa
MIG: 01:25:36 :  locked false  
MIG: 01:25:36 : HDL Language: VHDL
MIG: 01:25:36 : compInfo: false
MIG: 01:25:36 : Vivado Options xc7a100t csg324 -1
MIG: 01:25:36 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:25:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:25:36 : xilinx_path: E:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:25:36 : I am in catch area
MIG: 01:25:36 : Running E:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 01:25:42 : XML_INPUT_FILE: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 01:25:42 : Component_Name: mig_7series_0
MIG: 01:25:42 : Moving mig_7series_0 ...
MIG: 01:25:42 : Moving mig_7series_0.vho ...
MIG: 01:25:42 : Moving mig_7series_0_xmdf.tcl ...
MIG: 01:25:42 : Running synthesis.xit
MIG: 01:25:42 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:25:42 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 01:25:42 : Running vhdl_synth_rpr.xit
MIG: 01:25:43 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:25:43 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 01:25:43 : Running simulation.xit
MIG: 01:25:43 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:25:43 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 01:25:43 : Running vhdl_sim_rpr.xit
MIG: 01:25:43 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:25:43 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 01:25:43 : Running implementation.xit
MIG: 01:25:43 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:25:43 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 01:38:30 : ################# RUNNING MIG BATCH ###################
MIG: 01:38:30 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0
MIG: 01:38:30 : synp_flow:  -- synthesis_mode: Other
MIG: 01:38:30 : outputDirectory: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 01:38:30 : vivado_mode: xpg_pa
MIG: 01:38:30 :  locked false  
MIG: 01:38:30 : HDL Language: VHDL
MIG: 01:38:30 : compInfo: false
MIG: 01:38:30 : Vivado Options xc7a100t csg324 -1
MIG: 01:38:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 01:38:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:38:30 : xilinx_path: E:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 01:38:30 : I am in catch area
MIG: 01:38:30 : Running E:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 01:38:36 : XML_INPUT_FILE: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 01:38:36 : Component_Name: mig_7series_0
MIG: 01:38:36 : Moving mig_7series_0 ...
MIG: 01:38:36 : Moving mig_7series_0.vho ...
MIG: 01:38:36 : Moving mig_7series_0_xmdf.tcl ...
MIG: 01:38:36 : Running synthesis.xit
MIG: 01:38:36 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:38:36 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 01:38:36 : Running vhdl_synth_rpr.xit
MIG: 01:38:36 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:38:36 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 01:38:37 : Running simulation.xit
MIG: 01:38:37 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:38:37 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 01:38:37 : Running vhdl_sim_rpr.xit
MIG: 01:38:37 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:38:37 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 01:38:37 : Running implementation.xit
MIG: 01:38:37 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 01:38:37 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 02:00:42 : ################# RUNNING MIG BATCH ###################
MIG: 02:00:42 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0
MIG: 02:00:42 : synp_flow:  -- synthesis_mode: Other
MIG: 02:00:42 : outputDirectory: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 02:00:42 : vivado_mode: xpg_pa
MIG: 02:00:42 :  locked false  
MIG: 02:00:42 : HDL Language: VHDL
MIG: 02:00:42 : compInfo: false
MIG: 02:00:42 : Vivado Options xc7a100t csg324 -1
MIG: 02:00:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:00:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:00:42 : xilinx_path: E:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 02:00:42 : I am in catch area
MIG: 02:00:42 : Running E:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 02:00:48 : XML_INPUT_FILE: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 02:00:48 : Component_Name: mig_7series_0
MIG: 02:00:48 : Moving mig_7series_0 ...
MIG: 02:00:48 : Moving mig_7series_0.vho ...
MIG: 02:00:48 : Moving mig_7series_0_xmdf.tcl ...
MIG: 02:00:48 : Running synthesis.xit
MIG: 02:00:48 : ################# RUNNING MIG BATCH ###################
MIG: 02:00:48 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0
MIG: 02:00:48 : synp_flow:  -- synthesis_mode: Other
MIG: 02:00:48 : outputDirectory: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 02:00:48 : vivado_mode: xpg_pa
MIG: 02:00:48 :  locked false  
MIG: 02:00:48 : HDL Language: VHDL
MIG: 02:00:48 : compInfo: false
MIG: 02:00:48 : Vivado Options xc7a100t csg324 -1
MIG: 02:00:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:00:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:00:48 : xilinx_path: E:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 02:00:48 : I am in catch area
MIG: 02:00:48 : Running E:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 02:00:54 : XML_INPUT_FILE: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 02:00:54 : Component_Name: mig_7series_0
MIG: 02:00:54 : Moving mig_7series_0 ...
MIG: 02:00:54 : Moving mig_7series_0.vho ...
MIG: 02:00:54 : Moving mig_7series_0_xmdf.tcl ...
MIG: 02:00:54 : Running vhdl_synth_rpr.xit
MIG: 02:00:54 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 02:00:54 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 02:00:54 : Running simulation.xit
MIG: 02:00:54 : ################# RUNNING MIG BATCH ###################
MIG: 02:00:54 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0
MIG: 02:00:54 : synp_flow:  -- synthesis_mode: Other
MIG: 02:00:54 : outputDirectory: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 02:00:54 : vivado_mode: xpg_pa
MIG: 02:00:54 :  locked false  
MIG: 02:00:54 : HDL Language: VHDL
MIG: 02:00:54 : compInfo: false
MIG: 02:00:54 : Vivado Options xc7a100t csg324 -1
MIG: 02:00:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:00:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:00:54 : xilinx_path: E:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 02:00:54 : I am in catch area
MIG: 02:00:54 : Running E:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 02:01:00 : XML_INPUT_FILE: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 02:01:00 : Component_Name: mig_7series_0
MIG: 02:01:00 : Moving mig_7series_0 ...
MIG: 02:01:00 : Moving mig_7series_0.vho ...
MIG: 02:01:00 : Moving mig_7series_0_xmdf.tcl ...
MIG: 02:01:01 : Running vhdl_sim_rpr.xit
MIG: 02:01:01 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 02:01:01 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 02:01:01 : Running implementation.xit
MIG: 02:01:01 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 02:01:01 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 02:02:32 : Running synthesis.xit
MIG: 02:02:32 : ################# RUNNING MIG BATCH ###################
MIG: 02:02:32 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0
MIG: 02:02:32 : synp_flow:  -- synthesis_mode: Other
MIG: 02:02:32 : outputDirectory: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 02:02:32 : vivado_mode: xpg_pa
MIG: 02:02:32 :  locked false  
MIG: 02:02:32 : HDL Language: VHDL
MIG: 02:02:32 : compInfo: false
MIG: 02:02:32 : Vivado Options xc7a100t csg324 -1
MIG: 02:02:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:02:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:02:32 : xilinx_path: E:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 02:02:32 : I am in catch area
MIG: 02:02:32 : Running E:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 02:02:38 : XML_INPUT_FILE: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 02:02:38 : Component_Name: mig_7series_0
MIG: 02:02:38 : Moving mig_7series_0 ...
MIG: 02:02:38 : Moving mig_7series_0.vho ...
MIG: 02:02:38 : Moving mig_7series_0_xmdf.tcl ...
MIG: 02:02:38 : Running vhdl_synth_rpr.xit
MIG: 02:02:38 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 02:02:38 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 02:02:39 : Running implementation.xit
MIG: 02:02:39 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 02:02:39 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:32:44 : xml_input_file: mig_a.prj
MIG: 22:32:44 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:32:44 : xml_input_file: mig_a.prj
MIG: 22:32:44 : Absolute path of xml_input_file: e:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 19:45:23 : Running synthesis.xit
MIG: 19:45:23 : ################# RUNNING MIG BATCH ###################
MIG: 19:45:23 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0
MIG: 19:45:23 : synp_flow:  -- synthesis_mode: Other
MIG: 19:45:23 : outputDirectory: c:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 19:45:23 : vivado_mode: xpg_pa
MIG: 19:45:23 :  locked false  
MIG: 19:45:23 : HDL Language: VHDL
MIG: 19:45:23 : compInfo: false
MIG: 19:45:23 : Vivado Options xc7a100t csg324 -1
MIG: 19:45:23 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:45:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:45:23 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 19:45:23 : I am in catch area
MIG: 19:45:23 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 19:45:33 : XML_INPUT_FILE: c:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 19:45:33 : Component_Name: mig_7series_0
MIG: 19:45:33 : Moving mig_7series_0 ...
MIG: 19:45:34 : Moving mig_7series_0.vho ...
MIG: 19:45:34 : Moving mig_7series_0_xmdf.tcl ...
MIG: 19:45:34 : Running vhdl_synth_rpr.xit
MIG: 19:45:34 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:45:34 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 19:45:34 : Running implementation.xit
MIG: 19:45:34 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 19:45:34 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:23:33 : xml_input_file: mig_a.prj
MIG: 22:23:33 : Absolute path of xml_input_file: c:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:23:33 : xml_input_file: mig_a.prj
MIG: 22:23:33 : Absolute path of xml_input_file: c:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:23:36 : Running customizer.xit
MIG: 22:23:36 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 22:23:36 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8368-Qlala-Blade/coregen/mig_7series_0
MIG: 22:23:36 : synp_flow:  -- synthesis_mode: Other
MIG: 22:23:36 : outputDirectory: c:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8368-Qlala-Blade/coregen/mig_7series_0/_tmp/
MIG: 22:23:36 : vivado_mode: xpg_pa
MIG: 22:23:36 :  locked false  
MIG: 22:23:36 : HDL Language: VHDL
MIG: 22:23:36 : compInfo: false
MIG: 22:23:36 : Vivado Options xc7a100t csg324 -1
MIG: 22:23:36 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:23:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:23:36 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 22:23:36 : I am in catch area
MIG: 22:23:36 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8368-Qlala-Blade/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8368-Qlala-Blade/coregen/mig_7series_0/xil_txt.out ... 
MIG: 22:29:19 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 22:29:19 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 22:29:19 : XML_INPUT_FILE: c:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8368-Qlala-Blade/coregen/mig_7series_0/mig_b.prj
MIG: 22:29:19 : Component_Name: mig_7series_0
MIG: 22:29:19 : Moving mig_7series_0 ...
MIG: 22:29:19 : Moving mig_7series_0.vho ...
MIG: 22:29:19 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:29:19 : Sending back 0
MIG: 22:29:21 : xml_input_file: mig_b.prj
MIG: 22:29:21 : Absolute path of xml_input_file: c:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:29:21 : xml_input_file: mig_b.prj
MIG: 22:29:21 : Absolute path of xml_input_file: c:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 22:29:21 : In updateAllModelParams
MIG: 22:29:21 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:29:21 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:29:21 : XGUI hdlLanguage: VHDL
MIG: 22:29:21 : xgui vivado_mode: xpg_pa
MIG: 22:29:21 : xgui hdlLanguage: VHDL -- hdlExt: vhd
MIG: 22:29:21 : Reading C:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.vhd ...
MIG: 22:29:21 : 
MIG: 22:29:21 : Inside fn mem: DDR2
MIG: 22:29:21 : detect_uiclk: 150015002
MIG: 22:29:21 : cntrl:  memtype: DDR2
MIG: 22:29:21 : 
MIG: 22:29:21 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 22:29:21 : 
MIG: 22:29:21 : 
MIG: 22:29:21 : 
MIG: 22:29:21 : 
MIG: 22:29:21 :  polarity_value: 1
MIG: 22:29:21 : 
MIG: 22:29:21 : 
MIG: 22:29:21 : cntrl:  memtype: DDR2
MIG: 22:29:21 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:29:21 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:29:21 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 22:29:21 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:29:21 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:29:21 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: ECC ==> OFF
MIG: 22:29:21 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:29:21 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> 16
MIG: 22:29:21 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:29:21 :  Invalid Param: DDR2_nBANK_MACHS ==> 2
MIG: 22:29:21 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:29:21 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:29:21 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:29:21 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:29:21 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:29:21 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:29:21 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:29:21 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:29:21 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:29:21 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:29:21 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:29:21 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:29:21 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:29:21 : 
MIG: 22:29:21 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:29:21 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4999
MIG: 22:29:21 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 6
MIG: 22:29:21 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 22:29:21 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:29:21 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:29:21 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:29:21 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:29:21 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 22:29:21 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 22:29:21 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 22:29:21 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:29:21 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:29:21 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:29:21 :  Invalid Param: DDR2_tPRDI ==> 1000000
MIG: 22:29:21 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:29:21 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:29:21 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:29:21 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:29:21 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:29:21 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:29:21 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:29:21 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:29:21 :  Invalid Param: DDR2_tZQI ==> 128000000
MIG: 22:29:21 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:29:21 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:29:21 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:29:21 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> "1111"
MIG: 22:29:21 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> "0000"
MIG: 22:29:21 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> "0000"
MIG: 22:29:21 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> "0000"
MIG: 22:29:21 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> "0000"
MIG: 22:29:21 :  Invalid Param: DDR2_DATA_CTL_B0 ==> "0101"
MIG: 22:29:21 :  Invalid Param: DDR2_DATA_CTL_B1 ==> "0000"
MIG: 22:29:21 :  Invalid Param: DDR2_DATA_CTL_B2 ==> "0000"
MIG: 22:29:21 :  Invalid Param: DDR2_DATA_CTL_B3 ==> "0000"
MIG: 22:29:21 :  Invalid Param: DDR2_DATA_CTL_B4 ==> "0000"
MIG: 22:29:21 :  Invalid Param: DDR2_PHY_0_BITLANES ==> X"FFC3F7FFF3FE"
MIG: 22:29:21 :  Invalid Param: DDR2_PHY_1_BITLANES ==> X"000000000000"
MIG: 22:29:21 :  Invalid Param: DDR2_PHY_2_BITLANES ==> X"000000000000"
MIG: 22:29:21 :  Invalid Param: DDR2_CK_BYTE_MAP ==> X"000000000000000000000000000000000003"
MIG: 22:29:21 :  Invalid Param: DDR2_ADDR_MAP ==> X"00000000001003301A01903203A034018036012011017015"
MIG: 22:29:21 :  Invalid Param: DDR2_BANK_MAP ==> X"01301601B"
MIG: 22:29:21 :  Invalid Param: DDR2_CAS_MAP ==> X"039"
MIG: 22:29:21 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> X"00"
MIG: 22:29:21 :  Invalid Param: DDR2_CKE_MAP ==> X"000000000000000000000038"
MIG: 22:29:21 :  Invalid Param: DDR2_ODT_MAP ==> X"000000000000000000000035"
MIG: 22:29:21 :  Invalid Param: DDR2_CS_MAP ==> X"000000000000000000000000000037"
MIG: 22:29:21 :  Invalid Param: DDR2_PARITY_MAP ==> X"000"
MIG: 22:29:21 :  Invalid Param: DDR2_RAS_MAP ==> X"014"
MIG: 22:29:21 :  Invalid Param: DDR2_WE_MAP ==> X"03B"
MIG: 22:29:21 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> X"000000000000000000000000000000000200"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA0_MAP ==> X"008004009007005001006003"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA1_MAP ==> X"022028020024027025026021"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA2_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA3_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA4_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA5_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA6_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA7_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA8_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA9_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA10_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA11_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA12_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA13_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA14_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA15_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA16_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA17_MAP ==> X"000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_MASK0_MAP ==> X"000000000000000000000029002"
MIG: 22:29:22 :  Invalid Param: DDR2_MASK1_MAP ==> X"000000000000000000000000000"
MIG: 22:29:22 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> "00000001"
MIG: 22:29:22 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> "00000000"
MIG: 22:29:22 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:29:22 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:29:22 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:29:22 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:29:22 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:29:22 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:29:22 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 22:29:22 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> X"0000"
MIG: 22:29:22 :  Invalid Param: DDR2_CALIB_COL_ADD ==> X"000"
MIG: 22:29:22 :  Invalid Param: DDR2_CALIB_BA_ADD ==> "000"
MIG: 22:29:22 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:29:22 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 22:29:22 :  Invalid Param: DDR2_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 22:29:22 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:29:22 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:29:22 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:29:22 :  Invalid Param: DDR2_FPGA_SPEED_GRADE ==> 1
MIG: 22:29:22 :  Invalid Param: DDR2_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 22:29:22 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:29:22 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:29:22 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:29:22 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:29:22 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:29:22 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:29:22 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 22:29:22 : 
MIG: 22:29:22 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 22:29:22 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:29:22 : 
MIG: 22:29:22 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:29:22 : 
MIG: 22:29:22 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:29:22 : 
MIG: 22:29:22 : 
MIG: 22:29:22 : 
MIG: 22:29:22 : Same Interface
MIG: 22:29:27 : Running synthesis.xit
MIG: 22:29:27 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:29:27 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:29:27 : Running vhdl_synth_rpr.xit
MIG: 22:29:27 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:29:27 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:29:28 : Running simulation.xit
MIG: 22:29:28 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:29:28 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:29:28 : Running vhdl_sim_rpr.xit
MIG: 22:29:28 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:29:28 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:29:28 : Running implementation.xit
MIG: 22:29:28 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:29:28 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:30:39 : Running customizer.xit
MIG: 22:30:40 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 22:30:40 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8368-Qlala-Blade/coregen/mig_7series_0
MIG: 22:30:40 : synp_flow:  -- synthesis_mode: Other
MIG: 22:30:40 : outputDirectory: c:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8368-Qlala-Blade/coregen/mig_7series_0/_tmp/
MIG: 22:30:40 : vivado_mode: xpg_pa
MIG: 22:30:40 :  locked false  
MIG: 22:30:40 : HDL Language: VHDL
MIG: 22:30:40 : compInfo: false
MIG: 22:30:40 : Vivado Options xc7a100t csg324 -1
MIG: 22:30:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:30:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:30:40 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 22:30:40 : I am in catch area
MIG: 22:30:40 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8368-Qlala-Blade/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8368-Qlala-Blade/coregen/mig_7series_0/xil_txt.out ... 
MIG: 22:36:06 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 22:36:06 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 22:36:06 : XML_INPUT_FILE: c:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8368-Qlala-Blade/coregen/mig_7series_0/mig_a.prj
MIG: 22:36:06 : Component_Name: mig_7series_0
MIG: 22:36:06 : Moving mig_7series_0 ...
MIG: 22:36:06 : Moving mig_7series_0.vho ...
MIG: 22:36:06 : Moving mig_7series_0_xmdf.tcl ...
MIG: 22:36:06 : Sending back 0
MIG: 22:36:08 : xml_input_file: mig_a.prj
MIG: 22:36:08 : Absolute path of xml_input_file: c:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:36:08 : xml_input_file: mig_a.prj
MIG: 22:36:08 : Absolute path of xml_input_file: c:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 22:36:08 : In updateAllModelParams
MIG: 22:36:08 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:36:08 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:36:08 : XGUI hdlLanguage: VHDL
MIG: 22:36:08 : xgui vivado_mode: xpg_pa
MIG: 22:36:08 : xgui hdlLanguage: VHDL -- hdlExt: vhd
MIG: 22:36:08 : Reading C:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.vhd ...
MIG: 22:36:08 : 
MIG: 22:36:08 : Inside fn mem: DDR2
MIG: 22:36:08 : detect_uiclk: 150015002
MIG: 22:36:08 : cntrl:  memtype: DDR2
MIG: 22:36:08 : 
MIG: 22:36:08 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 22:36:08 : 
MIG: 22:36:08 : 
MIG: 22:36:08 : 
MIG: 22:36:08 : 
MIG: 22:36:08 :  polarity_value: 1
MIG: 22:36:08 : 
MIG: 22:36:08 : 
MIG: 22:36:08 : cntrl:  memtype: DDR2
MIG: 22:36:08 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:36:08 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:36:08 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 22:36:08 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:36:08 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:36:08 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: ECC ==> OFF
MIG: 22:36:08 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:36:08 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> 16
MIG: 22:36:08 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:36:08 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:36:08 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:36:08 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:36:08 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:36:08 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:36:08 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:36:08 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:36:08 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:36:08 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:36:08 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:36:08 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:36:08 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:36:08 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:36:08 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:36:08 : 
MIG: 22:36:08 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:36:08 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4999
MIG: 22:36:08 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 6
MIG: 22:36:08 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 22:36:08 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:36:08 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:36:08 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:36:08 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:36:08 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 22:36:08 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 22:36:08 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 22:36:08 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:36:08 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:36:08 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:36:08 :  Invalid Param: DDR2_tPRDI ==> 1000000
MIG: 22:36:08 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:36:08 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:36:08 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:36:08 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:36:08 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:36:08 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:36:08 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:36:08 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:36:08 :  Invalid Param: DDR2_tZQI ==> 128000000
MIG: 22:36:08 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:36:08 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:36:08 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:36:08 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> "1111"
MIG: 22:36:08 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> "0000"
MIG: 22:36:08 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> "0000"
MIG: 22:36:08 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> "0000"
MIG: 22:36:08 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> "0000"
MIG: 22:36:08 :  Invalid Param: DDR2_DATA_CTL_B0 ==> "0101"
MIG: 22:36:08 :  Invalid Param: DDR2_DATA_CTL_B1 ==> "0000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA_CTL_B2 ==> "0000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA_CTL_B3 ==> "0000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA_CTL_B4 ==> "0000"
MIG: 22:36:09 :  Invalid Param: DDR2_PHY_0_BITLANES ==> X"FFC3F7FFF3FE"
MIG: 22:36:09 :  Invalid Param: DDR2_PHY_1_BITLANES ==> X"000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_PHY_2_BITLANES ==> X"000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_CK_BYTE_MAP ==> X"000000000000000000000000000000000003"
MIG: 22:36:09 :  Invalid Param: DDR2_ADDR_MAP ==> X"00000000001003301A01903203A034018036012011017015"
MIG: 22:36:09 :  Invalid Param: DDR2_BANK_MAP ==> X"01301601B"
MIG: 22:36:09 :  Invalid Param: DDR2_CAS_MAP ==> X"039"
MIG: 22:36:09 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> X"00"
MIG: 22:36:09 :  Invalid Param: DDR2_CKE_MAP ==> X"000000000000000000000038"
MIG: 22:36:09 :  Invalid Param: DDR2_ODT_MAP ==> X"000000000000000000000035"
MIG: 22:36:09 :  Invalid Param: DDR2_CS_MAP ==> X"000000000000000000000000000037"
MIG: 22:36:09 :  Invalid Param: DDR2_PARITY_MAP ==> X"000"
MIG: 22:36:09 :  Invalid Param: DDR2_RAS_MAP ==> X"014"
MIG: 22:36:09 :  Invalid Param: DDR2_WE_MAP ==> X"03B"
MIG: 22:36:09 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> X"000000000000000000000000000000000200"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA0_MAP ==> X"008004009007005001006003"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA1_MAP ==> X"022028020024027025026021"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA2_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA3_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA4_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA5_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA6_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA7_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA8_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA9_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA10_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA11_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA12_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA13_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA14_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA15_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA16_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA17_MAP ==> X"000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_MASK0_MAP ==> X"000000000000000000000029002"
MIG: 22:36:09 :  Invalid Param: DDR2_MASK1_MAP ==> X"000000000000000000000000000"
MIG: 22:36:09 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> "00000001"
MIG: 22:36:09 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> "00000000"
MIG: 22:36:09 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:36:09 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:36:09 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:36:09 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:36:09 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:36:09 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:36:09 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 22:36:09 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> X"0000"
MIG: 22:36:09 :  Invalid Param: DDR2_CALIB_COL_ADD ==> X"000"
MIG: 22:36:09 :  Invalid Param: DDR2_CALIB_BA_ADD ==> "000"
MIG: 22:36:09 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:36:09 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 22:36:09 :  Invalid Param: DDR2_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 22:36:09 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:36:09 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:36:09 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:36:09 :  Invalid Param: DDR2_FPGA_SPEED_GRADE ==> 1
MIG: 22:36:09 :  Invalid Param: DDR2_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 22:36:09 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:36:09 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:36:09 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:36:09 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:36:09 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:36:09 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:36:09 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 22:36:09 : 
MIG: 22:36:09 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 22:36:09 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:36:09 : 
MIG: 22:36:09 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:36:09 : 
MIG: 22:36:09 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:36:09 : 
MIG: 22:36:09 : 
MIG: 22:36:09 : 
MIG: 22:36:09 : Same Interface
MIG: 22:36:14 : Running synthesis.xit
MIG: 22:36:14 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:36:14 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:36:14 : Running vhdl_synth_rpr.xit
MIG: 22:36:14 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:36:14 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:36:15 : Running simulation.xit
MIG: 22:36:15 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:36:15 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:36:15 : Running vhdl_sim_rpr.xit
MIG: 22:36:15 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:36:15 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:36:15 : Running implementation.xit
MIG: 22:36:15 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:36:15 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:37:51 : Running synthesis.xit
MIG: 22:37:52 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:37:52 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:37:52 : Running vhdl_synth_rpr.xit
MIG: 22:37:52 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:37:52 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:37:52 : Running simulation.xit
MIG: 22:37:52 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:37:52 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:37:52 : Running vhdl_sim_rpr.xit
MIG: 22:37:53 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:37:53 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:37:53 : Running implementation.xit
MIG: 22:37:53 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 22:37:53 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 15:07:19 : xml_input_file: mig_a.prj
MIG: 15:07:19 : Absolute path of xml_input_file: c:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:07:19 : xml_input_file: mig_a.prj
MIG: 15:07:19 : Absolute path of xml_input_file: c:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:15:02 : xml_input_file: mig_a.prj
MIG: 12:15:02 : Absolute path of xml_input_file: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:15:02 : xml_input_file: mig_a.prj
MIG: 12:15:02 : Absolute path of xml_input_file: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:15:02 : In updateAllModelParams
MIG: 12:15:02 : ################# RUNNING MIG BATCH ###################
MIG: 12:15:02 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0
MIG: 12:15:02 : synp_flow:  -- synthesis_mode: Other
MIG: 12:15:02 : outputDirectory: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:15:02 : vivado_mode: xpg_pa
MIG: 12:15:02 :  locked false  
MIG: 12:15:02 : HDL Language: VHDL
MIG: 12:15:02 : compInfo: true
MIG: 12:15:02 : Vivado Options xc7a100t csg324 -1
MIG: 12:15:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:15:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:15:03 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 12:15:03 : I am in catch area
MIG: 12:15:03 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:15:12 : XML_INPUT_FILE: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:15:12 : Component_Name: mig_7series_0
MIG: 12:15:12 : Moving mig_7series_0 ...
MIG: 12:15:12 : Moving mig_7series_0.vho ...
MIG: 12:15:12 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:15:12 : XGUI hdlLanguage: VHDL
MIG: 12:15:12 : xgui vivado_mode: xpg_pa
MIG: 12:15:12 : xgui hdlLanguage: VHDL -- hdlExt: vhd
MIG: 12:15:12 : Reading C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.vhd ...
MIG: 12:15:12 : 1
MIG: 12:15:12 : Inside fn mem: DDR2
MIG: 12:15:12 : detect_uiclk: 150015002
MIG: 12:15:12 : cntrl:  memtype: DDR2
MIG: 12:15:12 : 1200
MIG: 12:15:12 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 12:15:12 : DDR2
MIG: 12:15:12 : 
MIG: 12:15:12 : 150015002
MIG: 12:15:12 : 
MIG: 12:15:12 :  polarity_value: 1
MIG: 12:15:12 : 
MIG: 12:15:12 : 
MIG: 12:15:12 : cntrl:  memtype: DDR2
MIG: 12:15:12 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 12:15:12 : 
MIG: 12:15:12 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 12:15:12 : 
MIG: 12:15:12 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 12:15:12 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 12:15:12 : 
MIG: 12:15:12 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 12:15:12 : 
MIG: 12:15:12 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 12:15:12 : 
MIG: 12:15:12 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 12:15:12 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 12:15:12 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 12:15:12 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 12:15:12 : 2
MIG: 12:15:12 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 12:15:12 : 16
MIG: 12:15:12 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 12:15:12 : 2
MIG: 12:15:12 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 12:15:12 : 
MIG: 12:15:12 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 12:15:12 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 12:15:12 : 
MIG: 12:15:12 :  Valid Param: ECC ==> OFF
MIG: 12:15:12 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:15:12 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> 16
MIG: 12:15:12 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:15:12 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 12:15:12 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 12:15:12 : 
MIG: 12:15:12 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 12:15:12 : 13
MIG: 12:15:12 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 12:15:12 : 27
MIG: 12:15:12 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 12:15:12 : 
MIG: 12:15:12 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 12:15:12 : 
MIG: 12:15:12 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 12:15:12 : 
MIG: 12:15:12 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 12:15:12 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:15:12 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 12:15:12 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 12:15:12 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 12:15:12 :  Invalid Param: DDR2_AL ==> "0"
MIG: 12:15:12 :  Invalid Param: DDR2_nAL ==> 0
MIG: 12:15:12 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 12:15:12 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 12:15:12 :  Invalid Param: DDR2_CL ==> 5
MIG: 12:15:12 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 12:15:12 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 12:15:12 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 12:15:12 : 
MIG: 12:15:12 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 12:15:12 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4999
MIG: 12:15:12 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 6
MIG: 12:15:12 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 12:15:12 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 12:15:12 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 12:15:12 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 12:15:12 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 12:15:12 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 12:15:12 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 12:15:12 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 12:15:12 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:15:12 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 12:15:13 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 12:15:13 :  Invalid Param: DDR2_tPRDI ==> 1000000
MIG: 12:15:13 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 12:15:13 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 12:15:13 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 12:15:13 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 12:15:13 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 12:15:13 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 12:15:13 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 12:15:13 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 12:15:13 :  Invalid Param: DDR2_tZQI ==> 128000000
MIG: 12:15:13 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 12:15:13 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:15:13 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 12:15:13 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> "1111"
MIG: 12:15:13 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> "0000"
MIG: 12:15:13 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> "0000"
MIG: 12:15:13 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> "0000"
MIG: 12:15:13 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> "0000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA_CTL_B0 ==> "0101"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA_CTL_B1 ==> "0000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA_CTL_B2 ==> "0000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA_CTL_B3 ==> "0000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA_CTL_B4 ==> "0000"
MIG: 12:15:13 :  Invalid Param: DDR2_PHY_0_BITLANES ==> X"FFC3F7FFF3FE"
MIG: 12:15:13 :  Invalid Param: DDR2_PHY_1_BITLANES ==> X"000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_PHY_2_BITLANES ==> X"000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_CK_BYTE_MAP ==> X"000000000000000000000000000000000003"
MIG: 12:15:13 :  Invalid Param: DDR2_ADDR_MAP ==> X"00000000001003301A01903203A034018036012011017015"
MIG: 12:15:13 :  Invalid Param: DDR2_BANK_MAP ==> X"01301601B"
MIG: 12:15:13 :  Invalid Param: DDR2_CAS_MAP ==> X"039"
MIG: 12:15:13 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> X"00"
MIG: 12:15:13 :  Invalid Param: DDR2_CKE_MAP ==> X"000000000000000000000038"
MIG: 12:15:13 :  Invalid Param: DDR2_ODT_MAP ==> X"000000000000000000000035"
MIG: 12:15:13 :  Invalid Param: DDR2_CS_MAP ==> X"000000000000000000000000000037"
MIG: 12:15:13 :  Invalid Param: DDR2_PARITY_MAP ==> X"000"
MIG: 12:15:13 :  Invalid Param: DDR2_RAS_MAP ==> X"014"
MIG: 12:15:13 :  Invalid Param: DDR2_WE_MAP ==> X"03B"
MIG: 12:15:13 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> X"000000000000000000000000000000000200"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA0_MAP ==> X"008004009007005001006003"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA1_MAP ==> X"022028020024027025026021"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA2_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA3_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA4_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA5_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA6_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA7_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA8_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA9_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA10_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA11_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA12_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA13_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA14_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA15_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA16_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA17_MAP ==> X"000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_MASK0_MAP ==> X"000000000000000000000029002"
MIG: 12:15:13 :  Invalid Param: DDR2_MASK1_MAP ==> X"000000000000000000000000000"
MIG: 12:15:13 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> "00000001"
MIG: 12:15:13 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> "00000000"
MIG: 12:15:13 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:15:13 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 12:15:13 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:15:13 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 12:15:13 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 12:15:13 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 12:15:13 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 12:15:13 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> X"0000"
MIG: 12:15:13 :  Invalid Param: DDR2_CALIB_COL_ADD ==> X"000"
MIG: 12:15:13 :  Invalid Param: DDR2_CALIB_BA_ADD ==> "000"
MIG: 12:15:13 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 12:15:13 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 12:15:13 :  Invalid Param: DDR2_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 12:15:13 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:15:13 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:15:13 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 12:15:13 :  Invalid Param: DDR2_FPGA_SPEED_GRADE ==> 1
MIG: 12:15:13 :  Invalid Param: DDR2_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:15:13 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:15:13 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 12:15:13 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 12:15:13 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 12:15:13 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 12:15:13 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:15:13 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 12:15:13 : 
MIG: 12:15:13 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 12:15:13 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:15:13 : 
MIG: 12:15:13 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 12:15:13 : 
MIG: 12:15:13 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:15:13 : NOBUF
MIG: 12:15:13 : NONE
MIG: 12:15:13 : 
MIG: 12:15:13 : Same Interface
MIG: 12:15:15 : xml_input_file: mig_a.prj
MIG: 12:15:15 : Absolute path of xml_input_file: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:15:15 : In updateAllModelParams
MIG: 12:15:15 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:15:15 : ERR:     <Version>4.0</Version> <==>     <Version>4.1</Version> 
MIG: 12:15:15 : ################# RUNNING MIG BATCH ###################
MIG: 12:15:15 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0
MIG: 12:15:15 : synp_flow:  -- synthesis_mode: Other
MIG: 12:15:15 : outputDirectory: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:15:15 : vivado_mode: xpg_pa
MIG: 12:15:15 :  locked false  
MIG: 12:15:15 : HDL Language: VHDL
MIG: 12:15:15 : compInfo: true
MIG: 12:15:15 : Vivado Options xc7a100t csg324 -1
MIG: 12:15:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:15:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:15:15 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 12:15:15 : I am in catch area
MIG: 12:15:15 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:15:23 : XML_INPUT_FILE: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:15:23 : Component_Name: mig_7series_0
MIG: 12:15:23 : Moving mig_7series_0 ...
MIG: 12:15:23 : Moving mig_7series_0.vho ...
MIG: 12:15:23 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:15:23 : XGUI hdlLanguage: VHDL
MIG: 12:15:23 : xgui vivado_mode: xpg_pa
MIG: 12:15:23 : xgui hdlLanguage: VHDL -- hdlExt: vhd
MIG: 12:15:23 : Reading C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.vhd ...
MIG: 12:15:24 : 
MIG: 12:15:24 : Inside fn mem: DDR2
MIG: 12:15:24 : detect_uiclk: 150015002
MIG: 12:15:24 : cntrl:  memtype: DDR2
MIG: 12:15:24 : 
MIG: 12:15:24 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 12:15:24 : 
MIG: 12:15:24 : 
MIG: 12:15:24 : 
MIG: 12:15:24 : 
MIG: 12:15:24 :  polarity_value: 1
MIG: 12:15:24 : 
MIG: 12:15:24 : 
MIG: 12:15:24 : cntrl:  memtype: DDR2
MIG: 12:15:24 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 12:15:24 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 12:15:24 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 12:15:24 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 12:15:24 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 12:15:24 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: ECC ==> OFF
MIG: 12:15:24 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:15:24 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> 16
MIG: 12:15:24 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:15:24 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 12:15:24 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 12:15:24 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:15:24 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 12:15:24 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 12:15:24 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 12:15:24 :  Invalid Param: DDR2_AL ==> "0"
MIG: 12:15:24 :  Invalid Param: DDR2_nAL ==> 0
MIG: 12:15:24 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 12:15:24 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 12:15:24 :  Invalid Param: DDR2_CL ==> 5
MIG: 12:15:24 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 12:15:24 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 12:15:24 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 12:15:24 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4999
MIG: 12:15:24 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 6
MIG: 12:15:24 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 12:15:24 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 12:15:24 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 12:15:24 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 12:15:24 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 12:15:24 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 12:15:24 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 12:15:24 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 12:15:24 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:15:24 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 12:15:24 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 12:15:24 :  Invalid Param: DDR2_tPRDI ==> 1000000
MIG: 12:15:24 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 12:15:24 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 12:15:24 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 12:15:24 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 12:15:24 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 12:15:24 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 12:15:24 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 12:15:24 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 12:15:24 :  Invalid Param: DDR2_tZQI ==> 128000000
MIG: 12:15:24 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 12:15:24 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:15:24 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 12:15:24 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> "1111"
MIG: 12:15:24 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> "0000"
MIG: 12:15:24 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> "0000"
MIG: 12:15:24 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> "0000"
MIG: 12:15:24 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> "0000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA_CTL_B0 ==> "0101"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA_CTL_B1 ==> "0000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA_CTL_B2 ==> "0000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA_CTL_B3 ==> "0000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA_CTL_B4 ==> "0000"
MIG: 12:15:24 :  Invalid Param: DDR2_PHY_0_BITLANES ==> X"FFC3F7FFF3FE"
MIG: 12:15:24 :  Invalid Param: DDR2_PHY_1_BITLANES ==> X"000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_PHY_2_BITLANES ==> X"000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_CK_BYTE_MAP ==> X"000000000000000000000000000000000003"
MIG: 12:15:24 :  Invalid Param: DDR2_ADDR_MAP ==> X"00000000001003301A01903203A034018036012011017015"
MIG: 12:15:24 :  Invalid Param: DDR2_BANK_MAP ==> X"01301601B"
MIG: 12:15:24 :  Invalid Param: DDR2_CAS_MAP ==> X"039"
MIG: 12:15:24 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> X"00"
MIG: 12:15:24 :  Invalid Param: DDR2_CKE_MAP ==> X"000000000000000000000038"
MIG: 12:15:24 :  Invalid Param: DDR2_ODT_MAP ==> X"000000000000000000000035"
MIG: 12:15:24 :  Invalid Param: DDR2_CS_MAP ==> X"000000000000000000000000000037"
MIG: 12:15:24 :  Invalid Param: DDR2_PARITY_MAP ==> X"000"
MIG: 12:15:24 :  Invalid Param: DDR2_RAS_MAP ==> X"014"
MIG: 12:15:24 :  Invalid Param: DDR2_WE_MAP ==> X"03B"
MIG: 12:15:24 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> X"000000000000000000000000000000000200"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA0_MAP ==> X"008004009007005001006003"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA1_MAP ==> X"022028020024027025026021"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA2_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA3_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA4_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA5_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA6_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA7_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA8_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA9_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA10_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA11_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA12_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA13_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA14_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA15_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA16_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA17_MAP ==> X"000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_MASK0_MAP ==> X"000000000000000000000029002"
MIG: 12:15:24 :  Invalid Param: DDR2_MASK1_MAP ==> X"000000000000000000000000000"
MIG: 12:15:24 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> "00000001"
MIG: 12:15:24 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> "00000000"
MIG: 12:15:24 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:15:24 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 12:15:24 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:15:24 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 12:15:24 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 12:15:24 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 12:15:24 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 12:15:24 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> X"0000"
MIG: 12:15:24 :  Invalid Param: DDR2_CALIB_COL_ADD ==> X"000"
MIG: 12:15:24 :  Invalid Param: DDR2_CALIB_BA_ADD ==> "000"
MIG: 12:15:24 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 12:15:24 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 12:15:24 :  Invalid Param: DDR2_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 12:15:24 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:15:24 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:15:24 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 12:15:24 :  Invalid Param: DDR2_FPGA_SPEED_GRADE ==> 1
MIG: 12:15:24 :  Invalid Param: DDR2_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:15:24 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:15:24 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 12:15:24 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 12:15:24 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 12:15:24 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 12:15:24 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:15:24 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 12:15:24 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:15:24 : 
MIG: 12:15:24 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 12:15:25 : 
MIG: 12:15:25 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:15:25 : 
MIG: 12:15:25 : 
MIG: 12:15:25 : 
MIG: 12:15:25 : Same Interface
MIG: 12:19:16 : Running synthesis.xit
MIG: 12:19:16 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:19:16 : ERR:     <Version>4.0</Version> <==>     <Version>4.1</Version> 
MIG: 12:19:16 : ################# RUNNING MIG BATCH ###################
MIG: 12:19:16 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0
MIG: 12:19:16 : synp_flow:  -- synthesis_mode: Other
MIG: 12:19:16 : outputDirectory: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:19:16 : vivado_mode: xpg_pa
MIG: 12:19:16 :  locked false  
MIG: 12:19:16 : HDL Language: VHDL
MIG: 12:19:16 : compInfo: false
MIG: 12:19:16 : Vivado Options xc7a100t csg324 -1
MIG: 12:19:16 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:19:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:19:16 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 12:19:16 : I am in catch area
MIG: 12:19:16 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:19:25 : XML_INPUT_FILE: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:19:25 : Component_Name: mig_7series_0
MIG: 12:19:25 : Moving mig_7series_0 ...
MIG: 12:19:25 : Moving mig_7series_0.vho ...
MIG: 12:19:25 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:19:25 : Running vhdl_synth_rpr.xit
MIG: 12:19:26 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:19:26 : ERR:     <Version>4.0</Version> <==>     <Version>4.1</Version> 
MIG: 12:19:26 : ################# RUNNING MIG BATCH ###################
MIG: 12:19:26 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0
MIG: 12:19:26 : synp_flow:  -- synthesis_mode: Other
MIG: 12:19:26 : outputDirectory: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:19:26 : vivado_mode: xpg_pa
MIG: 12:19:26 :  locked false  
MIG: 12:19:26 : HDL Language: VHDL
MIG: 12:19:26 : compInfo: false
MIG: 12:19:26 : Vivado Options xc7a100t csg324 -1
MIG: 12:19:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:19:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:19:26 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 12:19:26 : I am in catch area
MIG: 12:19:26 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:19:34 : XML_INPUT_FILE: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:19:34 : Component_Name: mig_7series_0
MIG: 12:19:34 : Moving mig_7series_0 ...
MIG: 12:19:34 : Moving mig_7series_0.vho ...
MIG: 12:19:34 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:19:35 : Running simulation.xit
MIG: 12:19:35 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:19:35 : ERR:     <Version>4.0</Version> <==>     <Version>4.1</Version> 
MIG: 12:19:35 : ################# RUNNING MIG BATCH ###################
MIG: 12:19:35 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0
MIG: 12:19:35 : synp_flow:  -- synthesis_mode: Other
MIG: 12:19:35 : outputDirectory: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:19:35 : vivado_mode: xpg_pa
MIG: 12:19:35 :  locked false  
MIG: 12:19:35 : HDL Language: VHDL
MIG: 12:19:35 : compInfo: false
MIG: 12:19:35 : Vivado Options xc7a100t csg324 -1
MIG: 12:19:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:19:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:19:35 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 12:19:35 : I am in catch area
MIG: 12:19:35 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:19:44 : XML_INPUT_FILE: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:19:44 : Component_Name: mig_7series_0
MIG: 12:19:44 : Moving mig_7series_0 ...
MIG: 12:19:44 : Moving mig_7series_0.vho ...
MIG: 12:19:44 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:19:44 : Running vhdl_sim_rpr.xit
MIG: 12:19:44 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:19:44 : ERR:     <Version>4.0</Version> <==>     <Version>4.1</Version> 
MIG: 12:19:44 : ################# RUNNING MIG BATCH ###################
MIG: 12:19:44 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0
MIG: 12:19:44 : synp_flow:  -- synthesis_mode: Other
MIG: 12:19:44 : outputDirectory: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:19:44 : vivado_mode: xpg_pa
MIG: 12:19:44 :  locked false  
MIG: 12:19:44 : HDL Language: VHDL
MIG: 12:19:44 : compInfo: false
MIG: 12:19:44 : Vivado Options xc7a100t csg324 -1
MIG: 12:19:44 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:19:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:19:44 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 12:19:44 : I am in catch area
MIG: 12:19:44 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:19:53 : XML_INPUT_FILE: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:19:53 : Component_Name: mig_7series_0
MIG: 12:19:53 : Moving mig_7series_0 ...
MIG: 12:19:53 : Moving mig_7series_0.vho ...
MIG: 12:19:53 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:19:53 : Running implementation.xit
MIG: 12:19:54 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:19:54 : ERR:     <Version>4.0</Version> <==>     <Version>4.1</Version> 
MIG: 12:19:54 : ################# RUNNING MIG BATCH ###################
MIG: 12:19:54 : Writing IN file for 'mig_7series_0'...compDirPath: c:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0
MIG: 12:19:54 : synp_flow:  -- synthesis_mode: Other
MIG: 12:19:54 : outputDirectory: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:19:54 : vivado_mode: xpg_pa
MIG: 12:19:54 :  locked false  
MIG: 12:19:54 : HDL Language: VHDL
MIG: 12:19:54 : compInfo: false
MIG: 12:19:54 : Vivado Options xc7a100t csg324 -1
MIG: 12:19:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:19:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 12:19:54 : xilinx_path: C:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 12:19:54 : I am in catch area
MIG: 12:19:54 : Running C:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:20:02 : XML_INPUT_FILE: c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:20:02 : Component_Name: mig_7series_0
MIG: 12:20:02 : Moving mig_7series_0 ...
MIG: 12:20:03 : Moving mig_7series_0.vho ...
MIG: 12:20:03 : Moving mig_7series_0_xmdf.tcl ...
