Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 22 00:52:35 2019
| Host         : DESKTOP-RKNG8TM running 64-bit major release  (build 9200)
| Command      : report_utilization -file super_wrapper_utilization_placed.rpt -pb super_wrapper_utilization_placed.pb
| Design       : super_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 45994 |     0 |     70560 | 65.18 |
|   LUT as Logic             | 43672 |     0 |     70560 | 61.89 |
|   LUT as Memory            |  2322 |     0 |     28800 |  8.06 |
|     LUT as Distributed RAM |  2088 |     0 |           |       |
|     LUT as Shift Register  |   234 |     0 |           |       |
| CLB Registers              | 53587 |     0 |    141120 | 37.97 |
|   Register as Flip Flop    | 53587 |     0 |    141120 | 37.97 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |  1310 |     0 |      8820 | 14.85 |
| F7 Muxes                   |     3 |     0 |     35280 | <0.01 |
| F8 Muxes                   |     0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 533   |          Yes |         Set |            - |
| 52952 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  8311 |     0 |      8820 | 94.23 |
|   CLBL                                    |  4934 |     0 |           |       |
|   CLBM                                    |  3377 |     0 |           |       |
| LUT as Logic                              | 43672 |     0 |     70560 | 61.89 |
|   using O5 output only                    |   450 |       |           |       |
|   using O6 output only                    | 41489 |       |           |       |
|   using O5 and O6                         |  1733 |       |           |       |
| LUT as Memory                             |  2322 |     0 |     28800 |  8.06 |
|   LUT as Distributed RAM                  |  2088 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |    32 |       |           |       |
|     using O5 and O6                       |  2056 |       |           |       |
|   LUT as Shift Register                   |   234 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   142 |       |           |       |
|     using O5 and O6                       |    92 |       |           |       |
| LUT Flip Flop Pairs                       | 18310 |     0 |     70560 | 25.95 |
|   fully used LUT-FF pairs                 |   895 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 16906 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 10560 |       |           |       |
| Unique Control Sets                       |  2077 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 131.5 |     0 |       216 | 60.88 |
|   RAMB36/FIFO*    |    90 |     0 |       216 | 41.67 |
|     RAMB36E2 only |    90 |       |           |       |
|   RAMB18          |    83 |     0 |       432 | 19.21 |
|     RAMB18E2 only |    83 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   26 |     0 |       360 |  7.22 |
|   DSP48E2 only |   26 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   10 |    10 |        82 | 12.20 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    3 |     3 |        12 | 25.00 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    2 |       |           |       |
| HDIOB_S          |    7 |     7 |        12 | 58.33 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    4 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       196 |  0.51 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 52952 |            Register |
| LUT6     | 17473 |                 CLB |
| LUT5     |  9045 |                 CLB |
| LUT4     |  7706 |                 CLB |
| LUT3     |  7104 |                 CLB |
| LUT2     |  3685 |                 CLB |
| RAMS32   |  3402 |                 CLB |
| CARRY8   |  1310 |                 CLB |
| RAMD32   |   742 |                 CLB |
| FDSE     |   533 |            Register |
| LUT1     |   392 |                 CLB |
| SRL16E   |   230 |                 CLB |
| SRLC32E  |    96 |                 CLB |
| RAMB36E2 |    90 |           Block Ram |
| RAMB18E2 |    83 |           Block Ram |
| FDCE     |    69 |            Register |
| FDPE     |    33 |            Register |
| DSP48E2  |    26 |          Arithmetic |
| INBUF    |     8 |                 I/O |
| IBUFCTRL |     8 |              Others |
| OBUFT    |     6 |                 I/O |
| MUXF7    |     3 |                 CLB |
| OBUF     |     2 |                 I/O |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------+------+
|           Ref Name          | Used |
+-----------------------------+------+
| procsys_zynq_ultra_ps_e_0_0 |    1 |
| procsys_rst_ps8_0_299M_0    |    1 |
| procsys_axi_smc_0           |    1 |
| procsys_auto_pc_0           |    1 |
| procsys_auto_ds_0           |    1 |
| cnvW1A2_wrapper             |    1 |
| BBJ_u96_cnvW1A2_0           |    1 |
+-----------------------------+------+


