$date
  Sat Feb  3 15:40:19 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module fsmgcd_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var integer 32 # a $end
$var integer 32 $ b $end
$var integer 32 % gcd $end
$scope module fsmgcd1 $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$var integer 32 ( a $end
$var integer 32 ) b $end
$var integer 32 * gcd $end
$comment current_state is not handled $end
$comment next_state is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
U"
b10000000000000000000000000000000 #
b10000000000000000000000000000000 $
b10000000000000000000000000000000 %
1&
U'
b10000000000000000000000000000000 (
b10000000000000000000000000000000 )
b10000000000000000000000000000000 *
#100000000
0!
0"
b1010 #
b1111 $
0&
0'
b1010 (
b1111 )
#200000000
1!
1&
#300000000
0!
0&
#400000000
1!
1&
#500000000
0!
0&
#600000000
1!
1&
#700000000
0!
0&
#800000000
1!
1&
#900000000
0!
0&
#1000000000
1!
1&
#1100000000
0!
0&
#1200000000
1!
1&
#1300000000
0!
0&
#1400000000
1!
b101 %
1&
b101 *
#1500000000
0!
0&
#1600000000
1!
1&
#1700000000
0!
0&
#1800000000
1!
1&
#1900000000
0!
0&
#2000000000
1!
1&
#2100000000
0!
0&
#2200000000
1!
1"
b110110000000 #
b11101010 $
1&
1'
b110110000000 (
b11101010 )
#2300000000
0!
0&
#2400000000
1!
1&
#2500000000
0!
0&
#2600000000
1!
1&
#2700000000
0!
0&
#2800000000
1!
0"
1&
0'
#2900000000
0!
0&
#3000000000
1!
1&
#3100000000
0!
0&
#3200000000
1!
1&
#3300000000
0!
0&
#3400000000
1!
1&
#3500000000
0!
0&
#3600000000
1!
1&
#3700000000
0!
0&
#3800000000
1!
1&
#3900000000
0!
0&
#4000000000
1!
1&
#4100000000
0!
0&
#4200000000
1!
1&
#4300000000
0!
0&
#4400000000
1!
1&
#4500000000
0!
0&
#4600000000
1!
1&
#4700000000
0!
0&
#4800000000
1!
1&
#4900000000
0!
0&
#5000000000
1!
1&
