$date
	Tue Jul 13 01:40:41 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFF $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var reg 1 % Q $end
$upscope $end
$scope module DFFSR $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ( R $end
$var wire 1 ) S $end
$var reg 1 * Q $end
$upscope $end
$scope module NAND $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Y $end
$upscope $end
$scope module NOR $end
$var wire 1 . A $end
$var wire 1 / B $end
$var wire 1 0 Y $end
$upscope $end
$scope module NOT $end
$var wire 1 1 A $end
$var wire 1 2 Y $end
$upscope $end
$scope module tbtop $end
$var wire 1 3 reset_L $end
$var wire 2 4 rd_ptr [1:0] $end
$var wire 2 5 num_entradas [1:0] $end
$var wire 1 6 fin $end
$var wire 1 7 clk $end
$var wire 24 8 bounty_out [23:0] $end
$var wire 24 9 bounty [23:0] $end
$scope module prob $end
$var wire 2 : rd_ptr [1:0] $end
$var wire 1 6 fin $end
$var wire 1 7 clk $end
$var wire 24 ; bounty_out [23:0] $end
$var reg 24 < bounty [23:0] $end
$var reg 2 = num_entradas [1:0] $end
$var reg 1 3 reset_L $end
$scope task drv_init $end
$upscope $end
$upscope $end
$scope module reloj $end
$var reg 1 7 clk $end
$upscope $end
$scope module salida $end
$var wire 24 > bounty [23:0] $end
$var wire 1 7 clk $end
$var wire 2 ? num_entradas [1:0] $end
$var wire 1 3 reset_L $end
$var reg 24 @ bounty_out [23:0] $end
$var reg 1 6 fin $end
$var reg 2 A rd_ptr [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
07
x6
bx 5
bx 4
x3
z2
z1
x0
z/
z.
x-
z,
z+
x*
z)
z(
z'
z&
x%
z$
z#
z"
z!
$end
#100000
b11 5
b11 =
b11 ?
03
17
#200000
07
#300000
b101000100011001000100000 9
b101000100011001000100000 <
b101000100011001000100000 >
13
06
b0 8
b0 ;
b0 @
b0 4
b0 :
b0 A
17
#400000
07
#500000
b101000100011001000100000 8
b101000100011001000100000 ;
b101000100011001000100000 @
b1 4
b1 :
b1 A
b10100010001100100001 9
b10100010001100100001 <
b10100010001100100001 >
17
#600000
07
#700000
b10100010001100100010 9
b10100010001100100010 <
b10100010001100100010 >
b10100010001100100001 8
b10100010001100100001 ;
b10100010001100100001 @
b10 4
b10 :
b10 A
17
#800000
07
#900000
b10100010001100100010 8
b10100010001100100010 ;
b10100010001100100010 @
b11 4
b11 :
b11 A
b10100010001100100011 9
b10100010001100100011 <
b10100010001100100011 >
17
#1000000
07
#1100000
b10100010001100100100 9
b10100010001100100100 <
b10100010001100100100 >
16
b10100010001100100011 8
b10100010001100100011 ;
b10100010001100100011 @
17
#1200000
07
#1300000
b10100010001100100101 9
b10100010001100100101 <
b10100010001100100101 >
17
#1400000
07
#1500000
b10100010001100100110 9
b10100010001100100110 <
b10100010001100100110 >
17
#1600000
07
#1700000
b10100010001100100111 9
b10100010001100100111 <
b10100010001100100111 >
17
#1800000
07
#1900000
b10100010001100101000 9
b10100010001100101000 <
b10100010001100101000 >
17
#2000000
07
#2100000
b10100010001100101001 9
b10100010001100101001 <
b10100010001100101001 >
17
#2200000
07
#2300000
b10100010001100110000 9
b10100010001100110000 <
b10100010001100110000 >
17
#2400000
07
#2500000
17
#2600000
07
#2700000
17
#2800000
07
#2900000
17
