/* Generated by Amaranth Yosys 0.40 (PyPI ver 0.40.0.0.post94, git sha1 a1bb0255d) */

(* top =  1  *)
(* generator = "Amaranth" *)
module manta(tx, val0, value, sw0, clk, rst, rx);
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\__init__.py:34" *)
  wire [34:0] interface_bus_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\__init__.py:33" *)
  wire [34:0] interface_bus_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:25" *)
  wire [34:0] my_io_core_bus_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:26" *)
  wire [34:0] my_io_core_bus_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\__init__.py:26" *)
  wire [34:0] my_logic_analyzer_bus_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\__init__.py:27" *)
  wire [34:0] my_logic_analyzer_bus_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input rst;
  wire rst;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\__init__.py:30" *)
  input rx;
  wire rx;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\__init__.py:30" *)
  input sw0;
  wire sw0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\__init__.py:31" *)
  output tx;
  wire tx;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:74" *)
  input [3:0] val0;
  wire [3:0] val0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\__init__.py:30" *)
  input [3:0] value;
  wire [3:0] value;
  \manta.interface  \interface  (
    .bus_i(interface_bus_i),
    .bus_o(interface_bus_o),
    .clk(clk),
    .rst(rst),
    .rx(rx),
    .tx(tx)
  );
  \manta.my_io_core  my_io_core (
    .bus_i(my_io_core_bus_i),
    .bus_o(my_io_core_bus_o),
    .clk(clk),
    .rst(rst),
    .val0(val0)
  );
  \manta.my_logic_analyzer  my_logic_analyzer (
    .bus_i(my_logic_analyzer_bus_i),
    .bus_o(my_logic_analyzer_bus_o),
    .clk(clk),
    .rst(rst),
    .sw0(sw0),
    .value(value)
  );
  assign my_logic_analyzer_bus_i = my_io_core_bus_o;
  assign interface_bus_i = my_logic_analyzer_bus_o;
  assign my_io_core_bus_i = interface_bus_o;
endmodule

(* generator = "Amaranth" *)
module \manta.interface (bus_i, rx, tx, rst, clk, bus_o);
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:23" *)
  wire [15:0] bridge_rx_addr_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:20" *)
  wire [7:0] bridge_rx_data_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:24" *)
  wire [15:0] bridge_rx_data_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:25" *)
  wire bridge_rx_rw_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:21" *)
  wire bridge_rx_valid_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:26" *)
  wire bridge_rx_valid_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:12" *)
  wire [15:0] bridge_tx_data_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:16" *)
  wire [7:0] bridge_tx_data_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:18" *)
  wire bridge_tx_done_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:13" *)
  wire bridge_tx_rw_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:17" *)
  wire bridge_tx_start_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:14" *)
  wire bridge_tx_valid_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\__init__.py:34" *)
  input [34:0] bus_i;
  wire [34:0] bus_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\__init__.py:33" *)
  output [34:0] bus_o;
  wire [34:0] bus_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input rst;
  wire rst;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\__init__.py:30" *)
  input rx;
  wire rx;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\__init__.py:31" *)
  output tx;
  wire tx;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:15" *)
  wire [7:0] uart_rx_data_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:14" *)
  wire uart_rx_rx;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:16" *)
  wire uart_rx_valid_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:14" *)
  wire [7:0] uart_tx_data_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:16" *)
  wire uart_tx_done_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:15" *)
  wire uart_tx_start_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:18" *)
  wire uart_tx_tx;
  \manta.interface.bridge_rx  bridge_rx (
    .addr_o(bridge_rx_addr_o),
    .clk(clk),
    .data_i(bridge_rx_data_i),
    .data_o(bridge_rx_data_o),
    .rst(rst),
    .rw_o(bridge_rx_rw_o),
    .valid_i(bridge_rx_valid_i),
    .valid_o(bridge_rx_valid_o)
  );
  \manta.interface.bridge_tx  bridge_tx (
    .clk(clk),
    .data_i(bridge_tx_data_i),
    .data_o(bridge_tx_data_o),
    .done_i(bridge_tx_done_i),
    .rst(rst),
    .rw_i(bridge_tx_rw_i),
    .start_o(bridge_tx_start_o),
    .valid_i(bridge_tx_valid_i)
  );
  \manta.interface.uart_rx  uart_rx (
    .clk(clk),
    .data_o(uart_rx_data_o),
    .rst(rst),
    .rx(uart_rx_rx),
    .valid_o(uart_rx_valid_o)
  );
  \manta.interface.uart_tx  uart_tx (
    .clk(clk),
    .data_i(uart_tx_data_i),
    .done_o(uart_tx_done_o),
    .rst(rst),
    .start_i(uart_tx_start_i),
    .tx(uart_tx_tx)
  );
  assign tx = uart_tx_tx;
  assign bridge_tx_done_i = uart_tx_done_o;
  assign uart_tx_start_i = bridge_tx_start_o;
  assign uart_tx_data_i = bridge_tx_data_o;
  assign bridge_tx_valid_i = bus_i[33];
  assign bridge_tx_rw_i = bus_i[32];
  assign bridge_tx_data_i = bus_i[31:16];
  assign bus_o[33] = bridge_rx_valid_o;
  assign bus_o[32] = bridge_rx_rw_o;
  assign bus_o[15:0] = bridge_rx_addr_o;
  assign bus_o[31:16] = bridge_rx_data_o;
  assign bus_o[34] = 1'h0;
  assign bridge_rx_valid_i = uart_rx_valid_o;
  assign bridge_rx_data_i = uart_rx_data_o;
  assign uart_rx_rx = rx;
endmodule

(* generator = "Amaranth" *)
module \manta.interface.bridge_rx (valid_i, data_o, addr_o, rw_o, valid_o, rst, clk, data_i);
  reg \$auto$verilog_backend.cc:2352:dump_module$1  = 0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:38" *)
  wire \$1 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$101 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:88" *)
  wire \$103 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:97" *)
  wire \$105 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:99" *)
  wire \$107 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:101" *)
  wire \$109 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:43" *)
  wire \$11 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:109" *)
  wire [4:0] \$111 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:109" *)
  wire [4:0] \$112 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:114" *)
  wire \$114 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:116" *)
  wire \$116 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:118" *)
  wire \$118 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:126" *)
  wire [4:0] \$120 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:126" *)
  wire [4:0] \$121 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:88" *)
  wire \$123 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:91" *)
  wire \$125 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:94" *)
  wire \$127 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:97" *)
  wire \$129 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:38" *)
  wire \$13 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:99" *)
  wire \$131 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:101" *)
  wire \$133 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:114" *)
  wire \$135 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:116" *)
  wire \$137 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:118" *)
  wire \$139 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:97" *)
  wire \$141 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:99" *)
  wire \$143 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:101" *)
  wire \$145 ;
  reg [3:0] \$147 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:114" *)
  wire \$148 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:38" *)
  wire \$15 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:116" *)
  wire \$150 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:118" *)
  wire \$152 ;
  reg [3:0] \$154 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:38" *)
  wire \$17 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:43" *)
  wire \$19 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:43" *)
  wire \$21 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:43" *)
  wire \$23 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:40" *)
  wire [8:0] \$25 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:40" *)
  wire [8:0] \$26 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:45" *)
  wire [9:0] \$28 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:45" *)
  wire [8:0] \$29 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:38" *)
  wire \$3 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:45" *)
  wire [9:0] \$31 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:51" *)
  wire \$33 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:51" *)
  wire \$35 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:51" *)
  wire \$37 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$39 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$41 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$43 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$45 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$47 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$49 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:38" *)
  wire \$5 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$51 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$53 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$55 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$57 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$59 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$61 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$63 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$65 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$67 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$69 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:43" *)
  wire \$7 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$71 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$73 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$75 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$77 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$79 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$81 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$83 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$85 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$87 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$89 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:43" *)
  wire \$9 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$91 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *)
  wire \$93 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$95 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$97 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *)
  wire \$99 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:29" *)
  reg [31:0] _buffer = 32'd0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:29" *)
  reg [31:0] \_buffer$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:31" *)
  reg [3:0] _byte_num = 4'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:31" *)
  reg [3:0] \_byte_num$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:34" *)
  reg [7:0] _from_ascii_hex;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:33" *)
  reg _is_ascii_hex;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:32" *)
  reg _is_eol;
  (* enum_base_type = "States" *)
  (* enum_value_00 = "IDLE" *)
  (* enum_value_01 = "READ" *)
  (* enum_value_10 = "WRITE" *)
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:30" *)
  reg [1:0] _state = 2'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:30" *)
  reg [1:0] \_state$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:23" *)
  output [15:0] addr_o;
  reg [15:0] addr_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:20" *)
  input [7:0] data_i;
  wire [7:0] data_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:24" *)
  output [15:0] data_o;
  reg [15:0] data_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input rst;
  wire rst;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:25" *)
  output rw_o;
  reg rw_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:21" *)
  input valid_i;
  wire valid_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:26" *)
  output valid_o;
  reg valid_o;
  assign \$9  = data_i <= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:43" *) 7'h46;
  assign \$99  = \$95  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) \$97 ;
  assign \$101  = \$99  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) _is_eol;
  assign \$103  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:88" *) _state;
  assign \$105  = _state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:97" *) 2'h1;
  assign \$107  = _byte_num < (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:99" *) 3'h4;
  assign \$109  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:101" *) _is_ascii_hex;
  assign \$112  = _byte_num + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:109" *) 1'h1;
  assign \$114  = _state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:114" *) 2'h2;
  assign \$116  = _byte_num < (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:116" *) 4'h8;
  assign \$118  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:118" *) _is_ascii_hex;
  assign \$11  = \$7  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:43" *) \$9 ;
  assign \$121  = _byte_num + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:126" *) 1'h1;
  assign \$123  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:88" *) _state;
  assign \$125  = data_i == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:91" *) 7'h52;
  assign \$127  = data_i == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:94" *) 7'h57;
  assign \$129  = _state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:97" *) 2'h1;
  assign \$131  = _byte_num < (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:99" *) 3'h4;
  assign \$133  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:101" *) _is_ascii_hex;
  assign \$135  = _state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:114" *) 2'h2;
  assign \$137  = _byte_num < (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:116" *) 4'h8;
  assign \$13  = data_i >= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:38" *) 6'h30;
  assign \$139  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:118" *) _is_ascii_hex;
  assign \$141  = _state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:97" *) 2'h1;
  assign \$143  = _byte_num < (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:99" *) 3'h4;
  assign \$145  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:101" *) _is_ascii_hex;
  assign \$148  = _state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:114" *) 2'h2;
  assign \$150  = _byte_num < (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:116" *) 4'h8;
  assign \$152  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:118" *) _is_ascii_hex;
  always @(posedge clk)
    _byte_num <= \_byte_num$next ;
  always @(posedge clk)
    _state <= \_state$next ;
  always @(posedge clk)
    _buffer <= \_buffer$next ;
  assign \$15  = data_i <= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:38" *) 6'h39;
  assign \$17  = \$13  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:38" *) \$15 ;
  assign \$1  = data_i >= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:38" *) 6'h30;
  assign \$19  = data_i >= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:43" *) 7'h41;
  assign \$21  = data_i <= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:43" *) 7'h46;
  assign \$23  = \$19  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:43" *) \$21 ;
  assign \$26  = data_i - (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:40" *) 6'h30;
  assign \$29  = data_i - (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:45" *) 7'h41;
  assign \$31  = $signed(\$29 ) + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:45" *) $signed(9'h00a);
  assign \$33  = data_i == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:51" *) 4'hd;
  assign \$35  = data_i == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:51" *) 4'ha;
  assign \$37  = \$33  | (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:51" *) \$35 ;
  assign \$3  = data_i <= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:38" *) 6'h39;
  assign \$39  = _state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) 2'h1;
  assign \$41  = _byte_num == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) 3'h4;
  assign \$43  = \$39  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) \$41 ;
  assign \$45  = \$43  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) _is_eol;
  assign \$47  = _state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) 2'h2;
  assign \$49  = _byte_num == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) 4'h8;
  assign \$51  = \$47  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) \$49 ;
  assign \$53  = \$51  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) _is_eol;
  assign \$55  = _state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) 2'h1;
  assign \$57  = _byte_num == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) 3'h4;
  assign \$5  = \$1  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:38" *) \$3 ;
  assign \$59  = \$55  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) \$57 ;
  assign \$61  = \$59  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) _is_eol;
  assign \$63  = _state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) 2'h2;
  assign \$65  = _byte_num == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) 4'h8;
  assign \$67  = \$63  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) \$65 ;
  assign \$69  = \$67  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) _is_eol;
  assign \$71  = _state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) 2'h1;
  assign \$73  = _byte_num == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) 3'h4;
  assign \$75  = \$71  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) \$73 ;
  assign \$77  = \$75  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) _is_eol;
  assign \$7  = data_i >= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:43" *) 7'h41;
  assign \$79  = _state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) 2'h2;
  assign \$81  = _byte_num == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) 4'h8;
  assign \$83  = \$79  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) \$81 ;
  assign \$85  = \$83  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) _is_eol;
  assign \$87  = _state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) 2'h1;
  assign \$89  = _byte_num == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) 3'h4;
  assign \$91  = \$87  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) \$89 ;
  assign \$93  = \$91  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:59" *) _is_eol;
  assign \$95  = _state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) 2'h2;
  assign \$97  = _byte_num == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:69" *) 4'h8;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:38" *)
    if (\$5 ) begin
      _is_ascii_hex = 1'h1;
    end else if (\$11 ) begin
      _is_ascii_hex = 1'h1;
    end else begin
      _is_ascii_hex = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:38" *)
    if (\$17 ) begin
      _from_ascii_hex = \$26 [7:0];
    end else if (\$23 ) begin
      _from_ascii_hex = \$31 [7:0];
    end else begin
      _from_ascii_hex = 8'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:51" *)
    if (\$37 ) begin
      _is_eol = 1'h1;
    end else begin
      _is_eol = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:58" *)
    if (\$45 ) begin
      addr_o = { _buffer[3:0], _buffer[7:4], _buffer[11:8], _buffer[15:12] };
    end else if (\$53 ) begin
      addr_o = { _buffer[3:0], _buffer[7:4], _buffer[11:8], _buffer[15:12] };
    end else begin
      addr_o = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:58" *)
    if (\$61 ) begin
      data_o = 16'h0000;
    end else if (\$69 ) begin
      data_o = { _buffer[19:16], _buffer[23:20], _buffer[27:24], _buffer[31:28] };
    end else begin
      data_o = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:58" *)
    if (\$77 ) begin
      valid_o = 1'h1;
    end else if (\$85 ) begin
      valid_o = 1'h1;
    end else begin
      valid_o = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:58" *)
    if (\$93 ) begin
      rw_o = 1'h0;
    end else if (\$101 ) begin
      rw_o = 1'h1;
    end else begin
      rw_o = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \_byte_num$next  = _byte_num;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:87" *)
    if (valid_i) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:88" *)
      if (\$103 ) begin
        \_byte_num$next  = 4'h0;
      end
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:97" *)
      if (\$105 ) begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:99" *)
        if (\$107 ) begin
          (* full_case = 32'd1 *)
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:101" *)
          if (\$109 ) begin
          end else begin
            \_byte_num$next  = \$112 [3:0];
          end
        end
      end
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:114" *)
      if (\$114 ) begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:116" *)
        if (\$116 ) begin
          (* full_case = 32'd1 *)
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:118" *)
          if (\$118 ) begin
          end else begin
            \_byte_num$next  = \$121 [3:0];
          end
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_byte_num$next  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \_state$next  = _state;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:87" *)
    if (valid_i) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:88" *)
      if (\$123 ) begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:91" *)
        if (\$125 ) begin
          \_state$next  = 2'h1;
        end else if (\$127 ) begin
          \_state$next  = 2'h2;
        end
      end
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:97" *)
      if (\$129 ) begin
        (* full_case = 32'd1 *)
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:99" *)
        if (\$131 ) begin
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:101" *)
          if (\$133 ) begin
            \_state$next  = 2'h0;
          end
        end else begin
          \_state$next  = 2'h0;
        end
      end
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:114" *)
      if (\$135 ) begin
        (* full_case = 32'd1 *)
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:116" *)
        if (\$137 ) begin
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:118" *)
          if (\$139 ) begin
            \_state$next  = 2'h0;
          end
        end else begin
          \_state$next  = 2'h0;
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_state$next  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \_buffer$next  = _buffer;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:87" *)
    if (valid_i) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:97" *)
      if (\$141 ) begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:99" *)
        if (\$143 ) begin
          (* full_case = 32'd1 *)
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:101" *)
          if (\$145 ) begin
          end else begin
            (* full_case = 32'd1 *)
            (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\lib\\data.py:698" *)
            casez (_byte_num)
              4'h0:
                  \_buffer$next [3:0] = _from_ascii_hex[3:0];
              4'h1:
                  \_buffer$next [7:4] = _from_ascii_hex[3:0];
              4'h2:
                  \_buffer$next [11:8] = _from_ascii_hex[3:0];
              4'h3:
                  \_buffer$next [15:12] = _from_ascii_hex[3:0];
              4'h4:
                  \_buffer$next [19:16] = _from_ascii_hex[3:0];
              4'h5:
                  \_buffer$next [23:20] = _from_ascii_hex[3:0];
              4'h6:
                  \_buffer$next [27:24] = _from_ascii_hex[3:0];
              4'h7:
                  \_buffer$next [31:28] = _from_ascii_hex[3:0];
              4'h?:
                  \$147  = _from_ascii_hex[3:0];
            endcase
          end
        end
      end
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:114" *)
      if (\$148 ) begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:116" *)
        if (\$150 ) begin
          (* full_case = 32'd1 *)
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receive_bridge.py:118" *)
          if (\$152 ) begin
          end else begin
            (* full_case = 32'd1 *)
            (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\lib\\data.py:698" *)
            casez (_byte_num)
              4'h0:
                  \_buffer$next [3:0] = _from_ascii_hex[3:0];
              4'h1:
                  \_buffer$next [7:4] = _from_ascii_hex[3:0];
              4'h2:
                  \_buffer$next [11:8] = _from_ascii_hex[3:0];
              4'h3:
                  \_buffer$next [15:12] = _from_ascii_hex[3:0];
              4'h4:
                  \_buffer$next [19:16] = _from_ascii_hex[3:0];
              4'h5:
                  \_buffer$next [23:20] = _from_ascii_hex[3:0];
              4'h6:
                  \_buffer$next [27:24] = _from_ascii_hex[3:0];
              4'h7:
                  \_buffer$next [31:28] = _from_ascii_hex[3:0];
              4'h?:
                  \$154  = _from_ascii_hex[3:0];
            endcase
          end
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_buffer$next  = 32'd0;
    end
  end
  assign \$25  = \$26 ;
  assign \$28  = \$31 ;
  assign \$111  = \$112 ;
  assign \$120  = \$121 ;
endmodule

(* generator = "Amaranth" *)
module \manta.interface.bridge_tx (rw_i, valid_i, data_o, start_o, done_i, rst, clk, data_i);
  reg \$auto$verilog_backend.cc:2352:dump_module$2  = 0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:32" *)
  wire \$1 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:47" *)
  wire \$11 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:32" *)
  wire \$13 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:33" *)
  wire \$15 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:33" *)
  wire \$17 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:43" *)
  wire \$19 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:47" *)
  wire \$21 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:47" *)
  wire \$23 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:32" *)
  wire \$25 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:40" *)
  wire [4:0] \$27 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:40" *)
  wire [4:0] \$28 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:33" *)
  wire \$3 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:43" *)
  wire \$30 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:54" *)
  wire \$32 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:55" *)
  wire [7:0] \$34 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:55" *)
  wire [6:0] \$35 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:57" *)
  wire [8:0] \$38 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:57" *)
  wire [7:0] \$39 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:57" *)
  wire [8:0] \$41 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:60" *)
  wire \$43 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:64" *)
  wire \$45 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:68" *)
  wire \$47 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:72" *)
  wire \$49 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:33" *)
  wire \$5 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:76" *)
  wire \$51 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:80" *)
  wire \$53 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:84" *)
  wire \$55 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:60" *)
  wire \$57 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:64" *)
  wire \$59 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:68" *)
  wire \$61 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:72" *)
  wire \$63 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:76" *)
  wire \$65 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:80" *)
  wire \$67 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:84" *)
  wire \$69 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:43" *)
  wire \$7 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:47" *)
  wire \$9 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:21" *)
  reg [15:0] _buffer = 16'h0000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:21" *)
  reg [15:0] \_buffer$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:23" *)
  reg _busy = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:23" *)
  reg \_busy$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:22" *)
  reg [3:0] _count = 4'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:22" *)
  reg [3:0] \_count$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:25" *)
  reg [3:0] _n;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:24" *)
  reg [7:0] _to_ascii_hex;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:12" *)
  input [15:0] data_i;
  wire [15:0] data_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:16" *)
  output [7:0] data_o;
  reg [7:0] data_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:18" *)
  input done_i;
  wire done_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input rst;
  wire rst;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:13" *)
  input rw_i;
  wire rw_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:17" *)
  output start_o;
  wire start_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:14" *)
  input valid_i;
  wire valid_i;
  assign \$9  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:47" *) rw_i;
  assign \$11  = valid_i & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:47" *) \$9 ;
  assign \$13  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:32" *) _busy;
  assign \$15  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:33" *) rw_i;
  assign \$17  = valid_i & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:33" *) \$15 ;
  assign \$1  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:32" *) _busy;
  assign \$19  = _count > (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:43" *) 3'h5;
  assign \$21  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:47" *) rw_i;
  assign \$23  = valid_i & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:47" *) \$21 ;
  assign \$25  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:32" *) _busy;
  assign \$28  = _count + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:40" *) 1'h1;
  assign \$30  = _count > (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:43" *) 3'h5;
  assign \$32  = _n < (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:54" *) 4'ha;
  assign \$35  = _n + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:55" *) 6'h30;
  assign \$34  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:55" *) \$35 ;
  assign \$3  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:33" *) rw_i;
  assign \$39  = _n + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:57" *) 7'h41;
  assign \$41  = \$39  - (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:57" *) 4'ha;
  assign \$43  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:60" *) _count;
  assign \$45  = _count == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:64" *) 1'h1;
  assign \$47  = _count == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:68" *) 2'h2;
  assign \$49  = _count == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:72" *) 2'h3;
  assign \$51  = _count == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:76" *) 3'h4;
  assign \$53  = _count == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:80" *) 3'h5;
  assign \$55  = _count == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:84" *) 3'h6;
  assign \$57  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:60" *) _count;
  assign \$5  = valid_i & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:33" *) \$3 ;
  assign \$59  = _count == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:64" *) 1'h1;
  assign \$61  = _count == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:68" *) 2'h2;
  assign \$63  = _count == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:72" *) 2'h3;
  assign \$65  = _count == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:76" *) 3'h4;
  assign \$67  = _count == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:80" *) 3'h5;
  assign \$69  = _count == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:84" *) 3'h6;
  always @(posedge clk)
    _busy <= \_busy$next ;
  always @(posedge clk)
    _buffer <= \_buffer$next ;
  always @(posedge clk)
    _count <= \_count$next ;
  assign \$7  = _count > (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:43" *) 3'h5;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2 ) begin end
    \_busy$next  = _busy;
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:32" *)
    if (\$1 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:33" *)
      if (\$5 ) begin
        \_busy$next  = 1'h1;
      end
    end else begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:39" *)
      if (done_i) begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:43" *)
        if (\$7 ) begin
          (* full_case = 32'd1 *)
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:47" *)
          if (\$11 ) begin
          end else begin
            \_busy$next  = 1'h0;
          end
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_busy$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2 ) begin end
    \_buffer$next  = _buffer;
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:32" *)
    if (\$13 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:33" *)
      if (\$17 ) begin
        \_buffer$next  = data_i;
      end
    end else begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:39" *)
      if (done_i) begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:43" *)
        if (\$19 ) begin
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:47" *)
          if (\$23 ) begin
            \_buffer$next  = data_i;
          end
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_buffer$next  = 16'h0000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2 ) begin end
    \_count$next  = _count;
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:32" *)
    if (\$25 ) begin
    end else begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:39" *)
      if (done_i) begin
        \_count$next  = \$28 [3:0];
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:43" *)
        if (\$30 ) begin
          \_count$next  = 4'h0;
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_count$next  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2 ) begin end
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:54" *)
    if (\$32 ) begin
      _to_ascii_hex = \$34 ;
    end else begin
      _to_ascii_hex = \$41 [7:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2 ) begin end
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:60" *)
    if (\$43 ) begin
      _n = 4'h0;
    end else if (\$45 ) begin
      _n = _buffer[15:12];
    end else if (\$47 ) begin
      _n = _buffer[11:8];
    end else if (\$49 ) begin
      _n = _buffer[7:4];
    end else if (\$51 ) begin
      _n = _buffer[3:0];
    end else if (\$53 ) begin
      _n = 4'h0;
    end else if (\$55 ) begin
      _n = 4'h0;
    end else begin
      _n = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2 ) begin end
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmit_bridge.py:60" *)
    if (\$57 ) begin
      data_o = 8'h44;
    end else if (\$59 ) begin
      data_o = _to_ascii_hex;
    end else if (\$61 ) begin
      data_o = _to_ascii_hex;
    end else if (\$63 ) begin
      data_o = _to_ascii_hex;
    end else if (\$65 ) begin
      data_o = _to_ascii_hex;
    end else if (\$67 ) begin
      data_o = 8'h0d;
    end else if (\$69 ) begin
      data_o = 8'h0a;
    end else begin
      data_o = 8'h00;
    end
  end
  assign \$27  = \$28 ;
  assign \$38  = \$41 ;
  assign start_o = _busy;
endmodule

(* generator = "Amaranth" *)
module \manta.interface.uart_rx (data_o, valid_o, rst, clk, rx);
  reg \$auto$verilog_backend.cc:2352:dump_module$3  = 0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:39" *)
  wire \$1 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:40" *)
  wire \$11 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:48" *)
  wire \$13 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:49" *)
  wire \$15 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:39" *)
  wire \$17 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:40" *)
  wire \$19 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:40" *)
  wire \$21 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:48" *)
  wire \$23 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:49" *)
  wire \$25 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:58" *)
  wire [4:0] \$27 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:58" *)
  wire [4:0] \$28 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:48" *)
  wire \$3 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:39" *)
  wire \$30 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:40" *)
  wire \$32 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:40" *)
  wire \$34 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:48" *)
  wire \$36 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:49" *)
  wire \$38 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:62" *)
  wire [11:0] \$40 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:62" *)
  wire [11:0] \$41 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:39" *)
  wire \$43 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:48" *)
  wire \$45 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:49" *)
  wire \$47 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:49" *)
  wire \$5 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:39" *)
  wire \$7 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:40" *)
  wire \$9 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:21" *)
  reg [10:0] _baud_counter = 11'h000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:21" *)
  reg [10:0] \_baud_counter$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:20" *)
  reg [3:0] _bit_index = 4'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:20" *)
  reg [3:0] \_bit_index$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:19" *)
  reg _busy = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:19" *)
  reg \_busy$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:23" *)
  reg _rx_d = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:23" *)
  reg \_rx_d$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:24" *)
  reg _rx_q = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:24" *)
  reg \_rx_q$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:25" *)
  reg _rx_q_prev = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:25" *)
  reg \_rx_q_prev$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:15" *)
  output [7:0] data_o;
  reg [7:0] data_o = 8'h00;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:15" *)
  reg [7:0] \data_o$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input rst;
  wire rst;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:14" *)
  input rx;
  wire rx;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:16" *)
  output valid_o;
  reg valid_o = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:16" *)
  reg \valid_o$next ;
  assign \$9  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:40" *) _rx_q;
  assign \$11  = \$9  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:40" *) _rx_q_prev;
  assign \$13  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:48" *) _baud_counter;
  assign \$15  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:49" *) _bit_index;
  assign \$17  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:39" *) _busy;
  assign \$1  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:39" *) _busy;
  assign \$19  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:40" *) _rx_q;
  assign \$21  = \$19  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:40" *) _rx_q_prev;
  assign \$23  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:48" *) _baud_counter;
  assign \$25  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:49" *) _bit_index;
  assign \$28  = _bit_index - (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:58" *) 1'h1;
  assign \$30  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:39" *) _busy;
  assign \$32  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:40" *) _rx_q;
  assign \$34  = \$32  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:40" *) _rx_q_prev;
  assign \$36  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:48" *) _baud_counter;
  assign \$38  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:49" *) _bit_index;
  assign \$3  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:48" *) _baud_counter;
  assign \$41  = _baud_counter - (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:62" *) 1'h1;
  assign \$43  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:39" *) _busy;
  assign \$45  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:48" *) _baud_counter;
  assign \$47  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:49" *) _bit_index;
  always @(posedge clk)
    _rx_d <= \_rx_d$next ;
  always @(posedge clk)
    _rx_q <= \_rx_q$next ;
  always @(posedge clk)
    _rx_q_prev <= \_rx_q_prev$next ;
  always @(posedge clk)
    valid_o <= \valid_o$next ;
  always @(posedge clk)
    _busy <= \_busy$next ;
  always @(posedge clk)
    _bit_index <= \_bit_index$next ;
  always @(posedge clk)
    _baud_counter <= \_baud_counter$next ;
  always @(posedge clk)
    data_o <= \data_o$next ;
  assign \$5  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:49" *) _bit_index;
  assign \$7  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:39" *) _busy;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$3 ) begin end
    \_rx_d$next  = rx;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_rx_d$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$3 ) begin end
    \_rx_q$next  = _rx_d;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_rx_q$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$3 ) begin end
    \_rx_q_prev$next  = _rx_q;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_rx_q_prev$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$3 ) begin end
    \valid_o$next  = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:39" *)
    if (\$1 ) begin
    end else begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:48" *)
      if (\$3 ) begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:49" *)
        if (\$5 ) begin
          \valid_o$next  = 1'h1;
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \valid_o$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$3 ) begin end
    \_busy$next  = _busy;
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:39" *)
    if (\$7 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:40" *)
      if (\$11 ) begin
        \_busy$next  = 1'h1;
      end
    end else begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:48" *)
      if (\$13 ) begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:49" *)
        if (\$15 ) begin
          \_busy$next  = 1'h0;
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_busy$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$3 ) begin end
    \_bit_index$next  = _bit_index;
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:39" *)
    if (\$17 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:40" *)
      if (\$21 ) begin
        \_bit_index$next  = 4'h8;
      end
    end else begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:48" *)
      if (\$23 ) begin
        (* full_case = 32'd1 *)
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:49" *)
        if (\$25 ) begin
          \_bit_index$next  = 4'h0;
        end else begin
          \_bit_index$next  = \$28 [3:0];
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_bit_index$next  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$3 ) begin end
    \_baud_counter$next  = _baud_counter;
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:39" *)
    if (\$30 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:40" *)
      if (\$34 ) begin
        \_baud_counter$next  = 11'h514;
      end
    end else begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:48" *)
      if (\$36 ) begin
        (* full_case = 32'd1 *)
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:49" *)
        if (\$38 ) begin
          \_baud_counter$next  = 11'h000;
        end else begin
          \_baud_counter$next  = 11'h363;
        end
      end else begin
        \_baud_counter$next  = \$41 [10:0];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_baud_counter$next  = 11'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$3 ) begin end
    \data_o$next  = data_o;
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:39" *)
    if (\$43 ) begin
    end else begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:48" *)
      if (\$45 ) begin
        (* full_case = 32'd1 *)
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\receiver.py:49" *)
        if (\$47 ) begin
        end else begin
          \data_o$next  = { _rx_q, data_o[7:1] };
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \data_o$next  = 8'h00;
    end
  end
  assign \$27  = \$28 ;
  assign \$40  = \$41 ;
endmodule

(* generator = "Amaranth" *)
module \manta.interface.uart_tx (start_i, done_o, tx, rst, clk, data_i);
  reg \$auto$verilog_backend.cc:2352:dump_module$4  = 0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:28" *)
  wire \$1 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:28" *)
  wire \$10 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:35" *)
  wire \$12 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:42" *)
  wire \$14 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:46" *)
  wire \$16 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:28" *)
  wire \$18 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:35" *)
  wire \$20 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:42" *)
  wire \$22 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:46" *)
  wire \$24 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:48" *)
  wire [4:0] \$26 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:48" *)
  wire [4:0] \$27 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:28" *)
  wire \$29 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:35" *)
  wire \$3 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:35" *)
  wire \$31 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:38" *)
  wire \$33 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:38" *)
  wire \$35 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:38" *)
  wire \$37 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:42" *)
  wire \$39 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:46" *)
  wire \$41 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:28" *)
  wire \$43 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:35" *)
  wire \$45 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:42" *)
  wire \$47 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:46" *)
  wire \$49 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:36" *)
  wire [10:0] \$5 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:47" *)
  wire \$51 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:36" *)
  wire [10:0] \$6 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:42" *)
  wire \$8 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:21" *)
  reg [9:0] _baud_counter = 10'h000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:21" *)
  reg [9:0] \_baud_counter$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:23" *)
  reg [3:0] _bit_index = 4'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:23" *)
  reg [3:0] \_bit_index$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:22" *)
  reg [8:0] _buffer = 9'h000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:22" *)
  reg [8:0] \_buffer$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:14" *)
  input [7:0] data_i;
  wire [7:0] data_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:16" *)
  output done_o;
  reg done_o = 1'h1;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:16" *)
  reg \done_o$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input rst;
  wire rst;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:15" *)
  input start_i;
  wire start_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:18" *)
  output tx;
  reg tx = 1'h1;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:18" *)
  reg \tx$next ;
  assign \$10  = start_i & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:28" *) done_o;
  assign \$12  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:35" *) done_o;
  assign \$14  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:42" *) _baud_counter;
  assign \$16  = _bit_index < (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:46" *) 4'h9;
  assign \$18  = start_i & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:28" *) done_o;
  assign \$1  = start_i & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:28" *) done_o;
  assign \$20  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:35" *) done_o;
  assign \$22  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:42" *) _baud_counter;
  assign \$24  = _bit_index < (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:46" *) 4'h9;
  assign \$27  = _bit_index + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:48" *) 1'h1;
  assign \$29  = start_i & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:28" *) done_o;
  assign \$31  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:35" *) done_o;
  assign \$33  = _baud_counter == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:38" *) 1'h1;
  assign \$35  = _bit_index == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:38" *) 4'h9;
  assign \$37  = \$33  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:38" *) \$35 ;
  assign \$3  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:35" *) done_o;
  assign \$39  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:42" *) _baud_counter;
  assign \$41  = _bit_index < (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:46" *) 4'h9;
  assign \$43  = start_i & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:28" *) done_o;
  assign \$45  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:35" *) done_o;
  assign \$47  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:42" *) _baud_counter;
  assign \$49  = _bit_index < (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:46" *) 4'h9;
  assign \$51  = _buffer >> _bit_index;
  always @(posedge clk)
    _baud_counter <= \_baud_counter$next ;
  always @(posedge clk)
    _buffer <= \_buffer$next ;
  always @(posedge clk)
    _bit_index <= \_bit_index$next ;
  always @(posedge clk)
    done_o <= \done_o$next ;
  always @(posedge clk)
    tx <= \tx$next ;
  assign \$6  = _baud_counter - (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:36" *) 1'h1;
  assign \$8  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:42" *) _baud_counter;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$4 ) begin end
    \_baud_counter$next  = _baud_counter;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:28" *)
    if (\$1 ) begin
      \_baud_counter$next  = 10'h363;
    end else if (\$3 ) begin
      \_baud_counter$next  = \$6 [9:0];
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:42" *)
      if (\$8 ) begin
        \_baud_counter$next  = 10'h363;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_baud_counter$next  = 10'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$4 ) begin end
    \_buffer$next  = _buffer;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:28" *)
    if (\$10 ) begin
      \_buffer$next  = { 1'h1, data_i };
    end else if (\$12 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:42" *)
      if (\$14 ) begin
        (* full_case = 32'd1 *)
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:46" *)
        if (\$16 ) begin
        end else begin
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:52" *)
          if (start_i) begin
            \_buffer$next  = { 1'h1, data_i };
          end
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_buffer$next  = 9'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$4 ) begin end
    \_bit_index$next  = _bit_index;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:28" *)
    if (\$18 ) begin
      \_bit_index$next  = 4'h0;
    end else if (\$20 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:42" *)
      if (\$22 ) begin
        (* full_case = 32'd1 *)
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:46" *)
        if (\$24 ) begin
          \_bit_index$next  = \$27 [3:0];
        end else begin
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:52" *)
          if (start_i) begin
            \_bit_index$next  = 4'h0;
          end
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_bit_index$next  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$4 ) begin end
    \done_o$next  = done_o;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:28" *)
    if (\$29 ) begin
      \done_o$next  = 1'h0;
    end else if (\$31 ) begin
      \done_o$next  = \$37 ;
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:42" *)
      if (\$39 ) begin
        (* full_case = 32'd1 *)
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:46" *)
        if (\$41 ) begin
        end else begin
          (* full_case = 32'd1 *)
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:52" *)
          if (start_i) begin
          end else begin
            \done_o$next  = 1'h1;
          end
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \done_o$next  = 1'h1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$4 ) begin end
    \tx$next  = tx;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:28" *)
    if (\$43 ) begin
      \tx$next  = 1'h0;
    end else if (\$45 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:42" *)
      if (\$47 ) begin
        (* full_case = 32'd1 *)
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:46" *)
        if (\$49 ) begin
          \tx$next  = \$51 ;
        end else begin
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\uart\\transmitter.py:52" *)
          if (start_i) begin
            \tx$next  = 1'h0;
          end
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \tx$next  = 1'h1;
    end
  end
  assign \$5  = \$6 ;
  assign \$26  = \$27 ;
endmodule

(* generator = "Amaranth" *)
module \manta.my_io_core (bus_o, rst, clk, val0, bus_i);
  reg \$auto$verilog_backend.cc:2352:dump_module$5  = 0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$1 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$11 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:29" *)
  wire [15:0] \$3 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$5 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *)
  wire [15:0] \$7 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$9 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:29" *)
  reg _strobe = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:29" *)
  reg \_strobe$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:25" *)
  input [34:0] bus_i;
  wire [34:0] bus_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:26" *)
  output [34:0] bus_o;
  reg [34:0] bus_o = 35'h000000000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:26" *)
  reg [34:0] \bus_o$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input rst;
  wire rst;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:74" *)
  input [3:0] val0;
  wire [3:0] val0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:30" *)
  reg [3:0] val0_buf = 4'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:30" *)
  reg [3:0] \val0_buf$next ;
  assign \$9  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 1'h1;
  assign \$11  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) bus_i[15:0];
  always @(posedge clk)
    bus_o <= \bus_o$next ;
  always @(posedge clk)
    val0_buf <= \val0_buf$next ;
  always @(posedge clk)
    _strobe <= \_strobe$next ;
  assign \$1  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) bus_i[15:0];
  assign \$3  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:29" *) _strobe;
  assign \$5  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 1'h1;
  assign \$7  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *) val0_buf;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    \bus_o$next  = bus_i;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$1 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
      end else begin
        \bus_o$next [31:16] = \$3 ;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$5 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
      end else begin
        \bus_o$next [31:16] = \$7 ;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \bus_o$next  = 35'h000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    \val0_buf$next  = val0_buf;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:162" *)
    if (_strobe) begin
      \val0_buf$next  = val0;
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$9 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
        \val0_buf$next  = bus_i[19:16];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \val0_buf$next  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$5 ) begin end
    \_strobe$next  = _strobe;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$11 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
        \_strobe$next  = bus_i[16];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_strobe$next  = 1'h0;
    end
  end
endmodule

(* generator = "Amaranth" *)
module \manta.my_logic_analyzer (bus_i, rst, clk, sw0, value, bus_o);
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\__init__.py:26" *)
  input [34:0] bus_i;
  wire [34:0] bus_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\__init__.py:27" *)
  output [34:0] bus_o;
  wire [34:0] bus_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:25" *)
  wire [34:0] fsm_bus_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:26" *)
  wire [34:0] fsm_bus_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:31" *)
  wire fsm_trigger;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:32" *)
  wire fsm_write_enable;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:37" *)
  wire [11:0] fsm_write_pointer;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input rst;
  wire rst;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:29" *)
  wire [34:0] sample_mem_bus_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:30" *)
  wire [34:0] sample_mem_bus_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:34" *)
  wire [11:0] sample_mem_user_addr;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:35" *)
  wire [4:0] sample_mem_user_data_in;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:36" *)
  wire sample_mem_user_write_enable;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\__init__.py:30" *)
  input sw0;
  wire sw0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:25" *)
  wire [34:0] trig_blk_bus_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:26" *)
  wire [34:0] trig_blk_bus_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:29" *)
  wire trig_blk_trig;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\__init__.py:30" *)
  input [3:0] value;
  wire [3:0] value;
  \manta.my_logic_analyzer.fsm  fsm (
    .bus_i(fsm_bus_i),
    .bus_o(fsm_bus_o),
    .clk(clk),
    .rst(rst),
    .trigger(fsm_trigger),
    .write_enable(fsm_write_enable),
    .write_pointer(fsm_write_pointer)
  );
  \manta.my_logic_analyzer.sample_mem  sample_mem (
    .bus_i(sample_mem_bus_i),
    .bus_o(sample_mem_bus_o),
    .clk(clk),
    .rst(rst),
    .user_addr(sample_mem_user_addr),
    .user_data_in(sample_mem_user_data_in),
    .user_write_enable(sample_mem_user_write_enable)
  );
  \manta.my_logic_analyzer.trig_blk  trig_blk (
    .bus_i(trig_blk_bus_i),
    .bus_o(trig_blk_bus_o),
    .clk(clk),
    .rst(rst),
    .sw0(sw0),
    .trig(trig_blk_trig),
    .value(value)
  );
  assign sample_mem_user_write_enable = fsm_write_enable;
  assign sample_mem_user_addr = fsm_write_pointer;
  assign fsm_trigger = trig_blk_trig;
  assign bus_o = sample_mem_bus_o;
  assign sample_mem_bus_i = trig_blk_bus_o;
  assign trig_blk_bus_i = fsm_bus_o;
  assign fsm_bus_i = bus_i;
  assign sample_mem_user_data_in = { value, sw0 };
endmodule

(* generator = "Amaranth" *)
module \manta.my_logic_analyzer.fsm (clk, bus_i, bus_o, trigger, write_pointer, write_enable, rst);
  reg \$auto$verilog_backend.cc:2352:dump_module$6  = 0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:90" *)
  wire \$1 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:133" *)
  wire \$10 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:149" *)
  wire \$12 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:151" *)
  wire \$14 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:152" *)
  wire \$16 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:162" *)
  wire \$18 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:100" *)
  wire \$20 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:123" *)
  wire \$22 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:133" *)
  wire \$24 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:140" *)
  wire \$26 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:141" *)
  wire [12:0] \$28 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:141" *)
  wire [12:0] \$29 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:94" *)
  wire [12:0] \$3 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:144" *)
  wire [14:0] \$31 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:144" *)
  wire [13:0] \$32 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:144" *)
  wire [12:0] \$33 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:144" *)
  wire [14:0] \$36 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:100" *)
  wire \$38 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:94" *)
  wire [12:0] \$4 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:123" *)
  wire \$40 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:133" *)
  wire \$42 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:105" *)
  wire \$44 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:105" *)
  wire \$46 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:106" *)
  wire \$48 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:110" *)
  wire \$50 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:114" *)
  wire \$52 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:149" *)
  wire \$54 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:151" *)
  wire \$56 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:152" *)
  wire \$58 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:100" *)
  wire \$6 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:162" *)
  wire \$60 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:100" *)
  wire \$62 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:123" *)
  wire \$64 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:133" *)
  wire \$66 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:105" *)
  wire \$68 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:105" *)
  wire \$70 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:106" *)
  wire \$72 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:110" *)
  wire \$74 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:114" *)
  wire \$76 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:115" *)
  wire \$78 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:123" *)
  wire \$8 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:37" *)
  wire [12:0] \$80 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:126" *)
  wire [12:0] \$82 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:126" *)
  wire \$84 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:149" *)
  wire \$86 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:151" *)
  wire \$88 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:152" *)
  wire \$90 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:162" *)
  wire \$92 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:170" *)
  wire \$94 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:170" *)
  wire \$96 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:25" *)
  input [34:0] bus_i;
  wire [34:0] bus_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:26" *)
  output [34:0] bus_o;
  wire [34:0] bus_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:89" *)
  reg [11:0] next_write_pointer;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:85" *)
  reg prev_request_start = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:85" *)
  reg \prev_request_start$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:86" *)
  reg prev_request_stop = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:86" *)
  reg \prev_request_stop$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:36" *)
  reg [11:0] registers_read_pointer = 12'h000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:36" *)
  reg [11:0] \registers_read_pointer$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:47" *)
  wire registers_request_start;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:48" *)
  wire registers_request_stop;
  (* enum_base_type = "States" *)
  (* enum_value_000 = "IDLE" *)
  (* enum_value_001 = "MOVE_TO_POSITION" *)
  (* enum_value_010 = "IN_POSITION" *)
  (* enum_value_011 = "CAPTURING" *)
  (* enum_value_100 = "CAPTURED" *)
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:35" *)
  reg [2:0] registers_state = 3'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:35" *)
  reg [2:0] \registers_state$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:45" *)
  wire [11:0] registers_trigger_location;
  (* enum_base_type = "TriggerModes" *)
  (* enum_value_00 = "SINGLE_SHOT" *)
  (* enum_value_01 = "INCREMENTAL" *)
  (* enum_value_10 = "IMMEDIATE" *)
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:46" *)
  wire [1:0] registers_trigger_mode;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input rst;
  wire rst;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:31" *)
  input trigger;
  wire trigger;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:32" *)
  output write_enable;
  reg write_enable = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:32" *)
  reg \write_enable$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:37" *)
  output [11:0] write_pointer;
  reg [11:0] write_pointer = 12'h000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:37" *)
  reg [11:0] \write_pointer$next ;
  always @(posedge clk)
    write_pointer <= \write_pointer$next ;
  always @(posedge clk)
    registers_read_pointer <= \registers_read_pointer$next ;
  always @(posedge clk)
    write_enable <= \write_enable$next ;
  always @(posedge clk)
    registers_state <= \registers_state$next ;
  assign \$10  = registers_state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:133" *) 3'h2;
  assign \$12  = registers_state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:149" *) 3'h3;
  assign \$14  = registers_trigger_mode != (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:151" *) 2'h1;
  assign \$16  = next_write_pointer == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:152" *) registers_read_pointer;
  assign \$18  = next_write_pointer == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:162" *) registers_read_pointer;
  assign \$1  = write_pointer == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:90" *) 12'hfff;
  assign \$20  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:100" *) registers_state;
  assign \$22  = registers_state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:123" *) 3'h1;
  assign \$24  = registers_state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:133" *) 3'h2;
  assign \$26  = write_pointer > (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:140" *) registers_trigger_location;
  assign \$29  = write_pointer - (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:141" *) registers_trigger_location;
  assign \$33  = write_pointer - (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:144" *) registers_trigger_location;
  assign \$32  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:144" *) $signed(\$33 );
  assign \$36  = $signed(\$32 ) + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:144" *) $signed(14'h1000);
  assign \$38  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:100" *) registers_state;
  assign \$40  = registers_state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:123" *) 3'h1;
  assign \$42  = registers_state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:133" *) 3'h2;
  assign \$44  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:105" *) prev_request_start;
  assign \$46  = registers_request_start & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:105" *) \$44 ;
  assign \$48  = registers_trigger_mode == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:106" *) 2'h2;
  assign \$4  = write_pointer + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:94" *) 1'h1;
  assign \$50  = registers_trigger_mode == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:110" *) 2'h1;
  assign \$52  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:114" *) registers_trigger_mode;
  assign \$54  = registers_state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:149" *) 3'h3;
  assign \$56  = registers_trigger_mode != (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:151" *) 2'h1;
  assign \$58  = next_write_pointer == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:152" *) registers_read_pointer;
  assign \$60  = next_write_pointer == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:162" *) registers_read_pointer;
  assign \$62  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:100" *) registers_state;
  assign \$64  = registers_state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:123" *) 3'h1;
  assign \$66  = registers_state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:133" *) 3'h2;
  assign \$68  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:105" *) prev_request_start;
  assign \$6  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:100" *) registers_state;
  assign \$70  = registers_request_start & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:105" *) \$68 ;
  assign \$72  = registers_trigger_mode == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:106" *) 2'h2;
  assign \$74  = registers_trigger_mode == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:110" *) 2'h1;
  assign \$76  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:114" *) registers_trigger_mode;
  assign \$78  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:115" *) registers_trigger_location;
  assign \$80  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:37" *) write_pointer;
  assign \$82  = registers_trigger_location - (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:126" *) 1'h1;
  assign \$84  = $signed(\$80 ) == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:126" *) $signed(\$82 );
  assign \$86  = registers_state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:149" *) 3'h3;
  assign \$88  = registers_trigger_mode != (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:151" *) 2'h1;
  assign \$8  = registers_state == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:123" *) 3'h1;
  assign \$90  = next_write_pointer == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:152" *) registers_read_pointer;
  assign \$92  = next_write_pointer == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:162" *) registers_read_pointer;
  assign \$94  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:170" *) prev_request_stop;
  assign \$96  = registers_request_stop & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:170" *) \$94 ;
  always @(posedge clk)
    prev_request_start <= \prev_request_start$next ;
  always @(posedge clk)
    prev_request_stop <= \prev_request_stop$next ;
  \manta.my_logic_analyzer.fsm.registers  registers (
    .bus_i(bus_i),
    .bus_o(bus_o),
    .clk(clk),
    .read_pointer(registers_read_pointer),
    .request_start(registers_request_start),
    .request_stop(registers_request_stop),
    .rst(rst),
    .state(registers_state),
    .trigger_location(registers_trigger_location),
    .trigger_mode(registers_trigger_mode),
    .write_pointer(write_pointer)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$6 ) begin end
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:90" *)
    if (\$1 ) begin
      next_write_pointer = 12'h000;
    end else begin
      next_write_pointer = \$4 [11:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$6 ) begin end
    \prev_request_start$next  = registers_request_start;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \prev_request_start$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$6 ) begin end
    \prev_request_stop$next  = registers_request_stop;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \prev_request_stop$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$6 ) begin end
    \write_pointer$next  = write_pointer;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:100" *)
    if (\$6 ) begin
      \write_pointer$next  = 12'h000;
    end else if (\$8 ) begin
      \write_pointer$next  = next_write_pointer;
    end else if (\$10 ) begin
      \write_pointer$next  = next_write_pointer;
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:149" *)
    if (\$12 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:151" *)
      if (\$14 ) begin
        (* full_case = 32'd1 *)
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:152" *)
        if (\$16 ) begin
        end else begin
          \write_pointer$next  = next_write_pointer;
        end
      end else begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:161" *)
        if (trigger) begin
          (* full_case = 32'd1 *)
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:162" *)
          if (\$18 ) begin
          end else begin
            \write_pointer$next  = next_write_pointer;
          end
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \write_pointer$next  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$6 ) begin end
    \registers_read_pointer$next  = registers_read_pointer;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:100" *)
    if (\$20 ) begin
      \registers_read_pointer$next  = 12'h000;
    end else if (\$22 ) begin
    end else if (\$24 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:136" *)
      if (trigger) begin
        (* full_case = 32'd1 *)
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:140" *)
        if (\$26 ) begin
          \registers_read_pointer$next  = \$29 [11:0];
        end else begin
          \registers_read_pointer$next  = \$36 [11:0];
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \registers_read_pointer$next  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$6 ) begin end
    \write_enable$next  = write_enable;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:100" *)
    if (\$38 ) begin
      \write_enable$next  = 1'h0;
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:105" *)
      if (\$46 ) begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:106" *)
        if (\$48 ) begin
          \write_enable$next  = 1'h1;
        end else if (\$50 ) begin
          \write_enable$next  = 1'h1;
        end else if (\$52 ) begin
          \write_enable$next  = 1'h1;
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:149" *)
    if (\$54 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:151" *)
      if (\$56 ) begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:152" *)
        if (\$58 ) begin
          \write_enable$next  = 1'h0;
        end
      end else begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:161" *)
        if (trigger) begin
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:162" *)
          if (\$60 ) begin
            \write_enable$next  = 1'h0;
          end
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \write_enable$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$6 ) begin end
    \registers_state$next  = registers_state;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:100" *)
    if (\$62 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:105" *)
      if (\$70 ) begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:106" *)
        if (\$72 ) begin
          \registers_state$next  = 3'h3;
        end else if (\$74 ) begin
          \registers_state$next  = 3'h3;
        end else if (\$76 ) begin
          (* full_case = 32'd1 *)
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:115" *)
          if (\$78 ) begin
            \registers_state$next  = 3'h2;
          end else begin
            \registers_state$next  = 3'h1;
          end
        end
      end
    end else if (\$64 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:126" *)
      if (\$84 ) begin
        (* full_case = 32'd1 *)
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:127" *)
        if (trigger) begin
          \registers_state$next  = 3'h3;
        end else begin
          \registers_state$next  = 3'h2;
        end
      end
    end else if (\$66 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:136" *)
      if (trigger) begin
        \registers_state$next  = 3'h3;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:149" *)
    if (\$86 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:151" *)
      if (\$88 ) begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:152" *)
        if (\$90 ) begin
          \registers_state$next  = 3'h4;
        end
      end else begin
        (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:161" *)
        if (trigger) begin
          (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:162" *)
          if (\$92 ) begin
            \registers_state$next  = 3'h4;
          end
        end
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:170" *)
    if (\$96 ) begin
      \registers_state$next  = 3'h0;
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \registers_state$next  = 3'h0;
    end
  end
  assign \$3  = \$4 ;
  assign \$28  = \$29 ;
  assign \$31  = \$36 ;
endmodule

(* generator = "Amaranth" *)
module \manta.my_logic_analyzer.fsm.registers (clk, bus_i, bus_o, write_pointer, request_start, request_stop, state, read_pointer, trigger_mode, trigger_location, rst);
  reg \$auto$verilog_backend.cc:2352:dump_module$7  = 0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$1 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *)
  wire [15:0] \$11 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$13 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *)
  wire [15:0] \$15 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$17 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *)
  wire [15:0] \$19 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$21 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *)
  wire [15:0] \$23 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$25 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *)
  wire [15:0] \$27 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$29 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:29" *)
  wire [15:0] \$3 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *)
  wire [15:0] \$31 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$33 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$35 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$37 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$39 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$41 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$43 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$45 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$47 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$5 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *)
  wire [15:0] \$7 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$9 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:29" *)
  reg _strobe = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:29" *)
  reg \_strobe$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:25" *)
  input [34:0] bus_i;
  wire [34:0] bus_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:26" *)
  output [34:0] bus_o;
  reg [34:0] bus_o = 35'h000000000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:26" *)
  reg [34:0] \bus_o$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:36" *)
  input [11:0] read_pointer;
  wire [11:0] read_pointer;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:30" *)
  reg [11:0] read_pointer_buf = 12'h000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:30" *)
  reg [11:0] \read_pointer_buf$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:47" *)
  output request_start;
  reg request_start = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:47" *)
  reg \request_start$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg request_start_buf = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg \request_start_buf$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:48" *)
  output request_stop;
  reg request_stop = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:48" *)
  reg \request_stop$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg request_stop_buf = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg \request_stop_buf$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input rst;
  wire rst;
  (* enum_base_type = "States" *)
  (* enum_value_000 = "IDLE" *)
  (* enum_value_001 = "MOVE_TO_POSITION" *)
  (* enum_value_010 = "IN_POSITION" *)
  (* enum_value_011 = "CAPTURING" *)
  (* enum_value_100 = "CAPTURED" *)
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:35" *)
  input [2:0] state;
  wire [2:0] state;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:30" *)
  reg [2:0] state_buf = 3'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:30" *)
  reg [2:0] \state_buf$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:45" *)
  output [11:0] trigger_location;
  reg [11:0] trigger_location = 12'h000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:45" *)
  reg [11:0] \trigger_location$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg [11:0] trigger_location_buf = 12'h000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg [11:0] \trigger_location_buf$next ;
  (* enum_base_type = "TriggerModes" *)
  (* enum_value_00 = "SINGLE_SHOT" *)
  (* enum_value_01 = "INCREMENTAL" *)
  (* enum_value_10 = "IMMEDIATE" *)
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:46" *)
  output [1:0] trigger_mode;
  reg [1:0] trigger_mode = 2'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:46" *)
  reg [1:0] \trigger_mode$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg [1:0] trigger_mode_buf = 2'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg [1:0] \trigger_mode_buf$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\fsm.py:37" *)
  input [11:0] write_pointer;
  wire [11:0] write_pointer;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:30" *)
  reg [11:0] write_pointer_buf = 12'h000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:30" *)
  reg [11:0] \write_pointer_buf$next ;
  assign \$9  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 3'h4;
  assign \$11  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *) read_pointer_buf;
  assign \$13  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 3'h5;
  assign \$15  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *) write_pointer_buf;
  assign \$17  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 3'h6;
  assign \$1  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 2'h2;
  assign \$19  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *) trigger_location_buf;
  assign \$21  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 3'h7;
  assign \$23  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *) trigger_mode_buf;
  assign \$25  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 4'h8;
  assign \$27  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *) request_start_buf;
  assign \$29  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 4'h9;
  assign \$31  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *) request_stop_buf;
  assign \$33  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 2'h3;
  assign \$35  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 3'h4;
  assign \$37  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 3'h5;
  assign \$3  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:29" *) _strobe;
  assign \$39  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 2'h2;
  assign \$41  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 3'h6;
  assign \$43  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 3'h7;
  assign \$45  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 4'h8;
  assign \$47  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 4'h9;
  always @(posedge clk)
    bus_o <= \bus_o$next ;
  always @(posedge clk)
    state_buf <= \state_buf$next ;
  always @(posedge clk)
    read_pointer_buf <= \read_pointer_buf$next ;
  always @(posedge clk)
    write_pointer_buf <= \write_pointer_buf$next ;
  always @(posedge clk)
    trigger_location <= \trigger_location$next ;
  always @(posedge clk)
    trigger_mode <= \trigger_mode$next ;
  always @(posedge clk)
    request_start <= \request_start$next ;
  always @(posedge clk)
    request_stop <= \request_stop$next ;
  always @(posedge clk)
    _strobe <= \_strobe$next ;
  always @(posedge clk)
    trigger_location_buf <= \trigger_location_buf$next ;
  always @(posedge clk)
    trigger_mode_buf <= \trigger_mode_buf$next ;
  assign \$5  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 2'h3;
  always @(posedge clk)
    request_start_buf <= \request_start_buf$next ;
  always @(posedge clk)
    request_stop_buf <= \request_stop_buf$next ;
  assign \$7  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *) state_buf;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    \bus_o$next  = bus_i;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$1 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
      end else begin
        \bus_o$next [31:16] = \$3 ;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$5 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
      end else begin
        \bus_o$next [31:16] = \$7 ;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$9 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
      end else begin
        \bus_o$next [31:16] = \$11 ;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$13 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
      end else begin
        \bus_o$next [31:16] = \$15 ;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$17 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
      end else begin
        \bus_o$next [31:16] = \$19 ;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$21 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
      end else begin
        \bus_o$next [31:16] = \$23 ;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$25 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
      end else begin
        \bus_o$next [31:16] = \$27 ;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$29 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
      end else begin
        \bus_o$next [31:16] = \$31 ;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \bus_o$next  = 35'h000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    \state_buf$next  = state_buf;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:162" *)
    if (_strobe) begin
      \state_buf$next  = state;
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$33 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
        \state_buf$next  = bus_i[18:16];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \state_buf$next  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    \trigger_mode_buf$next  = trigger_mode_buf;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$43 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
        \trigger_mode_buf$next  = bus_i[17:16];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \trigger_mode_buf$next  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    \request_start_buf$next  = request_start_buf;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$45 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
        \request_start_buf$next  = bus_i[16];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \request_start_buf$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    \request_stop_buf$next  = request_stop_buf;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$47 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
        \request_stop_buf$next  = bus_i[16];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \request_stop_buf$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    \read_pointer_buf$next  = read_pointer_buf;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:162" *)
    if (_strobe) begin
      \read_pointer_buf$next  = read_pointer;
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$35 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
        \read_pointer_buf$next  = bus_i[27:16];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \read_pointer_buf$next  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    \write_pointer_buf$next  = write_pointer_buf;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:162" *)
    if (_strobe) begin
      \write_pointer_buf$next  = write_pointer;
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$37 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
        \write_pointer_buf$next  = bus_i[27:16];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \write_pointer_buf$next  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    \trigger_location$next  = trigger_location;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:167" *)
    if (_strobe) begin
      \trigger_location$next  = trigger_location_buf;
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \trigger_location$next  = 12'h000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    \trigger_mode$next  = trigger_mode;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:167" *)
    if (_strobe) begin
      \trigger_mode$next  = trigger_mode_buf;
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \trigger_mode$next  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    \request_start$next  = request_start;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:167" *)
    if (_strobe) begin
      \request_start$next  = request_start_buf;
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \request_start$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    \request_stop$next  = request_stop;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:167" *)
    if (_strobe) begin
      \request_stop$next  = request_stop_buf;
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \request_stop$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    \_strobe$next  = _strobe;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$39 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
        \_strobe$next  = bus_i[16];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_strobe$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$7 ) begin end
    \trigger_location_buf$next  = trigger_location_buf;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$41 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
        \trigger_location_buf$next  = bus_i[27:16];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \trigger_location_buf$next  = 12'h000;
    end
  end
endmodule

(* generator = "Amaranth" *)
module \manta.my_logic_analyzer.sample_mem (clk, user_data_in, bus_i, bus_o, user_addr, user_write_enable, rst);
  reg \$auto$verilog_backend.cc:2352:dump_module$8  = 0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:147" *)
  wire \$11 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:144" *)
  wire \$13 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:131" *)
  wire [15:0] \$15 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:137" *)
  wire \$17 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:136" *)
  wire \$19 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:138" *)
  wire \$21 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:136" *)
  wire \$23 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:140" *)
  wire [16:0] \$25 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:140" *)
  wire [16:0] \$26 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:145" *)
  wire \$3 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:144" *)
  wire \$5 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:146" *)
  wire \$7 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:144" *)
  wire \$9 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:131" *)
  reg [11:0] \$memory_r_addr  = 12'h000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:131" *)
  reg [11:0] \$memory_r_addr$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:131" *)
  wire [4:0] \$memory_r_data ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:131" *)
  wire \$memory_r_en ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:196" *)
  wire [11:0] \$memory_w_addr ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:196" *)
  wire [4:0] \$memory_w_data ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:196" *)
  wire \$memory_w_en ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:220" *)
  reg [34:0] \$signal  = 35'h000000000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:220" *)
  reg [34:0] \$signal$1  = 35'h000000000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:220" *)
  reg [34:0] \$signal$1$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:220" *)
  reg [34:0] \$signal$2  = 35'h000000000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:220" *)
  reg [34:0] \$signal$2$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:220" *)
  reg [34:0] \$signal$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:29" *)
  input [34:0] bus_i;
  wire [34:0] bus_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:30" *)
  output [34:0] bus_o;
  reg [34:0] bus_o = 35'h000000000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:30" *)
  reg [34:0] \bus_o$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input rst;
  wire rst;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:34" *)
  input [11:0] user_addr;
  wire [11:0] user_addr;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:35" *)
  input [4:0] user_data_in;
  wire [4:0] user_data_in;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:36" *)
  input user_write_enable;
  wire user_write_enable;
  reg [4:0] mem_0 [4095:0];
  initial begin
    mem_0[0] = 5'h00;
    mem_0[1] = 5'h00;
    mem_0[2] = 5'h00;
    mem_0[3] = 5'h00;
    mem_0[4] = 5'h00;
    mem_0[5] = 5'h00;
    mem_0[6] = 5'h00;
    mem_0[7] = 5'h00;
    mem_0[8] = 5'h00;
    mem_0[9] = 5'h00;
    mem_0[10] = 5'h00;
    mem_0[11] = 5'h00;
    mem_0[12] = 5'h00;
    mem_0[13] = 5'h00;
    mem_0[14] = 5'h00;
    mem_0[15] = 5'h00;
    mem_0[16] = 5'h00;
    mem_0[17] = 5'h00;
    mem_0[18] = 5'h00;
    mem_0[19] = 5'h00;
    mem_0[20] = 5'h00;
    mem_0[21] = 5'h00;
    mem_0[22] = 5'h00;
    mem_0[23] = 5'h00;
    mem_0[24] = 5'h00;
    mem_0[25] = 5'h00;
    mem_0[26] = 5'h00;
    mem_0[27] = 5'h00;
    mem_0[28] = 5'h00;
    mem_0[29] = 5'h00;
    mem_0[30] = 5'h00;
    mem_0[31] = 5'h00;
    mem_0[32] = 5'h00;
    mem_0[33] = 5'h00;
    mem_0[34] = 5'h00;
    mem_0[35] = 5'h00;
    mem_0[36] = 5'h00;
    mem_0[37] = 5'h00;
    mem_0[38] = 5'h00;
    mem_0[39] = 5'h00;
    mem_0[40] = 5'h00;
    mem_0[41] = 5'h00;
    mem_0[42] = 5'h00;
    mem_0[43] = 5'h00;
    mem_0[44] = 5'h00;
    mem_0[45] = 5'h00;
    mem_0[46] = 5'h00;
    mem_0[47] = 5'h00;
    mem_0[48] = 5'h00;
    mem_0[49] = 5'h00;
    mem_0[50] = 5'h00;
    mem_0[51] = 5'h00;
    mem_0[52] = 5'h00;
    mem_0[53] = 5'h00;
    mem_0[54] = 5'h00;
    mem_0[55] = 5'h00;
    mem_0[56] = 5'h00;
    mem_0[57] = 5'h00;
    mem_0[58] = 5'h00;
    mem_0[59] = 5'h00;
    mem_0[60] = 5'h00;
    mem_0[61] = 5'h00;
    mem_0[62] = 5'h00;
    mem_0[63] = 5'h00;
    mem_0[64] = 5'h00;
    mem_0[65] = 5'h00;
    mem_0[66] = 5'h00;
    mem_0[67] = 5'h00;
    mem_0[68] = 5'h00;
    mem_0[69] = 5'h00;
    mem_0[70] = 5'h00;
    mem_0[71] = 5'h00;
    mem_0[72] = 5'h00;
    mem_0[73] = 5'h00;
    mem_0[74] = 5'h00;
    mem_0[75] = 5'h00;
    mem_0[76] = 5'h00;
    mem_0[77] = 5'h00;
    mem_0[78] = 5'h00;
    mem_0[79] = 5'h00;
    mem_0[80] = 5'h00;
    mem_0[81] = 5'h00;
    mem_0[82] = 5'h00;
    mem_0[83] = 5'h00;
    mem_0[84] = 5'h00;
    mem_0[85] = 5'h00;
    mem_0[86] = 5'h00;
    mem_0[87] = 5'h00;
    mem_0[88] = 5'h00;
    mem_0[89] = 5'h00;
    mem_0[90] = 5'h00;
    mem_0[91] = 5'h00;
    mem_0[92] = 5'h00;
    mem_0[93] = 5'h00;
    mem_0[94] = 5'h00;
    mem_0[95] = 5'h00;
    mem_0[96] = 5'h00;
    mem_0[97] = 5'h00;
    mem_0[98] = 5'h00;
    mem_0[99] = 5'h00;
    mem_0[100] = 5'h00;
    mem_0[101] = 5'h00;
    mem_0[102] = 5'h00;
    mem_0[103] = 5'h00;
    mem_0[104] = 5'h00;
    mem_0[105] = 5'h00;
    mem_0[106] = 5'h00;
    mem_0[107] = 5'h00;
    mem_0[108] = 5'h00;
    mem_0[109] = 5'h00;
    mem_0[110] = 5'h00;
    mem_0[111] = 5'h00;
    mem_0[112] = 5'h00;
    mem_0[113] = 5'h00;
    mem_0[114] = 5'h00;
    mem_0[115] = 5'h00;
    mem_0[116] = 5'h00;
    mem_0[117] = 5'h00;
    mem_0[118] = 5'h00;
    mem_0[119] = 5'h00;
    mem_0[120] = 5'h00;
    mem_0[121] = 5'h00;
    mem_0[122] = 5'h00;
    mem_0[123] = 5'h00;
    mem_0[124] = 5'h00;
    mem_0[125] = 5'h00;
    mem_0[126] = 5'h00;
    mem_0[127] = 5'h00;
    mem_0[128] = 5'h00;
    mem_0[129] = 5'h00;
    mem_0[130] = 5'h00;
    mem_0[131] = 5'h00;
    mem_0[132] = 5'h00;
    mem_0[133] = 5'h00;
    mem_0[134] = 5'h00;
    mem_0[135] = 5'h00;
    mem_0[136] = 5'h00;
    mem_0[137] = 5'h00;
    mem_0[138] = 5'h00;
    mem_0[139] = 5'h00;
    mem_0[140] = 5'h00;
    mem_0[141] = 5'h00;
    mem_0[142] = 5'h00;
    mem_0[143] = 5'h00;
    mem_0[144] = 5'h00;
    mem_0[145] = 5'h00;
    mem_0[146] = 5'h00;
    mem_0[147] = 5'h00;
    mem_0[148] = 5'h00;
    mem_0[149] = 5'h00;
    mem_0[150] = 5'h00;
    mem_0[151] = 5'h00;
    mem_0[152] = 5'h00;
    mem_0[153] = 5'h00;
    mem_0[154] = 5'h00;
    mem_0[155] = 5'h00;
    mem_0[156] = 5'h00;
    mem_0[157] = 5'h00;
    mem_0[158] = 5'h00;
    mem_0[159] = 5'h00;
    mem_0[160] = 5'h00;
    mem_0[161] = 5'h00;
    mem_0[162] = 5'h00;
    mem_0[163] = 5'h00;
    mem_0[164] = 5'h00;
    mem_0[165] = 5'h00;
    mem_0[166] = 5'h00;
    mem_0[167] = 5'h00;
    mem_0[168] = 5'h00;
    mem_0[169] = 5'h00;
    mem_0[170] = 5'h00;
    mem_0[171] = 5'h00;
    mem_0[172] = 5'h00;
    mem_0[173] = 5'h00;
    mem_0[174] = 5'h00;
    mem_0[175] = 5'h00;
    mem_0[176] = 5'h00;
    mem_0[177] = 5'h00;
    mem_0[178] = 5'h00;
    mem_0[179] = 5'h00;
    mem_0[180] = 5'h00;
    mem_0[181] = 5'h00;
    mem_0[182] = 5'h00;
    mem_0[183] = 5'h00;
    mem_0[184] = 5'h00;
    mem_0[185] = 5'h00;
    mem_0[186] = 5'h00;
    mem_0[187] = 5'h00;
    mem_0[188] = 5'h00;
    mem_0[189] = 5'h00;
    mem_0[190] = 5'h00;
    mem_0[191] = 5'h00;
    mem_0[192] = 5'h00;
    mem_0[193] = 5'h00;
    mem_0[194] = 5'h00;
    mem_0[195] = 5'h00;
    mem_0[196] = 5'h00;
    mem_0[197] = 5'h00;
    mem_0[198] = 5'h00;
    mem_0[199] = 5'h00;
    mem_0[200] = 5'h00;
    mem_0[201] = 5'h00;
    mem_0[202] = 5'h00;
    mem_0[203] = 5'h00;
    mem_0[204] = 5'h00;
    mem_0[205] = 5'h00;
    mem_0[206] = 5'h00;
    mem_0[207] = 5'h00;
    mem_0[208] = 5'h00;
    mem_0[209] = 5'h00;
    mem_0[210] = 5'h00;
    mem_0[211] = 5'h00;
    mem_0[212] = 5'h00;
    mem_0[213] = 5'h00;
    mem_0[214] = 5'h00;
    mem_0[215] = 5'h00;
    mem_0[216] = 5'h00;
    mem_0[217] = 5'h00;
    mem_0[218] = 5'h00;
    mem_0[219] = 5'h00;
    mem_0[220] = 5'h00;
    mem_0[221] = 5'h00;
    mem_0[222] = 5'h00;
    mem_0[223] = 5'h00;
    mem_0[224] = 5'h00;
    mem_0[225] = 5'h00;
    mem_0[226] = 5'h00;
    mem_0[227] = 5'h00;
    mem_0[228] = 5'h00;
    mem_0[229] = 5'h00;
    mem_0[230] = 5'h00;
    mem_0[231] = 5'h00;
    mem_0[232] = 5'h00;
    mem_0[233] = 5'h00;
    mem_0[234] = 5'h00;
    mem_0[235] = 5'h00;
    mem_0[236] = 5'h00;
    mem_0[237] = 5'h00;
    mem_0[238] = 5'h00;
    mem_0[239] = 5'h00;
    mem_0[240] = 5'h00;
    mem_0[241] = 5'h00;
    mem_0[242] = 5'h00;
    mem_0[243] = 5'h00;
    mem_0[244] = 5'h00;
    mem_0[245] = 5'h00;
    mem_0[246] = 5'h00;
    mem_0[247] = 5'h00;
    mem_0[248] = 5'h00;
    mem_0[249] = 5'h00;
    mem_0[250] = 5'h00;
    mem_0[251] = 5'h00;
    mem_0[252] = 5'h00;
    mem_0[253] = 5'h00;
    mem_0[254] = 5'h00;
    mem_0[255] = 5'h00;
    mem_0[256] = 5'h00;
    mem_0[257] = 5'h00;
    mem_0[258] = 5'h00;
    mem_0[259] = 5'h00;
    mem_0[260] = 5'h00;
    mem_0[261] = 5'h00;
    mem_0[262] = 5'h00;
    mem_0[263] = 5'h00;
    mem_0[264] = 5'h00;
    mem_0[265] = 5'h00;
    mem_0[266] = 5'h00;
    mem_0[267] = 5'h00;
    mem_0[268] = 5'h00;
    mem_0[269] = 5'h00;
    mem_0[270] = 5'h00;
    mem_0[271] = 5'h00;
    mem_0[272] = 5'h00;
    mem_0[273] = 5'h00;
    mem_0[274] = 5'h00;
    mem_0[275] = 5'h00;
    mem_0[276] = 5'h00;
    mem_0[277] = 5'h00;
    mem_0[278] = 5'h00;
    mem_0[279] = 5'h00;
    mem_0[280] = 5'h00;
    mem_0[281] = 5'h00;
    mem_0[282] = 5'h00;
    mem_0[283] = 5'h00;
    mem_0[284] = 5'h00;
    mem_0[285] = 5'h00;
    mem_0[286] = 5'h00;
    mem_0[287] = 5'h00;
    mem_0[288] = 5'h00;
    mem_0[289] = 5'h00;
    mem_0[290] = 5'h00;
    mem_0[291] = 5'h00;
    mem_0[292] = 5'h00;
    mem_0[293] = 5'h00;
    mem_0[294] = 5'h00;
    mem_0[295] = 5'h00;
    mem_0[296] = 5'h00;
    mem_0[297] = 5'h00;
    mem_0[298] = 5'h00;
    mem_0[299] = 5'h00;
    mem_0[300] = 5'h00;
    mem_0[301] = 5'h00;
    mem_0[302] = 5'h00;
    mem_0[303] = 5'h00;
    mem_0[304] = 5'h00;
    mem_0[305] = 5'h00;
    mem_0[306] = 5'h00;
    mem_0[307] = 5'h00;
    mem_0[308] = 5'h00;
    mem_0[309] = 5'h00;
    mem_0[310] = 5'h00;
    mem_0[311] = 5'h00;
    mem_0[312] = 5'h00;
    mem_0[313] = 5'h00;
    mem_0[314] = 5'h00;
    mem_0[315] = 5'h00;
    mem_0[316] = 5'h00;
    mem_0[317] = 5'h00;
    mem_0[318] = 5'h00;
    mem_0[319] = 5'h00;
    mem_0[320] = 5'h00;
    mem_0[321] = 5'h00;
    mem_0[322] = 5'h00;
    mem_0[323] = 5'h00;
    mem_0[324] = 5'h00;
    mem_0[325] = 5'h00;
    mem_0[326] = 5'h00;
    mem_0[327] = 5'h00;
    mem_0[328] = 5'h00;
    mem_0[329] = 5'h00;
    mem_0[330] = 5'h00;
    mem_0[331] = 5'h00;
    mem_0[332] = 5'h00;
    mem_0[333] = 5'h00;
    mem_0[334] = 5'h00;
    mem_0[335] = 5'h00;
    mem_0[336] = 5'h00;
    mem_0[337] = 5'h00;
    mem_0[338] = 5'h00;
    mem_0[339] = 5'h00;
    mem_0[340] = 5'h00;
    mem_0[341] = 5'h00;
    mem_0[342] = 5'h00;
    mem_0[343] = 5'h00;
    mem_0[344] = 5'h00;
    mem_0[345] = 5'h00;
    mem_0[346] = 5'h00;
    mem_0[347] = 5'h00;
    mem_0[348] = 5'h00;
    mem_0[349] = 5'h00;
    mem_0[350] = 5'h00;
    mem_0[351] = 5'h00;
    mem_0[352] = 5'h00;
    mem_0[353] = 5'h00;
    mem_0[354] = 5'h00;
    mem_0[355] = 5'h00;
    mem_0[356] = 5'h00;
    mem_0[357] = 5'h00;
    mem_0[358] = 5'h00;
    mem_0[359] = 5'h00;
    mem_0[360] = 5'h00;
    mem_0[361] = 5'h00;
    mem_0[362] = 5'h00;
    mem_0[363] = 5'h00;
    mem_0[364] = 5'h00;
    mem_0[365] = 5'h00;
    mem_0[366] = 5'h00;
    mem_0[367] = 5'h00;
    mem_0[368] = 5'h00;
    mem_0[369] = 5'h00;
    mem_0[370] = 5'h00;
    mem_0[371] = 5'h00;
    mem_0[372] = 5'h00;
    mem_0[373] = 5'h00;
    mem_0[374] = 5'h00;
    mem_0[375] = 5'h00;
    mem_0[376] = 5'h00;
    mem_0[377] = 5'h00;
    mem_0[378] = 5'h00;
    mem_0[379] = 5'h00;
    mem_0[380] = 5'h00;
    mem_0[381] = 5'h00;
    mem_0[382] = 5'h00;
    mem_0[383] = 5'h00;
    mem_0[384] = 5'h00;
    mem_0[385] = 5'h00;
    mem_0[386] = 5'h00;
    mem_0[387] = 5'h00;
    mem_0[388] = 5'h00;
    mem_0[389] = 5'h00;
    mem_0[390] = 5'h00;
    mem_0[391] = 5'h00;
    mem_0[392] = 5'h00;
    mem_0[393] = 5'h00;
    mem_0[394] = 5'h00;
    mem_0[395] = 5'h00;
    mem_0[396] = 5'h00;
    mem_0[397] = 5'h00;
    mem_0[398] = 5'h00;
    mem_0[399] = 5'h00;
    mem_0[400] = 5'h00;
    mem_0[401] = 5'h00;
    mem_0[402] = 5'h00;
    mem_0[403] = 5'h00;
    mem_0[404] = 5'h00;
    mem_0[405] = 5'h00;
    mem_0[406] = 5'h00;
    mem_0[407] = 5'h00;
    mem_0[408] = 5'h00;
    mem_0[409] = 5'h00;
    mem_0[410] = 5'h00;
    mem_0[411] = 5'h00;
    mem_0[412] = 5'h00;
    mem_0[413] = 5'h00;
    mem_0[414] = 5'h00;
    mem_0[415] = 5'h00;
    mem_0[416] = 5'h00;
    mem_0[417] = 5'h00;
    mem_0[418] = 5'h00;
    mem_0[419] = 5'h00;
    mem_0[420] = 5'h00;
    mem_0[421] = 5'h00;
    mem_0[422] = 5'h00;
    mem_0[423] = 5'h00;
    mem_0[424] = 5'h00;
    mem_0[425] = 5'h00;
    mem_0[426] = 5'h00;
    mem_0[427] = 5'h00;
    mem_0[428] = 5'h00;
    mem_0[429] = 5'h00;
    mem_0[430] = 5'h00;
    mem_0[431] = 5'h00;
    mem_0[432] = 5'h00;
    mem_0[433] = 5'h00;
    mem_0[434] = 5'h00;
    mem_0[435] = 5'h00;
    mem_0[436] = 5'h00;
    mem_0[437] = 5'h00;
    mem_0[438] = 5'h00;
    mem_0[439] = 5'h00;
    mem_0[440] = 5'h00;
    mem_0[441] = 5'h00;
    mem_0[442] = 5'h00;
    mem_0[443] = 5'h00;
    mem_0[444] = 5'h00;
    mem_0[445] = 5'h00;
    mem_0[446] = 5'h00;
    mem_0[447] = 5'h00;
    mem_0[448] = 5'h00;
    mem_0[449] = 5'h00;
    mem_0[450] = 5'h00;
    mem_0[451] = 5'h00;
    mem_0[452] = 5'h00;
    mem_0[453] = 5'h00;
    mem_0[454] = 5'h00;
    mem_0[455] = 5'h00;
    mem_0[456] = 5'h00;
    mem_0[457] = 5'h00;
    mem_0[458] = 5'h00;
    mem_0[459] = 5'h00;
    mem_0[460] = 5'h00;
    mem_0[461] = 5'h00;
    mem_0[462] = 5'h00;
    mem_0[463] = 5'h00;
    mem_0[464] = 5'h00;
    mem_0[465] = 5'h00;
    mem_0[466] = 5'h00;
    mem_0[467] = 5'h00;
    mem_0[468] = 5'h00;
    mem_0[469] = 5'h00;
    mem_0[470] = 5'h00;
    mem_0[471] = 5'h00;
    mem_0[472] = 5'h00;
    mem_0[473] = 5'h00;
    mem_0[474] = 5'h00;
    mem_0[475] = 5'h00;
    mem_0[476] = 5'h00;
    mem_0[477] = 5'h00;
    mem_0[478] = 5'h00;
    mem_0[479] = 5'h00;
    mem_0[480] = 5'h00;
    mem_0[481] = 5'h00;
    mem_0[482] = 5'h00;
    mem_0[483] = 5'h00;
    mem_0[484] = 5'h00;
    mem_0[485] = 5'h00;
    mem_0[486] = 5'h00;
    mem_0[487] = 5'h00;
    mem_0[488] = 5'h00;
    mem_0[489] = 5'h00;
    mem_0[490] = 5'h00;
    mem_0[491] = 5'h00;
    mem_0[492] = 5'h00;
    mem_0[493] = 5'h00;
    mem_0[494] = 5'h00;
    mem_0[495] = 5'h00;
    mem_0[496] = 5'h00;
    mem_0[497] = 5'h00;
    mem_0[498] = 5'h00;
    mem_0[499] = 5'h00;
    mem_0[500] = 5'h00;
    mem_0[501] = 5'h00;
    mem_0[502] = 5'h00;
    mem_0[503] = 5'h00;
    mem_0[504] = 5'h00;
    mem_0[505] = 5'h00;
    mem_0[506] = 5'h00;
    mem_0[507] = 5'h00;
    mem_0[508] = 5'h00;
    mem_0[509] = 5'h00;
    mem_0[510] = 5'h00;
    mem_0[511] = 5'h00;
    mem_0[512] = 5'h00;
    mem_0[513] = 5'h00;
    mem_0[514] = 5'h00;
    mem_0[515] = 5'h00;
    mem_0[516] = 5'h00;
    mem_0[517] = 5'h00;
    mem_0[518] = 5'h00;
    mem_0[519] = 5'h00;
    mem_0[520] = 5'h00;
    mem_0[521] = 5'h00;
    mem_0[522] = 5'h00;
    mem_0[523] = 5'h00;
    mem_0[524] = 5'h00;
    mem_0[525] = 5'h00;
    mem_0[526] = 5'h00;
    mem_0[527] = 5'h00;
    mem_0[528] = 5'h00;
    mem_0[529] = 5'h00;
    mem_0[530] = 5'h00;
    mem_0[531] = 5'h00;
    mem_0[532] = 5'h00;
    mem_0[533] = 5'h00;
    mem_0[534] = 5'h00;
    mem_0[535] = 5'h00;
    mem_0[536] = 5'h00;
    mem_0[537] = 5'h00;
    mem_0[538] = 5'h00;
    mem_0[539] = 5'h00;
    mem_0[540] = 5'h00;
    mem_0[541] = 5'h00;
    mem_0[542] = 5'h00;
    mem_0[543] = 5'h00;
    mem_0[544] = 5'h00;
    mem_0[545] = 5'h00;
    mem_0[546] = 5'h00;
    mem_0[547] = 5'h00;
    mem_0[548] = 5'h00;
    mem_0[549] = 5'h00;
    mem_0[550] = 5'h00;
    mem_0[551] = 5'h00;
    mem_0[552] = 5'h00;
    mem_0[553] = 5'h00;
    mem_0[554] = 5'h00;
    mem_0[555] = 5'h00;
    mem_0[556] = 5'h00;
    mem_0[557] = 5'h00;
    mem_0[558] = 5'h00;
    mem_0[559] = 5'h00;
    mem_0[560] = 5'h00;
    mem_0[561] = 5'h00;
    mem_0[562] = 5'h00;
    mem_0[563] = 5'h00;
    mem_0[564] = 5'h00;
    mem_0[565] = 5'h00;
    mem_0[566] = 5'h00;
    mem_0[567] = 5'h00;
    mem_0[568] = 5'h00;
    mem_0[569] = 5'h00;
    mem_0[570] = 5'h00;
    mem_0[571] = 5'h00;
    mem_0[572] = 5'h00;
    mem_0[573] = 5'h00;
    mem_0[574] = 5'h00;
    mem_0[575] = 5'h00;
    mem_0[576] = 5'h00;
    mem_0[577] = 5'h00;
    mem_0[578] = 5'h00;
    mem_0[579] = 5'h00;
    mem_0[580] = 5'h00;
    mem_0[581] = 5'h00;
    mem_0[582] = 5'h00;
    mem_0[583] = 5'h00;
    mem_0[584] = 5'h00;
    mem_0[585] = 5'h00;
    mem_0[586] = 5'h00;
    mem_0[587] = 5'h00;
    mem_0[588] = 5'h00;
    mem_0[589] = 5'h00;
    mem_0[590] = 5'h00;
    mem_0[591] = 5'h00;
    mem_0[592] = 5'h00;
    mem_0[593] = 5'h00;
    mem_0[594] = 5'h00;
    mem_0[595] = 5'h00;
    mem_0[596] = 5'h00;
    mem_0[597] = 5'h00;
    mem_0[598] = 5'h00;
    mem_0[599] = 5'h00;
    mem_0[600] = 5'h00;
    mem_0[601] = 5'h00;
    mem_0[602] = 5'h00;
    mem_0[603] = 5'h00;
    mem_0[604] = 5'h00;
    mem_0[605] = 5'h00;
    mem_0[606] = 5'h00;
    mem_0[607] = 5'h00;
    mem_0[608] = 5'h00;
    mem_0[609] = 5'h00;
    mem_0[610] = 5'h00;
    mem_0[611] = 5'h00;
    mem_0[612] = 5'h00;
    mem_0[613] = 5'h00;
    mem_0[614] = 5'h00;
    mem_0[615] = 5'h00;
    mem_0[616] = 5'h00;
    mem_0[617] = 5'h00;
    mem_0[618] = 5'h00;
    mem_0[619] = 5'h00;
    mem_0[620] = 5'h00;
    mem_0[621] = 5'h00;
    mem_0[622] = 5'h00;
    mem_0[623] = 5'h00;
    mem_0[624] = 5'h00;
    mem_0[625] = 5'h00;
    mem_0[626] = 5'h00;
    mem_0[627] = 5'h00;
    mem_0[628] = 5'h00;
    mem_0[629] = 5'h00;
    mem_0[630] = 5'h00;
    mem_0[631] = 5'h00;
    mem_0[632] = 5'h00;
    mem_0[633] = 5'h00;
    mem_0[634] = 5'h00;
    mem_0[635] = 5'h00;
    mem_0[636] = 5'h00;
    mem_0[637] = 5'h00;
    mem_0[638] = 5'h00;
    mem_0[639] = 5'h00;
    mem_0[640] = 5'h00;
    mem_0[641] = 5'h00;
    mem_0[642] = 5'h00;
    mem_0[643] = 5'h00;
    mem_0[644] = 5'h00;
    mem_0[645] = 5'h00;
    mem_0[646] = 5'h00;
    mem_0[647] = 5'h00;
    mem_0[648] = 5'h00;
    mem_0[649] = 5'h00;
    mem_0[650] = 5'h00;
    mem_0[651] = 5'h00;
    mem_0[652] = 5'h00;
    mem_0[653] = 5'h00;
    mem_0[654] = 5'h00;
    mem_0[655] = 5'h00;
    mem_0[656] = 5'h00;
    mem_0[657] = 5'h00;
    mem_0[658] = 5'h00;
    mem_0[659] = 5'h00;
    mem_0[660] = 5'h00;
    mem_0[661] = 5'h00;
    mem_0[662] = 5'h00;
    mem_0[663] = 5'h00;
    mem_0[664] = 5'h00;
    mem_0[665] = 5'h00;
    mem_0[666] = 5'h00;
    mem_0[667] = 5'h00;
    mem_0[668] = 5'h00;
    mem_0[669] = 5'h00;
    mem_0[670] = 5'h00;
    mem_0[671] = 5'h00;
    mem_0[672] = 5'h00;
    mem_0[673] = 5'h00;
    mem_0[674] = 5'h00;
    mem_0[675] = 5'h00;
    mem_0[676] = 5'h00;
    mem_0[677] = 5'h00;
    mem_0[678] = 5'h00;
    mem_0[679] = 5'h00;
    mem_0[680] = 5'h00;
    mem_0[681] = 5'h00;
    mem_0[682] = 5'h00;
    mem_0[683] = 5'h00;
    mem_0[684] = 5'h00;
    mem_0[685] = 5'h00;
    mem_0[686] = 5'h00;
    mem_0[687] = 5'h00;
    mem_0[688] = 5'h00;
    mem_0[689] = 5'h00;
    mem_0[690] = 5'h00;
    mem_0[691] = 5'h00;
    mem_0[692] = 5'h00;
    mem_0[693] = 5'h00;
    mem_0[694] = 5'h00;
    mem_0[695] = 5'h00;
    mem_0[696] = 5'h00;
    mem_0[697] = 5'h00;
    mem_0[698] = 5'h00;
    mem_0[699] = 5'h00;
    mem_0[700] = 5'h00;
    mem_0[701] = 5'h00;
    mem_0[702] = 5'h00;
    mem_0[703] = 5'h00;
    mem_0[704] = 5'h00;
    mem_0[705] = 5'h00;
    mem_0[706] = 5'h00;
    mem_0[707] = 5'h00;
    mem_0[708] = 5'h00;
    mem_0[709] = 5'h00;
    mem_0[710] = 5'h00;
    mem_0[711] = 5'h00;
    mem_0[712] = 5'h00;
    mem_0[713] = 5'h00;
    mem_0[714] = 5'h00;
    mem_0[715] = 5'h00;
    mem_0[716] = 5'h00;
    mem_0[717] = 5'h00;
    mem_0[718] = 5'h00;
    mem_0[719] = 5'h00;
    mem_0[720] = 5'h00;
    mem_0[721] = 5'h00;
    mem_0[722] = 5'h00;
    mem_0[723] = 5'h00;
    mem_0[724] = 5'h00;
    mem_0[725] = 5'h00;
    mem_0[726] = 5'h00;
    mem_0[727] = 5'h00;
    mem_0[728] = 5'h00;
    mem_0[729] = 5'h00;
    mem_0[730] = 5'h00;
    mem_0[731] = 5'h00;
    mem_0[732] = 5'h00;
    mem_0[733] = 5'h00;
    mem_0[734] = 5'h00;
    mem_0[735] = 5'h00;
    mem_0[736] = 5'h00;
    mem_0[737] = 5'h00;
    mem_0[738] = 5'h00;
    mem_0[739] = 5'h00;
    mem_0[740] = 5'h00;
    mem_0[741] = 5'h00;
    mem_0[742] = 5'h00;
    mem_0[743] = 5'h00;
    mem_0[744] = 5'h00;
    mem_0[745] = 5'h00;
    mem_0[746] = 5'h00;
    mem_0[747] = 5'h00;
    mem_0[748] = 5'h00;
    mem_0[749] = 5'h00;
    mem_0[750] = 5'h00;
    mem_0[751] = 5'h00;
    mem_0[752] = 5'h00;
    mem_0[753] = 5'h00;
    mem_0[754] = 5'h00;
    mem_0[755] = 5'h00;
    mem_0[756] = 5'h00;
    mem_0[757] = 5'h00;
    mem_0[758] = 5'h00;
    mem_0[759] = 5'h00;
    mem_0[760] = 5'h00;
    mem_0[761] = 5'h00;
    mem_0[762] = 5'h00;
    mem_0[763] = 5'h00;
    mem_0[764] = 5'h00;
    mem_0[765] = 5'h00;
    mem_0[766] = 5'h00;
    mem_0[767] = 5'h00;
    mem_0[768] = 5'h00;
    mem_0[769] = 5'h00;
    mem_0[770] = 5'h00;
    mem_0[771] = 5'h00;
    mem_0[772] = 5'h00;
    mem_0[773] = 5'h00;
    mem_0[774] = 5'h00;
    mem_0[775] = 5'h00;
    mem_0[776] = 5'h00;
    mem_0[777] = 5'h00;
    mem_0[778] = 5'h00;
    mem_0[779] = 5'h00;
    mem_0[780] = 5'h00;
    mem_0[781] = 5'h00;
    mem_0[782] = 5'h00;
    mem_0[783] = 5'h00;
    mem_0[784] = 5'h00;
    mem_0[785] = 5'h00;
    mem_0[786] = 5'h00;
    mem_0[787] = 5'h00;
    mem_0[788] = 5'h00;
    mem_0[789] = 5'h00;
    mem_0[790] = 5'h00;
    mem_0[791] = 5'h00;
    mem_0[792] = 5'h00;
    mem_0[793] = 5'h00;
    mem_0[794] = 5'h00;
    mem_0[795] = 5'h00;
    mem_0[796] = 5'h00;
    mem_0[797] = 5'h00;
    mem_0[798] = 5'h00;
    mem_0[799] = 5'h00;
    mem_0[800] = 5'h00;
    mem_0[801] = 5'h00;
    mem_0[802] = 5'h00;
    mem_0[803] = 5'h00;
    mem_0[804] = 5'h00;
    mem_0[805] = 5'h00;
    mem_0[806] = 5'h00;
    mem_0[807] = 5'h00;
    mem_0[808] = 5'h00;
    mem_0[809] = 5'h00;
    mem_0[810] = 5'h00;
    mem_0[811] = 5'h00;
    mem_0[812] = 5'h00;
    mem_0[813] = 5'h00;
    mem_0[814] = 5'h00;
    mem_0[815] = 5'h00;
    mem_0[816] = 5'h00;
    mem_0[817] = 5'h00;
    mem_0[818] = 5'h00;
    mem_0[819] = 5'h00;
    mem_0[820] = 5'h00;
    mem_0[821] = 5'h00;
    mem_0[822] = 5'h00;
    mem_0[823] = 5'h00;
    mem_0[824] = 5'h00;
    mem_0[825] = 5'h00;
    mem_0[826] = 5'h00;
    mem_0[827] = 5'h00;
    mem_0[828] = 5'h00;
    mem_0[829] = 5'h00;
    mem_0[830] = 5'h00;
    mem_0[831] = 5'h00;
    mem_0[832] = 5'h00;
    mem_0[833] = 5'h00;
    mem_0[834] = 5'h00;
    mem_0[835] = 5'h00;
    mem_0[836] = 5'h00;
    mem_0[837] = 5'h00;
    mem_0[838] = 5'h00;
    mem_0[839] = 5'h00;
    mem_0[840] = 5'h00;
    mem_0[841] = 5'h00;
    mem_0[842] = 5'h00;
    mem_0[843] = 5'h00;
    mem_0[844] = 5'h00;
    mem_0[845] = 5'h00;
    mem_0[846] = 5'h00;
    mem_0[847] = 5'h00;
    mem_0[848] = 5'h00;
    mem_0[849] = 5'h00;
    mem_0[850] = 5'h00;
    mem_0[851] = 5'h00;
    mem_0[852] = 5'h00;
    mem_0[853] = 5'h00;
    mem_0[854] = 5'h00;
    mem_0[855] = 5'h00;
    mem_0[856] = 5'h00;
    mem_0[857] = 5'h00;
    mem_0[858] = 5'h00;
    mem_0[859] = 5'h00;
    mem_0[860] = 5'h00;
    mem_0[861] = 5'h00;
    mem_0[862] = 5'h00;
    mem_0[863] = 5'h00;
    mem_0[864] = 5'h00;
    mem_0[865] = 5'h00;
    mem_0[866] = 5'h00;
    mem_0[867] = 5'h00;
    mem_0[868] = 5'h00;
    mem_0[869] = 5'h00;
    mem_0[870] = 5'h00;
    mem_0[871] = 5'h00;
    mem_0[872] = 5'h00;
    mem_0[873] = 5'h00;
    mem_0[874] = 5'h00;
    mem_0[875] = 5'h00;
    mem_0[876] = 5'h00;
    mem_0[877] = 5'h00;
    mem_0[878] = 5'h00;
    mem_0[879] = 5'h00;
    mem_0[880] = 5'h00;
    mem_0[881] = 5'h00;
    mem_0[882] = 5'h00;
    mem_0[883] = 5'h00;
    mem_0[884] = 5'h00;
    mem_0[885] = 5'h00;
    mem_0[886] = 5'h00;
    mem_0[887] = 5'h00;
    mem_0[888] = 5'h00;
    mem_0[889] = 5'h00;
    mem_0[890] = 5'h00;
    mem_0[891] = 5'h00;
    mem_0[892] = 5'h00;
    mem_0[893] = 5'h00;
    mem_0[894] = 5'h00;
    mem_0[895] = 5'h00;
    mem_0[896] = 5'h00;
    mem_0[897] = 5'h00;
    mem_0[898] = 5'h00;
    mem_0[899] = 5'h00;
    mem_0[900] = 5'h00;
    mem_0[901] = 5'h00;
    mem_0[902] = 5'h00;
    mem_0[903] = 5'h00;
    mem_0[904] = 5'h00;
    mem_0[905] = 5'h00;
    mem_0[906] = 5'h00;
    mem_0[907] = 5'h00;
    mem_0[908] = 5'h00;
    mem_0[909] = 5'h00;
    mem_0[910] = 5'h00;
    mem_0[911] = 5'h00;
    mem_0[912] = 5'h00;
    mem_0[913] = 5'h00;
    mem_0[914] = 5'h00;
    mem_0[915] = 5'h00;
    mem_0[916] = 5'h00;
    mem_0[917] = 5'h00;
    mem_0[918] = 5'h00;
    mem_0[919] = 5'h00;
    mem_0[920] = 5'h00;
    mem_0[921] = 5'h00;
    mem_0[922] = 5'h00;
    mem_0[923] = 5'h00;
    mem_0[924] = 5'h00;
    mem_0[925] = 5'h00;
    mem_0[926] = 5'h00;
    mem_0[927] = 5'h00;
    mem_0[928] = 5'h00;
    mem_0[929] = 5'h00;
    mem_0[930] = 5'h00;
    mem_0[931] = 5'h00;
    mem_0[932] = 5'h00;
    mem_0[933] = 5'h00;
    mem_0[934] = 5'h00;
    mem_0[935] = 5'h00;
    mem_0[936] = 5'h00;
    mem_0[937] = 5'h00;
    mem_0[938] = 5'h00;
    mem_0[939] = 5'h00;
    mem_0[940] = 5'h00;
    mem_0[941] = 5'h00;
    mem_0[942] = 5'h00;
    mem_0[943] = 5'h00;
    mem_0[944] = 5'h00;
    mem_0[945] = 5'h00;
    mem_0[946] = 5'h00;
    mem_0[947] = 5'h00;
    mem_0[948] = 5'h00;
    mem_0[949] = 5'h00;
    mem_0[950] = 5'h00;
    mem_0[951] = 5'h00;
    mem_0[952] = 5'h00;
    mem_0[953] = 5'h00;
    mem_0[954] = 5'h00;
    mem_0[955] = 5'h00;
    mem_0[956] = 5'h00;
    mem_0[957] = 5'h00;
    mem_0[958] = 5'h00;
    mem_0[959] = 5'h00;
    mem_0[960] = 5'h00;
    mem_0[961] = 5'h00;
    mem_0[962] = 5'h00;
    mem_0[963] = 5'h00;
    mem_0[964] = 5'h00;
    mem_0[965] = 5'h00;
    mem_0[966] = 5'h00;
    mem_0[967] = 5'h00;
    mem_0[968] = 5'h00;
    mem_0[969] = 5'h00;
    mem_0[970] = 5'h00;
    mem_0[971] = 5'h00;
    mem_0[972] = 5'h00;
    mem_0[973] = 5'h00;
    mem_0[974] = 5'h00;
    mem_0[975] = 5'h00;
    mem_0[976] = 5'h00;
    mem_0[977] = 5'h00;
    mem_0[978] = 5'h00;
    mem_0[979] = 5'h00;
    mem_0[980] = 5'h00;
    mem_0[981] = 5'h00;
    mem_0[982] = 5'h00;
    mem_0[983] = 5'h00;
    mem_0[984] = 5'h00;
    mem_0[985] = 5'h00;
    mem_0[986] = 5'h00;
    mem_0[987] = 5'h00;
    mem_0[988] = 5'h00;
    mem_0[989] = 5'h00;
    mem_0[990] = 5'h00;
    mem_0[991] = 5'h00;
    mem_0[992] = 5'h00;
    mem_0[993] = 5'h00;
    mem_0[994] = 5'h00;
    mem_0[995] = 5'h00;
    mem_0[996] = 5'h00;
    mem_0[997] = 5'h00;
    mem_0[998] = 5'h00;
    mem_0[999] = 5'h00;
    mem_0[1000] = 5'h00;
    mem_0[1001] = 5'h00;
    mem_0[1002] = 5'h00;
    mem_0[1003] = 5'h00;
    mem_0[1004] = 5'h00;
    mem_0[1005] = 5'h00;
    mem_0[1006] = 5'h00;
    mem_0[1007] = 5'h00;
    mem_0[1008] = 5'h00;
    mem_0[1009] = 5'h00;
    mem_0[1010] = 5'h00;
    mem_0[1011] = 5'h00;
    mem_0[1012] = 5'h00;
    mem_0[1013] = 5'h00;
    mem_0[1014] = 5'h00;
    mem_0[1015] = 5'h00;
    mem_0[1016] = 5'h00;
    mem_0[1017] = 5'h00;
    mem_0[1018] = 5'h00;
    mem_0[1019] = 5'h00;
    mem_0[1020] = 5'h00;
    mem_0[1021] = 5'h00;
    mem_0[1022] = 5'h00;
    mem_0[1023] = 5'h00;
    mem_0[1024] = 5'h00;
    mem_0[1025] = 5'h00;
    mem_0[1026] = 5'h00;
    mem_0[1027] = 5'h00;
    mem_0[1028] = 5'h00;
    mem_0[1029] = 5'h00;
    mem_0[1030] = 5'h00;
    mem_0[1031] = 5'h00;
    mem_0[1032] = 5'h00;
    mem_0[1033] = 5'h00;
    mem_0[1034] = 5'h00;
    mem_0[1035] = 5'h00;
    mem_0[1036] = 5'h00;
    mem_0[1037] = 5'h00;
    mem_0[1038] = 5'h00;
    mem_0[1039] = 5'h00;
    mem_0[1040] = 5'h00;
    mem_0[1041] = 5'h00;
    mem_0[1042] = 5'h00;
    mem_0[1043] = 5'h00;
    mem_0[1044] = 5'h00;
    mem_0[1045] = 5'h00;
    mem_0[1046] = 5'h00;
    mem_0[1047] = 5'h00;
    mem_0[1048] = 5'h00;
    mem_0[1049] = 5'h00;
    mem_0[1050] = 5'h00;
    mem_0[1051] = 5'h00;
    mem_0[1052] = 5'h00;
    mem_0[1053] = 5'h00;
    mem_0[1054] = 5'h00;
    mem_0[1055] = 5'h00;
    mem_0[1056] = 5'h00;
    mem_0[1057] = 5'h00;
    mem_0[1058] = 5'h00;
    mem_0[1059] = 5'h00;
    mem_0[1060] = 5'h00;
    mem_0[1061] = 5'h00;
    mem_0[1062] = 5'h00;
    mem_0[1063] = 5'h00;
    mem_0[1064] = 5'h00;
    mem_0[1065] = 5'h00;
    mem_0[1066] = 5'h00;
    mem_0[1067] = 5'h00;
    mem_0[1068] = 5'h00;
    mem_0[1069] = 5'h00;
    mem_0[1070] = 5'h00;
    mem_0[1071] = 5'h00;
    mem_0[1072] = 5'h00;
    mem_0[1073] = 5'h00;
    mem_0[1074] = 5'h00;
    mem_0[1075] = 5'h00;
    mem_0[1076] = 5'h00;
    mem_0[1077] = 5'h00;
    mem_0[1078] = 5'h00;
    mem_0[1079] = 5'h00;
    mem_0[1080] = 5'h00;
    mem_0[1081] = 5'h00;
    mem_0[1082] = 5'h00;
    mem_0[1083] = 5'h00;
    mem_0[1084] = 5'h00;
    mem_0[1085] = 5'h00;
    mem_0[1086] = 5'h00;
    mem_0[1087] = 5'h00;
    mem_0[1088] = 5'h00;
    mem_0[1089] = 5'h00;
    mem_0[1090] = 5'h00;
    mem_0[1091] = 5'h00;
    mem_0[1092] = 5'h00;
    mem_0[1093] = 5'h00;
    mem_0[1094] = 5'h00;
    mem_0[1095] = 5'h00;
    mem_0[1096] = 5'h00;
    mem_0[1097] = 5'h00;
    mem_0[1098] = 5'h00;
    mem_0[1099] = 5'h00;
    mem_0[1100] = 5'h00;
    mem_0[1101] = 5'h00;
    mem_0[1102] = 5'h00;
    mem_0[1103] = 5'h00;
    mem_0[1104] = 5'h00;
    mem_0[1105] = 5'h00;
    mem_0[1106] = 5'h00;
    mem_0[1107] = 5'h00;
    mem_0[1108] = 5'h00;
    mem_0[1109] = 5'h00;
    mem_0[1110] = 5'h00;
    mem_0[1111] = 5'h00;
    mem_0[1112] = 5'h00;
    mem_0[1113] = 5'h00;
    mem_0[1114] = 5'h00;
    mem_0[1115] = 5'h00;
    mem_0[1116] = 5'h00;
    mem_0[1117] = 5'h00;
    mem_0[1118] = 5'h00;
    mem_0[1119] = 5'h00;
    mem_0[1120] = 5'h00;
    mem_0[1121] = 5'h00;
    mem_0[1122] = 5'h00;
    mem_0[1123] = 5'h00;
    mem_0[1124] = 5'h00;
    mem_0[1125] = 5'h00;
    mem_0[1126] = 5'h00;
    mem_0[1127] = 5'h00;
    mem_0[1128] = 5'h00;
    mem_0[1129] = 5'h00;
    mem_0[1130] = 5'h00;
    mem_0[1131] = 5'h00;
    mem_0[1132] = 5'h00;
    mem_0[1133] = 5'h00;
    mem_0[1134] = 5'h00;
    mem_0[1135] = 5'h00;
    mem_0[1136] = 5'h00;
    mem_0[1137] = 5'h00;
    mem_0[1138] = 5'h00;
    mem_0[1139] = 5'h00;
    mem_0[1140] = 5'h00;
    mem_0[1141] = 5'h00;
    mem_0[1142] = 5'h00;
    mem_0[1143] = 5'h00;
    mem_0[1144] = 5'h00;
    mem_0[1145] = 5'h00;
    mem_0[1146] = 5'h00;
    mem_0[1147] = 5'h00;
    mem_0[1148] = 5'h00;
    mem_0[1149] = 5'h00;
    mem_0[1150] = 5'h00;
    mem_0[1151] = 5'h00;
    mem_0[1152] = 5'h00;
    mem_0[1153] = 5'h00;
    mem_0[1154] = 5'h00;
    mem_0[1155] = 5'h00;
    mem_0[1156] = 5'h00;
    mem_0[1157] = 5'h00;
    mem_0[1158] = 5'h00;
    mem_0[1159] = 5'h00;
    mem_0[1160] = 5'h00;
    mem_0[1161] = 5'h00;
    mem_0[1162] = 5'h00;
    mem_0[1163] = 5'h00;
    mem_0[1164] = 5'h00;
    mem_0[1165] = 5'h00;
    mem_0[1166] = 5'h00;
    mem_0[1167] = 5'h00;
    mem_0[1168] = 5'h00;
    mem_0[1169] = 5'h00;
    mem_0[1170] = 5'h00;
    mem_0[1171] = 5'h00;
    mem_0[1172] = 5'h00;
    mem_0[1173] = 5'h00;
    mem_0[1174] = 5'h00;
    mem_0[1175] = 5'h00;
    mem_0[1176] = 5'h00;
    mem_0[1177] = 5'h00;
    mem_0[1178] = 5'h00;
    mem_0[1179] = 5'h00;
    mem_0[1180] = 5'h00;
    mem_0[1181] = 5'h00;
    mem_0[1182] = 5'h00;
    mem_0[1183] = 5'h00;
    mem_0[1184] = 5'h00;
    mem_0[1185] = 5'h00;
    mem_0[1186] = 5'h00;
    mem_0[1187] = 5'h00;
    mem_0[1188] = 5'h00;
    mem_0[1189] = 5'h00;
    mem_0[1190] = 5'h00;
    mem_0[1191] = 5'h00;
    mem_0[1192] = 5'h00;
    mem_0[1193] = 5'h00;
    mem_0[1194] = 5'h00;
    mem_0[1195] = 5'h00;
    mem_0[1196] = 5'h00;
    mem_0[1197] = 5'h00;
    mem_0[1198] = 5'h00;
    mem_0[1199] = 5'h00;
    mem_0[1200] = 5'h00;
    mem_0[1201] = 5'h00;
    mem_0[1202] = 5'h00;
    mem_0[1203] = 5'h00;
    mem_0[1204] = 5'h00;
    mem_0[1205] = 5'h00;
    mem_0[1206] = 5'h00;
    mem_0[1207] = 5'h00;
    mem_0[1208] = 5'h00;
    mem_0[1209] = 5'h00;
    mem_0[1210] = 5'h00;
    mem_0[1211] = 5'h00;
    mem_0[1212] = 5'h00;
    mem_0[1213] = 5'h00;
    mem_0[1214] = 5'h00;
    mem_0[1215] = 5'h00;
    mem_0[1216] = 5'h00;
    mem_0[1217] = 5'h00;
    mem_0[1218] = 5'h00;
    mem_0[1219] = 5'h00;
    mem_0[1220] = 5'h00;
    mem_0[1221] = 5'h00;
    mem_0[1222] = 5'h00;
    mem_0[1223] = 5'h00;
    mem_0[1224] = 5'h00;
    mem_0[1225] = 5'h00;
    mem_0[1226] = 5'h00;
    mem_0[1227] = 5'h00;
    mem_0[1228] = 5'h00;
    mem_0[1229] = 5'h00;
    mem_0[1230] = 5'h00;
    mem_0[1231] = 5'h00;
    mem_0[1232] = 5'h00;
    mem_0[1233] = 5'h00;
    mem_0[1234] = 5'h00;
    mem_0[1235] = 5'h00;
    mem_0[1236] = 5'h00;
    mem_0[1237] = 5'h00;
    mem_0[1238] = 5'h00;
    mem_0[1239] = 5'h00;
    mem_0[1240] = 5'h00;
    mem_0[1241] = 5'h00;
    mem_0[1242] = 5'h00;
    mem_0[1243] = 5'h00;
    mem_0[1244] = 5'h00;
    mem_0[1245] = 5'h00;
    mem_0[1246] = 5'h00;
    mem_0[1247] = 5'h00;
    mem_0[1248] = 5'h00;
    mem_0[1249] = 5'h00;
    mem_0[1250] = 5'h00;
    mem_0[1251] = 5'h00;
    mem_0[1252] = 5'h00;
    mem_0[1253] = 5'h00;
    mem_0[1254] = 5'h00;
    mem_0[1255] = 5'h00;
    mem_0[1256] = 5'h00;
    mem_0[1257] = 5'h00;
    mem_0[1258] = 5'h00;
    mem_0[1259] = 5'h00;
    mem_0[1260] = 5'h00;
    mem_0[1261] = 5'h00;
    mem_0[1262] = 5'h00;
    mem_0[1263] = 5'h00;
    mem_0[1264] = 5'h00;
    mem_0[1265] = 5'h00;
    mem_0[1266] = 5'h00;
    mem_0[1267] = 5'h00;
    mem_0[1268] = 5'h00;
    mem_0[1269] = 5'h00;
    mem_0[1270] = 5'h00;
    mem_0[1271] = 5'h00;
    mem_0[1272] = 5'h00;
    mem_0[1273] = 5'h00;
    mem_0[1274] = 5'h00;
    mem_0[1275] = 5'h00;
    mem_0[1276] = 5'h00;
    mem_0[1277] = 5'h00;
    mem_0[1278] = 5'h00;
    mem_0[1279] = 5'h00;
    mem_0[1280] = 5'h00;
    mem_0[1281] = 5'h00;
    mem_0[1282] = 5'h00;
    mem_0[1283] = 5'h00;
    mem_0[1284] = 5'h00;
    mem_0[1285] = 5'h00;
    mem_0[1286] = 5'h00;
    mem_0[1287] = 5'h00;
    mem_0[1288] = 5'h00;
    mem_0[1289] = 5'h00;
    mem_0[1290] = 5'h00;
    mem_0[1291] = 5'h00;
    mem_0[1292] = 5'h00;
    mem_0[1293] = 5'h00;
    mem_0[1294] = 5'h00;
    mem_0[1295] = 5'h00;
    mem_0[1296] = 5'h00;
    mem_0[1297] = 5'h00;
    mem_0[1298] = 5'h00;
    mem_0[1299] = 5'h00;
    mem_0[1300] = 5'h00;
    mem_0[1301] = 5'h00;
    mem_0[1302] = 5'h00;
    mem_0[1303] = 5'h00;
    mem_0[1304] = 5'h00;
    mem_0[1305] = 5'h00;
    mem_0[1306] = 5'h00;
    mem_0[1307] = 5'h00;
    mem_0[1308] = 5'h00;
    mem_0[1309] = 5'h00;
    mem_0[1310] = 5'h00;
    mem_0[1311] = 5'h00;
    mem_0[1312] = 5'h00;
    mem_0[1313] = 5'h00;
    mem_0[1314] = 5'h00;
    mem_0[1315] = 5'h00;
    mem_0[1316] = 5'h00;
    mem_0[1317] = 5'h00;
    mem_0[1318] = 5'h00;
    mem_0[1319] = 5'h00;
    mem_0[1320] = 5'h00;
    mem_0[1321] = 5'h00;
    mem_0[1322] = 5'h00;
    mem_0[1323] = 5'h00;
    mem_0[1324] = 5'h00;
    mem_0[1325] = 5'h00;
    mem_0[1326] = 5'h00;
    mem_0[1327] = 5'h00;
    mem_0[1328] = 5'h00;
    mem_0[1329] = 5'h00;
    mem_0[1330] = 5'h00;
    mem_0[1331] = 5'h00;
    mem_0[1332] = 5'h00;
    mem_0[1333] = 5'h00;
    mem_0[1334] = 5'h00;
    mem_0[1335] = 5'h00;
    mem_0[1336] = 5'h00;
    mem_0[1337] = 5'h00;
    mem_0[1338] = 5'h00;
    mem_0[1339] = 5'h00;
    mem_0[1340] = 5'h00;
    mem_0[1341] = 5'h00;
    mem_0[1342] = 5'h00;
    mem_0[1343] = 5'h00;
    mem_0[1344] = 5'h00;
    mem_0[1345] = 5'h00;
    mem_0[1346] = 5'h00;
    mem_0[1347] = 5'h00;
    mem_0[1348] = 5'h00;
    mem_0[1349] = 5'h00;
    mem_0[1350] = 5'h00;
    mem_0[1351] = 5'h00;
    mem_0[1352] = 5'h00;
    mem_0[1353] = 5'h00;
    mem_0[1354] = 5'h00;
    mem_0[1355] = 5'h00;
    mem_0[1356] = 5'h00;
    mem_0[1357] = 5'h00;
    mem_0[1358] = 5'h00;
    mem_0[1359] = 5'h00;
    mem_0[1360] = 5'h00;
    mem_0[1361] = 5'h00;
    mem_0[1362] = 5'h00;
    mem_0[1363] = 5'h00;
    mem_0[1364] = 5'h00;
    mem_0[1365] = 5'h00;
    mem_0[1366] = 5'h00;
    mem_0[1367] = 5'h00;
    mem_0[1368] = 5'h00;
    mem_0[1369] = 5'h00;
    mem_0[1370] = 5'h00;
    mem_0[1371] = 5'h00;
    mem_0[1372] = 5'h00;
    mem_0[1373] = 5'h00;
    mem_0[1374] = 5'h00;
    mem_0[1375] = 5'h00;
    mem_0[1376] = 5'h00;
    mem_0[1377] = 5'h00;
    mem_0[1378] = 5'h00;
    mem_0[1379] = 5'h00;
    mem_0[1380] = 5'h00;
    mem_0[1381] = 5'h00;
    mem_0[1382] = 5'h00;
    mem_0[1383] = 5'h00;
    mem_0[1384] = 5'h00;
    mem_0[1385] = 5'h00;
    mem_0[1386] = 5'h00;
    mem_0[1387] = 5'h00;
    mem_0[1388] = 5'h00;
    mem_0[1389] = 5'h00;
    mem_0[1390] = 5'h00;
    mem_0[1391] = 5'h00;
    mem_0[1392] = 5'h00;
    mem_0[1393] = 5'h00;
    mem_0[1394] = 5'h00;
    mem_0[1395] = 5'h00;
    mem_0[1396] = 5'h00;
    mem_0[1397] = 5'h00;
    mem_0[1398] = 5'h00;
    mem_0[1399] = 5'h00;
    mem_0[1400] = 5'h00;
    mem_0[1401] = 5'h00;
    mem_0[1402] = 5'h00;
    mem_0[1403] = 5'h00;
    mem_0[1404] = 5'h00;
    mem_0[1405] = 5'h00;
    mem_0[1406] = 5'h00;
    mem_0[1407] = 5'h00;
    mem_0[1408] = 5'h00;
    mem_0[1409] = 5'h00;
    mem_0[1410] = 5'h00;
    mem_0[1411] = 5'h00;
    mem_0[1412] = 5'h00;
    mem_0[1413] = 5'h00;
    mem_0[1414] = 5'h00;
    mem_0[1415] = 5'h00;
    mem_0[1416] = 5'h00;
    mem_0[1417] = 5'h00;
    mem_0[1418] = 5'h00;
    mem_0[1419] = 5'h00;
    mem_0[1420] = 5'h00;
    mem_0[1421] = 5'h00;
    mem_0[1422] = 5'h00;
    mem_0[1423] = 5'h00;
    mem_0[1424] = 5'h00;
    mem_0[1425] = 5'h00;
    mem_0[1426] = 5'h00;
    mem_0[1427] = 5'h00;
    mem_0[1428] = 5'h00;
    mem_0[1429] = 5'h00;
    mem_0[1430] = 5'h00;
    mem_0[1431] = 5'h00;
    mem_0[1432] = 5'h00;
    mem_0[1433] = 5'h00;
    mem_0[1434] = 5'h00;
    mem_0[1435] = 5'h00;
    mem_0[1436] = 5'h00;
    mem_0[1437] = 5'h00;
    mem_0[1438] = 5'h00;
    mem_0[1439] = 5'h00;
    mem_0[1440] = 5'h00;
    mem_0[1441] = 5'h00;
    mem_0[1442] = 5'h00;
    mem_0[1443] = 5'h00;
    mem_0[1444] = 5'h00;
    mem_0[1445] = 5'h00;
    mem_0[1446] = 5'h00;
    mem_0[1447] = 5'h00;
    mem_0[1448] = 5'h00;
    mem_0[1449] = 5'h00;
    mem_0[1450] = 5'h00;
    mem_0[1451] = 5'h00;
    mem_0[1452] = 5'h00;
    mem_0[1453] = 5'h00;
    mem_0[1454] = 5'h00;
    mem_0[1455] = 5'h00;
    mem_0[1456] = 5'h00;
    mem_0[1457] = 5'h00;
    mem_0[1458] = 5'h00;
    mem_0[1459] = 5'h00;
    mem_0[1460] = 5'h00;
    mem_0[1461] = 5'h00;
    mem_0[1462] = 5'h00;
    mem_0[1463] = 5'h00;
    mem_0[1464] = 5'h00;
    mem_0[1465] = 5'h00;
    mem_0[1466] = 5'h00;
    mem_0[1467] = 5'h00;
    mem_0[1468] = 5'h00;
    mem_0[1469] = 5'h00;
    mem_0[1470] = 5'h00;
    mem_0[1471] = 5'h00;
    mem_0[1472] = 5'h00;
    mem_0[1473] = 5'h00;
    mem_0[1474] = 5'h00;
    mem_0[1475] = 5'h00;
    mem_0[1476] = 5'h00;
    mem_0[1477] = 5'h00;
    mem_0[1478] = 5'h00;
    mem_0[1479] = 5'h00;
    mem_0[1480] = 5'h00;
    mem_0[1481] = 5'h00;
    mem_0[1482] = 5'h00;
    mem_0[1483] = 5'h00;
    mem_0[1484] = 5'h00;
    mem_0[1485] = 5'h00;
    mem_0[1486] = 5'h00;
    mem_0[1487] = 5'h00;
    mem_0[1488] = 5'h00;
    mem_0[1489] = 5'h00;
    mem_0[1490] = 5'h00;
    mem_0[1491] = 5'h00;
    mem_0[1492] = 5'h00;
    mem_0[1493] = 5'h00;
    mem_0[1494] = 5'h00;
    mem_0[1495] = 5'h00;
    mem_0[1496] = 5'h00;
    mem_0[1497] = 5'h00;
    mem_0[1498] = 5'h00;
    mem_0[1499] = 5'h00;
    mem_0[1500] = 5'h00;
    mem_0[1501] = 5'h00;
    mem_0[1502] = 5'h00;
    mem_0[1503] = 5'h00;
    mem_0[1504] = 5'h00;
    mem_0[1505] = 5'h00;
    mem_0[1506] = 5'h00;
    mem_0[1507] = 5'h00;
    mem_0[1508] = 5'h00;
    mem_0[1509] = 5'h00;
    mem_0[1510] = 5'h00;
    mem_0[1511] = 5'h00;
    mem_0[1512] = 5'h00;
    mem_0[1513] = 5'h00;
    mem_0[1514] = 5'h00;
    mem_0[1515] = 5'h00;
    mem_0[1516] = 5'h00;
    mem_0[1517] = 5'h00;
    mem_0[1518] = 5'h00;
    mem_0[1519] = 5'h00;
    mem_0[1520] = 5'h00;
    mem_0[1521] = 5'h00;
    mem_0[1522] = 5'h00;
    mem_0[1523] = 5'h00;
    mem_0[1524] = 5'h00;
    mem_0[1525] = 5'h00;
    mem_0[1526] = 5'h00;
    mem_0[1527] = 5'h00;
    mem_0[1528] = 5'h00;
    mem_0[1529] = 5'h00;
    mem_0[1530] = 5'h00;
    mem_0[1531] = 5'h00;
    mem_0[1532] = 5'h00;
    mem_0[1533] = 5'h00;
    mem_0[1534] = 5'h00;
    mem_0[1535] = 5'h00;
    mem_0[1536] = 5'h00;
    mem_0[1537] = 5'h00;
    mem_0[1538] = 5'h00;
    mem_0[1539] = 5'h00;
    mem_0[1540] = 5'h00;
    mem_0[1541] = 5'h00;
    mem_0[1542] = 5'h00;
    mem_0[1543] = 5'h00;
    mem_0[1544] = 5'h00;
    mem_0[1545] = 5'h00;
    mem_0[1546] = 5'h00;
    mem_0[1547] = 5'h00;
    mem_0[1548] = 5'h00;
    mem_0[1549] = 5'h00;
    mem_0[1550] = 5'h00;
    mem_0[1551] = 5'h00;
    mem_0[1552] = 5'h00;
    mem_0[1553] = 5'h00;
    mem_0[1554] = 5'h00;
    mem_0[1555] = 5'h00;
    mem_0[1556] = 5'h00;
    mem_0[1557] = 5'h00;
    mem_0[1558] = 5'h00;
    mem_0[1559] = 5'h00;
    mem_0[1560] = 5'h00;
    mem_0[1561] = 5'h00;
    mem_0[1562] = 5'h00;
    mem_0[1563] = 5'h00;
    mem_0[1564] = 5'h00;
    mem_0[1565] = 5'h00;
    mem_0[1566] = 5'h00;
    mem_0[1567] = 5'h00;
    mem_0[1568] = 5'h00;
    mem_0[1569] = 5'h00;
    mem_0[1570] = 5'h00;
    mem_0[1571] = 5'h00;
    mem_0[1572] = 5'h00;
    mem_0[1573] = 5'h00;
    mem_0[1574] = 5'h00;
    mem_0[1575] = 5'h00;
    mem_0[1576] = 5'h00;
    mem_0[1577] = 5'h00;
    mem_0[1578] = 5'h00;
    mem_0[1579] = 5'h00;
    mem_0[1580] = 5'h00;
    mem_0[1581] = 5'h00;
    mem_0[1582] = 5'h00;
    mem_0[1583] = 5'h00;
    mem_0[1584] = 5'h00;
    mem_0[1585] = 5'h00;
    mem_0[1586] = 5'h00;
    mem_0[1587] = 5'h00;
    mem_0[1588] = 5'h00;
    mem_0[1589] = 5'h00;
    mem_0[1590] = 5'h00;
    mem_0[1591] = 5'h00;
    mem_0[1592] = 5'h00;
    mem_0[1593] = 5'h00;
    mem_0[1594] = 5'h00;
    mem_0[1595] = 5'h00;
    mem_0[1596] = 5'h00;
    mem_0[1597] = 5'h00;
    mem_0[1598] = 5'h00;
    mem_0[1599] = 5'h00;
    mem_0[1600] = 5'h00;
    mem_0[1601] = 5'h00;
    mem_0[1602] = 5'h00;
    mem_0[1603] = 5'h00;
    mem_0[1604] = 5'h00;
    mem_0[1605] = 5'h00;
    mem_0[1606] = 5'h00;
    mem_0[1607] = 5'h00;
    mem_0[1608] = 5'h00;
    mem_0[1609] = 5'h00;
    mem_0[1610] = 5'h00;
    mem_0[1611] = 5'h00;
    mem_0[1612] = 5'h00;
    mem_0[1613] = 5'h00;
    mem_0[1614] = 5'h00;
    mem_0[1615] = 5'h00;
    mem_0[1616] = 5'h00;
    mem_0[1617] = 5'h00;
    mem_0[1618] = 5'h00;
    mem_0[1619] = 5'h00;
    mem_0[1620] = 5'h00;
    mem_0[1621] = 5'h00;
    mem_0[1622] = 5'h00;
    mem_0[1623] = 5'h00;
    mem_0[1624] = 5'h00;
    mem_0[1625] = 5'h00;
    mem_0[1626] = 5'h00;
    mem_0[1627] = 5'h00;
    mem_0[1628] = 5'h00;
    mem_0[1629] = 5'h00;
    mem_0[1630] = 5'h00;
    mem_0[1631] = 5'h00;
    mem_0[1632] = 5'h00;
    mem_0[1633] = 5'h00;
    mem_0[1634] = 5'h00;
    mem_0[1635] = 5'h00;
    mem_0[1636] = 5'h00;
    mem_0[1637] = 5'h00;
    mem_0[1638] = 5'h00;
    mem_0[1639] = 5'h00;
    mem_0[1640] = 5'h00;
    mem_0[1641] = 5'h00;
    mem_0[1642] = 5'h00;
    mem_0[1643] = 5'h00;
    mem_0[1644] = 5'h00;
    mem_0[1645] = 5'h00;
    mem_0[1646] = 5'h00;
    mem_0[1647] = 5'h00;
    mem_0[1648] = 5'h00;
    mem_0[1649] = 5'h00;
    mem_0[1650] = 5'h00;
    mem_0[1651] = 5'h00;
    mem_0[1652] = 5'h00;
    mem_0[1653] = 5'h00;
    mem_0[1654] = 5'h00;
    mem_0[1655] = 5'h00;
    mem_0[1656] = 5'h00;
    mem_0[1657] = 5'h00;
    mem_0[1658] = 5'h00;
    mem_0[1659] = 5'h00;
    mem_0[1660] = 5'h00;
    mem_0[1661] = 5'h00;
    mem_0[1662] = 5'h00;
    mem_0[1663] = 5'h00;
    mem_0[1664] = 5'h00;
    mem_0[1665] = 5'h00;
    mem_0[1666] = 5'h00;
    mem_0[1667] = 5'h00;
    mem_0[1668] = 5'h00;
    mem_0[1669] = 5'h00;
    mem_0[1670] = 5'h00;
    mem_0[1671] = 5'h00;
    mem_0[1672] = 5'h00;
    mem_0[1673] = 5'h00;
    mem_0[1674] = 5'h00;
    mem_0[1675] = 5'h00;
    mem_0[1676] = 5'h00;
    mem_0[1677] = 5'h00;
    mem_0[1678] = 5'h00;
    mem_0[1679] = 5'h00;
    mem_0[1680] = 5'h00;
    mem_0[1681] = 5'h00;
    mem_0[1682] = 5'h00;
    mem_0[1683] = 5'h00;
    mem_0[1684] = 5'h00;
    mem_0[1685] = 5'h00;
    mem_0[1686] = 5'h00;
    mem_0[1687] = 5'h00;
    mem_0[1688] = 5'h00;
    mem_0[1689] = 5'h00;
    mem_0[1690] = 5'h00;
    mem_0[1691] = 5'h00;
    mem_0[1692] = 5'h00;
    mem_0[1693] = 5'h00;
    mem_0[1694] = 5'h00;
    mem_0[1695] = 5'h00;
    mem_0[1696] = 5'h00;
    mem_0[1697] = 5'h00;
    mem_0[1698] = 5'h00;
    mem_0[1699] = 5'h00;
    mem_0[1700] = 5'h00;
    mem_0[1701] = 5'h00;
    mem_0[1702] = 5'h00;
    mem_0[1703] = 5'h00;
    mem_0[1704] = 5'h00;
    mem_0[1705] = 5'h00;
    mem_0[1706] = 5'h00;
    mem_0[1707] = 5'h00;
    mem_0[1708] = 5'h00;
    mem_0[1709] = 5'h00;
    mem_0[1710] = 5'h00;
    mem_0[1711] = 5'h00;
    mem_0[1712] = 5'h00;
    mem_0[1713] = 5'h00;
    mem_0[1714] = 5'h00;
    mem_0[1715] = 5'h00;
    mem_0[1716] = 5'h00;
    mem_0[1717] = 5'h00;
    mem_0[1718] = 5'h00;
    mem_0[1719] = 5'h00;
    mem_0[1720] = 5'h00;
    mem_0[1721] = 5'h00;
    mem_0[1722] = 5'h00;
    mem_0[1723] = 5'h00;
    mem_0[1724] = 5'h00;
    mem_0[1725] = 5'h00;
    mem_0[1726] = 5'h00;
    mem_0[1727] = 5'h00;
    mem_0[1728] = 5'h00;
    mem_0[1729] = 5'h00;
    mem_0[1730] = 5'h00;
    mem_0[1731] = 5'h00;
    mem_0[1732] = 5'h00;
    mem_0[1733] = 5'h00;
    mem_0[1734] = 5'h00;
    mem_0[1735] = 5'h00;
    mem_0[1736] = 5'h00;
    mem_0[1737] = 5'h00;
    mem_0[1738] = 5'h00;
    mem_0[1739] = 5'h00;
    mem_0[1740] = 5'h00;
    mem_0[1741] = 5'h00;
    mem_0[1742] = 5'h00;
    mem_0[1743] = 5'h00;
    mem_0[1744] = 5'h00;
    mem_0[1745] = 5'h00;
    mem_0[1746] = 5'h00;
    mem_0[1747] = 5'h00;
    mem_0[1748] = 5'h00;
    mem_0[1749] = 5'h00;
    mem_0[1750] = 5'h00;
    mem_0[1751] = 5'h00;
    mem_0[1752] = 5'h00;
    mem_0[1753] = 5'h00;
    mem_0[1754] = 5'h00;
    mem_0[1755] = 5'h00;
    mem_0[1756] = 5'h00;
    mem_0[1757] = 5'h00;
    mem_0[1758] = 5'h00;
    mem_0[1759] = 5'h00;
    mem_0[1760] = 5'h00;
    mem_0[1761] = 5'h00;
    mem_0[1762] = 5'h00;
    mem_0[1763] = 5'h00;
    mem_0[1764] = 5'h00;
    mem_0[1765] = 5'h00;
    mem_0[1766] = 5'h00;
    mem_0[1767] = 5'h00;
    mem_0[1768] = 5'h00;
    mem_0[1769] = 5'h00;
    mem_0[1770] = 5'h00;
    mem_0[1771] = 5'h00;
    mem_0[1772] = 5'h00;
    mem_0[1773] = 5'h00;
    mem_0[1774] = 5'h00;
    mem_0[1775] = 5'h00;
    mem_0[1776] = 5'h00;
    mem_0[1777] = 5'h00;
    mem_0[1778] = 5'h00;
    mem_0[1779] = 5'h00;
    mem_0[1780] = 5'h00;
    mem_0[1781] = 5'h00;
    mem_0[1782] = 5'h00;
    mem_0[1783] = 5'h00;
    mem_0[1784] = 5'h00;
    mem_0[1785] = 5'h00;
    mem_0[1786] = 5'h00;
    mem_0[1787] = 5'h00;
    mem_0[1788] = 5'h00;
    mem_0[1789] = 5'h00;
    mem_0[1790] = 5'h00;
    mem_0[1791] = 5'h00;
    mem_0[1792] = 5'h00;
    mem_0[1793] = 5'h00;
    mem_0[1794] = 5'h00;
    mem_0[1795] = 5'h00;
    mem_0[1796] = 5'h00;
    mem_0[1797] = 5'h00;
    mem_0[1798] = 5'h00;
    mem_0[1799] = 5'h00;
    mem_0[1800] = 5'h00;
    mem_0[1801] = 5'h00;
    mem_0[1802] = 5'h00;
    mem_0[1803] = 5'h00;
    mem_0[1804] = 5'h00;
    mem_0[1805] = 5'h00;
    mem_0[1806] = 5'h00;
    mem_0[1807] = 5'h00;
    mem_0[1808] = 5'h00;
    mem_0[1809] = 5'h00;
    mem_0[1810] = 5'h00;
    mem_0[1811] = 5'h00;
    mem_0[1812] = 5'h00;
    mem_0[1813] = 5'h00;
    mem_0[1814] = 5'h00;
    mem_0[1815] = 5'h00;
    mem_0[1816] = 5'h00;
    mem_0[1817] = 5'h00;
    mem_0[1818] = 5'h00;
    mem_0[1819] = 5'h00;
    mem_0[1820] = 5'h00;
    mem_0[1821] = 5'h00;
    mem_0[1822] = 5'h00;
    mem_0[1823] = 5'h00;
    mem_0[1824] = 5'h00;
    mem_0[1825] = 5'h00;
    mem_0[1826] = 5'h00;
    mem_0[1827] = 5'h00;
    mem_0[1828] = 5'h00;
    mem_0[1829] = 5'h00;
    mem_0[1830] = 5'h00;
    mem_0[1831] = 5'h00;
    mem_0[1832] = 5'h00;
    mem_0[1833] = 5'h00;
    mem_0[1834] = 5'h00;
    mem_0[1835] = 5'h00;
    mem_0[1836] = 5'h00;
    mem_0[1837] = 5'h00;
    mem_0[1838] = 5'h00;
    mem_0[1839] = 5'h00;
    mem_0[1840] = 5'h00;
    mem_0[1841] = 5'h00;
    mem_0[1842] = 5'h00;
    mem_0[1843] = 5'h00;
    mem_0[1844] = 5'h00;
    mem_0[1845] = 5'h00;
    mem_0[1846] = 5'h00;
    mem_0[1847] = 5'h00;
    mem_0[1848] = 5'h00;
    mem_0[1849] = 5'h00;
    mem_0[1850] = 5'h00;
    mem_0[1851] = 5'h00;
    mem_0[1852] = 5'h00;
    mem_0[1853] = 5'h00;
    mem_0[1854] = 5'h00;
    mem_0[1855] = 5'h00;
    mem_0[1856] = 5'h00;
    mem_0[1857] = 5'h00;
    mem_0[1858] = 5'h00;
    mem_0[1859] = 5'h00;
    mem_0[1860] = 5'h00;
    mem_0[1861] = 5'h00;
    mem_0[1862] = 5'h00;
    mem_0[1863] = 5'h00;
    mem_0[1864] = 5'h00;
    mem_0[1865] = 5'h00;
    mem_0[1866] = 5'h00;
    mem_0[1867] = 5'h00;
    mem_0[1868] = 5'h00;
    mem_0[1869] = 5'h00;
    mem_0[1870] = 5'h00;
    mem_0[1871] = 5'h00;
    mem_0[1872] = 5'h00;
    mem_0[1873] = 5'h00;
    mem_0[1874] = 5'h00;
    mem_0[1875] = 5'h00;
    mem_0[1876] = 5'h00;
    mem_0[1877] = 5'h00;
    mem_0[1878] = 5'h00;
    mem_0[1879] = 5'h00;
    mem_0[1880] = 5'h00;
    mem_0[1881] = 5'h00;
    mem_0[1882] = 5'h00;
    mem_0[1883] = 5'h00;
    mem_0[1884] = 5'h00;
    mem_0[1885] = 5'h00;
    mem_0[1886] = 5'h00;
    mem_0[1887] = 5'h00;
    mem_0[1888] = 5'h00;
    mem_0[1889] = 5'h00;
    mem_0[1890] = 5'h00;
    mem_0[1891] = 5'h00;
    mem_0[1892] = 5'h00;
    mem_0[1893] = 5'h00;
    mem_0[1894] = 5'h00;
    mem_0[1895] = 5'h00;
    mem_0[1896] = 5'h00;
    mem_0[1897] = 5'h00;
    mem_0[1898] = 5'h00;
    mem_0[1899] = 5'h00;
    mem_0[1900] = 5'h00;
    mem_0[1901] = 5'h00;
    mem_0[1902] = 5'h00;
    mem_0[1903] = 5'h00;
    mem_0[1904] = 5'h00;
    mem_0[1905] = 5'h00;
    mem_0[1906] = 5'h00;
    mem_0[1907] = 5'h00;
    mem_0[1908] = 5'h00;
    mem_0[1909] = 5'h00;
    mem_0[1910] = 5'h00;
    mem_0[1911] = 5'h00;
    mem_0[1912] = 5'h00;
    mem_0[1913] = 5'h00;
    mem_0[1914] = 5'h00;
    mem_0[1915] = 5'h00;
    mem_0[1916] = 5'h00;
    mem_0[1917] = 5'h00;
    mem_0[1918] = 5'h00;
    mem_0[1919] = 5'h00;
    mem_0[1920] = 5'h00;
    mem_0[1921] = 5'h00;
    mem_0[1922] = 5'h00;
    mem_0[1923] = 5'h00;
    mem_0[1924] = 5'h00;
    mem_0[1925] = 5'h00;
    mem_0[1926] = 5'h00;
    mem_0[1927] = 5'h00;
    mem_0[1928] = 5'h00;
    mem_0[1929] = 5'h00;
    mem_0[1930] = 5'h00;
    mem_0[1931] = 5'h00;
    mem_0[1932] = 5'h00;
    mem_0[1933] = 5'h00;
    mem_0[1934] = 5'h00;
    mem_0[1935] = 5'h00;
    mem_0[1936] = 5'h00;
    mem_0[1937] = 5'h00;
    mem_0[1938] = 5'h00;
    mem_0[1939] = 5'h00;
    mem_0[1940] = 5'h00;
    mem_0[1941] = 5'h00;
    mem_0[1942] = 5'h00;
    mem_0[1943] = 5'h00;
    mem_0[1944] = 5'h00;
    mem_0[1945] = 5'h00;
    mem_0[1946] = 5'h00;
    mem_0[1947] = 5'h00;
    mem_0[1948] = 5'h00;
    mem_0[1949] = 5'h00;
    mem_0[1950] = 5'h00;
    mem_0[1951] = 5'h00;
    mem_0[1952] = 5'h00;
    mem_0[1953] = 5'h00;
    mem_0[1954] = 5'h00;
    mem_0[1955] = 5'h00;
    mem_0[1956] = 5'h00;
    mem_0[1957] = 5'h00;
    mem_0[1958] = 5'h00;
    mem_0[1959] = 5'h00;
    mem_0[1960] = 5'h00;
    mem_0[1961] = 5'h00;
    mem_0[1962] = 5'h00;
    mem_0[1963] = 5'h00;
    mem_0[1964] = 5'h00;
    mem_0[1965] = 5'h00;
    mem_0[1966] = 5'h00;
    mem_0[1967] = 5'h00;
    mem_0[1968] = 5'h00;
    mem_0[1969] = 5'h00;
    mem_0[1970] = 5'h00;
    mem_0[1971] = 5'h00;
    mem_0[1972] = 5'h00;
    mem_0[1973] = 5'h00;
    mem_0[1974] = 5'h00;
    mem_0[1975] = 5'h00;
    mem_0[1976] = 5'h00;
    mem_0[1977] = 5'h00;
    mem_0[1978] = 5'h00;
    mem_0[1979] = 5'h00;
    mem_0[1980] = 5'h00;
    mem_0[1981] = 5'h00;
    mem_0[1982] = 5'h00;
    mem_0[1983] = 5'h00;
    mem_0[1984] = 5'h00;
    mem_0[1985] = 5'h00;
    mem_0[1986] = 5'h00;
    mem_0[1987] = 5'h00;
    mem_0[1988] = 5'h00;
    mem_0[1989] = 5'h00;
    mem_0[1990] = 5'h00;
    mem_0[1991] = 5'h00;
    mem_0[1992] = 5'h00;
    mem_0[1993] = 5'h00;
    mem_0[1994] = 5'h00;
    mem_0[1995] = 5'h00;
    mem_0[1996] = 5'h00;
    mem_0[1997] = 5'h00;
    mem_0[1998] = 5'h00;
    mem_0[1999] = 5'h00;
    mem_0[2000] = 5'h00;
    mem_0[2001] = 5'h00;
    mem_0[2002] = 5'h00;
    mem_0[2003] = 5'h00;
    mem_0[2004] = 5'h00;
    mem_0[2005] = 5'h00;
    mem_0[2006] = 5'h00;
    mem_0[2007] = 5'h00;
    mem_0[2008] = 5'h00;
    mem_0[2009] = 5'h00;
    mem_0[2010] = 5'h00;
    mem_0[2011] = 5'h00;
    mem_0[2012] = 5'h00;
    mem_0[2013] = 5'h00;
    mem_0[2014] = 5'h00;
    mem_0[2015] = 5'h00;
    mem_0[2016] = 5'h00;
    mem_0[2017] = 5'h00;
    mem_0[2018] = 5'h00;
    mem_0[2019] = 5'h00;
    mem_0[2020] = 5'h00;
    mem_0[2021] = 5'h00;
    mem_0[2022] = 5'h00;
    mem_0[2023] = 5'h00;
    mem_0[2024] = 5'h00;
    mem_0[2025] = 5'h00;
    mem_0[2026] = 5'h00;
    mem_0[2027] = 5'h00;
    mem_0[2028] = 5'h00;
    mem_0[2029] = 5'h00;
    mem_0[2030] = 5'h00;
    mem_0[2031] = 5'h00;
    mem_0[2032] = 5'h00;
    mem_0[2033] = 5'h00;
    mem_0[2034] = 5'h00;
    mem_0[2035] = 5'h00;
    mem_0[2036] = 5'h00;
    mem_0[2037] = 5'h00;
    mem_0[2038] = 5'h00;
    mem_0[2039] = 5'h00;
    mem_0[2040] = 5'h00;
    mem_0[2041] = 5'h00;
    mem_0[2042] = 5'h00;
    mem_0[2043] = 5'h00;
    mem_0[2044] = 5'h00;
    mem_0[2045] = 5'h00;
    mem_0[2046] = 5'h00;
    mem_0[2047] = 5'h00;
    mem_0[2048] = 5'h00;
    mem_0[2049] = 5'h00;
    mem_0[2050] = 5'h00;
    mem_0[2051] = 5'h00;
    mem_0[2052] = 5'h00;
    mem_0[2053] = 5'h00;
    mem_0[2054] = 5'h00;
    mem_0[2055] = 5'h00;
    mem_0[2056] = 5'h00;
    mem_0[2057] = 5'h00;
    mem_0[2058] = 5'h00;
    mem_0[2059] = 5'h00;
    mem_0[2060] = 5'h00;
    mem_0[2061] = 5'h00;
    mem_0[2062] = 5'h00;
    mem_0[2063] = 5'h00;
    mem_0[2064] = 5'h00;
    mem_0[2065] = 5'h00;
    mem_0[2066] = 5'h00;
    mem_0[2067] = 5'h00;
    mem_0[2068] = 5'h00;
    mem_0[2069] = 5'h00;
    mem_0[2070] = 5'h00;
    mem_0[2071] = 5'h00;
    mem_0[2072] = 5'h00;
    mem_0[2073] = 5'h00;
    mem_0[2074] = 5'h00;
    mem_0[2075] = 5'h00;
    mem_0[2076] = 5'h00;
    mem_0[2077] = 5'h00;
    mem_0[2078] = 5'h00;
    mem_0[2079] = 5'h00;
    mem_0[2080] = 5'h00;
    mem_0[2081] = 5'h00;
    mem_0[2082] = 5'h00;
    mem_0[2083] = 5'h00;
    mem_0[2084] = 5'h00;
    mem_0[2085] = 5'h00;
    mem_0[2086] = 5'h00;
    mem_0[2087] = 5'h00;
    mem_0[2088] = 5'h00;
    mem_0[2089] = 5'h00;
    mem_0[2090] = 5'h00;
    mem_0[2091] = 5'h00;
    mem_0[2092] = 5'h00;
    mem_0[2093] = 5'h00;
    mem_0[2094] = 5'h00;
    mem_0[2095] = 5'h00;
    mem_0[2096] = 5'h00;
    mem_0[2097] = 5'h00;
    mem_0[2098] = 5'h00;
    mem_0[2099] = 5'h00;
    mem_0[2100] = 5'h00;
    mem_0[2101] = 5'h00;
    mem_0[2102] = 5'h00;
    mem_0[2103] = 5'h00;
    mem_0[2104] = 5'h00;
    mem_0[2105] = 5'h00;
    mem_0[2106] = 5'h00;
    mem_0[2107] = 5'h00;
    mem_0[2108] = 5'h00;
    mem_0[2109] = 5'h00;
    mem_0[2110] = 5'h00;
    mem_0[2111] = 5'h00;
    mem_0[2112] = 5'h00;
    mem_0[2113] = 5'h00;
    mem_0[2114] = 5'h00;
    mem_0[2115] = 5'h00;
    mem_0[2116] = 5'h00;
    mem_0[2117] = 5'h00;
    mem_0[2118] = 5'h00;
    mem_0[2119] = 5'h00;
    mem_0[2120] = 5'h00;
    mem_0[2121] = 5'h00;
    mem_0[2122] = 5'h00;
    mem_0[2123] = 5'h00;
    mem_0[2124] = 5'h00;
    mem_0[2125] = 5'h00;
    mem_0[2126] = 5'h00;
    mem_0[2127] = 5'h00;
    mem_0[2128] = 5'h00;
    mem_0[2129] = 5'h00;
    mem_0[2130] = 5'h00;
    mem_0[2131] = 5'h00;
    mem_0[2132] = 5'h00;
    mem_0[2133] = 5'h00;
    mem_0[2134] = 5'h00;
    mem_0[2135] = 5'h00;
    mem_0[2136] = 5'h00;
    mem_0[2137] = 5'h00;
    mem_0[2138] = 5'h00;
    mem_0[2139] = 5'h00;
    mem_0[2140] = 5'h00;
    mem_0[2141] = 5'h00;
    mem_0[2142] = 5'h00;
    mem_0[2143] = 5'h00;
    mem_0[2144] = 5'h00;
    mem_0[2145] = 5'h00;
    mem_0[2146] = 5'h00;
    mem_0[2147] = 5'h00;
    mem_0[2148] = 5'h00;
    mem_0[2149] = 5'h00;
    mem_0[2150] = 5'h00;
    mem_0[2151] = 5'h00;
    mem_0[2152] = 5'h00;
    mem_0[2153] = 5'h00;
    mem_0[2154] = 5'h00;
    mem_0[2155] = 5'h00;
    mem_0[2156] = 5'h00;
    mem_0[2157] = 5'h00;
    mem_0[2158] = 5'h00;
    mem_0[2159] = 5'h00;
    mem_0[2160] = 5'h00;
    mem_0[2161] = 5'h00;
    mem_0[2162] = 5'h00;
    mem_0[2163] = 5'h00;
    mem_0[2164] = 5'h00;
    mem_0[2165] = 5'h00;
    mem_0[2166] = 5'h00;
    mem_0[2167] = 5'h00;
    mem_0[2168] = 5'h00;
    mem_0[2169] = 5'h00;
    mem_0[2170] = 5'h00;
    mem_0[2171] = 5'h00;
    mem_0[2172] = 5'h00;
    mem_0[2173] = 5'h00;
    mem_0[2174] = 5'h00;
    mem_0[2175] = 5'h00;
    mem_0[2176] = 5'h00;
    mem_0[2177] = 5'h00;
    mem_0[2178] = 5'h00;
    mem_0[2179] = 5'h00;
    mem_0[2180] = 5'h00;
    mem_0[2181] = 5'h00;
    mem_0[2182] = 5'h00;
    mem_0[2183] = 5'h00;
    mem_0[2184] = 5'h00;
    mem_0[2185] = 5'h00;
    mem_0[2186] = 5'h00;
    mem_0[2187] = 5'h00;
    mem_0[2188] = 5'h00;
    mem_0[2189] = 5'h00;
    mem_0[2190] = 5'h00;
    mem_0[2191] = 5'h00;
    mem_0[2192] = 5'h00;
    mem_0[2193] = 5'h00;
    mem_0[2194] = 5'h00;
    mem_0[2195] = 5'h00;
    mem_0[2196] = 5'h00;
    mem_0[2197] = 5'h00;
    mem_0[2198] = 5'h00;
    mem_0[2199] = 5'h00;
    mem_0[2200] = 5'h00;
    mem_0[2201] = 5'h00;
    mem_0[2202] = 5'h00;
    mem_0[2203] = 5'h00;
    mem_0[2204] = 5'h00;
    mem_0[2205] = 5'h00;
    mem_0[2206] = 5'h00;
    mem_0[2207] = 5'h00;
    mem_0[2208] = 5'h00;
    mem_0[2209] = 5'h00;
    mem_0[2210] = 5'h00;
    mem_0[2211] = 5'h00;
    mem_0[2212] = 5'h00;
    mem_0[2213] = 5'h00;
    mem_0[2214] = 5'h00;
    mem_0[2215] = 5'h00;
    mem_0[2216] = 5'h00;
    mem_0[2217] = 5'h00;
    mem_0[2218] = 5'h00;
    mem_0[2219] = 5'h00;
    mem_0[2220] = 5'h00;
    mem_0[2221] = 5'h00;
    mem_0[2222] = 5'h00;
    mem_0[2223] = 5'h00;
    mem_0[2224] = 5'h00;
    mem_0[2225] = 5'h00;
    mem_0[2226] = 5'h00;
    mem_0[2227] = 5'h00;
    mem_0[2228] = 5'h00;
    mem_0[2229] = 5'h00;
    mem_0[2230] = 5'h00;
    mem_0[2231] = 5'h00;
    mem_0[2232] = 5'h00;
    mem_0[2233] = 5'h00;
    mem_0[2234] = 5'h00;
    mem_0[2235] = 5'h00;
    mem_0[2236] = 5'h00;
    mem_0[2237] = 5'h00;
    mem_0[2238] = 5'h00;
    mem_0[2239] = 5'h00;
    mem_0[2240] = 5'h00;
    mem_0[2241] = 5'h00;
    mem_0[2242] = 5'h00;
    mem_0[2243] = 5'h00;
    mem_0[2244] = 5'h00;
    mem_0[2245] = 5'h00;
    mem_0[2246] = 5'h00;
    mem_0[2247] = 5'h00;
    mem_0[2248] = 5'h00;
    mem_0[2249] = 5'h00;
    mem_0[2250] = 5'h00;
    mem_0[2251] = 5'h00;
    mem_0[2252] = 5'h00;
    mem_0[2253] = 5'h00;
    mem_0[2254] = 5'h00;
    mem_0[2255] = 5'h00;
    mem_0[2256] = 5'h00;
    mem_0[2257] = 5'h00;
    mem_0[2258] = 5'h00;
    mem_0[2259] = 5'h00;
    mem_0[2260] = 5'h00;
    mem_0[2261] = 5'h00;
    mem_0[2262] = 5'h00;
    mem_0[2263] = 5'h00;
    mem_0[2264] = 5'h00;
    mem_0[2265] = 5'h00;
    mem_0[2266] = 5'h00;
    mem_0[2267] = 5'h00;
    mem_0[2268] = 5'h00;
    mem_0[2269] = 5'h00;
    mem_0[2270] = 5'h00;
    mem_0[2271] = 5'h00;
    mem_0[2272] = 5'h00;
    mem_0[2273] = 5'h00;
    mem_0[2274] = 5'h00;
    mem_0[2275] = 5'h00;
    mem_0[2276] = 5'h00;
    mem_0[2277] = 5'h00;
    mem_0[2278] = 5'h00;
    mem_0[2279] = 5'h00;
    mem_0[2280] = 5'h00;
    mem_0[2281] = 5'h00;
    mem_0[2282] = 5'h00;
    mem_0[2283] = 5'h00;
    mem_0[2284] = 5'h00;
    mem_0[2285] = 5'h00;
    mem_0[2286] = 5'h00;
    mem_0[2287] = 5'h00;
    mem_0[2288] = 5'h00;
    mem_0[2289] = 5'h00;
    mem_0[2290] = 5'h00;
    mem_0[2291] = 5'h00;
    mem_0[2292] = 5'h00;
    mem_0[2293] = 5'h00;
    mem_0[2294] = 5'h00;
    mem_0[2295] = 5'h00;
    mem_0[2296] = 5'h00;
    mem_0[2297] = 5'h00;
    mem_0[2298] = 5'h00;
    mem_0[2299] = 5'h00;
    mem_0[2300] = 5'h00;
    mem_0[2301] = 5'h00;
    mem_0[2302] = 5'h00;
    mem_0[2303] = 5'h00;
    mem_0[2304] = 5'h00;
    mem_0[2305] = 5'h00;
    mem_0[2306] = 5'h00;
    mem_0[2307] = 5'h00;
    mem_0[2308] = 5'h00;
    mem_0[2309] = 5'h00;
    mem_0[2310] = 5'h00;
    mem_0[2311] = 5'h00;
    mem_0[2312] = 5'h00;
    mem_0[2313] = 5'h00;
    mem_0[2314] = 5'h00;
    mem_0[2315] = 5'h00;
    mem_0[2316] = 5'h00;
    mem_0[2317] = 5'h00;
    mem_0[2318] = 5'h00;
    mem_0[2319] = 5'h00;
    mem_0[2320] = 5'h00;
    mem_0[2321] = 5'h00;
    mem_0[2322] = 5'h00;
    mem_0[2323] = 5'h00;
    mem_0[2324] = 5'h00;
    mem_0[2325] = 5'h00;
    mem_0[2326] = 5'h00;
    mem_0[2327] = 5'h00;
    mem_0[2328] = 5'h00;
    mem_0[2329] = 5'h00;
    mem_0[2330] = 5'h00;
    mem_0[2331] = 5'h00;
    mem_0[2332] = 5'h00;
    mem_0[2333] = 5'h00;
    mem_0[2334] = 5'h00;
    mem_0[2335] = 5'h00;
    mem_0[2336] = 5'h00;
    mem_0[2337] = 5'h00;
    mem_0[2338] = 5'h00;
    mem_0[2339] = 5'h00;
    mem_0[2340] = 5'h00;
    mem_0[2341] = 5'h00;
    mem_0[2342] = 5'h00;
    mem_0[2343] = 5'h00;
    mem_0[2344] = 5'h00;
    mem_0[2345] = 5'h00;
    mem_0[2346] = 5'h00;
    mem_0[2347] = 5'h00;
    mem_0[2348] = 5'h00;
    mem_0[2349] = 5'h00;
    mem_0[2350] = 5'h00;
    mem_0[2351] = 5'h00;
    mem_0[2352] = 5'h00;
    mem_0[2353] = 5'h00;
    mem_0[2354] = 5'h00;
    mem_0[2355] = 5'h00;
    mem_0[2356] = 5'h00;
    mem_0[2357] = 5'h00;
    mem_0[2358] = 5'h00;
    mem_0[2359] = 5'h00;
    mem_0[2360] = 5'h00;
    mem_0[2361] = 5'h00;
    mem_0[2362] = 5'h00;
    mem_0[2363] = 5'h00;
    mem_0[2364] = 5'h00;
    mem_0[2365] = 5'h00;
    mem_0[2366] = 5'h00;
    mem_0[2367] = 5'h00;
    mem_0[2368] = 5'h00;
    mem_0[2369] = 5'h00;
    mem_0[2370] = 5'h00;
    mem_0[2371] = 5'h00;
    mem_0[2372] = 5'h00;
    mem_0[2373] = 5'h00;
    mem_0[2374] = 5'h00;
    mem_0[2375] = 5'h00;
    mem_0[2376] = 5'h00;
    mem_0[2377] = 5'h00;
    mem_0[2378] = 5'h00;
    mem_0[2379] = 5'h00;
    mem_0[2380] = 5'h00;
    mem_0[2381] = 5'h00;
    mem_0[2382] = 5'h00;
    mem_0[2383] = 5'h00;
    mem_0[2384] = 5'h00;
    mem_0[2385] = 5'h00;
    mem_0[2386] = 5'h00;
    mem_0[2387] = 5'h00;
    mem_0[2388] = 5'h00;
    mem_0[2389] = 5'h00;
    mem_0[2390] = 5'h00;
    mem_0[2391] = 5'h00;
    mem_0[2392] = 5'h00;
    mem_0[2393] = 5'h00;
    mem_0[2394] = 5'h00;
    mem_0[2395] = 5'h00;
    mem_0[2396] = 5'h00;
    mem_0[2397] = 5'h00;
    mem_0[2398] = 5'h00;
    mem_0[2399] = 5'h00;
    mem_0[2400] = 5'h00;
    mem_0[2401] = 5'h00;
    mem_0[2402] = 5'h00;
    mem_0[2403] = 5'h00;
    mem_0[2404] = 5'h00;
    mem_0[2405] = 5'h00;
    mem_0[2406] = 5'h00;
    mem_0[2407] = 5'h00;
    mem_0[2408] = 5'h00;
    mem_0[2409] = 5'h00;
    mem_0[2410] = 5'h00;
    mem_0[2411] = 5'h00;
    mem_0[2412] = 5'h00;
    mem_0[2413] = 5'h00;
    mem_0[2414] = 5'h00;
    mem_0[2415] = 5'h00;
    mem_0[2416] = 5'h00;
    mem_0[2417] = 5'h00;
    mem_0[2418] = 5'h00;
    mem_0[2419] = 5'h00;
    mem_0[2420] = 5'h00;
    mem_0[2421] = 5'h00;
    mem_0[2422] = 5'h00;
    mem_0[2423] = 5'h00;
    mem_0[2424] = 5'h00;
    mem_0[2425] = 5'h00;
    mem_0[2426] = 5'h00;
    mem_0[2427] = 5'h00;
    mem_0[2428] = 5'h00;
    mem_0[2429] = 5'h00;
    mem_0[2430] = 5'h00;
    mem_0[2431] = 5'h00;
    mem_0[2432] = 5'h00;
    mem_0[2433] = 5'h00;
    mem_0[2434] = 5'h00;
    mem_0[2435] = 5'h00;
    mem_0[2436] = 5'h00;
    mem_0[2437] = 5'h00;
    mem_0[2438] = 5'h00;
    mem_0[2439] = 5'h00;
    mem_0[2440] = 5'h00;
    mem_0[2441] = 5'h00;
    mem_0[2442] = 5'h00;
    mem_0[2443] = 5'h00;
    mem_0[2444] = 5'h00;
    mem_0[2445] = 5'h00;
    mem_0[2446] = 5'h00;
    mem_0[2447] = 5'h00;
    mem_0[2448] = 5'h00;
    mem_0[2449] = 5'h00;
    mem_0[2450] = 5'h00;
    mem_0[2451] = 5'h00;
    mem_0[2452] = 5'h00;
    mem_0[2453] = 5'h00;
    mem_0[2454] = 5'h00;
    mem_0[2455] = 5'h00;
    mem_0[2456] = 5'h00;
    mem_0[2457] = 5'h00;
    mem_0[2458] = 5'h00;
    mem_0[2459] = 5'h00;
    mem_0[2460] = 5'h00;
    mem_0[2461] = 5'h00;
    mem_0[2462] = 5'h00;
    mem_0[2463] = 5'h00;
    mem_0[2464] = 5'h00;
    mem_0[2465] = 5'h00;
    mem_0[2466] = 5'h00;
    mem_0[2467] = 5'h00;
    mem_0[2468] = 5'h00;
    mem_0[2469] = 5'h00;
    mem_0[2470] = 5'h00;
    mem_0[2471] = 5'h00;
    mem_0[2472] = 5'h00;
    mem_0[2473] = 5'h00;
    mem_0[2474] = 5'h00;
    mem_0[2475] = 5'h00;
    mem_0[2476] = 5'h00;
    mem_0[2477] = 5'h00;
    mem_0[2478] = 5'h00;
    mem_0[2479] = 5'h00;
    mem_0[2480] = 5'h00;
    mem_0[2481] = 5'h00;
    mem_0[2482] = 5'h00;
    mem_0[2483] = 5'h00;
    mem_0[2484] = 5'h00;
    mem_0[2485] = 5'h00;
    mem_0[2486] = 5'h00;
    mem_0[2487] = 5'h00;
    mem_0[2488] = 5'h00;
    mem_0[2489] = 5'h00;
    mem_0[2490] = 5'h00;
    mem_0[2491] = 5'h00;
    mem_0[2492] = 5'h00;
    mem_0[2493] = 5'h00;
    mem_0[2494] = 5'h00;
    mem_0[2495] = 5'h00;
    mem_0[2496] = 5'h00;
    mem_0[2497] = 5'h00;
    mem_0[2498] = 5'h00;
    mem_0[2499] = 5'h00;
    mem_0[2500] = 5'h00;
    mem_0[2501] = 5'h00;
    mem_0[2502] = 5'h00;
    mem_0[2503] = 5'h00;
    mem_0[2504] = 5'h00;
    mem_0[2505] = 5'h00;
    mem_0[2506] = 5'h00;
    mem_0[2507] = 5'h00;
    mem_0[2508] = 5'h00;
    mem_0[2509] = 5'h00;
    mem_0[2510] = 5'h00;
    mem_0[2511] = 5'h00;
    mem_0[2512] = 5'h00;
    mem_0[2513] = 5'h00;
    mem_0[2514] = 5'h00;
    mem_0[2515] = 5'h00;
    mem_0[2516] = 5'h00;
    mem_0[2517] = 5'h00;
    mem_0[2518] = 5'h00;
    mem_0[2519] = 5'h00;
    mem_0[2520] = 5'h00;
    mem_0[2521] = 5'h00;
    mem_0[2522] = 5'h00;
    mem_0[2523] = 5'h00;
    mem_0[2524] = 5'h00;
    mem_0[2525] = 5'h00;
    mem_0[2526] = 5'h00;
    mem_0[2527] = 5'h00;
    mem_0[2528] = 5'h00;
    mem_0[2529] = 5'h00;
    mem_0[2530] = 5'h00;
    mem_0[2531] = 5'h00;
    mem_0[2532] = 5'h00;
    mem_0[2533] = 5'h00;
    mem_0[2534] = 5'h00;
    mem_0[2535] = 5'h00;
    mem_0[2536] = 5'h00;
    mem_0[2537] = 5'h00;
    mem_0[2538] = 5'h00;
    mem_0[2539] = 5'h00;
    mem_0[2540] = 5'h00;
    mem_0[2541] = 5'h00;
    mem_0[2542] = 5'h00;
    mem_0[2543] = 5'h00;
    mem_0[2544] = 5'h00;
    mem_0[2545] = 5'h00;
    mem_0[2546] = 5'h00;
    mem_0[2547] = 5'h00;
    mem_0[2548] = 5'h00;
    mem_0[2549] = 5'h00;
    mem_0[2550] = 5'h00;
    mem_0[2551] = 5'h00;
    mem_0[2552] = 5'h00;
    mem_0[2553] = 5'h00;
    mem_0[2554] = 5'h00;
    mem_0[2555] = 5'h00;
    mem_0[2556] = 5'h00;
    mem_0[2557] = 5'h00;
    mem_0[2558] = 5'h00;
    mem_0[2559] = 5'h00;
    mem_0[2560] = 5'h00;
    mem_0[2561] = 5'h00;
    mem_0[2562] = 5'h00;
    mem_0[2563] = 5'h00;
    mem_0[2564] = 5'h00;
    mem_0[2565] = 5'h00;
    mem_0[2566] = 5'h00;
    mem_0[2567] = 5'h00;
    mem_0[2568] = 5'h00;
    mem_0[2569] = 5'h00;
    mem_0[2570] = 5'h00;
    mem_0[2571] = 5'h00;
    mem_0[2572] = 5'h00;
    mem_0[2573] = 5'h00;
    mem_0[2574] = 5'h00;
    mem_0[2575] = 5'h00;
    mem_0[2576] = 5'h00;
    mem_0[2577] = 5'h00;
    mem_0[2578] = 5'h00;
    mem_0[2579] = 5'h00;
    mem_0[2580] = 5'h00;
    mem_0[2581] = 5'h00;
    mem_0[2582] = 5'h00;
    mem_0[2583] = 5'h00;
    mem_0[2584] = 5'h00;
    mem_0[2585] = 5'h00;
    mem_0[2586] = 5'h00;
    mem_0[2587] = 5'h00;
    mem_0[2588] = 5'h00;
    mem_0[2589] = 5'h00;
    mem_0[2590] = 5'h00;
    mem_0[2591] = 5'h00;
    mem_0[2592] = 5'h00;
    mem_0[2593] = 5'h00;
    mem_0[2594] = 5'h00;
    mem_0[2595] = 5'h00;
    mem_0[2596] = 5'h00;
    mem_0[2597] = 5'h00;
    mem_0[2598] = 5'h00;
    mem_0[2599] = 5'h00;
    mem_0[2600] = 5'h00;
    mem_0[2601] = 5'h00;
    mem_0[2602] = 5'h00;
    mem_0[2603] = 5'h00;
    mem_0[2604] = 5'h00;
    mem_0[2605] = 5'h00;
    mem_0[2606] = 5'h00;
    mem_0[2607] = 5'h00;
    mem_0[2608] = 5'h00;
    mem_0[2609] = 5'h00;
    mem_0[2610] = 5'h00;
    mem_0[2611] = 5'h00;
    mem_0[2612] = 5'h00;
    mem_0[2613] = 5'h00;
    mem_0[2614] = 5'h00;
    mem_0[2615] = 5'h00;
    mem_0[2616] = 5'h00;
    mem_0[2617] = 5'h00;
    mem_0[2618] = 5'h00;
    mem_0[2619] = 5'h00;
    mem_0[2620] = 5'h00;
    mem_0[2621] = 5'h00;
    mem_0[2622] = 5'h00;
    mem_0[2623] = 5'h00;
    mem_0[2624] = 5'h00;
    mem_0[2625] = 5'h00;
    mem_0[2626] = 5'h00;
    mem_0[2627] = 5'h00;
    mem_0[2628] = 5'h00;
    mem_0[2629] = 5'h00;
    mem_0[2630] = 5'h00;
    mem_0[2631] = 5'h00;
    mem_0[2632] = 5'h00;
    mem_0[2633] = 5'h00;
    mem_0[2634] = 5'h00;
    mem_0[2635] = 5'h00;
    mem_0[2636] = 5'h00;
    mem_0[2637] = 5'h00;
    mem_0[2638] = 5'h00;
    mem_0[2639] = 5'h00;
    mem_0[2640] = 5'h00;
    mem_0[2641] = 5'h00;
    mem_0[2642] = 5'h00;
    mem_0[2643] = 5'h00;
    mem_0[2644] = 5'h00;
    mem_0[2645] = 5'h00;
    mem_0[2646] = 5'h00;
    mem_0[2647] = 5'h00;
    mem_0[2648] = 5'h00;
    mem_0[2649] = 5'h00;
    mem_0[2650] = 5'h00;
    mem_0[2651] = 5'h00;
    mem_0[2652] = 5'h00;
    mem_0[2653] = 5'h00;
    mem_0[2654] = 5'h00;
    mem_0[2655] = 5'h00;
    mem_0[2656] = 5'h00;
    mem_0[2657] = 5'h00;
    mem_0[2658] = 5'h00;
    mem_0[2659] = 5'h00;
    mem_0[2660] = 5'h00;
    mem_0[2661] = 5'h00;
    mem_0[2662] = 5'h00;
    mem_0[2663] = 5'h00;
    mem_0[2664] = 5'h00;
    mem_0[2665] = 5'h00;
    mem_0[2666] = 5'h00;
    mem_0[2667] = 5'h00;
    mem_0[2668] = 5'h00;
    mem_0[2669] = 5'h00;
    mem_0[2670] = 5'h00;
    mem_0[2671] = 5'h00;
    mem_0[2672] = 5'h00;
    mem_0[2673] = 5'h00;
    mem_0[2674] = 5'h00;
    mem_0[2675] = 5'h00;
    mem_0[2676] = 5'h00;
    mem_0[2677] = 5'h00;
    mem_0[2678] = 5'h00;
    mem_0[2679] = 5'h00;
    mem_0[2680] = 5'h00;
    mem_0[2681] = 5'h00;
    mem_0[2682] = 5'h00;
    mem_0[2683] = 5'h00;
    mem_0[2684] = 5'h00;
    mem_0[2685] = 5'h00;
    mem_0[2686] = 5'h00;
    mem_0[2687] = 5'h00;
    mem_0[2688] = 5'h00;
    mem_0[2689] = 5'h00;
    mem_0[2690] = 5'h00;
    mem_0[2691] = 5'h00;
    mem_0[2692] = 5'h00;
    mem_0[2693] = 5'h00;
    mem_0[2694] = 5'h00;
    mem_0[2695] = 5'h00;
    mem_0[2696] = 5'h00;
    mem_0[2697] = 5'h00;
    mem_0[2698] = 5'h00;
    mem_0[2699] = 5'h00;
    mem_0[2700] = 5'h00;
    mem_0[2701] = 5'h00;
    mem_0[2702] = 5'h00;
    mem_0[2703] = 5'h00;
    mem_0[2704] = 5'h00;
    mem_0[2705] = 5'h00;
    mem_0[2706] = 5'h00;
    mem_0[2707] = 5'h00;
    mem_0[2708] = 5'h00;
    mem_0[2709] = 5'h00;
    mem_0[2710] = 5'h00;
    mem_0[2711] = 5'h00;
    mem_0[2712] = 5'h00;
    mem_0[2713] = 5'h00;
    mem_0[2714] = 5'h00;
    mem_0[2715] = 5'h00;
    mem_0[2716] = 5'h00;
    mem_0[2717] = 5'h00;
    mem_0[2718] = 5'h00;
    mem_0[2719] = 5'h00;
    mem_0[2720] = 5'h00;
    mem_0[2721] = 5'h00;
    mem_0[2722] = 5'h00;
    mem_0[2723] = 5'h00;
    mem_0[2724] = 5'h00;
    mem_0[2725] = 5'h00;
    mem_0[2726] = 5'h00;
    mem_0[2727] = 5'h00;
    mem_0[2728] = 5'h00;
    mem_0[2729] = 5'h00;
    mem_0[2730] = 5'h00;
    mem_0[2731] = 5'h00;
    mem_0[2732] = 5'h00;
    mem_0[2733] = 5'h00;
    mem_0[2734] = 5'h00;
    mem_0[2735] = 5'h00;
    mem_0[2736] = 5'h00;
    mem_0[2737] = 5'h00;
    mem_0[2738] = 5'h00;
    mem_0[2739] = 5'h00;
    mem_0[2740] = 5'h00;
    mem_0[2741] = 5'h00;
    mem_0[2742] = 5'h00;
    mem_0[2743] = 5'h00;
    mem_0[2744] = 5'h00;
    mem_0[2745] = 5'h00;
    mem_0[2746] = 5'h00;
    mem_0[2747] = 5'h00;
    mem_0[2748] = 5'h00;
    mem_0[2749] = 5'h00;
    mem_0[2750] = 5'h00;
    mem_0[2751] = 5'h00;
    mem_0[2752] = 5'h00;
    mem_0[2753] = 5'h00;
    mem_0[2754] = 5'h00;
    mem_0[2755] = 5'h00;
    mem_0[2756] = 5'h00;
    mem_0[2757] = 5'h00;
    mem_0[2758] = 5'h00;
    mem_0[2759] = 5'h00;
    mem_0[2760] = 5'h00;
    mem_0[2761] = 5'h00;
    mem_0[2762] = 5'h00;
    mem_0[2763] = 5'h00;
    mem_0[2764] = 5'h00;
    mem_0[2765] = 5'h00;
    mem_0[2766] = 5'h00;
    mem_0[2767] = 5'h00;
    mem_0[2768] = 5'h00;
    mem_0[2769] = 5'h00;
    mem_0[2770] = 5'h00;
    mem_0[2771] = 5'h00;
    mem_0[2772] = 5'h00;
    mem_0[2773] = 5'h00;
    mem_0[2774] = 5'h00;
    mem_0[2775] = 5'h00;
    mem_0[2776] = 5'h00;
    mem_0[2777] = 5'h00;
    mem_0[2778] = 5'h00;
    mem_0[2779] = 5'h00;
    mem_0[2780] = 5'h00;
    mem_0[2781] = 5'h00;
    mem_0[2782] = 5'h00;
    mem_0[2783] = 5'h00;
    mem_0[2784] = 5'h00;
    mem_0[2785] = 5'h00;
    mem_0[2786] = 5'h00;
    mem_0[2787] = 5'h00;
    mem_0[2788] = 5'h00;
    mem_0[2789] = 5'h00;
    mem_0[2790] = 5'h00;
    mem_0[2791] = 5'h00;
    mem_0[2792] = 5'h00;
    mem_0[2793] = 5'h00;
    mem_0[2794] = 5'h00;
    mem_0[2795] = 5'h00;
    mem_0[2796] = 5'h00;
    mem_0[2797] = 5'h00;
    mem_0[2798] = 5'h00;
    mem_0[2799] = 5'h00;
    mem_0[2800] = 5'h00;
    mem_0[2801] = 5'h00;
    mem_0[2802] = 5'h00;
    mem_0[2803] = 5'h00;
    mem_0[2804] = 5'h00;
    mem_0[2805] = 5'h00;
    mem_0[2806] = 5'h00;
    mem_0[2807] = 5'h00;
    mem_0[2808] = 5'h00;
    mem_0[2809] = 5'h00;
    mem_0[2810] = 5'h00;
    mem_0[2811] = 5'h00;
    mem_0[2812] = 5'h00;
    mem_0[2813] = 5'h00;
    mem_0[2814] = 5'h00;
    mem_0[2815] = 5'h00;
    mem_0[2816] = 5'h00;
    mem_0[2817] = 5'h00;
    mem_0[2818] = 5'h00;
    mem_0[2819] = 5'h00;
    mem_0[2820] = 5'h00;
    mem_0[2821] = 5'h00;
    mem_0[2822] = 5'h00;
    mem_0[2823] = 5'h00;
    mem_0[2824] = 5'h00;
    mem_0[2825] = 5'h00;
    mem_0[2826] = 5'h00;
    mem_0[2827] = 5'h00;
    mem_0[2828] = 5'h00;
    mem_0[2829] = 5'h00;
    mem_0[2830] = 5'h00;
    mem_0[2831] = 5'h00;
    mem_0[2832] = 5'h00;
    mem_0[2833] = 5'h00;
    mem_0[2834] = 5'h00;
    mem_0[2835] = 5'h00;
    mem_0[2836] = 5'h00;
    mem_0[2837] = 5'h00;
    mem_0[2838] = 5'h00;
    mem_0[2839] = 5'h00;
    mem_0[2840] = 5'h00;
    mem_0[2841] = 5'h00;
    mem_0[2842] = 5'h00;
    mem_0[2843] = 5'h00;
    mem_0[2844] = 5'h00;
    mem_0[2845] = 5'h00;
    mem_0[2846] = 5'h00;
    mem_0[2847] = 5'h00;
    mem_0[2848] = 5'h00;
    mem_0[2849] = 5'h00;
    mem_0[2850] = 5'h00;
    mem_0[2851] = 5'h00;
    mem_0[2852] = 5'h00;
    mem_0[2853] = 5'h00;
    mem_0[2854] = 5'h00;
    mem_0[2855] = 5'h00;
    mem_0[2856] = 5'h00;
    mem_0[2857] = 5'h00;
    mem_0[2858] = 5'h00;
    mem_0[2859] = 5'h00;
    mem_0[2860] = 5'h00;
    mem_0[2861] = 5'h00;
    mem_0[2862] = 5'h00;
    mem_0[2863] = 5'h00;
    mem_0[2864] = 5'h00;
    mem_0[2865] = 5'h00;
    mem_0[2866] = 5'h00;
    mem_0[2867] = 5'h00;
    mem_0[2868] = 5'h00;
    mem_0[2869] = 5'h00;
    mem_0[2870] = 5'h00;
    mem_0[2871] = 5'h00;
    mem_0[2872] = 5'h00;
    mem_0[2873] = 5'h00;
    mem_0[2874] = 5'h00;
    mem_0[2875] = 5'h00;
    mem_0[2876] = 5'h00;
    mem_0[2877] = 5'h00;
    mem_0[2878] = 5'h00;
    mem_0[2879] = 5'h00;
    mem_0[2880] = 5'h00;
    mem_0[2881] = 5'h00;
    mem_0[2882] = 5'h00;
    mem_0[2883] = 5'h00;
    mem_0[2884] = 5'h00;
    mem_0[2885] = 5'h00;
    mem_0[2886] = 5'h00;
    mem_0[2887] = 5'h00;
    mem_0[2888] = 5'h00;
    mem_0[2889] = 5'h00;
    mem_0[2890] = 5'h00;
    mem_0[2891] = 5'h00;
    mem_0[2892] = 5'h00;
    mem_0[2893] = 5'h00;
    mem_0[2894] = 5'h00;
    mem_0[2895] = 5'h00;
    mem_0[2896] = 5'h00;
    mem_0[2897] = 5'h00;
    mem_0[2898] = 5'h00;
    mem_0[2899] = 5'h00;
    mem_0[2900] = 5'h00;
    mem_0[2901] = 5'h00;
    mem_0[2902] = 5'h00;
    mem_0[2903] = 5'h00;
    mem_0[2904] = 5'h00;
    mem_0[2905] = 5'h00;
    mem_0[2906] = 5'h00;
    mem_0[2907] = 5'h00;
    mem_0[2908] = 5'h00;
    mem_0[2909] = 5'h00;
    mem_0[2910] = 5'h00;
    mem_0[2911] = 5'h00;
    mem_0[2912] = 5'h00;
    mem_0[2913] = 5'h00;
    mem_0[2914] = 5'h00;
    mem_0[2915] = 5'h00;
    mem_0[2916] = 5'h00;
    mem_0[2917] = 5'h00;
    mem_0[2918] = 5'h00;
    mem_0[2919] = 5'h00;
    mem_0[2920] = 5'h00;
    mem_0[2921] = 5'h00;
    mem_0[2922] = 5'h00;
    mem_0[2923] = 5'h00;
    mem_0[2924] = 5'h00;
    mem_0[2925] = 5'h00;
    mem_0[2926] = 5'h00;
    mem_0[2927] = 5'h00;
    mem_0[2928] = 5'h00;
    mem_0[2929] = 5'h00;
    mem_0[2930] = 5'h00;
    mem_0[2931] = 5'h00;
    mem_0[2932] = 5'h00;
    mem_0[2933] = 5'h00;
    mem_0[2934] = 5'h00;
    mem_0[2935] = 5'h00;
    mem_0[2936] = 5'h00;
    mem_0[2937] = 5'h00;
    mem_0[2938] = 5'h00;
    mem_0[2939] = 5'h00;
    mem_0[2940] = 5'h00;
    mem_0[2941] = 5'h00;
    mem_0[2942] = 5'h00;
    mem_0[2943] = 5'h00;
    mem_0[2944] = 5'h00;
    mem_0[2945] = 5'h00;
    mem_0[2946] = 5'h00;
    mem_0[2947] = 5'h00;
    mem_0[2948] = 5'h00;
    mem_0[2949] = 5'h00;
    mem_0[2950] = 5'h00;
    mem_0[2951] = 5'h00;
    mem_0[2952] = 5'h00;
    mem_0[2953] = 5'h00;
    mem_0[2954] = 5'h00;
    mem_0[2955] = 5'h00;
    mem_0[2956] = 5'h00;
    mem_0[2957] = 5'h00;
    mem_0[2958] = 5'h00;
    mem_0[2959] = 5'h00;
    mem_0[2960] = 5'h00;
    mem_0[2961] = 5'h00;
    mem_0[2962] = 5'h00;
    mem_0[2963] = 5'h00;
    mem_0[2964] = 5'h00;
    mem_0[2965] = 5'h00;
    mem_0[2966] = 5'h00;
    mem_0[2967] = 5'h00;
    mem_0[2968] = 5'h00;
    mem_0[2969] = 5'h00;
    mem_0[2970] = 5'h00;
    mem_0[2971] = 5'h00;
    mem_0[2972] = 5'h00;
    mem_0[2973] = 5'h00;
    mem_0[2974] = 5'h00;
    mem_0[2975] = 5'h00;
    mem_0[2976] = 5'h00;
    mem_0[2977] = 5'h00;
    mem_0[2978] = 5'h00;
    mem_0[2979] = 5'h00;
    mem_0[2980] = 5'h00;
    mem_0[2981] = 5'h00;
    mem_0[2982] = 5'h00;
    mem_0[2983] = 5'h00;
    mem_0[2984] = 5'h00;
    mem_0[2985] = 5'h00;
    mem_0[2986] = 5'h00;
    mem_0[2987] = 5'h00;
    mem_0[2988] = 5'h00;
    mem_0[2989] = 5'h00;
    mem_0[2990] = 5'h00;
    mem_0[2991] = 5'h00;
    mem_0[2992] = 5'h00;
    mem_0[2993] = 5'h00;
    mem_0[2994] = 5'h00;
    mem_0[2995] = 5'h00;
    mem_0[2996] = 5'h00;
    mem_0[2997] = 5'h00;
    mem_0[2998] = 5'h00;
    mem_0[2999] = 5'h00;
    mem_0[3000] = 5'h00;
    mem_0[3001] = 5'h00;
    mem_0[3002] = 5'h00;
    mem_0[3003] = 5'h00;
    mem_0[3004] = 5'h00;
    mem_0[3005] = 5'h00;
    mem_0[3006] = 5'h00;
    mem_0[3007] = 5'h00;
    mem_0[3008] = 5'h00;
    mem_0[3009] = 5'h00;
    mem_0[3010] = 5'h00;
    mem_0[3011] = 5'h00;
    mem_0[3012] = 5'h00;
    mem_0[3013] = 5'h00;
    mem_0[3014] = 5'h00;
    mem_0[3015] = 5'h00;
    mem_0[3016] = 5'h00;
    mem_0[3017] = 5'h00;
    mem_0[3018] = 5'h00;
    mem_0[3019] = 5'h00;
    mem_0[3020] = 5'h00;
    mem_0[3021] = 5'h00;
    mem_0[3022] = 5'h00;
    mem_0[3023] = 5'h00;
    mem_0[3024] = 5'h00;
    mem_0[3025] = 5'h00;
    mem_0[3026] = 5'h00;
    mem_0[3027] = 5'h00;
    mem_0[3028] = 5'h00;
    mem_0[3029] = 5'h00;
    mem_0[3030] = 5'h00;
    mem_0[3031] = 5'h00;
    mem_0[3032] = 5'h00;
    mem_0[3033] = 5'h00;
    mem_0[3034] = 5'h00;
    mem_0[3035] = 5'h00;
    mem_0[3036] = 5'h00;
    mem_0[3037] = 5'h00;
    mem_0[3038] = 5'h00;
    mem_0[3039] = 5'h00;
    mem_0[3040] = 5'h00;
    mem_0[3041] = 5'h00;
    mem_0[3042] = 5'h00;
    mem_0[3043] = 5'h00;
    mem_0[3044] = 5'h00;
    mem_0[3045] = 5'h00;
    mem_0[3046] = 5'h00;
    mem_0[3047] = 5'h00;
    mem_0[3048] = 5'h00;
    mem_0[3049] = 5'h00;
    mem_0[3050] = 5'h00;
    mem_0[3051] = 5'h00;
    mem_0[3052] = 5'h00;
    mem_0[3053] = 5'h00;
    mem_0[3054] = 5'h00;
    mem_0[3055] = 5'h00;
    mem_0[3056] = 5'h00;
    mem_0[3057] = 5'h00;
    mem_0[3058] = 5'h00;
    mem_0[3059] = 5'h00;
    mem_0[3060] = 5'h00;
    mem_0[3061] = 5'h00;
    mem_0[3062] = 5'h00;
    mem_0[3063] = 5'h00;
    mem_0[3064] = 5'h00;
    mem_0[3065] = 5'h00;
    mem_0[3066] = 5'h00;
    mem_0[3067] = 5'h00;
    mem_0[3068] = 5'h00;
    mem_0[3069] = 5'h00;
    mem_0[3070] = 5'h00;
    mem_0[3071] = 5'h00;
    mem_0[3072] = 5'h00;
    mem_0[3073] = 5'h00;
    mem_0[3074] = 5'h00;
    mem_0[3075] = 5'h00;
    mem_0[3076] = 5'h00;
    mem_0[3077] = 5'h00;
    mem_0[3078] = 5'h00;
    mem_0[3079] = 5'h00;
    mem_0[3080] = 5'h00;
    mem_0[3081] = 5'h00;
    mem_0[3082] = 5'h00;
    mem_0[3083] = 5'h00;
    mem_0[3084] = 5'h00;
    mem_0[3085] = 5'h00;
    mem_0[3086] = 5'h00;
    mem_0[3087] = 5'h00;
    mem_0[3088] = 5'h00;
    mem_0[3089] = 5'h00;
    mem_0[3090] = 5'h00;
    mem_0[3091] = 5'h00;
    mem_0[3092] = 5'h00;
    mem_0[3093] = 5'h00;
    mem_0[3094] = 5'h00;
    mem_0[3095] = 5'h00;
    mem_0[3096] = 5'h00;
    mem_0[3097] = 5'h00;
    mem_0[3098] = 5'h00;
    mem_0[3099] = 5'h00;
    mem_0[3100] = 5'h00;
    mem_0[3101] = 5'h00;
    mem_0[3102] = 5'h00;
    mem_0[3103] = 5'h00;
    mem_0[3104] = 5'h00;
    mem_0[3105] = 5'h00;
    mem_0[3106] = 5'h00;
    mem_0[3107] = 5'h00;
    mem_0[3108] = 5'h00;
    mem_0[3109] = 5'h00;
    mem_0[3110] = 5'h00;
    mem_0[3111] = 5'h00;
    mem_0[3112] = 5'h00;
    mem_0[3113] = 5'h00;
    mem_0[3114] = 5'h00;
    mem_0[3115] = 5'h00;
    mem_0[3116] = 5'h00;
    mem_0[3117] = 5'h00;
    mem_0[3118] = 5'h00;
    mem_0[3119] = 5'h00;
    mem_0[3120] = 5'h00;
    mem_0[3121] = 5'h00;
    mem_0[3122] = 5'h00;
    mem_0[3123] = 5'h00;
    mem_0[3124] = 5'h00;
    mem_0[3125] = 5'h00;
    mem_0[3126] = 5'h00;
    mem_0[3127] = 5'h00;
    mem_0[3128] = 5'h00;
    mem_0[3129] = 5'h00;
    mem_0[3130] = 5'h00;
    mem_0[3131] = 5'h00;
    mem_0[3132] = 5'h00;
    mem_0[3133] = 5'h00;
    mem_0[3134] = 5'h00;
    mem_0[3135] = 5'h00;
    mem_0[3136] = 5'h00;
    mem_0[3137] = 5'h00;
    mem_0[3138] = 5'h00;
    mem_0[3139] = 5'h00;
    mem_0[3140] = 5'h00;
    mem_0[3141] = 5'h00;
    mem_0[3142] = 5'h00;
    mem_0[3143] = 5'h00;
    mem_0[3144] = 5'h00;
    mem_0[3145] = 5'h00;
    mem_0[3146] = 5'h00;
    mem_0[3147] = 5'h00;
    mem_0[3148] = 5'h00;
    mem_0[3149] = 5'h00;
    mem_0[3150] = 5'h00;
    mem_0[3151] = 5'h00;
    mem_0[3152] = 5'h00;
    mem_0[3153] = 5'h00;
    mem_0[3154] = 5'h00;
    mem_0[3155] = 5'h00;
    mem_0[3156] = 5'h00;
    mem_0[3157] = 5'h00;
    mem_0[3158] = 5'h00;
    mem_0[3159] = 5'h00;
    mem_0[3160] = 5'h00;
    mem_0[3161] = 5'h00;
    mem_0[3162] = 5'h00;
    mem_0[3163] = 5'h00;
    mem_0[3164] = 5'h00;
    mem_0[3165] = 5'h00;
    mem_0[3166] = 5'h00;
    mem_0[3167] = 5'h00;
    mem_0[3168] = 5'h00;
    mem_0[3169] = 5'h00;
    mem_0[3170] = 5'h00;
    mem_0[3171] = 5'h00;
    mem_0[3172] = 5'h00;
    mem_0[3173] = 5'h00;
    mem_0[3174] = 5'h00;
    mem_0[3175] = 5'h00;
    mem_0[3176] = 5'h00;
    mem_0[3177] = 5'h00;
    mem_0[3178] = 5'h00;
    mem_0[3179] = 5'h00;
    mem_0[3180] = 5'h00;
    mem_0[3181] = 5'h00;
    mem_0[3182] = 5'h00;
    mem_0[3183] = 5'h00;
    mem_0[3184] = 5'h00;
    mem_0[3185] = 5'h00;
    mem_0[3186] = 5'h00;
    mem_0[3187] = 5'h00;
    mem_0[3188] = 5'h00;
    mem_0[3189] = 5'h00;
    mem_0[3190] = 5'h00;
    mem_0[3191] = 5'h00;
    mem_0[3192] = 5'h00;
    mem_0[3193] = 5'h00;
    mem_0[3194] = 5'h00;
    mem_0[3195] = 5'h00;
    mem_0[3196] = 5'h00;
    mem_0[3197] = 5'h00;
    mem_0[3198] = 5'h00;
    mem_0[3199] = 5'h00;
    mem_0[3200] = 5'h00;
    mem_0[3201] = 5'h00;
    mem_0[3202] = 5'h00;
    mem_0[3203] = 5'h00;
    mem_0[3204] = 5'h00;
    mem_0[3205] = 5'h00;
    mem_0[3206] = 5'h00;
    mem_0[3207] = 5'h00;
    mem_0[3208] = 5'h00;
    mem_0[3209] = 5'h00;
    mem_0[3210] = 5'h00;
    mem_0[3211] = 5'h00;
    mem_0[3212] = 5'h00;
    mem_0[3213] = 5'h00;
    mem_0[3214] = 5'h00;
    mem_0[3215] = 5'h00;
    mem_0[3216] = 5'h00;
    mem_0[3217] = 5'h00;
    mem_0[3218] = 5'h00;
    mem_0[3219] = 5'h00;
    mem_0[3220] = 5'h00;
    mem_0[3221] = 5'h00;
    mem_0[3222] = 5'h00;
    mem_0[3223] = 5'h00;
    mem_0[3224] = 5'h00;
    mem_0[3225] = 5'h00;
    mem_0[3226] = 5'h00;
    mem_0[3227] = 5'h00;
    mem_0[3228] = 5'h00;
    mem_0[3229] = 5'h00;
    mem_0[3230] = 5'h00;
    mem_0[3231] = 5'h00;
    mem_0[3232] = 5'h00;
    mem_0[3233] = 5'h00;
    mem_0[3234] = 5'h00;
    mem_0[3235] = 5'h00;
    mem_0[3236] = 5'h00;
    mem_0[3237] = 5'h00;
    mem_0[3238] = 5'h00;
    mem_0[3239] = 5'h00;
    mem_0[3240] = 5'h00;
    mem_0[3241] = 5'h00;
    mem_0[3242] = 5'h00;
    mem_0[3243] = 5'h00;
    mem_0[3244] = 5'h00;
    mem_0[3245] = 5'h00;
    mem_0[3246] = 5'h00;
    mem_0[3247] = 5'h00;
    mem_0[3248] = 5'h00;
    mem_0[3249] = 5'h00;
    mem_0[3250] = 5'h00;
    mem_0[3251] = 5'h00;
    mem_0[3252] = 5'h00;
    mem_0[3253] = 5'h00;
    mem_0[3254] = 5'h00;
    mem_0[3255] = 5'h00;
    mem_0[3256] = 5'h00;
    mem_0[3257] = 5'h00;
    mem_0[3258] = 5'h00;
    mem_0[3259] = 5'h00;
    mem_0[3260] = 5'h00;
    mem_0[3261] = 5'h00;
    mem_0[3262] = 5'h00;
    mem_0[3263] = 5'h00;
    mem_0[3264] = 5'h00;
    mem_0[3265] = 5'h00;
    mem_0[3266] = 5'h00;
    mem_0[3267] = 5'h00;
    mem_0[3268] = 5'h00;
    mem_0[3269] = 5'h00;
    mem_0[3270] = 5'h00;
    mem_0[3271] = 5'h00;
    mem_0[3272] = 5'h00;
    mem_0[3273] = 5'h00;
    mem_0[3274] = 5'h00;
    mem_0[3275] = 5'h00;
    mem_0[3276] = 5'h00;
    mem_0[3277] = 5'h00;
    mem_0[3278] = 5'h00;
    mem_0[3279] = 5'h00;
    mem_0[3280] = 5'h00;
    mem_0[3281] = 5'h00;
    mem_0[3282] = 5'h00;
    mem_0[3283] = 5'h00;
    mem_0[3284] = 5'h00;
    mem_0[3285] = 5'h00;
    mem_0[3286] = 5'h00;
    mem_0[3287] = 5'h00;
    mem_0[3288] = 5'h00;
    mem_0[3289] = 5'h00;
    mem_0[3290] = 5'h00;
    mem_0[3291] = 5'h00;
    mem_0[3292] = 5'h00;
    mem_0[3293] = 5'h00;
    mem_0[3294] = 5'h00;
    mem_0[3295] = 5'h00;
    mem_0[3296] = 5'h00;
    mem_0[3297] = 5'h00;
    mem_0[3298] = 5'h00;
    mem_0[3299] = 5'h00;
    mem_0[3300] = 5'h00;
    mem_0[3301] = 5'h00;
    mem_0[3302] = 5'h00;
    mem_0[3303] = 5'h00;
    mem_0[3304] = 5'h00;
    mem_0[3305] = 5'h00;
    mem_0[3306] = 5'h00;
    mem_0[3307] = 5'h00;
    mem_0[3308] = 5'h00;
    mem_0[3309] = 5'h00;
    mem_0[3310] = 5'h00;
    mem_0[3311] = 5'h00;
    mem_0[3312] = 5'h00;
    mem_0[3313] = 5'h00;
    mem_0[3314] = 5'h00;
    mem_0[3315] = 5'h00;
    mem_0[3316] = 5'h00;
    mem_0[3317] = 5'h00;
    mem_0[3318] = 5'h00;
    mem_0[3319] = 5'h00;
    mem_0[3320] = 5'h00;
    mem_0[3321] = 5'h00;
    mem_0[3322] = 5'h00;
    mem_0[3323] = 5'h00;
    mem_0[3324] = 5'h00;
    mem_0[3325] = 5'h00;
    mem_0[3326] = 5'h00;
    mem_0[3327] = 5'h00;
    mem_0[3328] = 5'h00;
    mem_0[3329] = 5'h00;
    mem_0[3330] = 5'h00;
    mem_0[3331] = 5'h00;
    mem_0[3332] = 5'h00;
    mem_0[3333] = 5'h00;
    mem_0[3334] = 5'h00;
    mem_0[3335] = 5'h00;
    mem_0[3336] = 5'h00;
    mem_0[3337] = 5'h00;
    mem_0[3338] = 5'h00;
    mem_0[3339] = 5'h00;
    mem_0[3340] = 5'h00;
    mem_0[3341] = 5'h00;
    mem_0[3342] = 5'h00;
    mem_0[3343] = 5'h00;
    mem_0[3344] = 5'h00;
    mem_0[3345] = 5'h00;
    mem_0[3346] = 5'h00;
    mem_0[3347] = 5'h00;
    mem_0[3348] = 5'h00;
    mem_0[3349] = 5'h00;
    mem_0[3350] = 5'h00;
    mem_0[3351] = 5'h00;
    mem_0[3352] = 5'h00;
    mem_0[3353] = 5'h00;
    mem_0[3354] = 5'h00;
    mem_0[3355] = 5'h00;
    mem_0[3356] = 5'h00;
    mem_0[3357] = 5'h00;
    mem_0[3358] = 5'h00;
    mem_0[3359] = 5'h00;
    mem_0[3360] = 5'h00;
    mem_0[3361] = 5'h00;
    mem_0[3362] = 5'h00;
    mem_0[3363] = 5'h00;
    mem_0[3364] = 5'h00;
    mem_0[3365] = 5'h00;
    mem_0[3366] = 5'h00;
    mem_0[3367] = 5'h00;
    mem_0[3368] = 5'h00;
    mem_0[3369] = 5'h00;
    mem_0[3370] = 5'h00;
    mem_0[3371] = 5'h00;
    mem_0[3372] = 5'h00;
    mem_0[3373] = 5'h00;
    mem_0[3374] = 5'h00;
    mem_0[3375] = 5'h00;
    mem_0[3376] = 5'h00;
    mem_0[3377] = 5'h00;
    mem_0[3378] = 5'h00;
    mem_0[3379] = 5'h00;
    mem_0[3380] = 5'h00;
    mem_0[3381] = 5'h00;
    mem_0[3382] = 5'h00;
    mem_0[3383] = 5'h00;
    mem_0[3384] = 5'h00;
    mem_0[3385] = 5'h00;
    mem_0[3386] = 5'h00;
    mem_0[3387] = 5'h00;
    mem_0[3388] = 5'h00;
    mem_0[3389] = 5'h00;
    mem_0[3390] = 5'h00;
    mem_0[3391] = 5'h00;
    mem_0[3392] = 5'h00;
    mem_0[3393] = 5'h00;
    mem_0[3394] = 5'h00;
    mem_0[3395] = 5'h00;
    mem_0[3396] = 5'h00;
    mem_0[3397] = 5'h00;
    mem_0[3398] = 5'h00;
    mem_0[3399] = 5'h00;
    mem_0[3400] = 5'h00;
    mem_0[3401] = 5'h00;
    mem_0[3402] = 5'h00;
    mem_0[3403] = 5'h00;
    mem_0[3404] = 5'h00;
    mem_0[3405] = 5'h00;
    mem_0[3406] = 5'h00;
    mem_0[3407] = 5'h00;
    mem_0[3408] = 5'h00;
    mem_0[3409] = 5'h00;
    mem_0[3410] = 5'h00;
    mem_0[3411] = 5'h00;
    mem_0[3412] = 5'h00;
    mem_0[3413] = 5'h00;
    mem_0[3414] = 5'h00;
    mem_0[3415] = 5'h00;
    mem_0[3416] = 5'h00;
    mem_0[3417] = 5'h00;
    mem_0[3418] = 5'h00;
    mem_0[3419] = 5'h00;
    mem_0[3420] = 5'h00;
    mem_0[3421] = 5'h00;
    mem_0[3422] = 5'h00;
    mem_0[3423] = 5'h00;
    mem_0[3424] = 5'h00;
    mem_0[3425] = 5'h00;
    mem_0[3426] = 5'h00;
    mem_0[3427] = 5'h00;
    mem_0[3428] = 5'h00;
    mem_0[3429] = 5'h00;
    mem_0[3430] = 5'h00;
    mem_0[3431] = 5'h00;
    mem_0[3432] = 5'h00;
    mem_0[3433] = 5'h00;
    mem_0[3434] = 5'h00;
    mem_0[3435] = 5'h00;
    mem_0[3436] = 5'h00;
    mem_0[3437] = 5'h00;
    mem_0[3438] = 5'h00;
    mem_0[3439] = 5'h00;
    mem_0[3440] = 5'h00;
    mem_0[3441] = 5'h00;
    mem_0[3442] = 5'h00;
    mem_0[3443] = 5'h00;
    mem_0[3444] = 5'h00;
    mem_0[3445] = 5'h00;
    mem_0[3446] = 5'h00;
    mem_0[3447] = 5'h00;
    mem_0[3448] = 5'h00;
    mem_0[3449] = 5'h00;
    mem_0[3450] = 5'h00;
    mem_0[3451] = 5'h00;
    mem_0[3452] = 5'h00;
    mem_0[3453] = 5'h00;
    mem_0[3454] = 5'h00;
    mem_0[3455] = 5'h00;
    mem_0[3456] = 5'h00;
    mem_0[3457] = 5'h00;
    mem_0[3458] = 5'h00;
    mem_0[3459] = 5'h00;
    mem_0[3460] = 5'h00;
    mem_0[3461] = 5'h00;
    mem_0[3462] = 5'h00;
    mem_0[3463] = 5'h00;
    mem_0[3464] = 5'h00;
    mem_0[3465] = 5'h00;
    mem_0[3466] = 5'h00;
    mem_0[3467] = 5'h00;
    mem_0[3468] = 5'h00;
    mem_0[3469] = 5'h00;
    mem_0[3470] = 5'h00;
    mem_0[3471] = 5'h00;
    mem_0[3472] = 5'h00;
    mem_0[3473] = 5'h00;
    mem_0[3474] = 5'h00;
    mem_0[3475] = 5'h00;
    mem_0[3476] = 5'h00;
    mem_0[3477] = 5'h00;
    mem_0[3478] = 5'h00;
    mem_0[3479] = 5'h00;
    mem_0[3480] = 5'h00;
    mem_0[3481] = 5'h00;
    mem_0[3482] = 5'h00;
    mem_0[3483] = 5'h00;
    mem_0[3484] = 5'h00;
    mem_0[3485] = 5'h00;
    mem_0[3486] = 5'h00;
    mem_0[3487] = 5'h00;
    mem_0[3488] = 5'h00;
    mem_0[3489] = 5'h00;
    mem_0[3490] = 5'h00;
    mem_0[3491] = 5'h00;
    mem_0[3492] = 5'h00;
    mem_0[3493] = 5'h00;
    mem_0[3494] = 5'h00;
    mem_0[3495] = 5'h00;
    mem_0[3496] = 5'h00;
    mem_0[3497] = 5'h00;
    mem_0[3498] = 5'h00;
    mem_0[3499] = 5'h00;
    mem_0[3500] = 5'h00;
    mem_0[3501] = 5'h00;
    mem_0[3502] = 5'h00;
    mem_0[3503] = 5'h00;
    mem_0[3504] = 5'h00;
    mem_0[3505] = 5'h00;
    mem_0[3506] = 5'h00;
    mem_0[3507] = 5'h00;
    mem_0[3508] = 5'h00;
    mem_0[3509] = 5'h00;
    mem_0[3510] = 5'h00;
    mem_0[3511] = 5'h00;
    mem_0[3512] = 5'h00;
    mem_0[3513] = 5'h00;
    mem_0[3514] = 5'h00;
    mem_0[3515] = 5'h00;
    mem_0[3516] = 5'h00;
    mem_0[3517] = 5'h00;
    mem_0[3518] = 5'h00;
    mem_0[3519] = 5'h00;
    mem_0[3520] = 5'h00;
    mem_0[3521] = 5'h00;
    mem_0[3522] = 5'h00;
    mem_0[3523] = 5'h00;
    mem_0[3524] = 5'h00;
    mem_0[3525] = 5'h00;
    mem_0[3526] = 5'h00;
    mem_0[3527] = 5'h00;
    mem_0[3528] = 5'h00;
    mem_0[3529] = 5'h00;
    mem_0[3530] = 5'h00;
    mem_0[3531] = 5'h00;
    mem_0[3532] = 5'h00;
    mem_0[3533] = 5'h00;
    mem_0[3534] = 5'h00;
    mem_0[3535] = 5'h00;
    mem_0[3536] = 5'h00;
    mem_0[3537] = 5'h00;
    mem_0[3538] = 5'h00;
    mem_0[3539] = 5'h00;
    mem_0[3540] = 5'h00;
    mem_0[3541] = 5'h00;
    mem_0[3542] = 5'h00;
    mem_0[3543] = 5'h00;
    mem_0[3544] = 5'h00;
    mem_0[3545] = 5'h00;
    mem_0[3546] = 5'h00;
    mem_0[3547] = 5'h00;
    mem_0[3548] = 5'h00;
    mem_0[3549] = 5'h00;
    mem_0[3550] = 5'h00;
    mem_0[3551] = 5'h00;
    mem_0[3552] = 5'h00;
    mem_0[3553] = 5'h00;
    mem_0[3554] = 5'h00;
    mem_0[3555] = 5'h00;
    mem_0[3556] = 5'h00;
    mem_0[3557] = 5'h00;
    mem_0[3558] = 5'h00;
    mem_0[3559] = 5'h00;
    mem_0[3560] = 5'h00;
    mem_0[3561] = 5'h00;
    mem_0[3562] = 5'h00;
    mem_0[3563] = 5'h00;
    mem_0[3564] = 5'h00;
    mem_0[3565] = 5'h00;
    mem_0[3566] = 5'h00;
    mem_0[3567] = 5'h00;
    mem_0[3568] = 5'h00;
    mem_0[3569] = 5'h00;
    mem_0[3570] = 5'h00;
    mem_0[3571] = 5'h00;
    mem_0[3572] = 5'h00;
    mem_0[3573] = 5'h00;
    mem_0[3574] = 5'h00;
    mem_0[3575] = 5'h00;
    mem_0[3576] = 5'h00;
    mem_0[3577] = 5'h00;
    mem_0[3578] = 5'h00;
    mem_0[3579] = 5'h00;
    mem_0[3580] = 5'h00;
    mem_0[3581] = 5'h00;
    mem_0[3582] = 5'h00;
    mem_0[3583] = 5'h00;
    mem_0[3584] = 5'h00;
    mem_0[3585] = 5'h00;
    mem_0[3586] = 5'h00;
    mem_0[3587] = 5'h00;
    mem_0[3588] = 5'h00;
    mem_0[3589] = 5'h00;
    mem_0[3590] = 5'h00;
    mem_0[3591] = 5'h00;
    mem_0[3592] = 5'h00;
    mem_0[3593] = 5'h00;
    mem_0[3594] = 5'h00;
    mem_0[3595] = 5'h00;
    mem_0[3596] = 5'h00;
    mem_0[3597] = 5'h00;
    mem_0[3598] = 5'h00;
    mem_0[3599] = 5'h00;
    mem_0[3600] = 5'h00;
    mem_0[3601] = 5'h00;
    mem_0[3602] = 5'h00;
    mem_0[3603] = 5'h00;
    mem_0[3604] = 5'h00;
    mem_0[3605] = 5'h00;
    mem_0[3606] = 5'h00;
    mem_0[3607] = 5'h00;
    mem_0[3608] = 5'h00;
    mem_0[3609] = 5'h00;
    mem_0[3610] = 5'h00;
    mem_0[3611] = 5'h00;
    mem_0[3612] = 5'h00;
    mem_0[3613] = 5'h00;
    mem_0[3614] = 5'h00;
    mem_0[3615] = 5'h00;
    mem_0[3616] = 5'h00;
    mem_0[3617] = 5'h00;
    mem_0[3618] = 5'h00;
    mem_0[3619] = 5'h00;
    mem_0[3620] = 5'h00;
    mem_0[3621] = 5'h00;
    mem_0[3622] = 5'h00;
    mem_0[3623] = 5'h00;
    mem_0[3624] = 5'h00;
    mem_0[3625] = 5'h00;
    mem_0[3626] = 5'h00;
    mem_0[3627] = 5'h00;
    mem_0[3628] = 5'h00;
    mem_0[3629] = 5'h00;
    mem_0[3630] = 5'h00;
    mem_0[3631] = 5'h00;
    mem_0[3632] = 5'h00;
    mem_0[3633] = 5'h00;
    mem_0[3634] = 5'h00;
    mem_0[3635] = 5'h00;
    mem_0[3636] = 5'h00;
    mem_0[3637] = 5'h00;
    mem_0[3638] = 5'h00;
    mem_0[3639] = 5'h00;
    mem_0[3640] = 5'h00;
    mem_0[3641] = 5'h00;
    mem_0[3642] = 5'h00;
    mem_0[3643] = 5'h00;
    mem_0[3644] = 5'h00;
    mem_0[3645] = 5'h00;
    mem_0[3646] = 5'h00;
    mem_0[3647] = 5'h00;
    mem_0[3648] = 5'h00;
    mem_0[3649] = 5'h00;
    mem_0[3650] = 5'h00;
    mem_0[3651] = 5'h00;
    mem_0[3652] = 5'h00;
    mem_0[3653] = 5'h00;
    mem_0[3654] = 5'h00;
    mem_0[3655] = 5'h00;
    mem_0[3656] = 5'h00;
    mem_0[3657] = 5'h00;
    mem_0[3658] = 5'h00;
    mem_0[3659] = 5'h00;
    mem_0[3660] = 5'h00;
    mem_0[3661] = 5'h00;
    mem_0[3662] = 5'h00;
    mem_0[3663] = 5'h00;
    mem_0[3664] = 5'h00;
    mem_0[3665] = 5'h00;
    mem_0[3666] = 5'h00;
    mem_0[3667] = 5'h00;
    mem_0[3668] = 5'h00;
    mem_0[3669] = 5'h00;
    mem_0[3670] = 5'h00;
    mem_0[3671] = 5'h00;
    mem_0[3672] = 5'h00;
    mem_0[3673] = 5'h00;
    mem_0[3674] = 5'h00;
    mem_0[3675] = 5'h00;
    mem_0[3676] = 5'h00;
    mem_0[3677] = 5'h00;
    mem_0[3678] = 5'h00;
    mem_0[3679] = 5'h00;
    mem_0[3680] = 5'h00;
    mem_0[3681] = 5'h00;
    mem_0[3682] = 5'h00;
    mem_0[3683] = 5'h00;
    mem_0[3684] = 5'h00;
    mem_0[3685] = 5'h00;
    mem_0[3686] = 5'h00;
    mem_0[3687] = 5'h00;
    mem_0[3688] = 5'h00;
    mem_0[3689] = 5'h00;
    mem_0[3690] = 5'h00;
    mem_0[3691] = 5'h00;
    mem_0[3692] = 5'h00;
    mem_0[3693] = 5'h00;
    mem_0[3694] = 5'h00;
    mem_0[3695] = 5'h00;
    mem_0[3696] = 5'h00;
    mem_0[3697] = 5'h00;
    mem_0[3698] = 5'h00;
    mem_0[3699] = 5'h00;
    mem_0[3700] = 5'h00;
    mem_0[3701] = 5'h00;
    mem_0[3702] = 5'h00;
    mem_0[3703] = 5'h00;
    mem_0[3704] = 5'h00;
    mem_0[3705] = 5'h00;
    mem_0[3706] = 5'h00;
    mem_0[3707] = 5'h00;
    mem_0[3708] = 5'h00;
    mem_0[3709] = 5'h00;
    mem_0[3710] = 5'h00;
    mem_0[3711] = 5'h00;
    mem_0[3712] = 5'h00;
    mem_0[3713] = 5'h00;
    mem_0[3714] = 5'h00;
    mem_0[3715] = 5'h00;
    mem_0[3716] = 5'h00;
    mem_0[3717] = 5'h00;
    mem_0[3718] = 5'h00;
    mem_0[3719] = 5'h00;
    mem_0[3720] = 5'h00;
    mem_0[3721] = 5'h00;
    mem_0[3722] = 5'h00;
    mem_0[3723] = 5'h00;
    mem_0[3724] = 5'h00;
    mem_0[3725] = 5'h00;
    mem_0[3726] = 5'h00;
    mem_0[3727] = 5'h00;
    mem_0[3728] = 5'h00;
    mem_0[3729] = 5'h00;
    mem_0[3730] = 5'h00;
    mem_0[3731] = 5'h00;
    mem_0[3732] = 5'h00;
    mem_0[3733] = 5'h00;
    mem_0[3734] = 5'h00;
    mem_0[3735] = 5'h00;
    mem_0[3736] = 5'h00;
    mem_0[3737] = 5'h00;
    mem_0[3738] = 5'h00;
    mem_0[3739] = 5'h00;
    mem_0[3740] = 5'h00;
    mem_0[3741] = 5'h00;
    mem_0[3742] = 5'h00;
    mem_0[3743] = 5'h00;
    mem_0[3744] = 5'h00;
    mem_0[3745] = 5'h00;
    mem_0[3746] = 5'h00;
    mem_0[3747] = 5'h00;
    mem_0[3748] = 5'h00;
    mem_0[3749] = 5'h00;
    mem_0[3750] = 5'h00;
    mem_0[3751] = 5'h00;
    mem_0[3752] = 5'h00;
    mem_0[3753] = 5'h00;
    mem_0[3754] = 5'h00;
    mem_0[3755] = 5'h00;
    mem_0[3756] = 5'h00;
    mem_0[3757] = 5'h00;
    mem_0[3758] = 5'h00;
    mem_0[3759] = 5'h00;
    mem_0[3760] = 5'h00;
    mem_0[3761] = 5'h00;
    mem_0[3762] = 5'h00;
    mem_0[3763] = 5'h00;
    mem_0[3764] = 5'h00;
    mem_0[3765] = 5'h00;
    mem_0[3766] = 5'h00;
    mem_0[3767] = 5'h00;
    mem_0[3768] = 5'h00;
    mem_0[3769] = 5'h00;
    mem_0[3770] = 5'h00;
    mem_0[3771] = 5'h00;
    mem_0[3772] = 5'h00;
    mem_0[3773] = 5'h00;
    mem_0[3774] = 5'h00;
    mem_0[3775] = 5'h00;
    mem_0[3776] = 5'h00;
    mem_0[3777] = 5'h00;
    mem_0[3778] = 5'h00;
    mem_0[3779] = 5'h00;
    mem_0[3780] = 5'h00;
    mem_0[3781] = 5'h00;
    mem_0[3782] = 5'h00;
    mem_0[3783] = 5'h00;
    mem_0[3784] = 5'h00;
    mem_0[3785] = 5'h00;
    mem_0[3786] = 5'h00;
    mem_0[3787] = 5'h00;
    mem_0[3788] = 5'h00;
    mem_0[3789] = 5'h00;
    mem_0[3790] = 5'h00;
    mem_0[3791] = 5'h00;
    mem_0[3792] = 5'h00;
    mem_0[3793] = 5'h00;
    mem_0[3794] = 5'h00;
    mem_0[3795] = 5'h00;
    mem_0[3796] = 5'h00;
    mem_0[3797] = 5'h00;
    mem_0[3798] = 5'h00;
    mem_0[3799] = 5'h00;
    mem_0[3800] = 5'h00;
    mem_0[3801] = 5'h00;
    mem_0[3802] = 5'h00;
    mem_0[3803] = 5'h00;
    mem_0[3804] = 5'h00;
    mem_0[3805] = 5'h00;
    mem_0[3806] = 5'h00;
    mem_0[3807] = 5'h00;
    mem_0[3808] = 5'h00;
    mem_0[3809] = 5'h00;
    mem_0[3810] = 5'h00;
    mem_0[3811] = 5'h00;
    mem_0[3812] = 5'h00;
    mem_0[3813] = 5'h00;
    mem_0[3814] = 5'h00;
    mem_0[3815] = 5'h00;
    mem_0[3816] = 5'h00;
    mem_0[3817] = 5'h00;
    mem_0[3818] = 5'h00;
    mem_0[3819] = 5'h00;
    mem_0[3820] = 5'h00;
    mem_0[3821] = 5'h00;
    mem_0[3822] = 5'h00;
    mem_0[3823] = 5'h00;
    mem_0[3824] = 5'h00;
    mem_0[3825] = 5'h00;
    mem_0[3826] = 5'h00;
    mem_0[3827] = 5'h00;
    mem_0[3828] = 5'h00;
    mem_0[3829] = 5'h00;
    mem_0[3830] = 5'h00;
    mem_0[3831] = 5'h00;
    mem_0[3832] = 5'h00;
    mem_0[3833] = 5'h00;
    mem_0[3834] = 5'h00;
    mem_0[3835] = 5'h00;
    mem_0[3836] = 5'h00;
    mem_0[3837] = 5'h00;
    mem_0[3838] = 5'h00;
    mem_0[3839] = 5'h00;
    mem_0[3840] = 5'h00;
    mem_0[3841] = 5'h00;
    mem_0[3842] = 5'h00;
    mem_0[3843] = 5'h00;
    mem_0[3844] = 5'h00;
    mem_0[3845] = 5'h00;
    mem_0[3846] = 5'h00;
    mem_0[3847] = 5'h00;
    mem_0[3848] = 5'h00;
    mem_0[3849] = 5'h00;
    mem_0[3850] = 5'h00;
    mem_0[3851] = 5'h00;
    mem_0[3852] = 5'h00;
    mem_0[3853] = 5'h00;
    mem_0[3854] = 5'h00;
    mem_0[3855] = 5'h00;
    mem_0[3856] = 5'h00;
    mem_0[3857] = 5'h00;
    mem_0[3858] = 5'h00;
    mem_0[3859] = 5'h00;
    mem_0[3860] = 5'h00;
    mem_0[3861] = 5'h00;
    mem_0[3862] = 5'h00;
    mem_0[3863] = 5'h00;
    mem_0[3864] = 5'h00;
    mem_0[3865] = 5'h00;
    mem_0[3866] = 5'h00;
    mem_0[3867] = 5'h00;
    mem_0[3868] = 5'h00;
    mem_0[3869] = 5'h00;
    mem_0[3870] = 5'h00;
    mem_0[3871] = 5'h00;
    mem_0[3872] = 5'h00;
    mem_0[3873] = 5'h00;
    mem_0[3874] = 5'h00;
    mem_0[3875] = 5'h00;
    mem_0[3876] = 5'h00;
    mem_0[3877] = 5'h00;
    mem_0[3878] = 5'h00;
    mem_0[3879] = 5'h00;
    mem_0[3880] = 5'h00;
    mem_0[3881] = 5'h00;
    mem_0[3882] = 5'h00;
    mem_0[3883] = 5'h00;
    mem_0[3884] = 5'h00;
    mem_0[3885] = 5'h00;
    mem_0[3886] = 5'h00;
    mem_0[3887] = 5'h00;
    mem_0[3888] = 5'h00;
    mem_0[3889] = 5'h00;
    mem_0[3890] = 5'h00;
    mem_0[3891] = 5'h00;
    mem_0[3892] = 5'h00;
    mem_0[3893] = 5'h00;
    mem_0[3894] = 5'h00;
    mem_0[3895] = 5'h00;
    mem_0[3896] = 5'h00;
    mem_0[3897] = 5'h00;
    mem_0[3898] = 5'h00;
    mem_0[3899] = 5'h00;
    mem_0[3900] = 5'h00;
    mem_0[3901] = 5'h00;
    mem_0[3902] = 5'h00;
    mem_0[3903] = 5'h00;
    mem_0[3904] = 5'h00;
    mem_0[3905] = 5'h00;
    mem_0[3906] = 5'h00;
    mem_0[3907] = 5'h00;
    mem_0[3908] = 5'h00;
    mem_0[3909] = 5'h00;
    mem_0[3910] = 5'h00;
    mem_0[3911] = 5'h00;
    mem_0[3912] = 5'h00;
    mem_0[3913] = 5'h00;
    mem_0[3914] = 5'h00;
    mem_0[3915] = 5'h00;
    mem_0[3916] = 5'h00;
    mem_0[3917] = 5'h00;
    mem_0[3918] = 5'h00;
    mem_0[3919] = 5'h00;
    mem_0[3920] = 5'h00;
    mem_0[3921] = 5'h00;
    mem_0[3922] = 5'h00;
    mem_0[3923] = 5'h00;
    mem_0[3924] = 5'h00;
    mem_0[3925] = 5'h00;
    mem_0[3926] = 5'h00;
    mem_0[3927] = 5'h00;
    mem_0[3928] = 5'h00;
    mem_0[3929] = 5'h00;
    mem_0[3930] = 5'h00;
    mem_0[3931] = 5'h00;
    mem_0[3932] = 5'h00;
    mem_0[3933] = 5'h00;
    mem_0[3934] = 5'h00;
    mem_0[3935] = 5'h00;
    mem_0[3936] = 5'h00;
    mem_0[3937] = 5'h00;
    mem_0[3938] = 5'h00;
    mem_0[3939] = 5'h00;
    mem_0[3940] = 5'h00;
    mem_0[3941] = 5'h00;
    mem_0[3942] = 5'h00;
    mem_0[3943] = 5'h00;
    mem_0[3944] = 5'h00;
    mem_0[3945] = 5'h00;
    mem_0[3946] = 5'h00;
    mem_0[3947] = 5'h00;
    mem_0[3948] = 5'h00;
    mem_0[3949] = 5'h00;
    mem_0[3950] = 5'h00;
    mem_0[3951] = 5'h00;
    mem_0[3952] = 5'h00;
    mem_0[3953] = 5'h00;
    mem_0[3954] = 5'h00;
    mem_0[3955] = 5'h00;
    mem_0[3956] = 5'h00;
    mem_0[3957] = 5'h00;
    mem_0[3958] = 5'h00;
    mem_0[3959] = 5'h00;
    mem_0[3960] = 5'h00;
    mem_0[3961] = 5'h00;
    mem_0[3962] = 5'h00;
    mem_0[3963] = 5'h00;
    mem_0[3964] = 5'h00;
    mem_0[3965] = 5'h00;
    mem_0[3966] = 5'h00;
    mem_0[3967] = 5'h00;
    mem_0[3968] = 5'h00;
    mem_0[3969] = 5'h00;
    mem_0[3970] = 5'h00;
    mem_0[3971] = 5'h00;
    mem_0[3972] = 5'h00;
    mem_0[3973] = 5'h00;
    mem_0[3974] = 5'h00;
    mem_0[3975] = 5'h00;
    mem_0[3976] = 5'h00;
    mem_0[3977] = 5'h00;
    mem_0[3978] = 5'h00;
    mem_0[3979] = 5'h00;
    mem_0[3980] = 5'h00;
    mem_0[3981] = 5'h00;
    mem_0[3982] = 5'h00;
    mem_0[3983] = 5'h00;
    mem_0[3984] = 5'h00;
    mem_0[3985] = 5'h00;
    mem_0[3986] = 5'h00;
    mem_0[3987] = 5'h00;
    mem_0[3988] = 5'h00;
    mem_0[3989] = 5'h00;
    mem_0[3990] = 5'h00;
    mem_0[3991] = 5'h00;
    mem_0[3992] = 5'h00;
    mem_0[3993] = 5'h00;
    mem_0[3994] = 5'h00;
    mem_0[3995] = 5'h00;
    mem_0[3996] = 5'h00;
    mem_0[3997] = 5'h00;
    mem_0[3998] = 5'h00;
    mem_0[3999] = 5'h00;
    mem_0[4000] = 5'h00;
    mem_0[4001] = 5'h00;
    mem_0[4002] = 5'h00;
    mem_0[4003] = 5'h00;
    mem_0[4004] = 5'h00;
    mem_0[4005] = 5'h00;
    mem_0[4006] = 5'h00;
    mem_0[4007] = 5'h00;
    mem_0[4008] = 5'h00;
    mem_0[4009] = 5'h00;
    mem_0[4010] = 5'h00;
    mem_0[4011] = 5'h00;
    mem_0[4012] = 5'h00;
    mem_0[4013] = 5'h00;
    mem_0[4014] = 5'h00;
    mem_0[4015] = 5'h00;
    mem_0[4016] = 5'h00;
    mem_0[4017] = 5'h00;
    mem_0[4018] = 5'h00;
    mem_0[4019] = 5'h00;
    mem_0[4020] = 5'h00;
    mem_0[4021] = 5'h00;
    mem_0[4022] = 5'h00;
    mem_0[4023] = 5'h00;
    mem_0[4024] = 5'h00;
    mem_0[4025] = 5'h00;
    mem_0[4026] = 5'h00;
    mem_0[4027] = 5'h00;
    mem_0[4028] = 5'h00;
    mem_0[4029] = 5'h00;
    mem_0[4030] = 5'h00;
    mem_0[4031] = 5'h00;
    mem_0[4032] = 5'h00;
    mem_0[4033] = 5'h00;
    mem_0[4034] = 5'h00;
    mem_0[4035] = 5'h00;
    mem_0[4036] = 5'h00;
    mem_0[4037] = 5'h00;
    mem_0[4038] = 5'h00;
    mem_0[4039] = 5'h00;
    mem_0[4040] = 5'h00;
    mem_0[4041] = 5'h00;
    mem_0[4042] = 5'h00;
    mem_0[4043] = 5'h00;
    mem_0[4044] = 5'h00;
    mem_0[4045] = 5'h00;
    mem_0[4046] = 5'h00;
    mem_0[4047] = 5'h00;
    mem_0[4048] = 5'h00;
    mem_0[4049] = 5'h00;
    mem_0[4050] = 5'h00;
    mem_0[4051] = 5'h00;
    mem_0[4052] = 5'h00;
    mem_0[4053] = 5'h00;
    mem_0[4054] = 5'h00;
    mem_0[4055] = 5'h00;
    mem_0[4056] = 5'h00;
    mem_0[4057] = 5'h00;
    mem_0[4058] = 5'h00;
    mem_0[4059] = 5'h00;
    mem_0[4060] = 5'h00;
    mem_0[4061] = 5'h00;
    mem_0[4062] = 5'h00;
    mem_0[4063] = 5'h00;
    mem_0[4064] = 5'h00;
    mem_0[4065] = 5'h00;
    mem_0[4066] = 5'h00;
    mem_0[4067] = 5'h00;
    mem_0[4068] = 5'h00;
    mem_0[4069] = 5'h00;
    mem_0[4070] = 5'h00;
    mem_0[4071] = 5'h00;
    mem_0[4072] = 5'h00;
    mem_0[4073] = 5'h00;
    mem_0[4074] = 5'h00;
    mem_0[4075] = 5'h00;
    mem_0[4076] = 5'h00;
    mem_0[4077] = 5'h00;
    mem_0[4078] = 5'h00;
    mem_0[4079] = 5'h00;
    mem_0[4080] = 5'h00;
    mem_0[4081] = 5'h00;
    mem_0[4082] = 5'h00;
    mem_0[4083] = 5'h00;
    mem_0[4084] = 5'h00;
    mem_0[4085] = 5'h00;
    mem_0[4086] = 5'h00;
    mem_0[4087] = 5'h00;
    mem_0[4088] = 5'h00;
    mem_0[4089] = 5'h00;
    mem_0[4090] = 5'h00;
    mem_0[4091] = 5'h00;
    mem_0[4092] = 5'h00;
    mem_0[4093] = 5'h00;
    mem_0[4094] = 5'h00;
    mem_0[4095] = 5'h00;
  end
  always @(posedge clk) begin
    if (\$memory_w_en )
      mem_0[\$memory_w_addr ] <= \$memory_w_data ;
  end
  reg [4:0] _0_;
  always @(posedge clk) begin
    _0_ <= mem_0[\$memory_r_addr ];
    if (\$memory_w_en  && \$memory_r_addr  == \$memory_w_addr )
      _0_ <= \$memory_w_data ;
  end
  initial _0_ = 5'h00;
  assign \$memory_r_data  = _0_;
  assign \$9  = \$5  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:144" *) \$7 ;
  assign \$11  = \$signal$2 [15:0] <= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:147" *) 13'h100e;
  assign \$13  = \$9  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:144" *) \$11 ;
  assign \$15  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:131" *) \$memory_r_data ;
  assign \$17  = bus_i[15:0] >= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:137" *) 4'hf;
  assign \$19  = bus_i[33] & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:136" *) \$17 ;
  assign \$21  = bus_i[15:0] <= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:138" *) 13'h100e;
  assign \$23  = \$19  & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:136" *) \$21 ;
  assign \$26  = bus_i[15:0] - (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:140" *) 4'hf;
  always @(posedge clk)
    \$signal  <= \$signal$next ;
  always @(posedge clk)
    \$signal$1  <= \$signal$1$next ;
  always @(posedge clk)
    \$signal$2  <= \$signal$2$next ;
  always @(posedge clk)
    bus_o <= \bus_o$next ;
  always @(posedge clk)
    \$memory_r_addr  <= \$memory_r_addr$next ;
  assign \$3  = ~ (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:145" *) \$signal$2 [32];
  assign \$5  = \$signal$2 [33] & (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:144" *) \$3 ;
  assign \$7  = \$signal$2 [15:0] >= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:146" *) 4'hf;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$8 ) begin end
    \$signal$next  = bus_i;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \$signal$next  = 35'h000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$8 ) begin end
    \$signal$1$next  = \$signal ;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \$signal$1$next  = 35'h000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$8 ) begin end
    \$signal$2$next  = \$signal$1 ;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \$signal$2$next  = 35'h000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$8 ) begin end
    \bus_o$next  = \$signal$2 ;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:143" *)
    if (\$13 ) begin
      \bus_o$next [31:16] = \$15 ;
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \bus_o$next  = 35'h000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$8 ) begin end
    \$memory_r_addr$next  = \$memory_r_addr ;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\memory_core.py:135" *)
    if (\$23 ) begin
      \$memory_r_addr$next  = \$26 [11:0];
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \$memory_r_addr$next  = 12'h000;
    end
  end
  assign \$25  = \$26 ;
  assign \$memory_w_en  = user_write_enable;
  assign \$memory_w_data  = user_data_in;
  assign \$memory_w_addr  = user_addr;
  assign \$memory_r_en  = 1'h1;
endmodule

(* generator = "Amaranth" *)
module \manta.my_logic_analyzer.trig_blk (clk, sw0, value, bus_i, bus_o, trig, rst);
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:71" *)
  wire \$1 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:25" *)
  input [34:0] bus_i;
  wire [34:0] bus_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:26" *)
  output [34:0] bus_o;
  wire [34:0] bus_o;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:99" *)
  wire registers_sw0_arg;
  (* enum_base_type = "Operations" *)
  (* enum_value_0000 = "DISABLE" *)
  (* enum_value_0001 = "RISING" *)
  (* enum_value_0010 = "FALLING" *)
  (* enum_value_0011 = "CHANGING" *)
  (* enum_value_0100 = "GT" *)
  (* enum_value_0101 = "LT" *)
  (* enum_value_0110 = "GEQ" *)
  (* enum_value_0111 = "LEQ" *)
  (* enum_value_1000 = "EQ" *)
  (* enum_value_1001 = "NEQ" *)
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:98" *)
  wire [3:0] registers_sw0_op;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:99" *)
  wire [3:0] registers_value_arg;
  (* enum_base_type = "Operations" *)
  (* enum_value_0000 = "DISABLE" *)
  (* enum_value_0001 = "RISING" *)
  (* enum_value_0010 = "FALLING" *)
  (* enum_value_0011 = "CHANGING" *)
  (* enum_value_0100 = "GT" *)
  (* enum_value_0101 = "LT" *)
  (* enum_value_0110 = "GEQ" *)
  (* enum_value_0111 = "LEQ" *)
  (* enum_value_1000 = "EQ" *)
  (* enum_value_1001 = "NEQ" *)
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:98" *)
  wire [3:0] registers_value_op;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input rst;
  wire rst;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\__init__.py:30" *)
  input sw0;
  wire sw0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:100" *)
  wire sw0_trigger_triggered;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:29" *)
  output trig;
  wire trig;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\__init__.py:30" *)
  input [3:0] value;
  wire [3:0] value;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:100" *)
  wire value_trigger_triggered;
  assign \$1  = | (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:71" *) { sw0_trigger_triggered, value_trigger_triggered };
  \manta.my_logic_analyzer.trig_blk.registers  registers (
    .bus_i(bus_i),
    .bus_o(bus_o),
    .clk(clk),
    .rst(rst),
    .sw0_arg(registers_sw0_arg),
    .sw0_op(registers_sw0_op),
    .value_arg(registers_value_arg),
    .value_op(registers_value_op)
  );
  \manta.my_logic_analyzer.trig_blk.sw0_trigger  sw0_trigger (
    .clk(clk),
    .rst(rst),
    .sw0(sw0),
    .sw0_arg(registers_sw0_arg),
    .sw0_op(registers_sw0_op),
    .triggered(sw0_trigger_triggered)
  );
  \manta.my_logic_analyzer.trig_blk.value_trigger  value_trigger (
    .clk(clk),
    .rst(rst),
    .triggered(value_trigger_triggered),
    .value(value),
    .value_arg(registers_value_arg),
    .value_op(registers_value_op)
  );
  assign trig = \$1 ;
endmodule

(* generator = "Amaranth" *)
module \manta.my_logic_analyzer.trig_blk.registers (clk, bus_i, bus_o, value_op, sw0_op, value_arg, sw0_arg, rst);
  reg \$auto$verilog_backend.cc:2352:dump_module$9  = 0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$1 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *)
  wire [15:0] \$11 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$13 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *)
  wire [15:0] \$15 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$17 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *)
  wire [15:0] \$19 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$21 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$23 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$25 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$27 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$29 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:29" *)
  wire [15:0] \$3 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$5 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *)
  wire [15:0] \$7 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
  wire \$9 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:29" *)
  reg _strobe = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:29" *)
  reg \_strobe$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:25" *)
  input [34:0] bus_i;
  wire [34:0] bus_i;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:26" *)
  output [34:0] bus_o;
  reg [34:0] bus_o = 35'h000000000;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:26" *)
  reg [34:0] \bus_o$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input rst;
  wire rst;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:99" *)
  output sw0_arg;
  reg sw0_arg = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:99" *)
  reg \sw0_arg$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg sw0_arg_buf = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg \sw0_arg_buf$next ;
  (* enum_base_type = "Operations" *)
  (* enum_value_0000 = "DISABLE" *)
  (* enum_value_0001 = "RISING" *)
  (* enum_value_0010 = "FALLING" *)
  (* enum_value_0011 = "CHANGING" *)
  (* enum_value_0100 = "GT" *)
  (* enum_value_0101 = "LT" *)
  (* enum_value_0110 = "GEQ" *)
  (* enum_value_0111 = "LEQ" *)
  (* enum_value_1000 = "EQ" *)
  (* enum_value_1001 = "NEQ" *)
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:98" *)
  output [3:0] sw0_op;
  reg [3:0] sw0_op = 4'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:98" *)
  reg [3:0] \sw0_op$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg [3:0] sw0_op_buf = 4'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg [3:0] \sw0_op_buf$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:99" *)
  output [3:0] value_arg;
  reg [3:0] value_arg = 4'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:99" *)
  reg [3:0] \value_arg$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg [3:0] value_arg_buf = 4'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg [3:0] \value_arg_buf$next ;
  (* enum_base_type = "Operations" *)
  (* enum_value_0000 = "DISABLE" *)
  (* enum_value_0001 = "RISING" *)
  (* enum_value_0010 = "FALLING" *)
  (* enum_value_0011 = "CHANGING" *)
  (* enum_value_0100 = "GT" *)
  (* enum_value_0101 = "LT" *)
  (* enum_value_0110 = "GEQ" *)
  (* enum_value_0111 = "LEQ" *)
  (* enum_value_1000 = "EQ" *)
  (* enum_value_1001 = "NEQ" *)
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:98" *)
  output [3:0] value_op;
  reg [3:0] value_op = 4'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:98" *)
  reg [3:0] \value_op$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg [3:0] value_op_buf = 4'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:32" *)
  reg [3:0] \value_op_buf$next ;
  assign \$9  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 4'hc;
  assign \$11  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *) sw0_op_buf;
  assign \$13  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 4'hd;
  assign \$15  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *) value_arg_buf;
  assign \$17  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 4'he;
  assign \$1  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 4'ha;
  assign \$19  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *) sw0_arg_buf;
  assign \$21  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 4'ha;
  assign \$23  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 4'hb;
  assign \$25  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 4'hc;
  assign \$27  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 4'hd;
  assign \$29  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 4'he;
  always @(posedge clk)
    bus_o <= \bus_o$next ;
  always @(posedge clk)
    value_op <= \value_op$next ;
  always @(posedge clk)
    sw0_op <= \sw0_op$next ;
  always @(posedge clk)
    value_arg <= \value_arg$next ;
  always @(posedge clk)
    sw0_arg <= \sw0_arg$next ;
  always @(posedge clk)
    _strobe <= \_strobe$next ;
  always @(posedge clk)
    value_op_buf <= \value_op_buf$next ;
  always @(posedge clk)
    sw0_op_buf <= \sw0_op_buf$next ;
  always @(posedge clk)
    value_arg_buf <= \value_arg_buf$next ;
  assign \$3  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:29" *) _strobe;
  always @(posedge clk)
    sw0_arg_buf <= \sw0_arg_buf$next ;
  assign \$5  = bus_i[15:0] == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *) 4'hb;
  assign \$7  = + (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\utils.py:116" *) value_op_buf;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \bus_o$next  = bus_i;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$1 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
      end else begin
        \bus_o$next [31:16] = \$3 ;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$5 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
      end else begin
        \bus_o$next [31:16] = \$7 ;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$9 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
      end else begin
        \bus_o$next [31:16] = \$11 ;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$13 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
      end else begin
        \bus_o$next [31:16] = \$15 ;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$17 ) begin
      (* full_case = 32'd1 *)
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
      end else begin
        \bus_o$next [31:16] = \$19 ;
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \bus_o$next  = 35'h000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \value_op$next  = value_op;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:167" *)
    if (_strobe) begin
      \value_op$next  = value_op_buf;
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \value_op$next  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \sw0_op$next  = sw0_op;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:167" *)
    if (_strobe) begin
      \sw0_op$next  = sw0_op_buf;
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \sw0_op$next  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \value_arg$next  = value_arg;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:167" *)
    if (_strobe) begin
      \value_arg$next  = value_arg_buf;
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \value_arg$next  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \sw0_arg$next  = sw0_arg;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:167" *)
    if (_strobe) begin
      \sw0_arg$next  = sw0_arg_buf;
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \sw0_arg$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \_strobe$next  = _strobe;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$21 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
        \_strobe$next  = bus_i[16];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \_strobe$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \value_op_buf$next  = value_op_buf;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$23 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
        \value_op_buf$next  = bus_i[19:16];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \value_op_buf$next  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \sw0_op_buf$next  = sw0_op_buf;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$25 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
        \sw0_op_buf$next  = bus_i[19:16];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \sw0_op_buf$next  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \value_arg_buf$next  = value_arg_buf;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$27 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
        \value_arg_buf$next  = bus_i[19:16];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \value_arg_buf$next  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$9 ) begin end
    \sw0_arg_buf$next  = sw0_arg_buf;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:173" *)
    if (\$29 ) begin
      (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\io_core.py:175" *)
      if (bus_i[32]) begin
        \sw0_arg_buf$next  = bus_i[16];
      end
    end
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \sw0_arg_buf$next  = 1'h0;
    end
  end
endmodule

(* generator = "Amaranth" *)
module \manta.my_logic_analyzer.trig_blk.sw0_trigger (clk, sw0, triggered, sw0_op, sw0_arg, rst);
  reg \$auto$verilog_backend.cc:2352:dump_module$10  = 0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:109" *)
  wire \$1 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:124" *)
  wire \$11 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:127" *)
  wire \$13 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:130" *)
  wire \$15 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:133" *)
  wire \$17 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:136" *)
  wire \$19 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:113" *)
  wire \$21 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:116" *)
  wire \$23 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:119" *)
  wire \$25 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:122" *)
  wire \$27 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:125" *)
  wire \$29 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:112" *)
  wire \$3 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:128" *)
  wire \$31 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:131" *)
  wire \$33 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:134" *)
  wire \$35 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:137" *)
  wire \$37 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:115" *)
  wire \$5 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:118" *)
  wire \$7 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:121" *)
  wire \$9 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:106" *)
  reg prev = 1'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:106" *)
  reg \prev$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input rst;
  wire rst;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\__init__.py:30" *)
  input sw0;
  wire sw0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:99" *)
  input sw0_arg;
  wire sw0_arg;
  (* enum_base_type = "Operations" *)
  (* enum_value_0000 = "DISABLE" *)
  (* enum_value_0001 = "RISING" *)
  (* enum_value_0010 = "FALLING" *)
  (* enum_value_0011 = "CHANGING" *)
  (* enum_value_0100 = "GT" *)
  (* enum_value_0101 = "LT" *)
  (* enum_value_0110 = "GEQ" *)
  (* enum_value_0111 = "LEQ" *)
  (* enum_value_1000 = "EQ" *)
  (* enum_value_1001 = "NEQ" *)
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:98" *)
  input [3:0] sw0_op;
  wire [3:0] sw0_op;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:100" *)
  output triggered;
  reg triggered;
  assign \$9  = sw0_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:121" *) 4'h4;
  assign \$11  = sw0_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:124" *) 4'h5;
  assign \$13  = sw0_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:127" *) 4'h6;
  assign \$15  = sw0_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:130" *) 4'h7;
  assign \$17  = sw0_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:133" *) 4'h8;
  assign \$1  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:109" *) sw0_op;
  assign \$19  = sw0_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:136" *) 4'h9;
  assign \$21  = sw0 > (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:113" *) prev;
  assign \$23  = sw0 < (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:116" *) prev;
  assign \$25  = sw0 != (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:119" *) prev;
  assign \$27  = sw0 > (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:122" *) sw0_arg;
  assign \$29  = sw0 < (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:125" *) sw0_arg;
  assign \$31  = sw0 >= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:128" *) sw0_arg;
  assign \$33  = sw0 <= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:131" *) sw0_arg;
  assign \$35  = sw0 == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:134" *) sw0_arg;
  assign \$37  = sw0 != (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:137" *) sw0_arg;
  always @(posedge clk)
    prev <= \prev$next ;
  assign \$3  = sw0_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:112" *) 4'h1;
  assign \$5  = sw0_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:115" *) 4'h2;
  assign \$7  = sw0_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:118" *) 4'h3;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    \prev$next  = sw0;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \prev$next  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$10 ) begin end
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:109" *)
    if (\$1 ) begin
      triggered = 1'h0;
    end else if (\$3 ) begin
      triggered = \$21 ;
    end else if (\$5 ) begin
      triggered = \$23 ;
    end else if (\$7 ) begin
      triggered = \$25 ;
    end else if (\$9 ) begin
      triggered = \$27 ;
    end else if (\$11 ) begin
      triggered = \$29 ;
    end else if (\$13 ) begin
      triggered = \$31 ;
    end else if (\$15 ) begin
      triggered = \$33 ;
    end else if (\$17 ) begin
      triggered = \$35 ;
    end else if (\$19 ) begin
      triggered = \$37 ;
    end else begin
      triggered = 1'h0;
    end
  end
endmodule

(* generator = "Amaranth" *)
module \manta.my_logic_analyzer.trig_blk.value_trigger (clk, value, triggered, value_op, value_arg, rst);
  reg \$auto$verilog_backend.cc:2352:dump_module$11  = 0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:109" *)
  wire \$1 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:124" *)
  wire \$11 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:127" *)
  wire \$13 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:130" *)
  wire \$15 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:133" *)
  wire \$17 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:136" *)
  wire \$19 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:113" *)
  wire \$21 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:116" *)
  wire \$23 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:119" *)
  wire \$25 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:122" *)
  wire \$27 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:125" *)
  wire \$29 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:112" *)
  wire \$3 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:128" *)
  wire \$31 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:131" *)
  wire \$33 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:134" *)
  wire \$35 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:137" *)
  wire \$37 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:115" *)
  wire \$5 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:118" *)
  wire \$7 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:121" *)
  wire \$9 ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:106" *)
  reg [3:0] prev = 4'h0;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:106" *)
  reg [3:0] \prev$next ;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\ir.py:508" *)
  input rst;
  wire rst;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:100" *)
  output triggered;
  reg triggered;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\__init__.py:30" *)
  input [3:0] value;
  wire [3:0] value;
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:99" *)
  input [3:0] value_arg;
  wire [3:0] value_arg;
  (* enum_base_type = "Operations" *)
  (* enum_value_0000 = "DISABLE" *)
  (* enum_value_0001 = "RISING" *)
  (* enum_value_0010 = "FALLING" *)
  (* enum_value_0011 = "CHANGING" *)
  (* enum_value_0100 = "GT" *)
  (* enum_value_0101 = "LT" *)
  (* enum_value_0110 = "GEQ" *)
  (* enum_value_0111 = "LEQ" *)
  (* enum_value_1000 = "EQ" *)
  (* enum_value_1001 = "NEQ" *)
  (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:98" *)
  input [3:0] value_op;
  wire [3:0] value_op;
  assign \$9  = value_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:121" *) 4'h4;
  assign \$11  = value_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:124" *) 4'h5;
  assign \$13  = value_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:127" *) 4'h6;
  assign \$15  = value_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:130" *) 4'h7;
  assign \$17  = value_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:133" *) 4'h8;
  assign \$1  = ! (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:109" *) value_op;
  assign \$19  = value_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:136" *) 4'h9;
  assign \$21  = value > (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:113" *) prev;
  assign \$23  = value < (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:116" *) prev;
  assign \$25  = value != (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:119" *) prev;
  assign \$27  = value > (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:122" *) value_arg;
  assign \$29  = value < (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:125" *) value_arg;
  assign \$31  = value >= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:128" *) value_arg;
  assign \$33  = value <= (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:131" *) value_arg;
  assign \$35  = value == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:134" *) value_arg;
  assign \$37  = value != (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:137" *) value_arg;
  always @(posedge clk)
    prev <= \prev$next ;
  assign \$3  = value_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:112" *) 4'h1;
  assign \$5  = value_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:115" *) 4'h2;
  assign \$7  = value_op == (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:118" *) 4'h3;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$11 ) begin end
    \prev$next  = value;
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\amaranth\\hdl\\xfrm.py:503" *)
    if (rst) begin
      \prev$next  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$11 ) begin end
    (* full_case = 32'd1 *)
    (* src = "C:\\Users\\paulm\\AppData\\Local\\Programs\\Python\\Python312\\Lib\\site-packages\\manta\\logic_analyzer\\trigger_block.py:109" *)
    if (\$1 ) begin
      triggered = 1'h0;
    end else if (\$3 ) begin
      triggered = \$21 ;
    end else if (\$5 ) begin
      triggered = \$23 ;
    end else if (\$7 ) begin
      triggered = \$25 ;
    end else if (\$9 ) begin
      triggered = \$27 ;
    end else if (\$11 ) begin
      triggered = \$29 ;
    end else if (\$13 ) begin
      triggered = \$31 ;
    end else if (\$15 ) begin
      triggered = \$33 ;
    end else if (\$17 ) begin
      triggered = \$35 ;
    end else if (\$19 ) begin
      triggered = \$37 ;
    end else begin
      triggered = 1'h0;
    end
  end
endmodule
