# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_project_v1.srcs/sources_1/new/dual_ram.vhd" \
"../../../../final_project_v1.srcs/sources_1/imports/new/hsynch.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../final_project_v1.srcs/sources_1/new/vga_buffer.vhd" \

vhdl xil_defaultlib  \
"../../../../final_project_v1.srcs/sources_1/imports/new/vsynch.vhd" \
"../../../../final_project_v1.srcs/sim_1/new/tb_vga_buffer.vhd" \

# Do not sort compile order
nosort
