// Seed: 1580365729
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 ();
  wor id_2 = 1 ==? 1;
  module_0(
      id_2, id_2, id_2, id_2
  );
  wire id_3;
  assign id_2 = 1;
endmodule
module module_2 (
    input  wand  id_0,
    output tri1  id_1
    , id_4, id_5,
    input  uwire id_2
);
  always @(1 ==? 1) begin
    assign id_5 = 1;
  end
  module_0(
      id_4, id_4, id_5, id_4
  );
endmodule
