// Seed: 2040163046
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_2.id_0 = 0;
  output uwire id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input wand id_4,
    input uwire id_5,
    input tri id_6,
    input tri1 id_7,
    input supply1 id_8
);
  tri id_10 = (id_10 == 1);
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd17,
    parameter id_3 = 32'd55
) (
    input wire id_0,
    input wand _id_1,
    input uwire id_2,
    input supply0 _id_3,
    output wire id_4
);
  assign id_4 = -1;
  logic [id_1 : id_3] id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
