// Seed: 1518371085
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  assign module_1.id_0 = 0;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_6 :
  assert property (@(posedge -1) id_2)
  else $signed(57);
  ;
endmodule
module module_1 (
    output uwire id_0,
    output tri1  id_1,
    input  tri0  id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  reg id_5, id_6, id_7;
  initial id_6 = #id_8 id_8;
  for (genvar id_9 = id_7; id_9; id_5 = 1) begin : LABEL_0
    assign id_0 = (1'b0) ? -1 : -1'd0 == !(-1'h0);
    wire id_10;
    ;
  end
endmodule
