#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Apr 07 23:06:43 2017
# Process ID: 656
# Log file: E:/spi2/planAhead_run_2/planAhead.log
# Journal file: E:/spi2/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/spi2/pa.fromNetlist.tcl
# create_project -name spi -dir "E:/spi2/planAhead_run_2" -part xc7a100tcsg324-3
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 456.871 ; gain = 67.465
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/spi2/ichip_2.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/spi2} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "ichip_2.ucf" [current_fileset -constrset]
Adding file 'E:/spi2/ichip_2.ucf' to fileset 'constrs_1'
# add_files [list {ichip_2.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ichip_2.ngc ...
WARNING:NetListWriters:298 - No output is written to ichip_2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ichip_2.edif ...
ngc2edif: Total memory usage is 81508 kilobytes

Parsing EDIF File [./planAhead_run_2/spi.data/cache/ichip_2_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/spi.data/cache/ichip_2_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [E:/spi2/ichip_2.ucf]
Finished Parsing UCF File [E:/spi2/ichip_2.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FD => FDCE: 14 instances
  FDC => FDCE: 22 instances
  FDP => FDPE: 1 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

Phase 0 | Netlist Checksum: cdcea009
link_design: Time (s): elapsed = 00:00:36 . Memory (MB): peak = 713.664 ; gain = 254.879
set_property iostandard LVCMOS33 [get_ports [list done]]
set_property iostandard LVCMOS33 [get_ports [list miso]]
set_property iostandard LVCMOS33 [get_ports [list enable]]
set_property iostandard LVCMOS33 [get_ports [list mosi]]
set_property iostandard LVCMOS33 [get_ports [list rawclk]]
set_property iostandard LVCMOS33 [get_ports [list sck]]
set_property package_pin "" [get_ports [list  done]]
startgroup
set_property package_pin E3 [get_ports rawclk]
endgroup
set_property package_pin "" [get_ports [list  miso]]
startgroup
set_property package_pin B13 [get_ports enable]
endgroup
startgroup
set_property package_pin F14 [get_ports miso]
endgroup
startgroup
set_property package_pin D17 [get_ports mosi]
endgroup
startgroup
set_property package_pin E17 [get_ports sck]
endgroup
startgroup
set_property package_pin G13 [get_ports done]
endgroup
save_constraints
