{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449009511724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449009511725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 17:38:31 2015 " "Processing started: Tue Dec 01 17:38:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449009511725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449009511725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Interface -c Interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off Interface -c Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449009511725 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BG1.qip " "Tcl Script File BG1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BG1.qip " "set_global_assignment -name QIP_FILE BG1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1449009511876 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1449009511876 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Robot20x30.qip " "Tcl Script File Robot20x30.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Robot20x30.qip " "set_global_assignment -name QIP_FILE Robot20x30.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1449009511876 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1449009511876 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BG.qip " "Tcl Script File BG.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BG.qip " "set_global_assignment -name QIP_FILE BG.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1449009511876 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1449009511876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449009513091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "W:/ECE241project/Interface/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009522144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mouse " "Found entity 1: Mouse" {  } { { "Mouse.v" "" { Text "W:/ECE241project/Interface/Mouse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009522148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "W:/ECE241project/Interface/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009522151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "W:/ECE241project/Interface/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009522159 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(727) " "Verilog HDL information at Interface.v(727): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 727 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449009522181 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(744) " "Verilog HDL information at Interface.v(744): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 744 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449009522181 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(773) " "Verilog HDL information at Interface.v(773): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 773 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449009522182 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(792) " "Verilog HDL information at Interface.v(792): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 792 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449009522182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK Interface.v(1322) " "Verilog HDL Declaration information at Interface.v(1322): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1322 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449009522183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK Interface.v(1344) " "Verilog HDL Declaration information at Interface.v(1344): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1344 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449009522183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK Interface.v(1368) " "Verilog HDL Declaration information at Interface.v(1368): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1368 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449009522183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(1393) " "Verilog HDL information at Interface.v(1393): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1393 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449009522183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 29 29 " "Found 29 design units, including 29 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_address_translator " "Found entity 2: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_pll " "Found entity 4: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "5 Interface " "Found entity 5: Interface" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "6 dataPath " "Found entity 6: dataPath" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "7 controlPath " "Found entity 7: controlPath" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "8 collisionDetector " "Found entity 8: collisionDetector" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "9 LSmove " "Found entity 9: LSmove" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "10 NextPosition1 " "Found entity 10: NextPosition1" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 454 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "11 nextPosition " "Found entity 11: nextPosition" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "12 position " "Found entity 12: position" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "13 oneMinClock " "Found entity 13: oneMinClock" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 722 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "14 twoSecClock " "Found entity 14: twoSecClock" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "15 scoreCounter " "Found entity 15: scoreCounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 756 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "16 sixtyHzClock " "Found entity 16: sixtyHzClock" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 768 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "17 oneSecClock " "Found entity 17: oneSecClock" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 787 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "18 objCounter " "Found entity 18: objCounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "19 lightSaberCounter " "Found entity 19: lightSaberCounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "20 BGcounter " "Found entity 20: BGcounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "21 RegisterX " "Found entity 21: RegisterX" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 876 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "22 RegisterY " "Found entity 22: RegisterY" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 889 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "23 NextPosition2 " "Found entity 23: NextPosition2" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 904 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "24 NextPosition3 " "Found entity 24: NextPosition3" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1028 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "25 NextPosition3x2 " "Found entity 25: NextPosition3x2" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "26 randomNumberGenerator " "Found entity 26: randomNumberGenerator" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "27 Galois8bitRandomGenerator " "Found entity 27: Galois8bitRandomGenerator" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "28 Fibonacci8bitRandomGenerator " "Found entity 28: Fibonacci8bitRandomGenerator" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""} { "Info" "ISGN_ENTITY_NAME" "29 ClockDivider1Hz " "Found entity 29: ClockDivider1Hz" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009522187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robot24x30.v 1 1 " "Found 1 design units, including 1 entities, in source file robot24x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 Robot24x30 " "Found entity 1: Robot24x30" {  } { { "Robot24x30.v" "" { Text "W:/ECE241project/Interface/Robot24x30.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009522192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file bgbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 BGbuffer " "Found entity 1: BGbuffer" {  } { { "BGbuffer.v" "" { Text "W:/ECE241project/Interface/BGbuffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009522195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_new.v 1 1 " "Found 1 design units, including 1 entities, in source file bg_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 BG_New " "Found entity 1: BG_New" {  } { { "BG_New.v" "" { Text "W:/ECE241project/Interface/BG_New.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009522198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightsaber.v 1 1 " "Found 1 design units, including 1 entities, in source file lightsaber.v" { { "Info" "ISGN_ENTITY_NAME" "1 lightSaber " "Found entity 1: lightSaber" {  } { { "lightSaber.v" "" { Text "W:/ECE241project/Interface/lightSaber.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009522201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jet.v 1 1 " "Found 1 design units, including 1 entities, in source file jet.v" { { "Info" "ISGN_ENTITY_NAME" "1 jet " "Found entity 1: jet" {  } { { "jet.v" "" { Text "W:/ECE241project/Interface/jet.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009522204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009522204 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "randowX Interface.v(913) " "Verilog HDL Implicit Net warning at Interface.v(913): created implicit net for \"randowX\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 913 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009522204 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "randowX Interface.v(1036) " "Verilog HDL Implicit Net warning at Interface.v(1036): created implicit net for \"randowX\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1036 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009522205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interface " "Elaborating entity \"Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449009522979 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn Interface.v(45) " "Verilog HDL or VHDL warning at Interface.v(45): object \"resetn\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449009522979 "|Interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] Interface.v(29) " "Output port \"LEDR\[9..4\]\" at Interface.v(29) has no driver" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449009522981 "|Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "Interface.v" "VGA" { Text "W:/ECE241project/Interface/Interface.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009523425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE BG_New.mif " "Parameter \"INIT_FILE\" = \"BG_New.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523427 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449009523427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bm1 " "Found entity 1: altsyncram_1bm1" {  } { { "db/altsyncram_1bm1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009523487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009523487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bm1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated " "Elaborating entity \"altsyncram_1bm1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "W:/ECE241project/Interface/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009523546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009523546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_1bm1.tdf" "decode2" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "W:/ECE241project/Interface/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009523600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009523600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_1bm1.tdf" "rden_decode_b" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "W:/ECE241project/Interface/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009523658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009523658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_1bm1.tdf" "mux3" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009523732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523734 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449009523734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/ECE241project/Interface/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009523792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009523792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath dataPath:DP " "Elaborating entity \"dataPath\" for hierarchy \"dataPath:DP\"" {  } { { "Interface.v" "DP" { Text "W:/ECE241project/Interface/Interface.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523831 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coor_x Interface.v(110) " "Verilog HDL or VHDL warning at Interface.v(110): object \"coor_x\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449009523831 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coor_y Interface.v(111) " "Verilog HDL or VHDL warning at Interface.v(111): object \"coor_y\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449009523832 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_out Interface.v(120) " "Verilog HDL Always Construct warning at Interface.v(120): inferring latch(es) for variable \"x_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449009523833 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_out Interface.v(120) " "Verilog HDL Always Construct warning at Interface.v(120): inferring latch(es) for variable \"y_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449009523833 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_out Interface.v(120) " "Verilog HDL Always Construct warning at Interface.v(120): inferring latch(es) for variable \"color_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449009523833 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[0\] Interface.v(127) " "Inferred latch for \"color_out\[0\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523835 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[1\] Interface.v(127) " "Inferred latch for \"color_out\[1\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523835 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[2\] Interface.v(127) " "Inferred latch for \"color_out\[2\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523835 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[0\] Interface.v(127) " "Inferred latch for \"y_out\[0\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523835 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[1\] Interface.v(127) " "Inferred latch for \"y_out\[1\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523835 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[2\] Interface.v(127) " "Inferred latch for \"y_out\[2\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523835 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[3\] Interface.v(127) " "Inferred latch for \"y_out\[3\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523836 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[4\] Interface.v(127) " "Inferred latch for \"y_out\[4\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523836 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[5\] Interface.v(127) " "Inferred latch for \"y_out\[5\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523836 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[6\] Interface.v(127) " "Inferred latch for \"y_out\[6\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523836 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[7\] Interface.v(127) " "Inferred latch for \"y_out\[7\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523836 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[0\] Interface.v(127) " "Inferred latch for \"x_out\[0\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523836 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[1\] Interface.v(127) " "Inferred latch for \"x_out\[1\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523837 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[2\] Interface.v(127) " "Inferred latch for \"x_out\[2\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523837 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[3\] Interface.v(127) " "Inferred latch for \"x_out\[3\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523837 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[4\] Interface.v(127) " "Inferred latch for \"x_out\[4\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523837 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[5\] Interface.v(127) " "Inferred latch for \"x_out\[5\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523837 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[6\] Interface.v(127) " "Inferred latch for \"x_out\[6\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523837 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[7\] Interface.v(127) " "Inferred latch for \"x_out\[7\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523837 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[8\] Interface.v(127) " "Inferred latch for \"x_out\[8\]\" at Interface.v(127)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523837 "|Interface|dataPath:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BGbuffer dataPath:DP\|BGbuffer:bgb " "Elaborating entity \"BGbuffer\" for hierarchy \"dataPath:DP\|BGbuffer:bgb\"" {  } { { "Interface.v" "bgb" { Text "W:/ECE241project/Interface/Interface.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\"" {  } { { "BGbuffer.v" "altsyncram_component" { Text "W:/ECE241project/Interface/BGbuffer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\"" {  } { { "BGbuffer.v" "" { Text "W:/ECE241project/Interface/BGbuffer.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009523897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523899 ""}  } { { "BGbuffer.v" "" { Text "W:/ECE241project/Interface/BGbuffer.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449009523899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_agm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_agm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_agm1 " "Found entity 1: altsyncram_agm1" {  } { { "db/altsyncram_agm1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_agm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009523954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009523954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_agm1 dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\|altsyncram_agm1:auto_generated " "Elaborating entity \"altsyncram_agm1\" for hierarchy \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\|altsyncram_agm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterX dataPath:DP\|RegisterX:X " "Elaborating entity \"RegisterX\" for hierarchy \"dataPath:DP\|RegisterX:X\"" {  } { { "Interface.v" "X" { Text "W:/ECE241project/Interface/Interface.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523962 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Interface.v(882) " "Verilog HDL Always Construct warning at Interface.v(882): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 882 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449009523962 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Interface.v(884) " "Inferred latch for \"out\[0\]\" at Interface.v(884)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 884 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523962 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Interface.v(884) " "Inferred latch for \"out\[1\]\" at Interface.v(884)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 884 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523962 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Interface.v(884) " "Inferred latch for \"out\[2\]\" at Interface.v(884)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 884 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523963 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Interface.v(884) " "Inferred latch for \"out\[3\]\" at Interface.v(884)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 884 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523963 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Interface.v(884) " "Inferred latch for \"out\[4\]\" at Interface.v(884)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 884 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523963 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Interface.v(884) " "Inferred latch for \"out\[5\]\" at Interface.v(884)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 884 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523963 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Interface.v(884) " "Inferred latch for \"out\[6\]\" at Interface.v(884)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 884 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523963 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Interface.v(884) " "Inferred latch for \"out\[7\]\" at Interface.v(884)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 884 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523963 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Interface.v(884) " "Inferred latch for \"out\[8\]\" at Interface.v(884)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 884 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523963 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterY dataPath:DP\|RegisterY:Y " "Elaborating entity \"RegisterY\" for hierarchy \"dataPath:DP\|RegisterY:Y\"" {  } { { "Interface.v" "Y" { Text "W:/ECE241project/Interface/Interface.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009523987 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Interface.v(895) " "Verilog HDL Always Construct warning at Interface.v(895): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 895 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449009523988 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Interface.v(897) " "Inferred latch for \"out\[0\]\" at Interface.v(897)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523988 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Interface.v(897) " "Inferred latch for \"out\[1\]\" at Interface.v(897)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523988 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Interface.v(897) " "Inferred latch for \"out\[2\]\" at Interface.v(897)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523988 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Interface.v(897) " "Inferred latch for \"out\[3\]\" at Interface.v(897)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523988 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Interface.v(897) " "Inferred latch for \"out\[4\]\" at Interface.v(897)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523988 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Interface.v(897) " "Inferred latch for \"out\[5\]\" at Interface.v(897)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523988 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Interface.v(897) " "Inferred latch for \"out\[6\]\" at Interface.v(897)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523988 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Interface.v(897) " "Inferred latch for \"out\[7\]\" at Interface.v(897)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 897 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009523988 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlPath controlPath:CP " "Elaborating entity \"controlPath\" for hierarchy \"controlPath:CP\"" {  } { { "Interface.v" "CP" { Text "W:/ECE241project/Interface/Interface.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Interface.v(180) " "Verilog HDL assignment warning at Interface.v(180): truncated value with size 32 to match size of target (2)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449009524012 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "randomNumber1 Interface.v(223) " "Verilog HDL Always Construct warning at Interface.v(223): variable \"randomNumber1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524014 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NPenable Interface.v(225) " "Verilog HDL Always Construct warning at Interface.v(225): variable \"NPenable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524014 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "coor1 Interface.v(228) " "Verilog HDL Always Construct warning at Interface.v(228): variable \"coor1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524014 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colorIsNotObj1 Interface.v(229) " "Verilog HDL Always Construct warning at Interface.v(229): variable \"colorIsNotObj1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524014 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "randomNumber1 Interface.v(231) " "Verilog HDL Always Construct warning at Interface.v(231): variable \"randomNumber1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524014 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NPenable Interface.v(233) " "Verilog HDL Always Construct warning at Interface.v(233): variable \"NPenable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524014 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "coor2 Interface.v(236) " "Verilog HDL Always Construct warning at Interface.v(236): variable \"coor2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524015 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colorIsNotObj2 Interface.v(237) " "Verilog HDL Always Construct warning at Interface.v(237): variable \"colorIsNotObj2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524015 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "randomNumber1 Interface.v(239) " "Verilog HDL Always Construct warning at Interface.v(239): variable \"randomNumber1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524015 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NPenable Interface.v(241) " "Verilog HDL Always Construct warning at Interface.v(241): variable \"NPenable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524015 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "coor3 Interface.v(244) " "Verilog HDL Always Construct warning at Interface.v(244): variable \"coor3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524015 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colorIsNotObj3 Interface.v(245) " "Verilog HDL Always Construct warning at Interface.v(245): variable \"colorIsNotObj3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524015 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NPenable1 Interface.v(222) " "Verilog HDL Always Construct warning at Interface.v(222): inferring latch(es) for variable \"NPenable1\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449009524015 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NPenable2 Interface.v(222) " "Verilog HDL Always Construct warning at Interface.v(222): inferring latch(es) for variable \"NPenable2\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449009524016 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NPenable3 Interface.v(222) " "Verilog HDL Always Construct warning at Interface.v(222): inferring latch(es) for variable \"NPenable3\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449009524016 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coor Interface.v(222) " "Verilog HDL Always Construct warning at Interface.v(222): inferring latch(es) for variable \"coor\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449009524016 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colorIsNotObj Interface.v(222) " "Verilog HDL Always Construct warning at Interface.v(222): inferring latch(es) for variable \"colorIsNotObj\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449009524016 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetKey Interface.v(270) " "Verilog HDL Always Construct warning at Interface.v(270): variable \"resetKey\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524018 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(272) " "Verilog HDL Always Construct warning at Interface.v(272): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524018 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(273) " "Verilog HDL Always Construct warning at Interface.v(273): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524018 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(274) " "Verilog HDL Always Construct warning at Interface.v(274): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524018 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(275) " "Verilog HDL Always Construct warning at Interface.v(275): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524018 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(276) " "Verilog HDL Always Construct warning at Interface.v(276): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524018 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(277) " "Verilog HDL Always Construct warning at Interface.v(277): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524018 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(278) " "Verilog HDL Always Construct warning at Interface.v(278): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524018 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clock60 Interface.v(280) " "Verilog HDL Always Construct warning at Interface.v(280): variable \"clock60\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524019 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(281) " "Verilog HDL Always Construct warning at Interface.v(281): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524019 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "currentState Interface.v(283) " "Verilog HDL Always Construct warning at Interface.v(283): variable \"currentState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524019 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nextState Interface.v(284) " "Verilog HDL Always Construct warning at Interface.v(284): variable \"nextState\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449009524019 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "currentState Interface.v(269) " "Verilog HDL Always Construct warning at Interface.v(269): inferring latch(es) for variable \"currentState\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 269 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449009524019 "|Interface|controlPath:CP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_from_CP Interface.v(309) " "Verilog HDL Always Construct warning at Interface.v(309): inferring latch(es) for variable \"color_from_CP\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 309 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449009524021 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_from_CP\[0\] Interface.v(309) " "Inferred latch for \"color_from_CP\[0\]\" at Interface.v(309)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524023 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_from_CP\[1\] Interface.v(309) " "Inferred latch for \"color_from_CP\[1\]\" at Interface.v(309)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524023 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_from_CP\[2\] Interface.v(309) " "Inferred latch for \"color_from_CP\[2\]\" at Interface.v(309)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524023 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.displayState Interface.v(272) " "Inferred latch for \"currentState.displayState\" at Interface.v(272)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524023 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.writeLS2buffer Interface.v(272) " "Inferred latch for \"currentState.writeLS2buffer\" at Interface.v(272)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524024 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.writeBG2Buffer Interface.v(272) " "Inferred latch for \"currentState.writeBG2Buffer\" at Interface.v(272)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524024 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.writeObj2Buffer Interface.v(272) " "Inferred latch for \"currentState.writeObj2Buffer\" at Interface.v(272)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524024 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentState.resetState Interface.v(272) " "Inferred latch for \"currentState.resetState\" at Interface.v(272)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524024 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorIsNotObj Interface.v(231) " "Inferred latch for \"colorIsNotObj\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524024 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[0\] Interface.v(231) " "Inferred latch for \"coor\[0\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524025 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[1\] Interface.v(231) " "Inferred latch for \"coor\[1\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524025 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[2\] Interface.v(231) " "Inferred latch for \"coor\[2\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524025 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[3\] Interface.v(231) " "Inferred latch for \"coor\[3\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524025 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[4\] Interface.v(231) " "Inferred latch for \"coor\[4\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524025 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[5\] Interface.v(231) " "Inferred latch for \"coor\[5\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524025 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[6\] Interface.v(231) " "Inferred latch for \"coor\[6\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524025 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[7\] Interface.v(231) " "Inferred latch for \"coor\[7\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524025 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[8\] Interface.v(231) " "Inferred latch for \"coor\[8\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524026 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[9\] Interface.v(231) " "Inferred latch for \"coor\[9\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524026 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[10\] Interface.v(231) " "Inferred latch for \"coor\[10\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524026 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[11\] Interface.v(231) " "Inferred latch for \"coor\[11\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524026 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[12\] Interface.v(231) " "Inferred latch for \"coor\[12\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524026 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[13\] Interface.v(231) " "Inferred latch for \"coor\[13\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524026 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[14\] Interface.v(231) " "Inferred latch for \"coor\[14\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524026 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[15\] Interface.v(231) " "Inferred latch for \"coor\[15\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524026 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coor\[16\] Interface.v(231) " "Inferred latch for \"coor\[16\]\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524026 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPenable3 Interface.v(231) " "Inferred latch for \"NPenable3\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524026 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPenable2 Interface.v(231) " "Inferred latch for \"NPenable2\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524026 "|Interface|controlPath:CP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPenable1 Interface.v(231) " "Inferred latch for \"NPenable1\" at Interface.v(231)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449009524026 "|Interface|controlPath:CP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator controlPath:CP\|vga_address_translator:BGtranslator " "Elaborating entity \"vga_address_translator\" for hierarchy \"controlPath:CP\|vga_address_translator:BGtranslator\"" {  } { { "Interface.v" "BGtranslator" { Text "W:/ECE241project/Interface/Interface.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BG_New controlPath:CP\|BG_New:bg_reg " "Elaborating entity \"BG_New\" for hierarchy \"controlPath:CP\|BG_New:bg_reg\"" {  } { { "Interface.v" "bg_reg" { Text "W:/ECE241project/Interface/Interface.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component\"" {  } { { "BG_New.v" "altsyncram_component" { Text "W:/ECE241project/Interface/BG_New.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component\"" {  } { { "BG_New.v" "" { Text "W:/ECE241project/Interface/BG_New.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009524113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component " "Instantiated megafunction \"controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../BG_New.mif " "Parameter \"init_file\" = \"../BG_New.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524115 ""}  } { { "BG_New.v" "" { Text "W:/ECE241project/Interface/BG_New.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449009524115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5mo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5mo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5mo1 " "Found entity 1: altsyncram_5mo1" {  } { { "db/altsyncram_5mo1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_5mo1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009524172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009524172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5mo1 controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component\|altsyncram_5mo1:auto_generated " "Elaborating entity \"altsyncram_5mo1\" for hierarchy \"controlPath:CP\|BG_New:bg_reg\|altsyncram:altsyncram_component\|altsyncram_5mo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jet controlPath:CP\|jet:jet_reg " "Elaborating entity \"jet\" for hierarchy \"controlPath:CP\|jet:jet_reg\"" {  } { { "Interface.v" "jet_reg" { Text "W:/ECE241project/Interface/Interface.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component\"" {  } { { "jet.v" "altsyncram_component" { Text "W:/ECE241project/Interface/jet.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component\"" {  } { { "jet.v" "" { Text "W:/ECE241project/Interface/jet.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009524216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component " "Instantiated megafunction \"controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file jet.mif " "Parameter \"init_file\" = \"jet.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 900 " "Parameter \"numwords_a\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524218 ""}  } { { "jet.v" "" { Text "W:/ECE241project/Interface/jet.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449009524218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o4o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o4o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o4o1 " "Found entity 1: altsyncram_o4o1" {  } { { "db/altsyncram_o4o1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_o4o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009524268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009524268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o4o1 controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component\|altsyncram_o4o1:auto_generated " "Elaborating entity \"altsyncram_o4o1\" for hierarchy \"controlPath:CP\|jet:jet_reg\|altsyncram:altsyncram_component\|altsyncram_o4o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lightSaber controlPath:CP\|lightSaber:ls_reg " "Elaborating entity \"lightSaber\" for hierarchy \"controlPath:CP\|lightSaber:ls_reg\"" {  } { { "Interface.v" "ls_reg" { Text "W:/ECE241project/Interface/Interface.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component\"" {  } { { "lightSaber.v" "altsyncram_component" { Text "W:/ECE241project/Interface/lightSaber.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component\"" {  } { { "lightSaber.v" "" { Text "W:/ECE241project/Interface/lightSaber.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009524295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component " "Instantiated megafunction \"controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../lightsaber.mif " "Parameter \"init_file\" = \"../lightsaber.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 900 " "Parameter \"numwords_a\" = \"900\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524297 ""}  } { { "lightSaber.v" "" { Text "W:/ECE241project/Interface/lightSaber.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449009524297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_50p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_50p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_50p1 " "Found entity 1: altsyncram_50p1" {  } { { "db/altsyncram_50p1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_50p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009524347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009524347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_50p1 controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component\|altsyncram_50p1:auto_generated " "Elaborating entity \"altsyncram_50p1\" for hierarchy \"controlPath:CP\|lightSaber:ls_reg\|altsyncram:altsyncram_component\|altsyncram_50p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BGcounter controlPath:CP\|BGcounter:BGC " "Elaborating entity \"BGcounter\" for hierarchy \"controlPath:CP\|BGcounter:BGC\"" {  } { { "Interface.v" "BGC" { Text "W:/ECE241project/Interface/Interface.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objCounter controlPath:CP\|objCounter:RC " "Elaborating entity \"objCounter\" for hierarchy \"controlPath:CP\|objCounter:RC\"" {  } { { "Interface.v" "RC" { Text "W:/ECE241project/Interface/Interface.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lightSaberCounter controlPath:CP\|lightSaberCounter:LScounter " "Elaborating entity \"lightSaberCounter\" for hierarchy \"controlPath:CP\|lightSaberCounter:LScounter\"" {  } { { "Interface.v" "LScounter" { Text "W:/ECE241project/Interface/Interface.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextPosition1 controlPath:CP\|NextPosition1:NP1 " "Elaborating entity \"NextPosition1\" for hierarchy \"controlPath:CP\|NextPosition1:NP1\"" {  } { { "Interface.v" "NP1" { Text "W:/ECE241project/Interface/Interface.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 Interface.v(463) " "Verilog HDL assignment warning at Interface.v(463): truncated value with size 33 to match size of target (9)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449009524428 "|Interface|controlPath:CP|NextPosition1:NP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position controlPath:CP\|NextPosition1:NP1\|position:p " "Elaborating entity \"position\" for hierarchy \"controlPath:CP\|NextPosition1:NP1\|position:p\"" {  } { { "Interface.v" "p" { Text "W:/ECE241project/Interface/Interface.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextPosition2 controlPath:CP\|NextPosition2:NP2 " "Elaborating entity \"NextPosition2\" for hierarchy \"controlPath:CP\|NextPosition2:NP2\"" {  } { { "Interface.v" "NP2" { Text "W:/ECE241project/Interface/Interface.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 1 Interface.v(913) " "Verilog HDL assignment warning at Interface.v(913): truncated value with size 33 to match size of target (1)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449009524498 "|Interface|controlPath:CP|NextPosition2:NP2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextPosition3 controlPath:CP\|NextPosition3:NP3 " "Elaborating entity \"NextPosition3\" for hierarchy \"controlPath:CP\|NextPosition3:NP3\"" {  } { { "Interface.v" "NP3" { Text "W:/ECE241project/Interface/Interface.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 1 Interface.v(1036) " "Verilog HDL assignment warning at Interface.v(1036): truncated value with size 33 to match size of target (1)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449009524532 "|Interface|controlPath:CP|NextPosition3:NP3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mouse controlPath:CP\|Mouse:MouseCoor " "Elaborating entity \"Mouse\" for hierarchy \"controlPath:CP\|Mouse:MouseCoor\"" {  } { { "Interface.v" "MouseCoor" { Text "W:/ECE241project/Interface/Interface.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller controlPath:CP\|Mouse:MouseCoor\|PS2_Controller:Mouse " "Elaborating entity \"PS2_Controller\" for hierarchy \"controlPath:CP\|Mouse:MouseCoor\|PS2_Controller:Mouse\"" {  } { { "mouse.v" "Mouse" { Text "W:/ECE241project/Interface/mouse.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In controlPath:CP\|Mouse:MouseCoor\|PS2_Controller:Mouse\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"controlPath:CP\|Mouse:MouseCoor\|PS2_Controller:Mouse\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "ps2_controller.v" "PS2_Data_In" { Text "W:/ECE241project/Interface/ps2_controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out controlPath:CP\|Mouse:MouseCoor\|PS2_Controller:Mouse\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"controlPath:CP\|Mouse:MouseCoor\|PS2_Controller:Mouse\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "ps2_controller.v" "PS2_Command_Out" { Text "W:/ECE241project/Interface/ps2_controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524581 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncingcircuit.v 1 1 " "Using design file debouncingcircuit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DebouncingCircuit " "Found entity 1: DebouncingCircuit" {  } { { "debouncingcircuit.v" "" { Text "W:/ECE241project/Interface/debouncingcircuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009524607 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449009524607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DebouncingCircuit controlPath:CP\|Mouse:MouseCoor\|DebouncingCircuit:D1 " "Elaborating entity \"DebouncingCircuit\" for hierarchy \"controlPath:CP\|Mouse:MouseCoor\|DebouncingCircuit:D1\"" {  } { { "mouse.v" "D1" { Text "W:/ECE241project/Interface/mouse.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collisionDetector controlPath:CP\|collisionDetector:collisionD " "Elaborating entity \"collisionDetector\" for hierarchy \"controlPath:CP\|collisionDetector:collisionD\"" {  } { { "Interface.v" "collisionD" { Text "W:/ECE241project/Interface/Interface.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNumberGenerator controlPath:CP\|randomNumberGenerator:rng1 " "Elaborating entity \"randomNumberGenerator\" for hierarchy \"controlPath:CP\|randomNumberGenerator:rng1\"" {  } { { "Interface.v" "rng1" { Text "W:/ECE241project/Interface/Interface.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider1Hz controlPath:CP\|randomNumberGenerator:rng1\|ClockDivider1Hz:CLK " "Elaborating entity \"ClockDivider1Hz\" for hierarchy \"controlPath:CP\|randomNumberGenerator:rng1\|ClockDivider1Hz:CLK\"" {  } { { "Interface.v" "CLK" { Text "W:/ECE241project/Interface/Interface.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixtyHzClock controlPath:CP\|sixtyHzClock:CLK60 " "Elaborating entity \"sixtyHzClock\" for hierarchy \"controlPath:CP\|sixtyHzClock:CLK60\"" {  } { { "Interface.v" "CLK60" { Text "W:/ECE241project/Interface/Interface.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009524691 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "controlPath:CP\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"controlPath:CP\|Mod0\"" {  } { { "Interface.v" "Mod0" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009526405 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449009526405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlPath:CP\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"controlPath:CP\|lpm_divide:Mod0\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009526450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlPath:CP\|lpm_divide:Mod0 " "Instantiated megafunction \"controlPath:CP\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009526451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009526451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009526451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449009526451 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449009526451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "W:/ECE241project/Interface/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009526499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009526499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "W:/ECE241project/Interface/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009526525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009526525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "W:/ECE241project/Interface/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449009526548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449009526548 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1449009526806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|colorIsNotObj " "Latch controlPath:CP\|colorIsNotObj has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526862 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|bufferEnable " "Latch controlPath:CP\|bufferEnable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|bufferEnable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|bufferEnable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526862 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[8\] " "Latch dataPath:DP\|x_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526862 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[7\] " "Latch dataPath:DP\|x_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526863 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[6\] " "Latch dataPath:DP\|x_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526863 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[7\] " "Latch dataPath:DP\|y_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526863 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[6\] " "Latch dataPath:DP\|y_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526863 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[5\] " "Latch dataPath:DP\|y_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526864 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[4\] " "Latch dataPath:DP\|y_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526864 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|color_out\[2\] " "Latch dataPath:DP\|color_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526864 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[0\] " "Latch dataPath:DP\|x_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526865 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[1\] " "Latch dataPath:DP\|x_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526865 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[2\] " "Latch dataPath:DP\|x_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526865 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[3\] " "Latch dataPath:DP\|x_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526865 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[4\] " "Latch dataPath:DP\|x_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526865 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|x_out\[5\] " "Latch dataPath:DP\|x_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526866 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|color_out\[1\] " "Latch dataPath:DP\|color_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526866 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|color_out\[0\] " "Latch dataPath:DP\|color_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526866 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|LSCenable " "Latch controlPath:CP\|LSCenable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|RCenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|RCenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526866 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|RCenable " "Latch controlPath:CP\|RCenable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526867 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|cenable " "Latch controlPath:CP\|cenable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|currentState.resetState_452 " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|currentState.resetState_452" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 272 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526867 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[0\] " "Latch dataPath:DP\|y_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526867 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[1\] " "Latch dataPath:DP\|y_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526867 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[2\] " "Latch dataPath:DP\|y_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526868 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataPath:DP\|y_out\[3\] " "Latch dataPath:DP\|y_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|cenable " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|cenable" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526868 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|NPenable1 " "Latch controlPath:CP\|NPenable1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526868 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|NPenable3 " "Latch controlPath:CP\|NPenable3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR controlPath:CP\|lpm_divide:Mod0\|lpm_divide_62m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_ose:divider\|op_8~synth " "Ports ENA and CLR on the latch are fed by the same signal controlPath:CP\|lpm_divide:Mod0\|lpm_divide_62m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_ose:divider\|op_8~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526868 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|NPenable2 " "Latch controlPath:CP\|NPenable2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526868 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports ENA and CLR on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526868 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[7\] " "Latch controlPath:CP\|coor\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526869 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[6\] " "Latch controlPath:CP\|coor\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526869 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[5\] " "Latch controlPath:CP\|coor\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526869 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[4\] " "Latch controlPath:CP\|coor\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526870 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[3\] " "Latch controlPath:CP\|coor\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526870 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[2\] " "Latch controlPath:CP\|coor\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526870 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[1\] " "Latch controlPath:CP\|coor\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526870 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[0\] " "Latch controlPath:CP\|coor\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526871 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[16\] " "Latch controlPath:CP\|coor\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526871 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[15\] " "Latch controlPath:CP\|coor\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526871 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[14\] " "Latch controlPath:CP\|coor\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526871 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[8\] " "Latch controlPath:CP\|coor\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526872 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[9\] " "Latch controlPath:CP\|coor\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526872 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[10\] " "Latch controlPath:CP\|coor\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526872 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[11\] " "Latch controlPath:CP\|coor\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526872 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[12\] " "Latch controlPath:CP\|coor\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526872 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlPath:CP\|coor\[13\] " "Latch controlPath:CP\|coor\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlPath:CP\|randomNumberGenerator:rng1\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal controlPath:CP\|randomNumberGenerator:rng1\|out\[0\]" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1324 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449009526872 ""}  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449009526872 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449009528093 "|Interface|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449009528093 "|Interface|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449009528093 "|Interface|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449009528093 "|Interface|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449009528093 "|Interface|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449009528093 "|Interface|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449009528093 "|Interface|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449009528093 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449009528260 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449009529344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241project/Interface/output_files/Interface.map.smsg " "Generated suppressed messages file W:/ECE241project/Interface/output_files/Interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449009529561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449009530044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009530044 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1449009530167 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/ECE241project/Interface/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1449009530167 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009530344 "|Interface|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009530344 "|Interface|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009530344 "|Interface|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009530344 "|Interface|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009530344 "|Interface|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009530344 "|Interface|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009530344 "|Interface|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009530344 "|Interface|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009530344 "|Interface|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009530344 "|Interface|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009530344 "|Interface|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009530344 "|Interface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449009530344 "|Interface|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449009530344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1803 " "Implemented 1803 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449009530354 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449009530354 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1449009530354 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1614 " "Implemented 1614 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449009530354 ""} { "Info" "ICUT_CUT_TM_RAMS" "126 " "Implemented 126 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449009530354 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1449009530354 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449009530354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "789 " "Peak virtual memory: 789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449009530476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 17:38:50 2015 " "Processing ended: Tue Dec 01 17:38:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449009530476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449009530476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449009530476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449009530476 ""}
