// Seed: 1582689491
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  assign module_2.id_5 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input tri id_2,
    input wor id_3,
    output wor id_4,
    input supply1 id_5,
    output tri id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 (
    input uwire id_0,
    input tri0 id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri id_5,
    output tri id_6,
    output wand id_7,
    input tri1 id_8,
    input wand id_9,
    input wire id_10,
    input supply0 id_11
);
  wire id_13;
  wire id_14;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14
  );
endmodule
