<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: doc-pki.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>doc-pki.h</h1><a href="doc-pki_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start************************************</span>
<a name="l00002"></a>00002 <span class="comment"> * OCTEON SDK</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * Copyright (c) 2011-2015 Cavium Inc.. All rights reserved.</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * This file, which is part of the OCTEON SDK from Cavium Inc., contains</span>
<a name="l00007"></a>00007 <span class="comment"> * proprietary and confidential information of Cavium Inc. and its</span>
<a name="l00008"></a>00008 <span class="comment"> * suppliers. Contact Cavium Inc. at info@cavium.com for more</span>
<a name="l00009"></a>00009 <span class="comment"> * information.</span>
<a name="l00010"></a>00010 <span class="comment"> **********************license end**************************************/</span><span class="comment"></span>
<a name="l00011"></a>00011 <span class="comment">/**</span>
<a name="l00012"></a>00012 <span class="comment"> * @file</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Documentation source for Packet Input Block (PKI).</span>
<a name="l00015"></a>00015 <span class="comment"> */</span>
<a name="l00016"></a>00016 <span class="comment"></span>
<a name="l00017"></a>00017 <span class="comment">/**</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">@ingroup cn78xx_native CN7XXX PKI</span>
<a name="l00020"></a>00020 <span class="comment"></span>
<a name="l00021"></a>00021 <span class="comment">This is a guide on how to configure PKI block for Cavium CN78XX, CN73XX</span>
<a name="l00022"></a>00022 <span class="comment">and CNF75XX chips, which are referred as CN7XXX throughout this document.</span>
<a name="l00023"></a>00023 <span class="comment"></span>
<a name="l00024"></a>00024 <span class="comment">@section pki_backward_compatibility</span>
<a name="l00025"></a>00025 <span class="comment"></span>
<a name="l00026"></a>00026 <span class="comment">PKI can be broken down in 7 major areas, where backward compatibilty needs to be addressed</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment">@ref pki_if_cfg</span>
<a name="l00029"></a>00029 <span class="comment">@ref wqe_and_pb_pools</span>
<a name="l00030"></a>00030 <span class="comment">@ref wqe_fields</span>
<a name="l00031"></a>00031 <span class="comment">@ref tag_fields</span>
<a name="l00032"></a>00032 <span class="comment">@ref qos_and_queue_prio</span>
<a name="l00033"></a>00033 <span class="comment">@ref pkt_sched</span>
<a name="l00034"></a>00034 <span class="comment">@ref cluster_cfg</span>
<a name="l00035"></a>00035 <span class="comment">@ref pki_red_and_bp</span>
<a name="l00036"></a>00036 <span class="comment">@ref pki_cfg</span>
<a name="l00037"></a>00037 <span class="comment"></span>
<a name="l00038"></a>00038 <span class="comment">@subsection pki_if_cfg Interface/Port Configuration</span>
<a name="l00039"></a>00039 <span class="comment">    Software in previous chips controls the per port (interface/index) configuration for packet input block through</span>
<a name="l00040"></a>00040 <span class="comment">        provisioning the pkind registers. In CN7XXX port configuration is controlled via style registers.</span>
<a name="l00041"></a>00041 <span class="comment">    pkind configuration registers only control few aspect of port. To configure the port, a style needs to be</span>
<a name="l00042"></a>00042 <span class="comment">    assigned to the port first and after that confiuration can be controlled through that style register.</span>
<a name="l00043"></a>00043 <span class="comment"></span>
<a name="l00044"></a>00044 <span class="comment">      To keep backward compatibility, SE library by default assigns style = pkind for that port.</span>
<a name="l00045"></a>00045 <span class="comment">      &quot;cvmx_pip_config_port&quot; supports the backward compatibility for many field. Some field that are not supported are qos</span>
<a name="l00046"></a>00046 <span class="comment">           and group watchers, portadd_en and different tagging mechanism for differnt protocols.</span>
<a name="l00047"></a>00047 <span class="comment"></span>
<a name="l00048"></a>00048 <span class="comment"></span>
<a name="l00049"></a>00049 <span class="comment">@subsection wqe_and_pb_pools WQE and packet buffer pools</span>
<a name="l00050"></a>00050 <span class="comment">    In older chips wqe and packet data could reside in separate pools. Packet data buffers were hardwired to come from pool 0.</span>
<a name="l00051"></a>00051 <span class="comment">    CN7XXX Support-- CN7XXX has concept of auras and any aura can be assigned to buffer the packet data.</span>
<a name="l00052"></a>00052 <span class="comment"></span>
<a name="l00053"></a>00053 <span class="comment">      To keep backward compatibilty all the packet data from all interface/ports are still buffered in aura0.</span>
<a name="l00054"></a>00054 <span class="comment">      By default SDK supports NO_WPTR mode where wqe entry uses same buffer as packet data and is appended</span>
<a name="l00055"></a>00055 <span class="comment">           to first packet buffer.</span>
<a name="l00056"></a>00056 <span class="comment">    Older chips supported 2 mode for packet buffering.</span>
<a name="l00057"></a>00057 <span class="comment"></span>
<a name="l00058"></a>00058 <span class="comment">    a) WQE and packet data reside in different buffers which comes from different fpa pools. wqe buffers contains wqe descriptor</span>
<a name="l00059"></a>00059 <span class="comment">           and 12 words of packet data.</span>
<a name="l00060"></a>00060 <span class="comment">           CN7XXX support --- In CN7XXX this mode to keep wqe entry and packet data in different buffers can be chose by calling api &quot;cvmx_helper_pki_set_wqe_mode&quot;</span>
<a name="l00061"></a>00061 <span class="comment">           Note that buffers for wqe still comes from the same packet pool. There is no need to configure WQE buffer pool.</span>
<a name="l00062"></a>00062 <span class="comment">           You may want to increase the size of packet pool since now wqe buffers comes from there. Take note that this</span>
<a name="l00063"></a>00063 <span class="comment">           may increase the memory footprint.</span>
<a name="l00064"></a>00064 <span class="comment">           Also WQE buffer only contains first few words 5-8 depending on wqe_heder_size chosen in configuration.</span>
<a name="l00065"></a>00065 <span class="comment">           If application need first few words of packet data to be in WQE, they will need to copy it themselves.</span>
<a name="l00066"></a>00066 <span class="comment">           Also notice that WQE entry now has minimum of 5 words compare to 4 words before.</span>
<a name="l00067"></a>00067 <span class="comment"></span>
<a name="l00068"></a>00068 <span class="comment">    b) WQE_NOPTR: WQE and packet data shares the same buffer, where 4 WQE WORDS are appended in front of packet data.</span>
<a name="l00069"></a>00069 <span class="comment">       CN7XXX support -- This is default mode in CN7XXX where wqe is appended in front of first packet data buffer.</span>
<a name="l00070"></a>00070 <span class="comment">               CN7XXX has minimum 5 words and there is a word after that for next_ptr field for linked buffers.</span>
<a name="l00071"></a>00071 <span class="comment">               next_ptr field is there even for packets which needs only 1 buffer.</span>
<a name="l00072"></a>00072 <span class="comment"></span>
<a name="l00073"></a>00073 <span class="comment"></span>
<a name="l00074"></a>00074 <span class="comment">@subsection wqe_fields WQE fields</span>
<a name="l00075"></a>00075 <span class="comment">    WQE structure has been almost completely modified in CN7XXX. If software is accessing the fields of it directly,</span>
<a name="l00076"></a>00076 <span class="comment">        it needs to modify the code to use accessor functions.</span>
<a name="l00077"></a>00077 <span class="comment">    unused fields are not supported,</span>
<a name="l00078"></a>00078 <span class="comment"></span>
<a name="l00079"></a>00079 <span class="comment"></span>
<a name="l00080"></a>00080 <span class="comment">@subsection tag_fields tag fields</span>
<a name="l00081"></a>00081 <span class="comment"></span>
<a name="l00082"></a>00082 <span class="comment">@subsection pkt_sched packet scheduling</span>
<a name="l00083"></a>00083 <span class="comment">    In older chips by default SE software sends packets to 8 differnet qos queues. There are no separate qos queues in CN7XXX,</span>
<a name="l00084"></a>00084 <span class="comment">        sso groups can be used as qos queues within.</span>
<a name="l00085"></a>00085 <span class="comment">        CN7XXX support-- In backward compatible mode by default all packets from all interfaces/ports go to sso group 0.</span>
<a name="l00086"></a>00086 <span class="comment"></span>
<a name="l00087"></a>00087 <span class="comment">@subsection qos_and_queue_prio OQS and QUEUE PRIORITIES</span>
<a name="l00088"></a>00088 <span class="comment">        In older chips sso could prioritize scheduling of work based on QOS queues0-7, in CN7XXX prioritization is based on groups.</span>
<a name="l00089"></a>00089 <span class="comment">        Each group can be prioritize betwee priorities 0-7. CN78XX has 256 groups which are configured in software, so that lowest 3</span>
<a name="l00090"></a>00090 <span class="comment">        bit of group denotes priority and remaining 5 bits represent a group which limits group numbers to 32 in backward</span>
<a name="l00091"></a>00091 <span class="comment">        compatible mode.</span>
<a name="l00092"></a>00092 <span class="comment">        68xx had many ways to configure QoS which are outlined below</span>
<a name="l00093"></a>00093 <span class="comment">                1) per port QoS queue and group --</span>
<a name="l00094"></a>00094 <span class="comment">                        It could be configured through PIP_PRT_CFGX register by calling API</span>
<a name="l00095"></a>00095 <span class="comment">                        cvmx_pip_config_port() which now have support for CN7XXX</span>
<a name="l00096"></a>00096 <span class="comment">                2) QoS watchers</span>
<a name="l00097"></a>00097 <span class="comment">                        software will reserve pcam entries 0-7 for qos watcher 0-7.In CN7XXX qos is controlled</span>
<a name="l00098"></a>00098 <span class="comment">                        via sso groups so there is no separate control for qos.</span>
<a name="l00099"></a>00099 <span class="comment">                3) priority table</span>
<a name="l00100"></a>00100 <span class="comment">                        user need to config qpg table where grp = grp &lt;&lt; 3 | qos, padd, bpid per port/channel are not supported in</span>
<a name="l00101"></a>00101 <span class="comment">                        backward compatible mode. user need to setup qpg_base by calling cvmx_pki_write_style_cfg</span>
<a name="l00102"></a>00102 <span class="comment">                4) bit selector</span>
<a name="l00103"></a>00103 <span class="comment">                        can be achieved by programming pcam entries</span>
<a name="l00104"></a>00104 <span class="comment"></span>
<a name="l00105"></a>00105 <span class="comment">@subsection pki_red_and_bp PKI RED and backpressure</span>
<a name="l00106"></a>00106 <span class="comment">   RED is applied per aura, since in backward compatible mode all the packets to to aura 0</span>
<a name="l00107"></a>00107 <span class="comment">   RED can&apos;t be applied on per port/interface basis.</span>
<a name="l00108"></a>00108 <span class="comment">   Back Pressure- There are no per port back pressure counters in CN7XXX, back pressure is applied per aura.</span>
<a name="l00109"></a>00109 <span class="comment">                   Since all the packets goes to same aura in backward compatible mode, backpressure can&apos;t be applied</span>
<a name="l00110"></a>00110 <span class="comment">                   on per interface/port.</span>
<a name="l00111"></a>00111 <span class="comment"></span>
<a name="l00112"></a>00112 <span class="comment"></span>
<a name="l00113"></a>00113 <span class="comment">@section new_apis Using PKI New APIS for CN7XXX</span>
<a name="l00114"></a>00114 <span class="comment"></span>
<a name="l00115"></a>00115 <span class="comment">@subsection pki_cfg Steps to configure PKI</span>
<a name="l00116"></a>00116 <span class="comment">On power on PKI is initialized to default parameters which comes from cvmx-config.h/cvmx-executive.h</span>
<a name="l00117"></a>00117 <span class="comment">by software which assigns packet pool 0, sso group 0 for all incoming packets</span>
<a name="l00118"></a>00118 <span class="comment">   and 1:1 pkind:style mapping. It then enables PKI to send/receive traffic.</span>
<a name="l00119"></a>00119 <span class="comment">        - To modify default parameters call</span>
<a name="l00120"></a>00120 <span class="comment">                cvmx_helper_pki_set_dflt_pool(int node, int pool, int buffer_size, int buffer_count)</span>
<a name="l00121"></a>00121 <span class="comment">                cvmx_helper_pki_set_dflt_aura(int node, int aura, int pool, int buffer_count)</span>
<a name="l00122"></a>00122 <span class="comment">                cvmx_helper_pki_set_dflt_pool_buffer(int node, int buffer_count)</span>
<a name="l00123"></a>00123 <span class="comment">                cvmx_helper_pki_set_dflt_aura_buffer(int node, int buffer_count)</span>
<a name="l00124"></a>00124 <span class="comment">                cvmx_helper_pki_set_dflt_pkind_map(int node, int pkind, int style)</span>
<a name="l00125"></a>00125 <span class="comment">                cvmx_helper_pki_get_dflt_style(int node, struct cvmx_pki_style_config *style_cfg)</span>
<a name="l00126"></a>00126 <span class="comment">                cvmx_helper_pki_set_dflt_style(int node, struct cvmx_pki_style_config *style_cfg)</span>
<a name="l00127"></a>00127 <span class="comment"></span>
<a name="l00128"></a>00128 <span class="comment">If application wants to not use default initialization follow steps below--</span>
<a name="l00129"></a>00129 <span class="comment">1) To disable PKI default initialization (it still will use default style parameters if none are provided by software) call</span>
<a name="l00130"></a>00130 <span class="comment">                   cvmx_helper_pki_no_dflt_init(int node)</span>
<a name="l00131"></a>00131 <span class="comment"></span>
<a name="l00132"></a>00132 <span class="comment">2) Configure/Modify PKI global parameters(if needed) by calling</span>
<a name="l00133"></a>00133 <span class="comment">        cvmx_pki_read_global_config(int node, struct cvmx_pki_global_config *gbl_cfg)</span>
<a name="l00134"></a>00134 <span class="comment">        cvmx_pki_write_global_config(int node, struct cvmx_pki_global_config *gbl_cfg)</span>
<a name="l00135"></a>00135 <span class="comment">        struct cvmx_pki_global_config conatins all PKI global parameters which can be modified.</span>
<a name="l00136"></a>00136 <span class="comment"></span>
<a name="l00137"></a>00137 <span class="comment">3) Configure scheduling resources(aura, sso groups etc) of interface/ports by calling api</span>
<a name="l00138"></a>00138 <span class="comment">        cvmx_helper_pki_init_interface(const int xiface, struct cvmx_pki_intf_schd *intfsch, struct cvmx_pki_global_schd *gblsch)</span>
<a name="l00139"></a>00139 <span class="comment">        OR</span>
<a name="l00140"></a>00140 <span class="comment">        cvmx_helper_pki_init_port(int ipd_port, struct cvmx_pki_prt_schd *prtsch)</span>
<a name="l00141"></a>00141 <span class="comment">    follow the code/example in examples/passthrough_o3/passthrough-pktio.c</span>
<a name="l00142"></a>00142 <span class="comment"></span>
<a name="l00143"></a>00143 <span class="comment">4) Modify port related parameter (If needed)) by calling</span>
<a name="l00144"></a>00144 <span class="comment">        cvmx_pki_get_port_config(int ipd_port, struct cvmx_pki_port_config *port_cfg)</span>
<a name="l00145"></a>00145 <span class="comment">        cvmx_pki_set_port_config(int ipd_port, struct cvmx_pki_port_config *port_cfg)</span>
<a name="l00146"></a>00146 <span class="comment">        If only flow profile realted parameters need to be modified and many ports are sharing same profile,</span>
<a name="l00147"></a>00147 <span class="comment">        parameters can be modified by calling</span>
<a name="l00148"></a>00148 <span class="comment">                cvmx_pki_read_style_config(int node, int style, uint64_t cluster_mask, struct cvmx_pki_style_config *style_cfg)</span>
<a name="l00149"></a>00149 <span class="comment">                cvmx_pki_read_style_config(int node, int style, uint64_t cluster_mask,struct cvmx_pki_style_config *style_cfg)</span>
<a name="l00150"></a>00150 <span class="comment"></span>
<a name="l00151"></a>00151 <span class="comment">5) Install pcam entries (If needed) by calling</span>
<a name="l00152"></a>00152 <span class="comment">        cvmx_helper_pki_install_pcam_entry(int node, uint64_t cluster_mask, struct cvmx_pki_pcam_input input, struct cvmx_pki_pcam_action action)</span>
<a name="l00153"></a>00153 <span class="comment"></span>
<a name="l00154"></a>00154 <span class="comment">6) Enable RED and/or backpressure (if needed)</span>
<a name="l00155"></a>00155 <span class="comment">        cvmx_helper_pki_map_aura_chl_bpid(int node, uint16_t aura, uint16_t bpid,</span>
<a name="l00156"></a>00156 <span class="comment">                                      uint16_t chl_map[], uint16_t chl_cnt)</span>
<a name="l00157"></a>00157 <span class="comment"></span>
<a name="l00158"></a>00158 <span class="comment">        cvmx_helper_setup_aura_qos(int node, int aura, bool ena_red, bool ena_drop,</span>
<a name="l00159"></a>00159 <span class="comment">                               uint64_t pass_thresh, uint64_t drop_thresh, bool ena_bp, uint64_t bp_thresh)</span>
<a name="l00160"></a>00160 <span class="comment">        follow the code/example in examples/passthrough_o3/passthrough-pktio.c</span>
<a name="l00161"></a>00161 <span class="comment"></span>
<a name="l00162"></a>00162 <span class="comment">7) Enable PKI to start processing packets by calling</span>
<a name="l00163"></a>00163 <span class="comment">        cvmx_helper_pki_enable(int node)</span>
<a name="l00164"></a>00164 <span class="comment"></span>
<a name="l00165"></a>00165 <span class="comment">*/</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
