<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4190' type='std::pair&lt;unsigned int, const TargetRegisterClass *&gt; llvm::TargetLowering::getRegForInlineAsmConstraint(const llvm::TargetRegisterInfo * TRI, llvm::StringRef Constraint, llvm::MVT VT) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4180'>/// Given a physical register constraint (e.g.  {edx}), return the register
  /// number and the register class for the register.
  ///
  /// Given a register class constraint, like &apos;r&apos;, if this corresponds directly
  /// to an LLVM register class, return a register of 0 and the register class
  /// pointer.
  ///
  /// This should only be used for C_Register constraints.  On error, this
  /// returns a register number of 0 and a null register class pointer.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='101' u='c' c='_ZL20getRegistersForValueRN4llvm15MachineFunctionERNS_16MachineIRBuilderERN12_GLOBAL__N_119GISelAsmOperandInfoES6_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='210' u='c' c='_ZN4llvm20FunctionLoweringInfo3setERKNS_8FunctionERNS_15MachineFunctionEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='7964' u='c' c='_ZL18patchMatchingInputRKN12_GLOBAL__N_120SDISelAsmOperandInfoERS0_RN4llvm12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='7967' u='c' c='_ZL18patchMatchingInputRKN12_GLOBAL__N_120SDISelAsmOperandInfoERS0_RN4llvm12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8047' u='c' c='_ZL20GetRegistersForValueRN4llvm12SelectionDAGERKNS_5SDLocERN12_GLOBAL__N_120SDISelAsmOperandInfoES7_'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4547' ll='4586' type='std::pair&lt;unsigned int, const TargetRegisterClass *&gt; llvm::TargetLowering::getRegForInlineAsmConstraint(const llvm::TargetRegisterInfo * RI, llvm::StringRef Constraint, llvm::MVT VT) const'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4775' u='c' c='_ZNK4llvm14TargetLowering16ParseConstraintsERKNS_10DataLayoutEPKNS_18TargetRegisterInfoERKNS_8CallBaseE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4778' u='c' c='_ZNK4llvm14TargetLowering16ParseConstraintsERKNS_10DataLayoutEPKNS_18TargetRegisterInfoERKNS_8CallBaseE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7686' c='_ZNK4llvm21AArch64TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7748' u='c' c='_ZNK4llvm21AArch64TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11229' c='_ZNK4llvm16SITargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11237' u='c' c='_ZNK4llvm16SITargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11306' u='c' c='_ZNK4llvm16SITargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17777' c='_ZNK4llvm17ARMTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='17848' u='c' c='_ZNK4llvm17ARMTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='1871' c='_ZNK4llvm17AVRTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='1917' u='c' c='_ZNK4llvm17AVRTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/BPF/BPFISelLowering.cpp' l='206' c='_ZNK4llvm17BPFTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelLowering.cpp' l='218' u='c' c='_ZNK4llvm17BPFTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3242' c='_ZNK4llvm21HexagonTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3294' u='c' c='_ZNK4llvm21HexagonTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='236' c='_ZNK4llvm19LanaiTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='248' u='c' c='_ZNK4llvm19LanaiTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='394' c='_ZNK4llvm20MSP430TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='408' u='c' c='_ZNK4llvm20MSP430TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4096' c='_ZNK4llvm18MipsTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4160' u='c' c='_ZNK4llvm18MipsTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='4254' c='_ZNK4llvm19NVPTXTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='4276' u='c' c='_ZNK4llvm19NVPTXTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15043' c='_ZNK4llvm17PPCTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15107' u='c' c='_ZNK4llvm17PPCTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4139' c='_ZNK4llvm19RISCVTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4255' u='c' c='_ZNK4llvm19RISCVTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='3262' c='_ZNK4llvm19SparcTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='3311' u='c' c='_ZNK4llvm19SparcTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='3327' u='c' c='_ZNK4llvm19SparcTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='3332' u='c' c='_ZNK4llvm19SparcTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1124' c='_ZNK4llvm21SystemZTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1210' u='c' c='_ZNK4llvm21SystemZTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='559' c='_ZNK4llvm25WebAssemblyTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='593' u='c' c='_ZNK4llvm25WebAssemblyTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51181' c='_ZNK4llvm17X86TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51413' u='c' c='_ZNK4llvm17X86TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1926' c='_ZNK4llvm19XCoreTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1938' u='c' c='_ZNK4llvm19XCoreTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
