<profile>

<section name = "Vivado HLS Report for 'filt_Merge_240_320_0_4096_s'" level="0">
<item name = "Date">Fri Aug 26 09:20:26 2016
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">filt_hls_proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 9.26, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">77521, 77521, 77521, 77521, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">77520, 77520, 323, -, -, 240, no</column>
<column name=" + loop_width">320, 320, 2, 1, 1, 320, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 25</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 24</column>
<column name="Register">-, -, 33, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_138_p2">+, 0, 0, 8, 8, 1</column>
<column name="j_V_fu_150_p2">+, 0, 0, 9, 9, 1</column>
<column name="exitcond3_fu_132_p2">icmp, 0, 0, 3, 8, 6</column>
<column name="exitcond_fu_144_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="ap_sig_106">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_134">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 5, 1, 5</column>
<column name="dst_data_stream_0_V_blk_n">1, 2, 1, 2</column>
<column name="dst_data_stream_1_V_blk_n">1, 2, 1, 2</column>
<column name="dst_data_stream_2_V_blk_n">1, 2, 1, 2</column>
<column name="p_2_reg_121">9, 2, 9, 18</column>
<column name="p_s_reg_110">8, 2, 8, 16</column>
<column name="src0_data_stream_V_blk_n">1, 2, 1, 2</column>
<column name="src1_data_stream_V_blk_n">1, 2, 1, 2</column>
<column name="src2_data_stream_V_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="exitcond_reg_165">1, 0, 1, 0</column>
<column name="i_V_reg_160">8, 0, 8, 0</column>
<column name="p_2_reg_121">9, 0, 9, 0</column>
<column name="p_s_reg_110">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, filt_Merge&lt;240, 320, 0, 4096&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, filt_Merge&lt;240, 320, 0, 4096&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, filt_Merge&lt;240, 320, 0, 4096&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, filt_Merge&lt;240, 320, 0, 4096&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, filt_Merge&lt;240, 320, 0, 4096&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, filt_Merge&lt;240, 320, 0, 4096&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, filt_Merge&lt;240, 320, 0, 4096&gt;, return value</column>
<column name="src0_data_stream_V_dout">in, 8, ap_fifo, src0_data_stream_V, pointer</column>
<column name="src0_data_stream_V_empty_n">in, 1, ap_fifo, src0_data_stream_V, pointer</column>
<column name="src0_data_stream_V_read">out, 1, ap_fifo, src0_data_stream_V, pointer</column>
<column name="src1_data_stream_V_dout">in, 8, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src1_data_stream_V_empty_n">in, 1, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src1_data_stream_V_read">out, 1, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src2_data_stream_V_dout">in, 8, ap_fifo, src2_data_stream_V, pointer</column>
<column name="src2_data_stream_V_empty_n">in, 1, ap_fifo, src2_data_stream_V, pointer</column>
<column name="src2_data_stream_V_read">out, 1, ap_fifo, src2_data_stream_V, pointer</column>
<column name="dst_data_stream_0_V_din">out, 8, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_full_n">in, 1, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_write">out, 1, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_1_V_din">out, 8, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_1_V_full_n">in, 1, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_1_V_write">out, 1, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_2_V_din">out, 8, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_data_stream_2_V_full_n">in, 1, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_data_stream_2_V_write">out, 1, ap_fifo, dst_data_stream_2_V, pointer</column>
</table>
</item>
</section>
</profile>
