// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// simple labwave verilog assignment statement
assign out = in;
endmodule
