# Verilog Projects

### In the table below, you can find some of the projects i have made during my Verilog course.


## Table of contents
| Project No | EDAPlayground Link | Github |
| --- | ---- | ---- |
| 1 | https://edaplayground.com/x/b_xw | [Half Adder-Structural ](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project1)                                |
| 2 | https://edaplayground.com/x/gxXB | [Half Adder-Behavioral ](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project2)        |
| 3 | https://edaplayground.com/home | [Full Adder](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project3)                     |
| 4 | https://www.edaplayground.com/x/TPdQ | [4 Bit Ripple Carry Adder](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project4)                           |
| 5 | https://www.edaplayground.com/x/qzmr | [2:1 Mux](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project5)                        |
| 6 | https://www.edaplayground.com/x/FJXT | [Adder With A Configurable Bus](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project6)                     |
| 7 | | [N Bit Decoder](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project7)                                                                      |
| 8 | https://www.edaplayground.com/x/T4_7 | [A 4To16 Decoder](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project8)        |
| 9 | https://www.edaplayground.com/x/tZem | [ALU](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project9)           |
|10 | https://www.edaplayground.com/x/W2uK | [D-Latch](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project10)           |
|11 | https://www.edaplayground.com/x/DrTN | [D Flip-Flop ](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project11)      |
|12 | https://www.edaplayground.com/x/SGNF | [PIPO Shift Register](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project%2012)                |
|13 | https://www.edaplayground.com/x/qzsm | [SISO Shift Register](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project%2013)           |
|14 | https://www.edaplayground.com/x/jky5 | [Shift-Left-Right Register](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project%2014)          |
|15 | https://www.edaplayground.com/x/Qw6Y | [Linear Feedback Shift Register](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project%2015)             |
|16 | https://www.edaplayground.com/x/qDtk | [N-Bit Counter](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project%2016)                      |
|17 | https://www.edaplayground.com/x/6sYL | [SRAM](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project%2017)         |
|18 | | [ROM](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project%2018)                                                              |
|19 | https://www.edaplayground.com/x/cYBK | [FSM-Trafic Lights Circut](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project%2019)                                       |
|20 | https://www.edaplayground.com/x/tQD2 | [Sequence Detector](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project%2020)                      |
|21 | https://youtu.be/pFO-qRhQbVM | [Synchronous FIFO](https://github.com/idanhagai5/Verilog-HDL-Fundamentals-for-Digital-Design-and-Verification/tree/main/Project%2021)                                                            |
|22 | https://www.edaplayground.com/x/7dHV | [Day 22 - TB Hello World using SV Classes](https://github.com/raulbehl/100DaysOfRTL/tree/main/day22)     |
