Analysis & Synthesis report for mips_cpu
Wed Jun 02 19:27:22 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Jun 02 19:27:22 2021           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; mips_cpu                                    ;
; Top-level Entity Name       ; mips_cpu                                    ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; mips_cpu           ; mips_cpu           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                    ; IP Include File ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                               ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0                                                                                                                                                                                 ; sdram.qsys      ;
; Altera ; altera_mm_interconnect             ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0                                                                                                                                       ; sdram.qsys      ;
; Altera ; altera_avalon_st_adapter           ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                           ; sdram.qsys      ;
; Altera ; error_adapter                      ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; sdram.qsys      ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_demux:cmd_demux                                                                                           ; sdram.qsys      ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                       ; sdram.qsys      ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_demux:cmd_demux_002                                                                                       ; sdram.qsys      ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux                                                                                               ; sdram.qsys      ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_read_avalon_master_agent                                                                           ; sdram.qsys      ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_read_avalon_master_translator                                                                 ; sdram.qsys      ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_write_avalon_master_agent                                                                          ; sdram.qsys      ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_write_avalon_master_translator                                                                ; sdram.qsys      ;
; Altera ; altera_merlin_master_agent         ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:i_cache_read_avalon_master_agent                                                                           ; sdram.qsys      ;
; Altera ; altera_merlin_master_translator    ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:i_cache_read_avalon_master_translator                                                                 ; sdram.qsys      ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router                                                                                                 ; sdram.qsys      ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router_001                                                                                             ; sdram.qsys      ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router_002                                                                                             ; sdram.qsys      ;
; Altera ; altera_merlin_router               ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router_003:router_003                                                                                         ; sdram.qsys      ;
; Altera ; altera_merlin_demultiplexer        ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_rsp_demux:rsp_demux                                                                                           ; sdram.qsys      ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_rsp_mux:rsp_mux                                                                                               ; sdram.qsys      ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                           ; sdram.qsys      ;
; Altera ; altera_merlin_multiplexer          ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_rsp_mux:rsp_mux_002                                                                                           ; sdram.qsys      ;
; Altera ; altera_merlin_slave_agent          ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                   ; sdram.qsys      ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                            ; sdram.qsys      ;
; Altera ; altera_avalon_sc_fifo              ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                              ; sdram.qsys      ;
; Altera ; altera_merlin_burst_adapter        ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter                                                                         ; sdram.qsys      ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                     ; sdram.qsys      ;
; Altera ; altera_merlin_width_adapter        ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                     ; sdram.qsys      ;
; Altera ; altera_merlin_slave_translator     ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator                                                                         ; sdram.qsys      ;
; Altera ; altera_pll                         ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_pll_0:pll_0                                                                                                                                                               ; sdram.qsys      ;
; Altera ; altera_reset_controller            ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|altera_reset_controller:rst_controller                                                                                                                                          ; sdram.qsys      ;
; Altera ; altera_avalon_new_sdram_controller ; 20.1    ; N/A          ; N/A          ; |mips_cpu|sdram:u0|sdram_sdram_controller:sdram_controller                                                                                                                                         ; sdram.qsys      ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 02 19:27:14 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mips_core/priority_encoder.sv
    Info (12023): Found entity 1: priority_encoder File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv Line: 16
Info (12021): Found 3 design units, including 3 entities, in source file mips_core/llsc_module.sv
    Info (12023): Found entity 1: llsc_input_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/llsc_module.sv Line: 11
    Info (12023): Found entity 2: llsc_output_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/llsc_module.sv Line: 21
    Info (12023): Found entity 3: llsc_module File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/llsc_module.sv Line: 28
Info (12021): Found 2 design units, including 2 entities, in source file mips_core/cache_bank.sv
    Info (12023): Found entity 1: cache_bank File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/cache_bank.sv Line: 17
    Info (12023): Found entity 2: cache_bank_core File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/cache_bank.sv Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file ip/sdr_sdram/sdr.v
    Info (12023): Found entity 1: sdr File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/ip/sdr_sdram/sdr.v Line: 48
Info (12021): Found 2 design units, including 2 entities, in source file mips_core/reg_file.sv
    Info (12023): Found entity 1: reg_file_output_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/reg_file.sv Line: 16
    Info (12023): Found entity 2: reg_file File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/reg_file.sv Line: 24
Info (12021): Found 4 design units, including 4 entities, in source file mips_core/pipeline_registers.sv
    Info (12023): Found entity 1: pr_i2d File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/pipeline_registers.sv Line: 15
    Info (12023): Found entity 2: pr_d2e File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/pipeline_registers.sv Line: 58
    Info (12023): Found entity 3: pr_e2m File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/pipeline_registers.sv Line: 159
    Info (12023): Found entity 4: pr_m2w File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/pipeline_registers.sv Line: 235
Info (12021): Found 1 design units, including 0 entities, in source file mips_core/mips_core_pkg.sv
    Info (12022): Found design unit 1: mips_core_pkg (SystemVerilog) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_pkg.sv Line: 11
Info (12021): Found 10 design units, including 10 entities, in source file mips_core/mips_core_interfaces.sv
    Info (12023): Found entity 1: load_pc_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv Line: 12
    Info (12023): Found entity 2: pc_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv Line: 20
    Info (12023): Found entity 3: cache_output_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv Line: 27
    Info (12023): Found entity 4: branch_decoded_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv Line: 35
    Info (12023): Found entity 5: alu_pass_through_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv Line: 49
    Info (12023): Found entity 6: branch_result_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv Line: 67
    Info (12023): Found entity 7: d_cache_pass_through_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv Line: 77
    Info (12023): Found entity 8: write_back_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv Line: 88
    Info (12023): Found entity 9: hazard_control_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv Line: 97
    Info (12023): Found entity 10: issue_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv Line: 106
Info (12021): Found 1 design units, including 1 entities, in source file mips_core/i_cache.sv
    Info (12023): Found entity 1: i_cache File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/i_cache.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file mips_core/hazard_controller.sv
    Info (12023): Found entity 1: hazard_controller File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/hazard_controller.sv Line: 16
Info (12021): Found 3 design units, including 3 entities, in source file mips_core/glue_circuits.sv
    Info (12023): Found entity 1: decode_stage_glue File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/glue_circuits.sv Line: 13
    Info (12023): Found entity 2: ex_stage_glue File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/glue_circuits.sv Line: 57
    Info (12023): Found entity 3: mem_stage_glue File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/glue_circuits.sv Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file mips_core/forward_unit.sv
    Info (12023): Found entity 1: forward_unit File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/forward_unit.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file mips_core/fetch_unit.sv
    Info (12023): Found entity 1: fetch_unit File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/fetch_unit.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file mips_core/decoder.sv
    Info (12023): Found entity 1: decoder_output_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv Line: 14
    Info (12023): Found entity 2: decoder File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file mips_core/d_cache.sv
    Info (12023): Found entity 1: d_cache_input_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/d_cache.sv Line: 27
    Info (12023): Found entity 2: d_cache File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/d_cache.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file mips_core/branch_controller.sv
    Info (12023): Found entity 1: branch_controller File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv Line: 13
    Info (12023): Found entity 2: branch_predictor_always_not_taken File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv Line: 53
    Info (12023): Found entity 3: branch_predictor_always_taken File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv Line: 77
    Info (12023): Found entity 4: branch_predictor_backward_taken_forward_not_taken File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv Line: 100
    Info (12023): Found entity 5: branch_predictor_2bit File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv Line: 128
Info (12021): Found 3 design units, including 3 entities, in source file mips_core/alu.sv
    Info (12023): Found entity 1: alu_input_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/alu.sv Line: 15
    Info (12023): Found entity 2: alu_output_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/alu.sv Line: 28
    Info (12023): Found entity 3: alu File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/alu.sv Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file pass_done_interface.sv
    Info (12023): Found entity 1: pass_done_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/pass_done_interface.sv Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file mips_cpu_pkg.sv
    Info (12022): Found design unit 1: mips_cpu_pkg (SystemVerilog) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu_pkg.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file mips_cpu.sv
    Info (12023): Found entity 1: mips_cpu File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v
    Info (12023): Found entity 1: sdram File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0.v
    Info (12023): Found entity 1: sdram_mm_interconnect_0 File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: sdram_mm_interconnect_0_rsp_mux File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: sdram_mm_interconnect_0_rsp_demux File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: sdram_mm_interconnect_0_cmd_mux File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: sdram_mm_interconnect_0_cmd_demux File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: sdram_mm_interconnect_0_router_003_default_decode File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: sdram_mm_interconnect_0_router_003 File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: sdram_mm_interconnect_0_router_default_decode File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: sdram_mm_interconnect_0_router File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram_controller.v
    Info (12023): Found entity 1: sdram_sdram_controller_input_efifo_module File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v Line: 21
    Info (12023): Found entity 2: sdram_sdram_controller File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram_controller_test_component.v
    Info (12023): Found entity 1: sdram_sdram_controller_test_component_ram_module File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v Line: 21
    Info (12023): Found entity 2: sdram_sdram_controller_test_component File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_pll_0.v
    Info (12023): Found entity 1: sdram_pll_0 File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/custom_master.v
    Info (12023): Found entity 1: custom_master File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/custom_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/burst_write_master.v
    Info (12023): Found entity 1: burst_write_master File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/burst_write_master.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/burst_read_master.v
    Info (12023): Found entity 1: burst_read_master File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/burst_read_master.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/write_master.v
    Info (12023): Found entity 1: write_master File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/write_master.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/latency_aware_read_master.v
    Info (12023): Found entity 1: latency_aware_read_master File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v Line: 45
Warning (10275): Verilog HDL Module Instantiation warning at mips_core.sv(159): ignored dangling comma in List of Port Connections File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file mips_core/mips_core.sv
    Info (12023): Found entity 1: mips_core File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 12
Info (12021): Found 2 design units, including 2 entities, in source file memory_interfaces.sv
    Info (12023): Found entity 1: mem_write_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/memory_interfaces.sv Line: 12
    Info (12023): Found entity 2: mem_read_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/memory_interfaces.sv Line: 28
Info (12021): Found 2 design units, including 2 entities, in source file mips_core/instruction_queue.sv
    Info (12023): Found entity 1: instruction_Queue_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/instruction_queue.sv Line: 3
    Info (12023): Found entity 2: instruction_Queue File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/instruction_queue.sv Line: 37
Info (12021): Found 3 design units, including 3 entities, in source file mips_core/register_map_table.sv
    Info (12023): Found entity 1: register_Map_Table_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 3
    Info (12023): Found entity 2: register_Map_Table_Pairing_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 7
    Info (12023): Found entity 3: register_Map_Table File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file mips_core/free_list.sv
    Info (12023): Found entity 1: free_List File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/free_list.sv Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file mips_core/active_list.sv
    Info (12023): Found entity 1: active_List_ifc File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv Line: 4
    Info (12023): Found entity 2: active_List File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv Line: 14
Warning (10037): Verilog HDL or VHDL warning at sdram_sdram_controller.v(318): conditional expression evaluates to a constant File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at sdram_sdram_controller.v(328): conditional expression evaluates to a constant File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at sdram_sdram_controller.v(338): conditional expression evaluates to a constant File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at sdram_sdram_controller.v(682): conditional expression evaluates to a constant File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v Line: 682
Info (12127): Elaborating entity "mips_cpu" for the top level hierarchy
Warning (10034): Output port "HEX0" at mips_cpu.sv(43) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv Line: 43
Warning (10034): Output port "HEX1" at mips_cpu.sv(44) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv Line: 44
Warning (10034): Output port "HEX2" at mips_cpu.sv(45) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv Line: 45
Warning (10034): Output port "HEX3" at mips_cpu.sv(46) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv Line: 46
Warning (10034): Output port "HEX4" at mips_cpu.sv(47) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv Line: 47
Warning (10034): Output port "HEX5" at mips_cpu.sv(48) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv Line: 48
Warning (10034): Output port "LEDR[9..2]" at mips_cpu.sv(54) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv Line: 54
Info (12128): Elaborating entity "mem_read_ifc" for hierarchy "mem_read_ifc:i_cache_read" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv Line: 66
Info (12128): Elaborating entity "mem_write_ifc" for hierarchy "mem_write_ifc:d_cache_write" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv Line: 67
Info (12128): Elaborating entity "pass_done_ifc" for hierarchy "pass_done_ifc:pass_done" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv Line: 70
Info (12128): Elaborating entity "sdram" for hierarchy "sdram:u0" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv Line: 138
Info (12128): Elaborating entity "custom_master" for hierarchy "sdram:u0|custom_master:d_cache_read" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v Line: 114
Info (12128): Elaborating entity "latency_aware_read_master" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/custom_master.v Line: 141
Info (12128): Elaborating entity "scfifo" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v Line: 248
Info (12130): Elaborated megafunction instantiation "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v Line: 248
Info (12133): Instantiated megafunction "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo" with the following parameter: File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v Line: 248
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_en91.tdf
    Info (12023): Found entity 1: scfifo_en91 File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/scfifo_en91.tdf Line: 25
Info (12128): Elaborating entity "scfifo_en91" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_lt91.tdf
    Info (12023): Found entity 1: a_dpfifo_lt91 File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_lt91" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/scfifo_en91.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_70i1.tdf
    Info (12023): Found entity 1: altsyncram_70i1 File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/altsyncram_70i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_70i1" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|altsyncram_70i1:FIFOram" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf
    Info (12023): Found entity 1: cmpr_4l8 File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/cmpr_4l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cmpr_4l8:almost_full_comparer" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf Line: 55
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cmpr_4l8:three_comparison" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf
    Info (12023): Found entity 1: cntr_hgb File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/cntr_hgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_hgb" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cntr_hgb:rd_ptr_msb" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf
    Info (12023): Found entity 1: cntr_ug7 File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/cntr_ug7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ug7" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cntr_ug7:usedw_counter" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf
    Info (12023): Found entity 1: cntr_igb File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/cntr_igb.tdf Line: 26
Info (12128): Elaborating entity "cntr_igb" for hierarchy "sdram:u0|custom_master:d_cache_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_en91:auto_generated|a_dpfifo_lt91:dpfifo|cntr_igb:wr_ptr" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf Line: 59
Info (12128): Elaborating entity "custom_master" for hierarchy "sdram:u0|custom_master:d_cache_write" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v Line: 152
Info (12128): Elaborating entity "write_master" for hierarchy "sdram:u0|custom_master:d_cache_write|write_master:a_write_master" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/custom_master.v Line: 199
Info (12128): Elaborating entity "scfifo" for hierarchy "sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/write_master.v Line: 192
Info (12130): Elaborated megafunction instantiation "sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/write_master.v Line: 192
Info (12133): Instantiated megafunction "sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo" with the following parameter: File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/write_master.v Line: 192
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_pj91.tdf
    Info (12023): Found entity 1: scfifo_pj91 File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/scfifo_pj91.tdf Line: 25
Info (12128): Elaborating entity "scfifo_pj91" for hierarchy "sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_pj91:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_0q91.tdf
    Info (12023): Found entity 1: a_dpfifo_0q91 File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_0q91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_0q91" for hierarchy "sdram:u0|custom_master:d_cache_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_pj91:auto_generated|a_dpfifo_0q91:dpfifo" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/scfifo_pj91.tdf Line: 37
Info (12128): Elaborating entity "sdram_pll_0" for hierarchy "sdram:u0|sdram_pll_0:pll_0" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v Line: 198
Info (12128): Elaborating entity "altera_pll" for hierarchy "sdram:u0|sdram_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sdram:u0|sdram_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v Line: 88
Info (12133): Instantiated megafunction "sdram:u0|sdram_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "sdram_sdram_controller" for hierarchy "sdram:u0|sdram_sdram_controller:sdram_controller" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v Line: 221
Info (12128): Elaborating entity "sdram_sdram_controller_input_efifo_module" for hierarchy "sdram:u0|sdram_sdram_controller:sdram_controller|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v Line: 298
Info (12128): Elaborating entity "sdram_mm_interconnect_0" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v Line: 253
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_read_avalon_master_translator" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 286
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:d_cache_write_avalon_master_translator" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 346
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 470
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_read_avalon_master_agent" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 551
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:d_cache_write_avalon_master_agent" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 632
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:i_cache_read_avalon_master_agent" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 713
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 797
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 838
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 879
Info (12128): Elaborating entity "sdram_mm_interconnect_0_router" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 895
Info (12128): Elaborating entity "sdram_mm_interconnect_0_router_default_decode" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router:router|sdram_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "sdram_mm_interconnect_0_router_003" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router_003:router_003" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 943
Info (12128): Elaborating entity "sdram_mm_interconnect_0_router_003_default_decode" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_router_003:router_003|sdram_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv Line: 180
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 993
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "sdram_mm_interconnect_0_cmd_demux" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 1010
Info (12128): Elaborating entity "sdram_mm_interconnect_0_cmd_mux" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 1073
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "sdram_mm_interconnect_0_rsp_demux" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 1102
Info (12128): Elaborating entity "sdram_mm_interconnect_0_rsp_mux" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 1119
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 1219
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 1285
Info (12128): Elaborating entity "sdram_mm_interconnect_0_avalon_st_adapter" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v Line: 1314
Info (12128): Elaborating entity "sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sdram:u0|altera_reset_controller:rst_controller" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v Line: 316
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "mips_core" for hierarchy "mips_core:MIPS_CORE" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv Line: 149
Warning (10036): Verilog HDL or VHDL warning at mips_core.sv(316): object "pcfile" assigned a value but never read File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 316
Warning (10036): Verilog HDL or VHDL warning at mips_core.sv(317): object "wbfile" assigned a value but never read File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 317
Info (12128): Elaborating entity "decoder_output_ifc" for hierarchy "mips_core:MIPS_CORE|decoder_output_ifc:register_map_output" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 32
Info (12128): Elaborating entity "pc_ifc" for hierarchy "mips_core:MIPS_CORE|pc_ifc:if_pc_current" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 40
Info (12128): Elaborating entity "cache_output_ifc" for hierarchy "mips_core:MIPS_CORE|cache_output_ifc:if_i_cache_output" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 42
Info (12128): Elaborating entity "reg_file_output_ifc" for hierarchy "mips_core:MIPS_CORE|reg_file_output_ifc:dec_reg_file_output" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 50
Info (12128): Elaborating entity "branch_decoded_ifc" for hierarchy "mips_core:MIPS_CORE|branch_decoded_ifc:dec_branch_decoded" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 52
Info (12128): Elaborating entity "alu_input_ifc" for hierarchy "mips_core:MIPS_CORE|alu_input_ifc:dec_alu_input" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 53
Info (12128): Elaborating entity "alu_pass_through_ifc" for hierarchy "mips_core:MIPS_CORE|alu_pass_through_ifc:dec_alu_pass_through" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 54
Info (12128): Elaborating entity "alu_output_ifc" for hierarchy "mips_core:MIPS_CORE|alu_output_ifc:ex_alu_output" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 62
Info (12128): Elaborating entity "llsc_input_ifc" for hierarchy "mips_core:MIPS_CORE|llsc_input_ifc:ex_llsc_input" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 63
Info (12128): Elaborating entity "branch_result_ifc" for hierarchy "mips_core:MIPS_CORE|branch_result_ifc:ex_branch_result" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 64
Info (12128): Elaborating entity "d_cache_input_ifc" for hierarchy "mips_core:MIPS_CORE|d_cache_input_ifc:ex_d_cache_input" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 65
Info (12128): Elaborating entity "d_cache_pass_through_ifc" for hierarchy "mips_core:MIPS_CORE|d_cache_pass_through_ifc:ex_d_cache_pass_through" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 66
Info (12128): Elaborating entity "llsc_output_ifc" for hierarchy "mips_core:MIPS_CORE|llsc_output_ifc:llsc_mem_output" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 70
Info (12128): Elaborating entity "write_back_ifc" for hierarchy "mips_core:MIPS_CORE|write_back_ifc:mem_write_back" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 77
Info (12128): Elaborating entity "hazard_control_ifc" for hierarchy "mips_core:MIPS_CORE|hazard_control_ifc:i2i_hc" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 84
Info (12128): Elaborating entity "load_pc_ifc" for hierarchy "mips_core:MIPS_CORE|load_pc_ifc:load_pc" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 89
Info (12128): Elaborating entity "fetch_unit" for hierarchy "mips_core:MIPS_CORE|fetch_unit:FETCH_UNIT" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 104
Info (12128): Elaborating entity "i_cache" for hierarchy "mips_core:MIPS_CORE|i_cache:I_CACHE" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 114
Warning (10230): Verilog HDL assignment warning at i_cache.sv(149): truncated value with size 32 to match size of target (26) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/i_cache.sv Line: 149
Info (12128): Elaborating entity "cache_bank" for hierarchy "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/i_cache.sv Line: 103
Info (12128): Elaborating entity "cache_bank_core" for hierarchy "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:databanks[0].databank|cache_bank_core:BANK_CORE" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/cache_bank.sv Line: 39
Info (12128): Elaborating entity "cache_bank" for hierarchy "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/i_cache.sv Line: 125
Info (12128): Elaborating entity "cache_bank_core" for hierarchy "mips_core:MIPS_CORE|i_cache:I_CACHE|cache_bank:tagbank|cache_bank_core:BANK_CORE" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/cache_bank.sv Line: 39
Info (12128): Elaborating entity "pr_i2d" for hierarchy "mips_core:MIPS_CORE|pr_i2d:PR_I2D" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 130
Info (12128): Elaborating entity "decoder" for hierarchy "mips_core:MIPS_CORE|decoder:DECODER" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 139
Warning (10175): Verilog HDL warning at decoder.sv(553): ignoring unsupported system task File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv Line: 553
Info (12128): Elaborating entity "register_Map_Table" for hierarchy "mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv Line: 145
Warning (10855): Verilog HDL warning at register_map_table.sv(31): initial value for variable free_list should be constant File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 31
Warning (10034): Output port "out.alu_ctl" at register_map_table.sv(19) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 19
Warning (10034): Output port "out.valid" at register_map_table.sv(19) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 19
Warning (10034): Output port "out.branch_target" at register_map_table.sv(19) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 19
Warning (10034): Output port "out.is_branch_jump" at register_map_table.sv(19) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 19
Warning (10034): Output port "out.is_jump" at register_map_table.sv(19) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 19
Warning (10034): Output port "out.is_jump_reg" at register_map_table.sv(19) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 19
Warning (10034): Output port "out.is_mem_access" at register_map_table.sv(19) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 19
Warning (10034): Output port "out.mem_action" at register_map_table.sv(19) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 19
Warning (10034): Output port "out.immediate" at register_map_table.sv(19) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 19
Warning (10034): Output port "out.uses_immediate" at register_map_table.sv(19) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 19
Warning (10034): Output port "out.is_ll" at register_map_table.sv(19) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 19
Warning (10034): Output port "out.is_sc" at register_map_table.sv(19) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 19
Warning (10034): Output port "out.is_sw" at register_map_table.sv(19) has no driver File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 19
Info (10041): Inferred latch for "free_list[63]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[62]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[61]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[60]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[59]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[58]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[57]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[56]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[55]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[54]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[53]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[52]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[51]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[50]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[49]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[48]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[47]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[46]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[45]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[44]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[43]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[42]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[41]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[40]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[39]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[38]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[37]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[36]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[35]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[34]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[33]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[32]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[31]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[30]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[29]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[28]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[27]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[26]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[25]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[24]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[23]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[22]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[21]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[20]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[19]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[18]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[17]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[16]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[15]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[14]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[13]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[12]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[11]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[10]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[9]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[8]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[7]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[6]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[5]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[4]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[3]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[2]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[1]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (10041): Inferred latch for "free_list[0]" at register_map_table.sv(59) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 59
Info (12128): Elaborating entity "register_Map_Table_ifc" for hierarchy "mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE|register_Map_Table_ifc:register_Map_Table" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 24
Info (12128): Elaborating entity "priority_encoder" for hierarchy "mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE|priority_encoder:encoder" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 29
Warning (10230): Verilog HDL assignment warning at priority_encoder.sv(37): truncated value with size 32 to match size of target (6) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv Line: 37
Warning (10240): Verilog HDL Always Construct warning at priority_encoder.sv(34): inferring latch(es) for variable "encoding_output", which holds its previous value in one or more paths through the always construct File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv Line: 34
Error (10166): SystemVerilog RTL Coding error at priority_encoder.sv(34): always_comb construct does not infer purely combinational logic. File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv Line: 34
Info (10041): Inferred latch for "encoding_output[0]" at priority_encoder.sv(46) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv Line: 46
Info (10041): Inferred latch for "encoding_output[1]" at priority_encoder.sv(46) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv Line: 46
Info (10041): Inferred latch for "encoding_output[2]" at priority_encoder.sv(46) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv Line: 46
Info (10041): Inferred latch for "encoding_output[3]" at priority_encoder.sv(46) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv Line: 46
Info (10041): Inferred latch for "encoding_output[4]" at priority_encoder.sv(46) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv Line: 46
Info (10041): Inferred latch for "encoding_output[5]" at priority_encoder.sv(46) File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv Line: 46
Error (12152): Can't elaborate user hierarchy "mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE|priority_encoder:encoder" File: C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv Line: 29
Info (144001): Generated suppressed messages file C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 36 warnings
    Error: Peak virtual memory: 4829 megabytes
    Error: Processing ended: Wed Jun 02 19:27:22 2021
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.map.smsg.


