;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @-1, 0
	SUB @127, @106
	MOV -1, <-92
	MOV -1, <-92
	SUB @127, @106
	MOV -1, <-92
	MOV -1, <-92
	MOV -1, <-92
	SLT #121, 106
	SUB 161, 723
	SPL 201, 120
	CMP 201, 120
	DAT #-12, <10
	SPL 201, 120
	SUB 201, 120
	MOV -1, <-92
	ADD #121, 106
	ADD 270, 60
	SUB @127, 106
	SUB @121, 106
	CMP 201, 120
	ADD 210, 60
	SUB 201, 120
	JMP 121, 106
	ADD #121, 106
	CMP #121, 106
	CMP #121, 106
	JMN 201, 120
	JMP 201, 120
	SUB -1, <-92
	JMZ -1, @-92
	SUB #121, 106
	JMP <-1
	JMP 0, <2
	MOV -1, <-92
	SUB #121, 106
	DJN -1, @-92
	JMN 20, #12
	SUB @127, 106
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 20, #12
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 10, 200
	SUB @127, @106
	MOV -1, <-92
	MOV -1, <-92
	MOV -1, <-92
	CMP @-1, 0
	MOV -1, <-92
	MOV -1, <-92
	SLT #121, 106
	SUB 161, 723
	SPL 201, 120
	CMP 201, 120
	CMP 201, 120
