Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/kanish/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_tb_behav xil_defaultlib.mac_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 48 for port 'c' [/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac_tb.v:12]
WARNING: [VRFC 10-3091] actual bit length 48 differs from formal bit length 9 for port 'P' [/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ADDSUB' [/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CARRYIN' [/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CE' [/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac.v:71]
WARNING: [VRFC 10-3091] actual bit length 48 differs from formal bit length 9 for port 'LOAD_DATA' [/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/kanish/System_Design_through_FPGA/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.DSP48E1(ADREG=0,DREG=0)
Compiling module unimacro_ver.MACC_MACRO(DEVICE="7SERIES",WIDT...
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_tb_behav
