
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'grgov' on host 'finn_dev_grgov' (Linux_x86_64 version 5.8.0-41-generic) on Sat Jan 30 13:18:12 +0000 2021
INFO: [HLS 200-10] In directory '/workspace/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_0_iidgd1ba'
Sourcing Tcl script '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_0_iidgd1ba/hls_syn_ConvolutionInputGenerator_0.tcl'
HLS project: project_ConvolutionInputGenerator_0
HW source dir: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_0_iidgd1ba
INFO: [HLS 200-10] Creating and opening project '/workspace/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_0_iidgd1ba/project_ConvolutionInputGenerator_0'.
INFO: [HLS 200-10] Adding design file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_0_iidgd1ba/top_ConvolutionInputGenerator_0.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/workspace/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_0_iidgd1ba/project_ConvolutionInputGenerator_0/sol1'.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
WARNING: [XFORM 203-506] Disable code size check when do loop unroll.
WARNING: [ANALYSIS 214-1] Skip long-run-time warning caused by lots of load/store instructions.
WARNING: [HLS 200-483] The 'config_rtl -auto_prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_auto_prefix' as its replacement.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_0_iidgd1ba/top_ConvolutionInputGenerator_0.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 2378 ; free virtual = 42110
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 2378 ; free virtual = 42110
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'memory_resource<ap_uint<8> (*) [768]>' into 'ConvolutionInputGenerator<3u, 128u, 4u, 12u, 10u, 2u, 1u, ap_resource_lutram>' (/workspace/finn-hlslib/slidingwindow.h:183).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 2297 ; free virtual = 42031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 2342 ; free virtual = 42077
WARNING: [XFORM 203-311] Ignored reset directive (/workspace/finn-hlslib/slidingwindow.h:195:1): variable 'inp' is not static or global variable.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/workspace/finn-hlslib/slidingwindow.h:196) in function 'ConvolutionInputGenerator<3u, 128u, 4u, 12u, 10u, 2u, 1u, ap_resource_lutram>' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/workspace/finn-hlslib/slidingwindow.h:196) in function 'ConvolutionInputGenerator<3u, 128u, 4u, 12u, 10u, 2u, 1u, ap_resource_lutram>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/workspace/finn-hlslib/slidingwindow.h:180) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/workspace/finn-hlslib/slidingwindow.h:249:1) to (/workspace/finn-hlslib/slidingwindow.h:262:9) in function 'ConvolutionInputGenerator<3u, 128u, 4u, 12u, 10u, 2u, 1u, ap_resource_lutram>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 2324 ; free virtual = 42060
WARNING: [XFORM 203-631] Renaming function 'ConvolutionInputGenerator<3u, 128u, 4u, 12u, 10u, 2u, 1u, ap_resource_lutram>' to 'ConvolutionInputGene.1' (/workspace/finn-hlslib/slidingwindow.h:141:19)
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0].V' (/workspace/finn-hlslib/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1].V' (/workspace/finn-hlslib/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2].V' (/workspace/finn-hlslib/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3].V' (/workspace/finn-hlslib/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[0].V' (/workspace/finn-hlslib/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[1].V' (/workspace/finn-hlslib/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[2].V' (/workspace/finn-hlslib/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf[3].V' (/workspace/finn-hlslib/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'select.ln257' (/workspace/finn-hlslib/slidingwindow.h:257:13).
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/workspace/finn-hlslib/slidingwindow.h:248:11)
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuf[0].V' (/workspace/finn-hlslib/slidingwindow.h:202:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 2312 ; free virtual = 42048
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ConvolutionInputGenerator_0' ...
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGene.1' to 'ConvolutionInputGene_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGene_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.28 seconds; current allocated memory: 161.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 162.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 162.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 162.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGene_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_1_inputBuf_0_V' to 'ConvolutionInputGbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_1_inputBuf_1_V' to 'ConvolutionInputGcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_1_inputBuf_2_V' to 'ConvolutionInputGdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGene_1_inputBuf_3_V' to 'ConvolutionInputGeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_0_mux_42_8_1_1' to 'ConvolutionInputGfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ConvolutionInputGfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGene_1'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 163.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ConvolutionInputGenerator_0/in0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ConvolutionInputGenerator_0/out_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'ConvolutionInputGenerator_0' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_0'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 166.958 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 127.17 MHz
INFO: [RTMG 210-278] Implementing memory 'ConvolutionInputGenerator_0_ConvolutionInputGbkb_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1661.020 ; gain = 1227.777 ; free physical = 2289 ; free virtual = 42038
INFO: [VHDL 208-304] Generating VHDL RTL for ConvolutionInputGenerator_0 with prefix ConvolutionInputGenerator_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for ConvolutionInputGenerator_0 with prefix ConvolutionInputGenerator_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 30 13:19:06 2021...
INFO: [HLS 200-112] Total elapsed time: 57.45 seconds; peak allocated memory: 166.958 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jan 30 13:19:09 2021...
