# ğŸŒŸ Week 0 / Task 1 â€” VSD Program Foundation & Tool Setup

Welcome to the beginning of my **RISC-V SoC Tapeout (VSD Program)** journey.  
This week was all about **building the environment** and **setting up essential tools** that will power my RTL-to-GDS design flow.

---

## ğŸ–¥ï¸ Virtual Machine Configuration

A dedicated VM was configured to ensure smooth performance for synthesis, simulation, and waveform analysis.

| Resource | Configuration |
|----------|---------------|
| ğŸ§ **OS** | Ubuntu 20.04 LTS |
| ğŸ’¾ **RAM** | 6 GB |
| ğŸ’¿ **Storage** | 50 GB HDD |
| âš¡ **vCPUs** | 4 |

 **Why this setup?** â†’ All are open source resources .Balanced resources for handling synthesis, running simulations, and debugging waveforms.

---

## âš™ï¸ Tools Installed & Verified

The following open-source tools were installed successfully:

| Tool | Purpose | Status |
|------|----------|--------|
| ğŸ§  **Yosys** | RTL synthesis (Verilog â†’ Gate-level netlist) | âœ” Installed |
| ğŸ“Ÿ **Icarus Verilog** | Compile & simulate Verilog designs | âœ” Installed |
| ğŸ“Š **GTKWave** | Waveform viewer for simulation results | âœ” Installed |

---

## ğŸ”§ Installation Steps in Ubuntu




### ğŸ§  Yosys (RTL Synthesis Tool)

- `sudo apt-get update`  
- `git clone https://github.com/YosysHQ/yosys.git`  
- `cd yosys`  
- `sudo apt install make` 
- `sudo apt-get install build-essential clang bison flex \`  
  `libreadline-dev gawk tcl-dev libffi-dev git \`  
  `graphviz xdot pkg-config python3 libboost-system-dev \`  
  `libboost-python-dev libboost-filesystem-dev zlib1g-dev`  
- `make config-gcc`  
- `make`  
- `sudo make install`  

Verify: `yosys -V`


### ğŸ“Ÿ Icarus Verilog (Tool to Compile & simulate Verilog designs )

- `sudo apt-get update`  
- `sudo apt-get install iverilog`  

âœ… Verify: `iverilog -V`

###  ğŸ“Š GTKWave (Waveform viewer for simulation results)


- `sudo apt-get update`  
- `sudo apt install gtkwave`  

âœ… Verify: `gtkwave --version`



Summary

ğŸ–¥ï¸ Configured a Virtual Machine with Ubuntu  6 GB RAM, 50 GB storage, 4 vCPUs

âš™ï¸ Installed and verified three key tools:

ğŸ§  Yosys 

ğŸ“Ÿ Icarus Verilog 

ğŸ“Š GTKWave 

 Environment is fully set up for upcoming VSD program tasks

A solid foundation is now in place â€” ready to design, simulate, and take the next step toward silicon.

