Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Feb 27 17:38:53 2018
| Host         : NOBELIUM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              17 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              13 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------+------------------+------------------+----------------+
|     Clock Signal    |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+----------------------+------------------+------------------+----------------+
|  topclock_IBUF_BUFG | myfsm1/E[0]          | myfsm1/out[0]    |                1 |              1 |
|  topclock_IBUF_BUFG |                      | myfsm1/out[0]    |                2 |              4 |
|  topclock_IBUF_BUFG | myfsm1/out[1]        | myfsm1/out[0]    |                2 |              4 |
|  topclock_IBUF_BUFG | myfsm1/qb_reg[0][0]  | myfsm1/out[0]    |                1 |              4 |
|  topclock_IBUF_BUFG | myfsm1/qph_reg[0][0] | myfsm1/out[0]    |                1 |              4 |
|  topclock_IBUF_BUFG |                      | topreset_IBUF    |                2 |             13 |
+---------------------+----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     4 |
| 13     |                     1 |
+--------+-----------------------+


