ISim log file
Running: C:\Users\kevin\Documents\GitHub\Chip-Design\proj_asic\rtl\i2so\i2s_out\i2s_out_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/kevin/Documents/GitHub/Chip-Design/proj_asic/rtl/i2so/i2s_out/i2s_out_test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Queued 4294967295
Queued 2863311530
Queued 4294901760
Queued      65535
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Queued 4294967295
Queued 2863311530
Queued 4294901760
Queued      65535
Queued 3435973836
Queued  858993459
Queued  286331153
Stopped at time : 3104285 ns : File "C:/Users/kevin/Documents/GitHub/Chip-Design/proj_asic/rtl/i2so/i2s_out/i2s_out_test.v" Line 123
