Warning (10268): Verilog HDL information at sonar.sv(75): always construct contains both blocking and non-blocking assignments File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/sonar.sv Line: 75
Info (10281): Verilog HDL Declaration information at minibot4.sv(101): object "clock" differs only in case from object "CLOCK" in the same scope File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/minibot4.sv Line: 101
Info (10281): Verilog HDL Declaration information at uartDynamixel.sv(16): object "TXD" differs only in case from object "txd" in the same scope File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv Line: 16
Info (10281): Verilog HDL Declaration information at uartDynamixel.sv(15): object "RXD" differs only in case from object "rxd" in the same scope File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/FPGA_botassium/uartDynamixel.sv Line: 15
