                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
#################################################################
####################### Define Top Module #######################
#################################################################
set top_module UART_TX
UART_TX
#
#################################################################
################ Define Working Library Directory ###############
#################################################################
define_design_lib work -path ./work
1
set_svf UART_TX_dft.svf
1
#
#################################################################
############## Design Compiler Library Files #setup #############
#################################################################
lappend search_path "/home/IC/SYSTEM/UART_TX/std_cells"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/SYSTEM/UART_TX/std_cells
lappend search_path "/home/IC/SYSTEM/UART_TX/rtl"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/SYSTEM/UART_TX/std_cells /home/IC/SYSTEM/UART_TX/rtl
#
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
#
###### Standard Cell libraries ###### 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
#
###### Standard Cell & Hard Macros libraries ######
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
#
##################################################################
#################### Reading RTL Files  ##########################
##################################################################
set file_format verilog
verilog
#
read_file -format $file_format TX_FSM.v
Loading db file '/home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/SYSTEM/UART_TX/rtl/TX_FSM.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/SYSTEM/UART_TX/rtl/TX_FSM.v

Statistics for case statements in always block at line 41 in file
	'/home/IC/SYSTEM/UART_TX/rtl/TX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            43            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine TX_FSM line 29 in file
		'/home/IC/SYSTEM/UART_TX/rtl/TX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      BUSY_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TX_FSM line 35 in file
		'/home/IC/SYSTEM/UART_TX/rtl/TX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/SYSTEM/UART_TX/rtl/TX_FSM.db:TX_FSM'
Loaded 1 design.
Current design is 'TX_FSM'.
TX_FSM
read_file -format $file_format TX_MUX.v
Loading verilog file '/home/IC/SYSTEM/UART_TX/rtl/TX_MUX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/SYSTEM/UART_TX/rtl/TX_MUX.v

Inferred memory devices in process
	in routine TX_MUX line 36 in file
		'/home/IC/SYSTEM/UART_TX/rtl/TX_MUX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     MUX_OUT_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/SYSTEM/UART_TX/rtl/TX_MUX.db:TX_MUX'
Loaded 1 design.
Current design is 'TX_MUX'.
TX_MUX
read_file -format $file_format TX_Serializer&parityCalc.v
Loading verilog file '/home/IC/SYSTEM/UART_TX/rtl/TX_Serializer&parityCalc.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/SYSTEM/UART_TX/rtl/TX_Serializer&parityCalc.v

Statistics for case statements in always block at line 47 in file
	'/home/IC/SYSTEM/UART_TX/rtl/TX_Serializer&parityCalc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            50            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Serializer_parityCalc line 22 in file
		'/home/IC/SYSTEM/UART_TX/rtl/TX_Serializer&parityCalc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    registers_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ser_data_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| Serializer_parityCalc/39 |   8    |    1    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/SYSTEM/UART_TX/rtl/Serializer_parityCalc.db:Serializer_parityCalc'
Loaded 1 design.
Current design is 'Serializer_parityCalc'.
Serializer_parityCalc
read_file -format $file_format mux2X1.v
Loading verilog file '/home/IC/SYSTEM/UART_TX/rtl/mux2X1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/SYSTEM/UART_TX/rtl/mux2X1.v
Presto compilation completed successfully.
Current design is now '/home/IC/SYSTEM/UART_TX/rtl/mux2X1.db:mux2X1'
Loaded 1 design.
Current design is 'mux2X1'.
mux2X1
read_file -format $file_format UART_TX.v
Loading verilog file '/home/IC/SYSTEM/UART_TX/rtl/UART_TX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/SYSTEM/UART_TX/rtl/UART_TX.v
Presto compilation completed successfully.
Current design is now '/home/IC/SYSTEM/UART_TX/rtl/UART_TX.db:UART_TX'
Loaded 1 design.
Current design is 'UART_TX'.
UART_TX
#
##################################################################
################## Defining toplevel #############################
##################################################################
current_design $top_module
Current design is 'UART_TX'.
{UART_TX}
#
##################################################################
############### Liniking All The Design Parts ####################
##################################################################
link 

  Linking design 'UART_TX'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (5 designs)               /home/IC/SYSTEM/UART_TX/rtl/UART_TX.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
##################################################################
################ checking design consistency #####################
##################################################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 20 03:16:39 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Unconnected ports (LINT-28)                                     3

Cells                                                               3
    Cells do not drive (LINT-1)                                     1
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'Serializer_parityCalc', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'UART_TX', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'UART_TX', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'UART_TX', a pin on submodule 'DUT2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start_bit' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'DUT2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop_bit' is connected to logic 1. 
1
##################################################################
########################## Path groups ###########################
##################################################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
####################################################################
################ Define Design Constraints #########################
####################################################################
source -echo ./cons.tcl
# Constraints
# ----------------------------------------------------------------------------
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
set Tperiod 100
create_clock -name "SysCLK" -period $Tperiod [get_ports CLK]
#
# 2. Generated Clock Definitions
###########No generated clocks #########
#
# 3. Clock Latencies
set_clock_latency 0 [get_clocks "SysCLK"]
#
# 4. Clock Uncertainties
set_clock_uncertainty -setup 0.25 [get_clocks SysCLK]
set_clock_uncertainty -hold 0.05 [get_clocks SysCLK]
#
# 4. Clock Transitions
set_clock_transition 0.1 [get_clocks SysCLK]
#
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
####################################################################################
#
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay  [expr 0.3*$Tperiod]
set out_delay [expr 0.3*$Tperiod]
#
#Constrain Input Paths
set_input_delay $in_delay -clock "SysCLK" [get_ports P_DATA]
set_input_delay $in_delay -clock "SysCLK" [get_ports DATA_VALID]
set_input_delay $in_delay -clock "SysCLK" [get_ports PAR_EN]
set_input_delay $in_delay -clock "SysCLK" [get_ports PAR_TYP]
#
#Constrain Output Paths
set_output_delay $out_delay -clock "SysCLK" [get_ports TX_OUT]
set_output_delay $out_delay -clock "SysCLK" [get_ports BUSY]
#
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set slow "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
#
set_driving_cell -library $slow -lib_cell BUFX2M [get_ports P_DATA]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library $slow -lib_cell BUFX2M [get_ports DATA_VALID]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library $slow -lib_cell BUFX2M [get_ports PAR_EN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library $slow -lib_cell BUFX2M [get_ports PAR_TYP]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
#
set_dont_touch_network SysCLK
#
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.5 [get_ports TX_OUT]
set_load 0.5 [get_ports BUSY]
#
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
#
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
#set_wire_load_model -name "tsmc13_wl10" -library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
#
####################################################################################
#########################################################
#### Section 8 : multicycle path ####
#########################################################
####################################################################################
#
####################################################################################
#########################################################
#### Section 9 : Case analysis for DFT ####
#########################################################
####################################################################################
set_case_analysis 0 [get_ports test_mode]
#
#
##################################################################
############## Configure scan chains for "DFT" ###################
##################################################################
set_scan_configuration -clock_mixing no_mix -style multiplexed_flip_flop -replace true -max_length 100
Accepted scan configuration for modes: all_dft
1
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design UART_TX has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TX_MUX'
  Processing 'TX_FSM'
  Processing 'Serializer_parityCalc'
  Processing 'mux2X1_0'
  Processing 'mux2X1_1'
  Processing 'UART_TX'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1902.7      0.00       0.0       0.0                          
    0:00:01    1902.7      0.00       0.0       0.0                          
    0:00:01    1902.7      0.00       0.0       0.0                          
    0:00:01    1902.7      0.00       0.0       0.0                          
    0:00:01    1902.7      0.00       0.0       0.0                          
    0:00:01    1073.2      0.00       0.0       0.0                          
    0:00:01    1073.2      0.00       0.0       0.0                          
    0:00:01    1073.2      0.00       0.0       0.0                          
    0:00:01    1073.2      0.00       0.0       0.0                          
    0:00:01    1073.2      0.00       0.0       0.0                          
    0:00:01    1073.2      0.00       0.0       0.0                          
    0:00:01    1073.2      0.00       0.0       0.0                          
    0:00:01    1073.2      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1073.2      0.00       0.0       0.0                          
    0:00:01    1073.2      0.00       0.0       0.0                          
    0:00:01    1043.7      0.00       0.0       6.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1043.7      0.00       0.0       6.9                          
    0:00:01    1063.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
Loading db file '/home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#
####################################################################
#################### Mapping and optimization ######################
####################################################################
compile -map_effort high

Information: There are 5 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design UART_TX has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TX_MUX'
  Processing 'TX_FSM'
  Processing 'Serializer_parityCalc'
  Processing 'mux2X1_0'
  Processing 'mux2X1_1'
  Processing 'UART_TX'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1819.2      0.00       0.0       0.0                          
    0:00:01    1819.2      0.00       0.0       0.0                          
    0:00:01    1819.2      0.00       0.0       0.0                          
    0:00:01    1819.2      0.00       0.0       0.0                          
    0:00:01    1819.2      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1063.7      0.00       0.0       0.0                          
    0:00:01    1035.5      0.00       0.0       6.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1035.5      0.00       0.0       6.9                          
    0:00:01    1055.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1055.5      0.00       0.0       0.0                          
    0:00:01    1055.5      0.00       0.0       0.0                          
    0:00:01    1055.5      0.00       0.0       0.0                          
    0:00:01    1055.5      0.00       0.0       0.0                          
    0:00:01    1055.5      0.00       0.0       0.0                          
    0:00:01    1055.5      0.00       0.0       0.0                          
    0:00:01    1055.5      0.00       0.0       0.0                          
    0:00:01    1055.5      0.00       0.0       0.0                          
    0:00:01    1055.5      0.00       0.0       0.0                          
    0:00:01    1055.5      0.00       0.0       0.0                          
    0:00:01    1055.5      0.00       0.0       0.0                          
Loading db file '/home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
set_svf -off
1
#
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
#
##################################################################
######################## DFT Section #############################
##################################################################
##################### Define DFT Signals ########################
set_dft_signal -port [get_ports scan_clk] -type ScanClock -view existing_dft -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst] -type Reset -view existing_dft -active_state 0 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode -view existing_dft -active_state 1
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant -view spec -active_state 1
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE] -type ScanEnable -view spec -active_state 1 -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI] -type ScanDataIn -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO] -type ScanDataOut -view spec
Accepted dft signal specification for modes: all_dft
1
#
##################### Create Test Protocol #####################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
#
##################### Pre-DFT Design Rule Checking #####################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 18 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  18 cells are valid scan cells
         DUT0/ser_data_reg
         DUT0/registers_reg[4]
         DUT0/registers_reg[0]
         DUT0/registers_reg[2]
         DUT0/registers_reg[3]
         DUT0/counter_reg[2]
         DUT0/ser_done_reg
         DUT0/counter_reg[1]
         DUT0/counter_reg[0]
         DUT0/registers_reg[5]
         DUT0/registers_reg[1]
         DUT0/registers_reg[6]
         DUT0/registers_reg[7]
         DUT1/current_state_reg[1]
         DUT1/current_state_reg[0]
         DUT1/current_state_reg[2]
         DUT1/BUSY_reg
         DUT2/MUX_OUT_reg

Information: Test design rule checking completed. (TEST-123)
1
#
##################### Preview DFT #####################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : UART_TX
Version: K-2015.06
Date   : Wed Sep 20 03:16:57 2023
****************************************

Number of chains: 1
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI -->  SO                            18   DUT0/counter_reg[0]      (scan_clk, 30.0, rising) 
1
#
##################### Insert DFT #####################
insert_dft
Loading db file '/home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------

1
#
##################### Optimize Logic post DFT #####################
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design UART_TX has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1055.5      0.00       0.0       0.0                          
    0:00:01    1055.5      0.00       0.0       0.0                          
    0:00:02    1033.1      0.00       0.0       6.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    1033.1      0.00       0.0       6.9                          
    0:00:02    1057.9      0.00       0.0       0.0                          
Loading db file '/home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/SYSTEM/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#
###################### Design Rule Checking post DFT ###################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 18 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  18 cells are valid scan cells
         DUT0/ser_data_reg
         DUT0/registers_reg[4]
         DUT0/registers_reg[0]
         DUT0/registers_reg[2]
         DUT0/registers_reg[3]
         DUT0/counter_reg[2]
         DUT0/ser_done_reg
         DUT0/counter_reg[1]
         DUT0/counter_reg[0]
         DUT0/registers_reg[5]
         DUT0/registers_reg[1]
         DUT0/registers_reg[6]
         DUT0/registers_reg[7]
         DUT1/current_state_reg[0]
         DUT1/current_state_reg[2]
         DUT1/current_state_reg[1]
         DUT1/BUSY_reg
         DUT2/MUX_OUT_reg

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 656 faults were added to fault list.
 0             418     58         0/0/0    89.48%      0.00
 0              54      0         2/0/0    98.31%      0.00
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT        641
 Possibly detected                PT          0
 Undetectable                     UD          4
 ATPG untestable                  AU         11
 Not detected                     ND          0
 -----------------------------------------------
 total faults                               656
 test coverage                            98.31%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
#
#############################################################################
###################### Write out Design after compile #######################
#############################################################################
#Avoid Writing assign statements in the netlist
change_name -hier -rule verilog
Warning: In the design UART_TX, net 'BUSY' is connecting multiple ports. (UCN-1)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
write_file -format verilog -hierarchy -output UART_TX_TOP_dft.v
Writing verilog file '/home/IC/SYSTEM/UART_TX/dft/UART_TX_TOP_dft.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -format ddc -hierarchy -output UART_TX_TOP_dft.ddc
Writing ddc file 'UART_TX_TOP_dft.ddc'.
1
write_sdc UART_TX_TOP_dft.sdc
1
write_sdf UART_TX_TOP_dft.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/SYSTEM/UART_TX/dft/UART_TX_TOP_dft.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
#
#############################################################################
############################# Reporting #####################################
#############################################################################
report_area -hierarchy > area_dft.rpt
report_power -hierarchy > power_dft.rpt
#
report_timing -max_paths 5 -delay_type min > hold_dft.rpt
report_timing -max_paths 5 -delay_type max > setup_dft.rpt
#
report_clock -attributes > clock_dft.rpt
report_constraint -all_violators > constraints_dft.rpt
#
report_port > ports.rpt
dft_drc -verbose -coverage_estimate > coverage_dft.rpt
#
######################################################################
####################### Starting GUI #################################
######################################################################
gui_start
Current design is 'UART_TX'.
#exit
dc_shell> dc_shell> Current design is 'UART_TX'.
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/generic.sdb'
dc_shell> 