--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml mycpu.twx mycpu.ncd -o mycpu.twr mycpu.pcf -ucf basys.ucf

Design file:              mycpu.ncd
Physical constraint file: mycpu.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
mAddr<0>    |   10.588(R)|clk_BUFGP         |   0.000|
mAddr<1>    |   10.141(R)|clk_BUFGP         |   0.000|
mAddr<2>    |   10.351(R)|clk_BUFGP         |   0.000|
mAddr<3>    |   10.500(R)|clk_BUFGP         |   0.000|
mAddr<4>    |   10.229(R)|clk_BUFGP         |   0.000|
mAddr<5>    |   10.433(R)|clk_BUFGP         |   0.000|
mAddr<6>    |   10.400(R)|clk_BUFGP         |   0.000|
mAddr<7>    |   10.405(R)|clk_BUFGP         |   0.000|
stage<0>    |    7.497(R)|clk_BUFGP         |   0.000|
stage<1>    |    7.799(R)|clk_BUFGP         |   0.000|
stage<2>    |    7.348(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock isAuto to Pad
------------+------------+---------------------+--------+
            | clk (edge) |                     | Clock  |
Destination |   to PAD   |Internal Clock(s)    | Phase  |
------------+------------+---------------------+--------+
mAddr<0>    |   10.314(F)|stages/ins_cmp_eq0000|   0.000|
mAddr<1>    |   10.159(F)|stages/ins_cmp_eq0000|   0.000|
mAddr<2>    |   10.052(F)|stages/ins_cmp_eq0000|   0.000|
mAddr<3>    |    9.896(F)|stages/ins_cmp_eq0000|   0.000|
mAddr<4>    |    9.865(F)|stages/ins_cmp_eq0000|   0.000|
mAddr<5>    |   10.794(F)|stages/ins_cmp_eq0000|   0.000|
mAddr<6>    |   10.277(F)|stages/ins_cmp_eq0000|   0.000|
mAddr<7>    |   10.533(F)|stages/ins_cmp_eq0000|   0.000|
------------+------------+---------------------+--------+

Clock nextStage to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
mAddr<0>    |   10.321(R)|nextStage_BUFGP   |   0.000|
mAddr<1>    |    9.874(R)|nextStage_BUFGP   |   0.000|
mAddr<2>    |   10.084(R)|nextStage_BUFGP   |   0.000|
mAddr<3>    |   10.233(R)|nextStage_BUFGP   |   0.000|
mAddr<4>    |    9.962(R)|nextStage_BUFGP   |   0.000|
mAddr<5>    |   10.166(R)|nextStage_BUFGP   |   0.000|
mAddr<6>    |   10.133(R)|nextStage_BUFGP   |   0.000|
mAddr<7>    |   10.138(R)|nextStage_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock isAuto
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
isAuto         |         |         |         |    2.939|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock nextStage
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
nextStage      |    2.719|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
isAuto         |mAddr<0>       |    9.135|
isAuto         |mAddr<1>       |    8.688|
isAuto         |mAddr<2>       |    8.898|
isAuto         |mAddr<3>       |    9.047|
isAuto         |mAddr<4>       |    8.776|
isAuto         |mAddr<5>       |    8.980|
isAuto         |mAddr<6>       |    8.947|
isAuto         |mAddr<7>       |    8.952|
---------------+---------------+---------+


Analysis completed Mon Feb 24 11:30:51 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



