verilog work "ids_sim/generic_regs.v"
