$comment
	File created using the following command:
		vcd file fourbitadd.msim.vcd -direction
$end
$date
	Tue Nov 17 15:24:05 2015
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module fourbitadd_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # C_IN $end
$var wire 1 $ C_OUT $end
$var wire 1 % S [3] $end
$var wire 1 & S [2] $end
$var wire 1 ' S [1] $end
$var wire 1 ( S [0] $end
$var wire 1 ) sampler $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 1 A[2]~input_o $end
$var wire 1 2 C_IN~input_o $end
$var wire 1 3 B[1]~input_o $end
$var wire 1 4 B[0]~input_o $end
$var wire 1 5 A[1]~input_o $end
$var wire 1 6 A[0]~input_o $end
$var wire 1 7 inst3|inst~combout $end
$var wire 1 8 A[3]~input_o $end
$var wire 1 9 B[2]~input_o $end
$var wire 1 : B[3]~input_o $end
$var wire 1 ; inst|inst~combout $end
$var wire 1 < inst|inst12~0_combout $end
$var wire 1 = inst2|inst12~0_combout $end
$var wire 1 > inst3|inst12~0_combout $end
$var wire 1 ? inst4|inst12~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 !
b10 "
0#
0$
1(
1'
1&
1%
x)
0*
1+
x,
1-
1.
1/
00
11
02
13
04
05
16
07
18
09
0:
0;
1<
1=
1>
1?
$end
#1000000
