
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.123521                       # Number of seconds simulated
sim_ticks                                123520754697                       # Number of ticks simulated
final_tick                               688819186524                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 159515                       # Simulator instruction rate (inst/s)
host_op_rate                                   204285                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2121687                       # Simulator tick rate (ticks/s)
host_mem_usage                               67381928                       # Number of bytes of host memory used
host_seconds                                 58218.18                       # Real time elapsed on the host
sim_insts                                  9286665563                       # Number of instructions simulated
sim_ops                                   11893098704                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2071552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2069760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2075392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1996544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1225472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      4055936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1225856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2023936                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16783360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5414016                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5414016                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16184                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16170                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16214                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        15598                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         9574                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        31687                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         9577                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        15812                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                131120                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           42297                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                42297                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16770882                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        37305                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16756374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        35233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16801970                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        40414                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16163632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9921183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        38342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     32836069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        42487                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9924292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        39378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16385392                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135874817                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36269                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        37305                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        35233                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        40414                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45596                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        38342                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        42487                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        39378                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             315024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43830820                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43830820                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43830820                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16770882                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        37305                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16756374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        35233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16801970                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        40414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16163632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9921183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        38342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     32836069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        42487                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9924292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        39378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16385392                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              179705638                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               296212842                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21805156                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19462287                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1738480                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14482802                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14206603                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310211                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52047                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230255320                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123885993                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21805156                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15516814                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27610479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5714125                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5412520                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13935607                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1706335                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    267244207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.760109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       239633728     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4202214      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133809      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4157033      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1334260      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3839493      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          608103      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          988387      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10347180      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    267244207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073613                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418233                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228275018                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7446014                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27555382                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22302                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3945487                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2064822                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20371                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138600948                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38415                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3945487                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228504335                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4612806                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2110615                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27329734                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       741226                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138402957                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          191                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        107230                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       553801                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181409576                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627329710                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627329710                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034306                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34375244                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18589                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9398                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1769399                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24939085                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4066150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26684                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       927219                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137690555                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18652                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128894543                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82400                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24920783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51093985                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    267244207                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.482310                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.095592                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    210785337     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17714826      6.63%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18926199      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10972415      4.11%     96.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5674411      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1419598      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1678723      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39482      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33216      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    267244207                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215379     57.32%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87476     23.28%     80.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        72922     19.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101089055     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012875      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22751291     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4032132      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128894543                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435142                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375777                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002915                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    525491469                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162630340                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125615102                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129270320                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102145                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5101019                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          359                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100205                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3945487                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3805444                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91312                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137709301                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18266                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24939085                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4066150                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9394                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         46022                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2159                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          359                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172028                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       671079                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1843107                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127263928                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22430703                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1630614                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   94                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26462631                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19335830                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4031928                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429637                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125643590                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125615102                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76000137                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165659440                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.424070                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458773                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615979                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25098372                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1727622                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    263298720                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.427712                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.296810                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    221339912     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16500561      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10570647      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3352009      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5531570      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1080197      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       685771      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       628218      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3609835      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    263298720                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615979                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267929                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436174                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3609835                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           397402859                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279377382                       # The number of ROB writes
system.switch_cpus0.timesIdled                5136213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28968635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615979                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.962128                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.962128                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.337595                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.337595                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591492506                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163692436                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147152016                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus1.numCycles               296212842                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21752992                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19417214                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1735489                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     14419396                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14175239                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1306415                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51928                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    229739789                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             123607070                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21752992                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15481654                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27546353                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5705114                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5500714                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13904962                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1703421                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    266746745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.519203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.759685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       239200392     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         4190394      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2129523      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4148819      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1332173      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3831263      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          606510      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          985539      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10322132      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    266746745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073437                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.417291                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       227761401                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7532294                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27491375                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22141                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3939530                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2058156                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        20330                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     138276007                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        38379                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3939530                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       227990424                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4698421                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2112473                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27266055                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       739838                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     138079080                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          205                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        106466                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       553293                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    180983468                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    625861793                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    625861793                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    146654270                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34329155                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18543                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9381                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1765344                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     24888686                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4054334                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        26014                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       924908                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         137370468                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18606                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        128585011                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        82331                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24887037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51043092                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          128                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    266746745                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.482049                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.095371                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    210425179     78.89%     78.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17668988      6.62%     85.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     18883940      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10943936      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      5660516      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1416316      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1675505      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        39259      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        33106      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    266746745                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         214811     57.33%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         87167     23.26%     80.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        72744     19.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    100838315     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1010042      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9162      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     22707327     17.66%     96.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4020165      3.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     128585011                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.434097                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             374722                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002914                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    524373820                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162276455                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    125310822                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     128959733                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       100543                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      5093816                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       100351                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3939530                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3891906                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91257                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    137389170                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18298                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     24888686                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4054334                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9376                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46005                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         2133                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1170034                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       669899                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1839933                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    126958270                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     22385858                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1626741                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   96                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            26405800                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19288318                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4019942                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.428605                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             125339450                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            125310822                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75818219                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        165246255                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.423043                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.458820                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99753033                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112330609                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25063561                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18478                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1724654                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    262807215                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.427426                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.296409                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    220956594     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16455967      6.26%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10543437      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3343039      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5519263      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1078005      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       684536      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       626634      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3599740      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    262807215                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99753033                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112330609                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              23748840                       # Number of memory references committed
system.switch_cpus1.commit.loads             19794857                       # Number of loads committed
system.switch_cpus1.commit.membars               9219                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17224917                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         98184519                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1407880                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3599740                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           396601268                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          278731038                       # The number of ROB writes
system.switch_cpus1.timesIdled                5126278                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               29466097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99753033                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112330609                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99753033                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.969462                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.969462                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336761                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336761                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       590087884                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      163289837                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146822191                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18460                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus2.numCycles               296212842                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21826434                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19481402                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1742273                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14500151                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14222649                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1311351                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        52268                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    230556277                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             124008930                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21826434                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15534000                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27640873                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5723791                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5349004                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13953787                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1710084                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    267517904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.519433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.760021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       239877031     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         4208286      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2135549      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4161978      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1337794      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3844056      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          608413      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          988101      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10356696      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    267517904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073685                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.418648                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       228575339                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7383227                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27585711                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22293                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3951330                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2066937                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        20390                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     138737797                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        38383                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3951330                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       228804845                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4574411                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2087841                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27360122                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       739351                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     138540576                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          196                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        106344                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       552354                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    181591109                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    627954321                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    627954321                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    147178517                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34412566                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18607                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9409                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1761059                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     24965165                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4069253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        26347                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       926907                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         137829495                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18668                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        129027469                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        82010                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24947983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51128354                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    267517904                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482313                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.095549                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    210997359     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17736389      6.63%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     18948107      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10979599      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      5683720      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1420952      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1679233      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        39329      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        33216      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    267517904                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         215352     57.29%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         87490     23.28%     80.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        73032     19.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    101195719     78.43%     78.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1013694      0.79%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9198      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     22773889     17.65%     96.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4034969      3.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     129027469                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.435590                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             375874                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002913                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    526030726                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    162796488                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    125744070                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     129403343                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       101071                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      5105855                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        99873                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3951330                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3766649                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91131                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    137848260                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        18271                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     24965165                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4069253                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9402                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45684                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         2145                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1174799                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       671853                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1846652                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    127394162                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     22453835                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1633307                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   97                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            26488568                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19355996                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4034733                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.430076                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             125772298                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            125744070                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76078276                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        165822016                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.424506                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458795                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100100640                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112727604                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25125691                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18550                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1731405                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    263566574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.427701                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.296833                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    221567689     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16517482      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10578709      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3354484      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5537341      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1081819      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       686432      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       628743      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3613875      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    263566574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100100640                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112727604                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              23828683                       # Number of memory references committed
system.switch_cpus2.commit.loads             19859303                       # Number of loads committed
system.switch_cpus2.commit.membars               9255                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17285222                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         98533183                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1413351                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3613875                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           397805617                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          279661118                       # The number of ROB writes
system.switch_cpus2.timesIdled                5142658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               28694938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100100640                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112727604                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100100640                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.959150                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.959150                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.337935                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.337935                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       592098386                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      163858929                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147298213                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18532                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus3.numCycles               296212842                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23323635                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19124881                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2282690                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9615505                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9108512                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2393815                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       102746                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    222555722                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             132586620                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23323635                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11502327                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29157091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6489907                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      12099989                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13710646                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2266231                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    267983553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.951317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       238826462     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3161703      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3654466      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2007444      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2309643      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1271983      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          869658      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2261673      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13620521      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    267983553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078739                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.447606                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       220750636                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     13938940                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28914633                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       229807                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4149533                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3788079                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        21218                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     161846619                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts       105073                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4149533                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       221102966                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4897752                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      8055688                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         28805220                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       972390                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     161749318                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          250                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        250166                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       450061                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    224791992                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    753122940                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    753122940                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    191920800                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        32871192                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42282                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23566                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2601009                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15427940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8411207                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       219850                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1871971                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         161509894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        42381                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        152620841                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       212793                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20216355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     46718938                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4688                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    267983553                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569516                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260405                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    203686389     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     25854880      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13891866      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9625465      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8409895      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4299697      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1042749      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       669621      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       502991      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    267983553                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          40079     12.21%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        140217     42.73%     54.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       147852     45.06%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    127756504     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2387812      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18690      0.01%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14105217      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8352618      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     152620841                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515240                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             328148                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002150                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    573766176                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    181770079                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    150087730                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     152948989                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       382451                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2712358                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          957                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1454                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       185088                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         9344                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1139                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4149533                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        4343806                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       167299                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    161552407                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        66523                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15427940                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8411207                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23555                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        117354                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1454                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1322770                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1281636                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2604406                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    150369993                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13245047                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2250848                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21595813                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21041535                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8350766                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507642                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             150090119                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            150087730                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         89196995                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        233659040                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506689                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381740                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    112700490                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    138269620                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23284153                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        37693                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2295900                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    263834020                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524078                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342291                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    207349350     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     26191775      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10978658      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      6598721      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4563982      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2951491      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1528815      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1231731      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2439497      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    263834020                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    112700490                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     138269620                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              20941701                       # Number of memory references committed
system.switch_cpus3.commit.loads             12715582                       # Number of loads committed
system.switch_cpus3.commit.membars              18806                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19789999                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        124654298                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2813102                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2439497                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           422947542                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          327257162                       # The number of ROB writes
system.switch_cpus3.timesIdled                3408035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               28229289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          112700490                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            138269620                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    112700490                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.628319                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.628319                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380471                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380471                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       678291507                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      208304782                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      151047448                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         37658                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  61                       # Number of system calls
system.switch_cpus4.numCycles               296212842                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        24062037                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19687809                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2348279                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     10014671                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         9478239                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2483480                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect       106980                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    231608230                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             134526554                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           24062037                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     11961719                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             28088781                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        6404163                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       6429211                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         14169193                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2350336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    270151586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.952917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       242062805     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1313267      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2078908      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2814839      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2900292      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2454248      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1378356      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2033665      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        13115206      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    270151586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081232                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454155                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       229225032                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      8832622                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         28036290                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        32685                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       4024956                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3961463                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          385                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     165088414                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1998                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       4024956                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       229857646                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1731472                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      5641604                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27443429                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1452476                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     165025261                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          196                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        214537                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       623936                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    230244439                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    767737828                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    767737828                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    199673916                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30570523                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        40874                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        21246                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          4287865                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     15457580                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      8369734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        98502                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1945592                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         164816354                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        41019                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        156525497                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        21353                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18212545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     43593971                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1436                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    270151586                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579399                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270733                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    203946083     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     27197625     10.07%     85.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13785897      5.10%     90.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     10417500      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8191468      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3314062      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2069079      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1086054      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       143818      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    270151586                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          29468     11.23%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         97827     37.29%     48.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       135065     51.48%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    131645084     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2336905      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        19625      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     14180163      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      8343720      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     156525497                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528422                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             262360                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    583486293                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    183070551                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    154186199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     156787857                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       321258                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2486442                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          125                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          635                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       118201                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       4024956                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1382215                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       141364                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    164857536                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        66047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     15457580                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      8369734                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        21248                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        118949                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          635                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1363148                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1322408                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2685556                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    154374987                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     13344464                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2150510                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  163                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            21687863                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        21939915                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           8343399                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521162                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             154186446                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            154186199                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         88512403                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        238539950                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520525                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371059                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    116397937                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    143225638                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21631912                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        39583                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2378007                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    266126630                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.538186                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.387160                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    207398065     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     29096274     10.93%     88.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     11004206      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5241644      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4411751      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2530055      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      2228799      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1000741      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3215095      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    266126630                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    116397937                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     143225638                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              21222671                       # Number of memory references committed
system.switch_cpus4.commit.loads             12971138                       # Number of loads committed
system.switch_cpus4.commit.membars              19748                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          20653708                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        129044111                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2949278                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3215095                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           427768292                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          333740120                       # The number of ROB writes
system.switch_cpus4.timesIdled                3508657                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               26061256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          116397937                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            143225638                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    116397937                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.544829                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.544829                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392954                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392954                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       694793821                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      214773239                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      153027860                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         39548                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus5.numCycles               296212842                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        21971064                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     19823812                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1152842                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8570483                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7867897                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1216506                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        51120                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    233181549                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             138180649                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           21971064                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9084403                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27337183                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3610256                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      15364247                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         13381914                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1158786                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    278311445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.582490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.899925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       250974262     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          977954      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1993532      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          847163      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         4545206      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         4047729      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          790880      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1635478      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12499241      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    278311445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074173                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.466491                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       231616377                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     16943489                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27237450                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        86111                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2428013                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1930000                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          453                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     162038868                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2460                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2428013                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       231869561                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       14894891                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1223302                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         27091082                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       804591                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     161952787                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          320                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        364089                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       282322                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         9411                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    190113555                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    762822128                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    762822128                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    168795833                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        21317699                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        18811                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         9495                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1958907                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     38237746                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     19345754                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       177068                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       939430                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         161639488                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        18868                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        155490183                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        85576                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     12331347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     29472921                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           99                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    278311445                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.558691                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.353963                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    222848348     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     16729258      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     13652390      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5907045      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7439390      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      7153570      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      4060493      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       320966      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       199985      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    278311445                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         393333     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       3038341     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        88059      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     97527355     62.72%     62.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1356472      0.87%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         9312      0.01%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     37295802     23.99%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     19301242     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     155490183                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.524927                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3519733                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022636                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    592897116                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    173993806                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    154167922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     159009916                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       280638                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1465511                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          606                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         4110                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       118557                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        13724                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2428013                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       14381431                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       231914                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    161658455                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1544                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     38237746                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     19345754                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         9498                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        154200                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          117                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         4110                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       675799                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       675979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1351778                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    154404165                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     37171002                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1086014                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   99                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            56470353                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        20233220                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          19299351                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521261                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             154172082                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            154167922                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         83267540                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        164127179                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.520463                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507335                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    125292515                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    147240364                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     14435859                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        18769                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1178381                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    275883432                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533705                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.355832                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    222422369     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     19560792      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9154108      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      9039997      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2473127      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5     10454085      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       784936      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       573328      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1420690      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    275883432                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    125292515                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     147240364                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              55999421                       # Number of memory references committed
system.switch_cpus5.commit.loads             36772226                       # Number of loads committed
system.switch_cpus5.commit.membars               9370                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          19443314                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        130932536                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1426122                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1420690                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           436138588                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          325780708                       # The number of ROB writes
system.switch_cpus5.timesIdled                5074855                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               17901397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          125292515                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            147240364                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    125292515                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.364170                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.364170                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.422981                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.422981                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       763385412                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      179015078                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      192996080                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         18740                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  61                       # Number of system calls
system.switch_cpus6.numCycles               296212842                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        24086083                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19708479                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2346734                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9972428                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9481392                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2486011                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect       107184                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    231721101                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             134693189                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           24086083                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11967403                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             28113727                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6411569                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       6326588                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         14174539                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2348868                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    270195706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.612134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.953861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       242081979     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1313606      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2079567      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2813795      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2904451      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         2453412      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1379194      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         2035884      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13133818      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    270195706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081313                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.454718                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       229335946                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      8732050                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         28061752                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        32075                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4033882                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3964548                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          384                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     165268565                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1997                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4033882                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       229968842                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1735923                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      5535826                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         27467995                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      1453235                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     165205696                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          193                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        214660                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       624228                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    230491324                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    768596848                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    768596848                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    199818842                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        30672477                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        40852                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        21209                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          4288071                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15460933                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8379131                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        98427                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1947903                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         164998386                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        40995                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        156658551                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        21411                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     18291092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     43838018                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1384                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    270195706                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579797                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.271157                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    203942826     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     27214417     10.07%     85.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     13788474      5.10%     90.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3     10429793      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8199858      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3317972      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2072138      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1086137      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       144091      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    270195706                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          29293     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         96825     37.01%     48.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       135516     51.80%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    131753739     84.10%     84.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2342245      1.50%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        19639      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     14189646      9.06%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8353282      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     156658551                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.528872                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             261634                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001670                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    583795853                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    183331115                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    154324079                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     156920185                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       321331                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2480409                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          647                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       121649                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4033882                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1385973                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       141329                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    165039543                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        66486                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15460933                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8379131                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        21213                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        119013                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          647                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1362468                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1322386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2684854                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    154513107                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13354654                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2145444                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  162                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21707620                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        21955825                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8352966                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521629                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             154324360                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            154324079                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         88588367                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        238737893                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520991                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371070                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    116482363                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    143329488                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     21710086                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        39611                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2376484                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    266161824                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.538505                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.387503                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    207391854     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     29115579     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     11010455      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5248805      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4413245      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2534321      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      2228108      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1002305      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3217152      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    266161824                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    116482363                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     143329488                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              21238003                       # Number of memory references committed
system.switch_cpus6.commit.loads             12980521                       # Number of loads committed
system.switch_cpus6.commit.membars              19762                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          20668704                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        129137648                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2951409                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3217152                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           427983453                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          334113104                       # The number of ROB writes
system.switch_cpus6.timesIdled                3507886                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               26017136                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          116482363                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            143329488                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    116482363                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.542984                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.542984                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.393239                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.393239                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       695420432                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      214962732                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      153211862                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         39576                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus7.numCycles               296212842                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        23369352                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19164771                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2286052                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9605667                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         9122990                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2396052                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       102395                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    222819088                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             132827228                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           23369352                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11519042                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             29211696                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6507066                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      11776936                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         13727754                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2269334                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    267992412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.952964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       238780716     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3165789      1.18%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         3666273      1.37%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2011958      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2313895      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1271711      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          867024      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         2264553      0.85%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13650493      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    267992412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078894                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.448418                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       221013665                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     13616914                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         28967305                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       231115                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       4163409                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3793519                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        21284                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     162144884                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts       104930                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       4163409                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       221368003                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        5029249                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      7594132                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         28857520                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       980095                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     162044583                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          255                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        256931                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       450869                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    225194602                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    754483169                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    754483169                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    192166929                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        33027673                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        42110                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        23371                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2614294                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     15465671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      8423883                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       221393                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1871784                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         161797645                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        42188                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        152848165                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       216047                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     20324913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     47036568                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         4447                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    267992412                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.570345                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.261123                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    203600326     75.97%     75.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     25893308      9.66%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13910772      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9637559      3.60%     94.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8425537      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      4307732      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1043962      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       669672      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       503544      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    267992412                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          40105     12.18%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        141323     42.91%     55.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       147909     44.91%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    127942808     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2391067      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        18714      0.01%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     14131547      9.25%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      8364029      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     152848165                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.516008                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             329337                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    574234126                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    182166209                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    150305079                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     153177502                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       383537                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2733820                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          966                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1467                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       187246                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         9358                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked         1116                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       4163409                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        4462200                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       170621                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    161839971                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        66557                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     15465671                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      8423883                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        23335                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        118342                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1467                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1323149                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1285776                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2608925                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    150590845                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13267224                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2257320                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  138                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21629316                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        21070891                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           8362092                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.508387                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             150307345                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            150305079                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         89330088                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        234022257                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.507423                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381716                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    112844978                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    138446830                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     23394754                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        37741                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2299057                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    263829003                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.524760                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.343064                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    207272260     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     26226434      9.94%     88.50% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10992619      4.17%     92.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      6604839      2.50%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4571819      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2952338      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1532506      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1232865      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2443323      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    263829003                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    112844978                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     138446830                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              20968488                       # Number of memory references committed
system.switch_cpus7.commit.loads             12731851                       # Number of loads committed
system.switch_cpus7.commit.membars              18830                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19815352                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        124814061                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2816702                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2443323                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           423226510                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          327846657                       # The number of ROB writes
system.switch_cpus7.timesIdled                3412797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               28220430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          112844978                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            138446830                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    112844978                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.624954                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.624954                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.380959                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.380959                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       679272518                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      208607448                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      151314282                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         37706                       # number of misc regfile writes
system.l20.replacements                         16219                       # number of replacements
system.l20.tagsinuse                      4095.793544                       # Cycle average of tags in use
system.l20.total_refs                          258801                       # Total number of references to valid blocks.
system.l20.sampled_refs                         20315                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.739404                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.281720                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.593026                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3005.332499                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1032.586298                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012520                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001610                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.733724                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.252096                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999950                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46135                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46136                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8262                       # number of Writeback hits
system.l20.Writeback_hits::total                 8262                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           84                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   84                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46219                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46220                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46219                       # number of overall hits
system.l20.overall_hits::total                  46220                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16184                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16219                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16184                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16219                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16184                       # number of overall misses
system.l20.overall_misses::total                16219                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19909904                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7245540769                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7265450673                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19909904                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7245540769                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7265450673                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19909904                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7245540769                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7265450673                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        62319                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              62355                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8262                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8262                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           84                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               84                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        62403                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               62439                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        62403                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              62439                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259696                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260107                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259347                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259758                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259347                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259758                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 568854.400000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 447697.773665                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 447959.225168                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 568854.400000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 447697.773665                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 447959.225168                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 568854.400000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 447697.773665                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 447959.225168                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2443                       # number of writebacks
system.l20.writebacks::total                     2443                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16184                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16219                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16184                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16219                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16184                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16219                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     17396368                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6082754734                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6100151102                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     17396368                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6082754734                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6100151102                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     17396368                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6082754734                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6100151102                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259696                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260107                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259347                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259758                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259347                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259758                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 497039.085714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 375849.897059                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 376111.418830                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 497039.085714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 375849.897059                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 376111.418830                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 497039.085714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 375849.897059                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 376111.418830                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16206                       # number of replacements
system.l21.tagsinuse                      4095.795618                       # Cycle average of tags in use
system.l21.total_refs                          258647                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20302                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.739976                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           51.285740                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.557925                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3004.804668                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1033.147284                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012521                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001601                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.733595                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.252233                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999950                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        46007                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  46008                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8236                       # number of Writeback hits
system.l21.Writeback_hits::total                 8236                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           83                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   83                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        46090                       # number of demand (read+write) hits
system.l21.demand_hits::total                   46091                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        46090                       # number of overall hits
system.l21.overall_hits::total                  46091                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16171                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16207                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16171                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16207                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16171                       # number of overall misses
system.l21.overall_misses::total                16207                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     39111530                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7523439310                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7562550840                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     39111530                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7523439310                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7562550840                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     39111530                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7523439310                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7562550840                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        62178                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              62215                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8236                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8236                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           83                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               83                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        62261                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               62298                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        62261                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              62298                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.260076                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.260500                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.259729                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.260153                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.259729                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.260153                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1086431.388889                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 465242.675778                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 466622.498920                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1086431.388889                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 465242.675778                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 466622.498920                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1086431.388889                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 465242.675778                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 466622.498920                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2441                       # number of writebacks
system.l21.writebacks::total                     2441                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16171                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16207                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16171                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16207                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16171                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16207                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     36524456                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6361331870                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6397856326                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     36524456                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6361331870                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6397856326                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     36524456                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6361331870                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6397856326                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260076                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.260500                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.259729                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.260153                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.259729                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.260153                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1014568.222222                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 393379.003772                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 394758.828037                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1014568.222222                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 393379.003772                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 394758.828037                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1014568.222222                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 393379.003772                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 394758.828037                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         16248                       # number of replacements
system.l22.tagsinuse                      4095.798609                       # Cycle average of tags in use
system.l22.total_refs                          258878                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20344                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.725029                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           51.284375                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.914044                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3005.275007                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1032.325183                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012521                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001688                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.733710                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.252033                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        46192                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  46193                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8282                       # number of Writeback hits
system.l22.Writeback_hits::total                 8282                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           84                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   84                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        46276                       # number of demand (read+write) hits
system.l22.demand_hits::total                   46277                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        46276                       # number of overall hits
system.l22.overall_hits::total                  46277                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        16214                       # number of ReadReq misses
system.l22.ReadReq_misses::total                16248                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        16214                       # number of demand (read+write) misses
system.l22.demand_misses::total                 16248                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        16214                       # number of overall misses
system.l22.overall_misses::total                16248                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     19358885                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   7095601890                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     7114960775                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     19358885                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   7095601890                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      7114960775                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     19358885                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   7095601890                       # number of overall miss cycles
system.l22.overall_miss_latency::total     7114960775                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        62406                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              62441                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8282                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8282                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           84                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               84                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        62490                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               62525                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        62490                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              62525                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.259815                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.260214                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.259466                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.259864                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.259466                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.259864                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 569378.970588                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 437621.924880                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 437897.635094                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 569378.970588                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 437621.924880                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 437897.635094                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 569378.970588                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 437621.924880                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 437897.635094                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2450                       # number of writebacks
system.l22.writebacks::total                     2450                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        16214                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           16248                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        16214                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            16248                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        16214                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           16248                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     16917685                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5930867861                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5947785546                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     16917685                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5930867861                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5947785546                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     16917685                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5930867861                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5947785546                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.259815                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.260214                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.259466                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.259864                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.259466                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.259864                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 497578.970588                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 365786.842297                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 366062.625923                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 497578.970588                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 365786.842297                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 366062.625923                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 497578.970588                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 365786.842297                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 366062.625923                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         15640                       # number of replacements
system.l23.tagsinuse                      4095.470820                       # Cycle average of tags in use
system.l23.total_refs                          437495                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19736                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.167359                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           82.893384                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.552219                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2832.080371                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1172.944847                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020238                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001844                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.691426                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.286363                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999871                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        47213                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  47214                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           26533                       # number of Writeback hits
system.l23.Writeback_hits::total                26533                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          173                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  173                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        47386                       # number of demand (read+write) hits
system.l23.demand_hits::total                   47387                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        47386                       # number of overall hits
system.l23.overall_hits::total                  47387                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        15595                       # number of ReadReq misses
system.l23.ReadReq_misses::total                15634                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        15598                       # number of demand (read+write) misses
system.l23.demand_misses::total                 15637                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        15598                       # number of overall misses
system.l23.overall_misses::total                15637                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35808671                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   8013182683                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     8048991354                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      2136527                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      2136527                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35808671                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   8015319210                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      8051127881                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35808671                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   8015319210                       # number of overall miss cycles
system.l23.overall_miss_latency::total     8051127881                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        62808                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              62848                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        26533                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            26533                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          176                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              176                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        62984                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               63024                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        62984                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              63024                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.248296                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.248759                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.017045                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.017045                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.247650                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.248112                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.247650                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.248112                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 918171.051282                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 513830.245784                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 514838.899450                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 712175.666667                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 712175.666667                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 918171.051282                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 513868.394025                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 514876.759033                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 918171.051282                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 513868.394025                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 514876.759033                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                9483                       # number of writebacks
system.l23.writebacks::total                     9483                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        15595                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           15634                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        15598                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            15637                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        15598                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           15637                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     33007879                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   6892624658                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   6925632537                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1921127                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1921127                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     33007879                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   6894545785                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   6927553664                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     33007879                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   6894545785                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   6927553664                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.248296                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.248759                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.017045                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.017045                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.247650                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.248112                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.247650                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.248112                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 846355.871795                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 441976.573132                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 442985.322822                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 640375.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 640375.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 846355.871795                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 442014.731696                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 443023.192684                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 846355.871795                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 442014.731696                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 443023.192684                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          9621                       # number of replacements
system.l24.tagsinuse                      4095.386166                       # Cycle average of tags in use
system.l24.total_refs                          331282                       # Total number of references to valid blocks.
system.l24.sampled_refs                         13717                       # Sample count of references to valid blocks.
system.l24.avg_refs                         24.151199                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.542482                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    13.155110                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2585.424506                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1418.264068                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019175                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003212                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.631207                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.346256                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999850                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        37720                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  37722                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           11611                       # number of Writeback hits
system.l24.Writeback_hits::total                11611                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          175                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  175                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        37895                       # number of demand (read+write) hits
system.l24.demand_hits::total                   37897                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        37895                       # number of overall hits
system.l24.overall_hits::total                  37897                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         9575                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 9619                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         9575                       # number of demand (read+write) misses
system.l24.demand_misses::total                  9619                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         9575                       # number of overall misses
system.l24.overall_misses::total                 9619                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     38346680                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   4468669610                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     4507016290                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     38346680                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   4468669610                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      4507016290                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     38346680                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   4468669610                       # number of overall miss cycles
system.l24.overall_miss_latency::total     4507016290                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           46                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        47295                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              47341                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        11611                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            11611                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          175                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              175                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           46                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        47470                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               47516                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           46                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        47470                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              47516                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.956522                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.202453                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.203185                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.956522                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.201706                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.202437                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.956522                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.201706                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.202437                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 871515.454545                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 466701.786945                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 468553.518037                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 871515.454545                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 466701.786945                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 468553.518037                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 871515.454545                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 466701.786945                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 468553.518037                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                5115                       # number of writebacks
system.l24.writebacks::total                     5115                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           44                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         9574                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            9618                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           44                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         9574                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             9618                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           44                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         9574                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            9618                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     35186488                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   3779330159                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   3814516647                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     35186488                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   3779330159                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   3814516647                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     35186488                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   3779330159                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   3814516647                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.202432                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.203164                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.956522                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.201685                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.202416                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.956522                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.201685                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.202416                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 799692.909091                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 394749.337685                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 396601.855583                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 799692.909091                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 394749.337685                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 396601.855583                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 799692.909091                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 394749.337685                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 396601.855583                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         31724                       # number of replacements
system.l25.tagsinuse                      4095.905555                       # Cycle average of tags in use
system.l25.total_refs                          428595                       # Total number of references to valid blocks.
system.l25.sampled_refs                         35820                       # Sample count of references to valid blocks.
system.l25.avg_refs                         11.965243                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           10.547468                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     3.652061                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  3384.561565                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data           697.144461                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002575                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.000892                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.826309                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.170201                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        59039                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  59040                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           23874                       # number of Writeback hits
system.l25.Writeback_hits::total                23874                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           87                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   87                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        59126                       # number of demand (read+write) hits
system.l25.demand_hits::total                   59127                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        59126                       # number of overall hits
system.l25.overall_hits::total                  59127                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        31687                       # number of ReadReq misses
system.l25.ReadReq_misses::total                31724                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        31687                       # number of demand (read+write) misses
system.l25.demand_misses::total                 31724                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        31687                       # number of overall misses
system.l25.overall_misses::total                31724                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     35253085                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  16701758975                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    16737012060                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     35253085                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  16701758975                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     16737012060                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     35253085                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  16701758975                       # number of overall miss cycles
system.l25.overall_miss_latency::total    16737012060                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        90726                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              90764                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        23874                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            23874                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           87                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               87                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        90813                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               90851                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        90813                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              90851                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.349260                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.349522                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.348926                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.349187                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.348926                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.349187                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 952786.081081                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 527085.523243                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 527582.021813                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 952786.081081                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 527085.523243                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 527582.021813                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 952786.081081                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 527085.523243                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 527582.021813                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                5722                       # number of writebacks
system.l25.writebacks::total                     5722                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        31687                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           31724                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        31687                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            31724                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        31687                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           31724                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     32595258                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  14425734682                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  14458329940                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     32595258                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  14425734682                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  14458329940                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     32595258                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  14425734682                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  14458329940                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.349260                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.349522                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.348926                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.349187                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.348926                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.349187                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 880952.918919                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 455257.193234                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 455753.686168                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 880952.918919                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 455257.193234                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 455753.686168                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 880952.918919                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 455257.193234                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 455753.686168                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          9621                       # number of replacements
system.l26.tagsinuse                      4095.388238                       # Cycle average of tags in use
system.l26.total_refs                          331314                       # Total number of references to valid blocks.
system.l26.sampled_refs                         13717                       # Sample count of references to valid blocks.
system.l26.avg_refs                         24.153532                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           78.540186                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    12.249303                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2587.177800                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1417.420948                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.019175                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002991                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.631635                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.346050                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999851                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        37743                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  37745                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           11620                       # number of Writeback hits
system.l26.Writeback_hits::total                11620                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          175                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  175                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        37918                       # number of demand (read+write) hits
system.l26.demand_hits::total                   37920                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        37918                       # number of overall hits
system.l26.overall_hits::total                  37920                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         9578                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 9619                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         9578                       # number of demand (read+write) misses
system.l26.demand_misses::total                  9619                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         9578                       # number of overall misses
system.l26.overall_misses::total                 9619                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     27926699                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   4398873793                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     4426800492                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     27926699                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   4398873793                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      4426800492                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     27926699                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   4398873793                       # number of overall miss cycles
system.l26.overall_miss_latency::total     4426800492                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           43                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        47321                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              47364                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        11620                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            11620                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          175                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              175                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           43                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        47496                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               47539                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           43                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        47496                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              47539                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.202405                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.203087                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.201659                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.202339                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.201659                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.202339                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst       681139                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 459268.510441                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 460214.210625                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst       681139                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 459268.510441                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 460214.210625                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst       681139                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 459268.510441                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 460214.210625                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                5117                       # number of writebacks
system.l26.writebacks::total                     5117                       # number of writebacks
system.l26.ReadReq_mshr_hits::switch_cpus6.data            1                       # number of ReadReq MSHR hits
system.l26.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l26.demand_mshr_hits::switch_cpus6.data            1                       # number of demand (read+write) MSHR hits
system.l26.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l26.overall_mshr_hits::switch_cpus6.data            1                       # number of overall MSHR hits
system.l26.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         9577                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            9618                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         9577                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             9618                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         9577                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            9618                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     24981229                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   3710013410                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   3734994639                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     24981229                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   3710013410                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   3734994639                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     24981229                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   3710013410                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   3734994639                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.202384                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.203066                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.201638                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.202318                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.201638                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.202318                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 609298.268293                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 387387.846925                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 388333.815658                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 609298.268293                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 387387.846925                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 388333.815658                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 609298.268293                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 387387.846925                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 388333.815658                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         15854                       # number of replacements
system.l27.tagsinuse                      4095.469366                       # Cycle average of tags in use
system.l27.total_refs                          437676                       # Total number of references to valid blocks.
system.l27.sampled_refs                         19950                       # Sample count of references to valid blocks.
system.l27.avg_refs                         21.938647                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           82.367665                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     7.089750                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2855.541127                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1150.470824                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.020109                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.001731                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.697154                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.280877                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999870                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        47390                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  47391                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           26536                       # number of Writeback hits
system.l27.Writeback_hits::total                26536                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          174                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  174                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        47564                       # number of demand (read+write) hits
system.l27.demand_hits::total                   47565                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        47564                       # number of overall hits
system.l27.overall_hits::total                  47565                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        15811                       # number of ReadReq misses
system.l27.ReadReq_misses::total                15849                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        15812                       # number of demand (read+write) misses
system.l27.demand_misses::total                 15850                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        15812                       # number of overall misses
system.l27.overall_misses::total                15850                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     31246628                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   7894901018                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     7926147646                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       751653                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       751653                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     31246628                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   7895652671                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      7926899299                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     31246628                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   7895652671                       # number of overall miss cycles
system.l27.overall_miss_latency::total     7926899299                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        63201                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              63240                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        26536                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            26536                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          175                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              175                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        63376                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               63415                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        63376                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              63415                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.250170                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.250617                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.005714                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.005714                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.249495                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.249941                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.249495                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.249941                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 822279.684211                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 499329.645057                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 500103.958988                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       751653                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       751653                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 822279.684211                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 499345.602770                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 500119.829590                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 822279.684211                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 499345.602770                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 500119.829590                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                9526                       # number of writebacks
system.l27.writebacks::total                     9526                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        15811                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           15849                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        15812                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            15850                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        15812                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           15850                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     28518228                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   6759259055                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   6787777283                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       679853                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       679853                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     28518228                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   6759938908                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   6788457136                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     28518228                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   6759938908                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   6788457136                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.250170                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.250617                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.005714                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.005714                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.249495                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.249941                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.249495                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.249941                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 750479.684211                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 427503.576940                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 428277.953372                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       679853                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       679853                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 750479.684211                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 427519.536302                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 428293.825615                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 750479.684211                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 427519.536302                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 428293.825615                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               560.089236                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013967828                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1801008.575488                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.948252                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.140983                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.056007                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.897579                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13935559                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13935559                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13935559                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13935559                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13935559                       # number of overall hits
system.cpu0.icache.overall_hits::total       13935559                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     25496499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     25496499                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     25496499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     25496499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     25496499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     25496499                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13935607                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13935607                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13935607                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13935607                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13935607                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13935607                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 531177.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 531177.062500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 531177.062500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 531177.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 531177.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 531177.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     20327323                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20327323                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     20327323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20327323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     20327323                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20327323                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 564647.861111                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 564647.861111                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 564647.861111                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 564647.861111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 564647.861111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 564647.861111                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62403                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243193180                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62659                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3881.217064                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.516433                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.483567                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783267                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216733                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20483781                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20483781                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946812                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946812                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9317                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9317                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24430593                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24430593                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24430593                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24430593                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       212971                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       212971                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       213382                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        213382                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       213382                       # number of overall misses
system.cpu0.dcache.overall_misses::total       213382                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  48949904176                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  48949904176                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     35523470                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     35523470                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  48985427646                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  48985427646                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  48985427646                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  48985427646                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20696752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20696752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24643975                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24643975                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24643975                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24643975                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010290                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010290                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008659                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008659                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008659                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008659                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 229843.049880                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 229843.049880                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86431.800487                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86431.800487                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 229566.822159                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 229566.822159                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 229566.822159                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 229566.822159                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8262                       # number of writebacks
system.cpu0.dcache.writebacks::total             8262                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       150652                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       150652                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       150979                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       150979                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       150979                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       150979                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62319                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62319                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62403                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62403                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62403                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62403                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10401766856                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10401766856                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5494839                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5494839                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10407261695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10407261695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10407261695                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10407261695                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 166911.645822                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 166911.645822                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65414.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65414.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 166775.021954                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 166775.021954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 166775.021954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 166775.021954                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               560.297654                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013937186                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1797760.968085                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.140131                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   524.157523                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.057917                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.839996                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.897913                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13904917                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13904917                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13904917                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13904917                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13904917                       # number of overall hits
system.cpu1.icache.overall_hits::total       13904917                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     44005702                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     44005702                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     44005702                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     44005702                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     44005702                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     44005702                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13904962                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13904962                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13904962                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13904962                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13904962                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13904962                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 977904.488889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 977904.488889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 977904.488889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 977904.488889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 977904.488889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 977904.488889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     39490685                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     39490685                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     39490685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     39490685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     39490685                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     39490685                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1067315.810811                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1067315.810811                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1067315.810811                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1067315.810811                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1067315.810811                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1067315.810811                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 62260                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               243143218                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 62516                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3889.295828                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   200.297174                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    55.702826                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.782411                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.217589                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     20445775                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20445775                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3934914                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3934914                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9287                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9287                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9230                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9230                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     24380689                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        24380689                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     24380689                       # number of overall hits
system.cpu1.dcache.overall_hits::total       24380689                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       212311                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       212311                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          403                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          403                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       212714                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        212714                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       212714                       # number of overall misses
system.cpu1.dcache.overall_misses::total       212714                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  50621261570                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  50621261570                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     34971510                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     34971510                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  50656233080                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  50656233080                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  50656233080                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  50656233080                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     20658086                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20658086                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3935317                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3935317                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9230                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9230                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     24593403                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     24593403                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     24593403                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     24593403                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010277                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010277                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008649                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008649                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008649                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008649                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 238429.763743                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 238429.763743                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86777.940447                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86777.940447                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 238142.449862                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 238142.449862                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 238142.449862                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 238142.449862                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8236                       # number of writebacks
system.cpu1.dcache.writebacks::total             8236                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       150133                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       150133                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          320                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          320                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       150453                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       150453                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       150453                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       150453                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        62178                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        62178                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           83                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           83                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        62261                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        62261                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        62261                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        62261                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10671361442                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10671361442                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5422330                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5422330                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10676783772                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10676783772                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10676783772                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10676783772                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002532                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002532                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171626.000225                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 171626.000225                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65329.277108                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65329.277108                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 171484.296301                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 171484.296301                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 171484.296301                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 171484.296301                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               559.449153                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013986009                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1804245.567616                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    33.432187                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.016966                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.053577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.842976                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.896553                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13953740                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13953740                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13953740                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13953740                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13953740                       # number of overall hits
system.cpu2.icache.overall_hits::total       13953740                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           47                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.cpu2.icache.overall_misses::total           47                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     24492206                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24492206                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     24492206                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24492206                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     24492206                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24492206                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13953787                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13953787                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13953787                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13953787                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13953787                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13953787                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 521110.765957                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 521110.765957                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 521110.765957                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 521110.765957                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 521110.765957                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 521110.765957                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     19724351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     19724351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     19724351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     19724351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     19724351                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     19724351                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 563552.885714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 563552.885714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 563552.885714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 563552.885714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 563552.885714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 563552.885714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 62490                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               243219438                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 62746                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3876.254072                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   200.074082                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    55.925918                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.781539                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.218461                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     20506609                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20506609                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3950235                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3950235                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9316                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9316                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9266                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9266                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     24456844                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        24456844                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     24456844                       # number of overall hits
system.cpu2.dcache.overall_hits::total       24456844                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       213163                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       213163                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          407                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          407                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       213570                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        213570                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       213570                       # number of overall misses
system.cpu2.dcache.overall_misses::total       213570                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  48078773919                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  48078773919                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     35256456                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     35256456                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  48114030375                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  48114030375                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  48114030375                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  48114030375                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     20719772                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20719772                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3950642                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3950642                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9266                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9266                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     24670414                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     24670414                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     24670414                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     24670414                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010288                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010288                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000103                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008657                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008657                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008657                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008657                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 225549.339796                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 225549.339796                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86625.199017                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86625.199017                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 225284.592288                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 225284.592288                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 225284.592288                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 225284.592288                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8282                       # number of writebacks
system.cpu2.dcache.writebacks::total             8282                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       150757                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       150757                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          323                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          323                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       151080                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       151080                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       151080                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       151080                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        62406                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        62406                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           84                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        62490                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        62490                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        62490                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        62490                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  10256307842                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10256307842                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5483266                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5483266                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  10261791108                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10261791108                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  10261791108                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10261791108                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002533                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002533                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 164348.105022                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 164348.105022                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65276.976190                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65276.976190                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 164214.932117                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 164214.932117                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 164214.932117                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 164214.932117                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               520.911353                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1088378419                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2085016.128352                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.911353                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062358                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.834794                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13710592                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13710592                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13710592                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13710592                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13710592                       # number of overall hits
system.cpu3.icache.overall_hits::total       13710592                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     47682766                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     47682766                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     47682766                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     47682766                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     47682766                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     47682766                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13710646                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13710646                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13710646                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13710646                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13710646                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13710646                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 883014.185185                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 883014.185185                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 883014.185185                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 883014.185185                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 883014.185185                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 883014.185185                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     36209756                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36209756                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     36209756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36209756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     36209756                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36209756                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 905243.900000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 905243.900000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 905243.900000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 905243.900000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 905243.900000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 905243.900000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 62984                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               186242223                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 63240                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               2945.006689                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.256222                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.743778                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.915063                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.084937                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9669719                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9669719                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8180440                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8180440                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19977                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19977                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18829                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18829                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17850159                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17850159                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17850159                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17850159                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       215234                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       215234                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5472                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5472                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       220706                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        220706                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       220706                       # number of overall misses
system.cpu3.dcache.overall_misses::total       220706                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  50981636758                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  50981636758                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2175526859                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2175526859                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  53157163617                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  53157163617                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  53157163617                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  53157163617                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9884953                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9884953                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8185912                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8185912                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18829                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18829                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18070865                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18070865                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18070865                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18070865                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021774                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021774                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000668                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000668                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012213                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012213                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012213                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012213                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 236866.093452                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 236866.093452                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 397574.352887                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 397574.352887                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 240850.559645                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 240850.559645                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 240850.559645                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 240850.559645                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     13656879                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             74                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 184552.418919                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26533                       # number of writebacks
system.cpu3.dcache.writebacks::total            26533                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       152426                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       152426                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5296                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5296                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       157722                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       157722                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       157722                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       157722                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        62808                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        62808                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          176                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          176                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        62984                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        62984                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        62984                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        62984                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  11244026272                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  11244026272                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     13395755                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     13395755                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  11257422027                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  11257422027                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  11257422027                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  11257422027                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006354                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006354                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003485                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003485                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003485                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003485                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 179022.198956                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 179022.198956                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 76112.244318                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 76112.244318                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 178734.631446                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 178734.631446                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 178734.631446                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 178734.631446                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               519.920676                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1087304672                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2086957.143954                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    44.920676                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.071988                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.833206                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     14169135                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       14169135                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     14169135                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        14169135                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     14169135                       # number of overall hits
system.cpu4.icache.overall_hits::total       14169135                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           58                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           58                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           58                       # number of overall misses
system.cpu4.icache.overall_misses::total           58                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     46578999                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     46578999                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     46578999                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     46578999                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     46578999                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     46578999                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     14169193                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     14169193                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     14169193                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     14169193                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     14169193                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     14169193                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 803086.189655                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 803086.189655                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 803086.189655                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 803086.189655                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 803086.189655                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 803086.189655                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           46                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           46                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           46                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     38898620                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     38898620                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     38898620                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     38898620                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     38898620                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     38898620                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 845622.173913                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 845622.173913                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 845622.173913                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 845622.173913                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 845622.173913                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 845622.173913                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 47470                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               180199785                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 47726                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3775.715229                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.519570                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.480430                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912186                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087814                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9755495                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9755495                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      8212553                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       8212553                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        21094                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        21094                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        19774                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        19774                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17968048                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17968048                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17968048                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17968048                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       151898                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       151898                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         1030                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1030                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       152928                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        152928                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       152928                       # number of overall misses
system.cpu4.dcache.overall_misses::total       152928                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  28217576019                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  28217576019                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     86741161                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     86741161                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  28304317180                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  28304317180                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  28304317180                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  28304317180                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9907393                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9907393                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      8213583                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      8213583                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        21094                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        21094                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        19774                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        19774                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     18120976                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     18120976                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     18120976                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     18120976                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015332                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015332                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000125                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008439                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008439                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008439                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008439                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 185766.606664                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 185766.606664                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84214.719417                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84214.719417                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 185082.634835                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 185082.634835                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 185082.634835                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 185082.634835                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        11611                       # number of writebacks
system.cpu4.dcache.writebacks::total            11611                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       104603                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       104603                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          855                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          855                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       105458                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       105458                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       105458                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       105458                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        47295                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        47295                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          175                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        47470                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        47470                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        47470                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        47470                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   7007448999                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7007448999                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     11292024                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     11292024                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   7018741023                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   7018741023                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   7018741023                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   7018741023                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004774                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004774                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002620                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002620                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002620                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002620                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 148164.689692                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 148164.689692                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64525.851429                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64525.851429                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 147856.351864                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 147856.351864                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 147856.351864                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 147856.351864                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               578.265083                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1120909178                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1929275.693632                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.136307                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.128776                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.059513                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867194                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.926707                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     13381860                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13381860                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     13381860                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13381860                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     13381860                       # number of overall hits
system.cpu5.icache.overall_hits::total       13381860                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           54                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           54                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           54                       # number of overall misses
system.cpu5.icache.overall_misses::total           54                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     48092124                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     48092124                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     48092124                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     48092124                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     48092124                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     48092124                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     13381914                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13381914                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     13381914                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13381914                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     13381914                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13381914                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 890594.888889                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 890594.888889                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 890594.888889                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 890594.888889                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 890594.888889                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 890594.888889                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           16                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           16                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     35645586                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     35645586                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     35645586                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     35645586                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     35645586                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     35645586                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 938041.736842                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 938041.736842                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 938041.736842                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 938041.736842                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 938041.736842                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 938041.736842                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 90813                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               489504305                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 91069                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5375.092567                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.913126                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.086874                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437161                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562839                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     35072260                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       35072260                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     19207879                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      19207879                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         9390                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         9390                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         9370                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         9370                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     54280139                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        54280139                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     54280139                       # number of overall hits
system.cpu5.dcache.overall_hits::total       54280139                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       326287                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       326287                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          300                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          300                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       326587                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        326587                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       326587                       # number of overall misses
system.cpu5.dcache.overall_misses::total       326587                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  81576029873                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  81576029873                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     28642051                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     28642051                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  81604671924                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  81604671924                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  81604671924                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  81604671924                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     35398547                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     35398547                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     19208179                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     19208179                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         9390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         9390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         9370                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         9370                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     54606726                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     54606726                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     54606726                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     54606726                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009218                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009218                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005981                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005981                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005981                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005981                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 250013.116897                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 250013.116897                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 95473.503333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 95473.503333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 249871.158142                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 249871.158142                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 249871.158142                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 249871.158142                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        23874                       # number of writebacks
system.cpu5.dcache.writebacks::total            23874                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       235561                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       235561                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          213                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          213                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       235774                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       235774                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       235774                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       235774                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        90726                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        90726                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           87                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        90813                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        90813                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        90813                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        90813                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  21009357211                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  21009357211                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5989020                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5989020                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  21015346231                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  21015346231                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  21015346231                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  21015346231                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001663                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001663                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001663                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001663                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 231569.309911                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 231569.309911                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 68839.310345                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 68839.310345                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 231413.412518                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 231413.412518                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 231413.412518                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 231413.412518                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               516.983925                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1087310020                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2099054.092664                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    41.983925                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.067282                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.828500                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     14174483                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       14174483                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     14174483                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        14174483                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     14174483                       # number of overall hits
system.cpu6.icache.overall_hits::total       14174483                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           56                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           56                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           56                       # number of overall misses
system.cpu6.icache.overall_misses::total           56                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     33234359                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     33234359                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     33234359                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     33234359                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     33234359                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     33234359                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     14174539                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     14174539                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     14174539                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     14174539                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     14174539                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     14174539                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 593470.696429                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 593470.696429                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 593470.696429                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 593470.696429                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 593470.696429                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 593470.696429                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           43                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           43                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     28427413                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     28427413                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     28427413                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     28427413                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     28427413                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     28427413                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 661102.627907                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 661102.627907                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 661102.627907                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 661102.627907                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 661102.627907                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 661102.627907                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 47496                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               180213437                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 47752                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3773.945322                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.522729                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.477271                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912198                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087802                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9763234                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9763234                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      8218479                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       8218479                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        21067                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        21067                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        19788                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        19788                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17981713                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17981713                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17981713                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17981713                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       152051                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       152051                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         1027                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1027                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       153078                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        153078                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       153078                       # number of overall misses
system.cpu6.dcache.overall_misses::total       153078                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  28051766713                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  28051766713                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     86268814                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     86268814                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  28138035527                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  28138035527                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  28138035527                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  28138035527                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9915285                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9915285                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      8219506                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      8219506                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        21067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        21067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        19788                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        19788                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     18134791                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     18134791                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     18134791                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     18134791                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015335                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015335                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000125                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008441                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008441                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008441                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008441                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 184489.195816                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 184489.195816                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84000.792600                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84000.792600                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 183815.019317                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 183815.019317                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 183815.019317                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 183815.019317                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        11620                       # number of writebacks
system.cpu6.dcache.writebacks::total            11620                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       104730                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       104730                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          852                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          852                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       105582                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       105582                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       105582                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       105582                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        47321                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        47321                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          175                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        47496                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        47496                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        47496                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        47496                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   6939099786                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6939099786                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     11299624                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     11299624                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   6950399410                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   6950399410                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   6950399410                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   6950399410                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004773                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004773                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002619                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002619                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002619                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002619                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 146638.908434                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 146638.908434                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64569.280000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64569.280000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 146336.521181                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 146336.521181                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 146336.521181                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 146336.521181                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               520.147779                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1088395529                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2089050.919386                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    38.147779                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.061134                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.833570                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13727702                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13727702                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13727702                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13727702                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13727702                       # number of overall hits
system.cpu7.icache.overall_hits::total       13727702                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     41892882                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     41892882                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     41892882                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     41892882                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     41892882                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     41892882                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13727754                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13727754                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13727754                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13727754                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13727754                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13727754                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 805632.346154                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 805632.346154                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 805632.346154                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 805632.346154                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 805632.346154                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 805632.346154                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     31682323                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     31682323                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     31682323                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     31682323                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     31682323                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     31682323                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 812367.256410                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 812367.256410                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 812367.256410                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 812367.256410                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 812367.256410                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 812367.256410                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 63376                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               186269363                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 63632                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2927.290719                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.256462                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.743538                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.915064                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.084936                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9686422                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9686422                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      8190859                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       8190859                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19971                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19971                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        18853                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        18853                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17877281                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17877281                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17877281                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17877281                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       215868                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       215868                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         5523                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         5523                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       221391                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        221391                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       221391                       # number of overall misses
system.cpu7.dcache.overall_misses::total       221391                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  50078312349                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  50078312349                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data   2174576759                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2174576759                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  52252889108                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  52252889108                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  52252889108                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  52252889108                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9902290                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9902290                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      8196382                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      8196382                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18853                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18853                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     18098672                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     18098672                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     18098672                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     18098672                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021800                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021800                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000674                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000674                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012232                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012232                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012232                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012232                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 231985.807758                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 231985.807758                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 393731.080753                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 393731.080753                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 236020.836927                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 236020.836927                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 236020.836927                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 236020.836927                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets     12939458                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets             77                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 168044.909091                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        26536                       # number of writebacks
system.cpu7.dcache.writebacks::total            26536                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       152667                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       152667                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         5348                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         5348                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       158015                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       158015                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       158015                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       158015                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        63201                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        63201                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          175                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        63376                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        63376                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        63376                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        63376                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  11139961241                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  11139961241                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     12026670                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     12026670                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  11151987911                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  11151987911                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  11151987911                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  11151987911                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006382                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006382                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003502                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003502                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003502                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003502                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 176262.420547                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 176262.420547                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 68723.828571                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 68723.828571                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 175965.474486                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 175965.474486                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 175965.474486                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 175965.474486                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
