0.6
2018.2
Jun 14 2018
20:41:02
E:/Vivado/Verilog/Gate_Level_Designs/2_4_decoder/2_4_decoder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/Vivado/Verilog/Gate_Level_Designs/2_4_decoder/2_4_decoder.srcs/sim_1/new/decoder_2_4_tb.v,1722413113,verilog,,,,decoder_2_4_tb,,,,,,,,
E:/Vivado/Verilog/Gate_Level_Designs/2_4_decoder/2_4_decoder.srcs/sources_1/new/decoder_2_4.v,1722410661,verilog,,E:/Vivado/Verilog/Gate_Level_Designs/2_4_decoder/2_4_decoder.srcs/sim_1/new/decoder_2_4_tb.v,,decoder_2_4,,,,,,,,
