\documentclass{article}
\usepackage{fuzz}

\begin{document} 
\begin{axdef}
    maxbuff: \nat_1 \\
    maxring: \nat 
    \where %
    maxring = maxbuff - 1 \\
% rye: add for model checking when guided by CSP specification together
    maxbuff = 1 \\
    maxring = 0
\end{axdef}

\begin{zed}
    RingIndex ~~==~~ 1 \upto maxring
\end{zed}

\begin{zed}
Controller\_ControllerState \defs [~ Controller\_size: 0 \upto maxbuff; \\ 
    \t1 Controller\_ringsize: 0 \upto maxring; \\
    \t1 Controller\_cache: \nat; \\
    \t1 Controller\_top, Controller\_bot: RingIndex | \\
    \t1 Controller\_ringsize \mod maxring  = (Controller\_top - Controller\_bot) \mod maxring \land \\
    \t1 ((Controller\_size = 0 \land Controller\_ringsize = 0) 
        \lor (Controller\_size \neq 0 \land Controller\_ringsize = Controller\_size - 1)
        )
    % rye: not sure what's the problem with this predicate???
%    \t1 Controller\_ringsize = max~\{~0, Controller\_size - 1 ~\} 
~] \\
\end{zed}

\begin{zed}
RingCell\_CellState \defs [~ RingCell\_v: \nat | true ~] \\
IRCell\_1\_CellState \defs [~ IRCell\_1\_v: \nat | true ~] \\
IRCell\_2\_CellState \defs [~ IRCell\_2\_v: \nat | true ~] \\
IRCell\_3\_CellState \defs [~ IRCell\_3\_v: \nat | true ~] \\
State \defs Controller\_ControllerState \land 
    RingCell\_CellState \land 
    IRCell\_1\_CellState \land \\
    \t1 IRCell\_2\_CellState \land 
    IRCell\_3\_CellState \\ 
\end{zed}
%\begin{zed}
%Controller\_ControllerInit \defs [~ Controller\_ControllerState' | \\
%        \t1 Controller\_top' = 1 \land Controller\_bot' = 1 \land Controller\_size' = 0 ~] \\
%%
%\end{zed}
%\begin{zed}
%RingCell\_Init ~~\defs~~ [~ RingCell\_CellState' | true ~] \\
%%
%\end{zed}
\begin{zed}
%Init \defs [~ State' | \\
%    Controller\_top' = 1 \land 
%    Controller\_bot' = 1 \land 
%    Controller\_size' = 0 \land
%    Controller\_ringsize' = 0 \land
%    Controller\_cache' = 0 \land 
%    RingCell\_v' = 0 \land 
%    IRCell\_1\_v' = 0 \land 
%    IRCell\_2\_v' = 0 \land 
%    IRCell\_3\_v' = 0 
%    ~] \\
Init \defs [~ State' |  Controller\_top' = 1 \land Controller\_bot' = 1 \land Controller\_size' = 0 ~] \\
\end{zed}

\begin{zed}
Controller\_Op\_size \defs [~ 
    \Xi Controller\_ControllerState; 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\ 
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState; 
    size!: 0 \upto maxbuff | \\
    \t1 size! = Controller\_size ~] \\
\end{zed}

\begin{zed}
Controller\_Op\_ringsize \defs [~ 
    \Xi Controller\_ControllerState;
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState; 
    ringsize!: 0 \upto maxring | \\
    \t1 ringsize! = Controller\_ringsize ~] \\
\end{zed}

\begin{zed}
Controller\_Op\_cache \defs [~ 
    \Xi Controller\_ControllerState; 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState; 
    cache!: \nat | \\
    \t1 cache! = Controller\_cache ~] \\
\end{zed}

\begin{zed}
Controller\_Op\_top \defs [~ 
    \Xi Controller\_ControllerState; 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState; 
    top!: \nat | \\
    \t1 top! = Controller\_top ~] \\
\end{zed}

\begin{zed}
Controller\_Op\_bot \defs [~ 
    \Xi Controller\_ControllerState; 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState; 
    bot!: \nat | \\
    \t1 bot! = Controller\_bot ~] \\
\end{zed}

\begin{zed}
Controller\_CacheInput \defs [~ 
    \Delta Controller\_ControllerState; 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState; 
    x? : \nat | \\
    \t1 Controller\_size = 0 \land 
    Controller\_size' = 1 \land \\
    \t1 Controller\_cache' = x? \land 
    Controller\_bot' = Controller\_bot \land 
    Controller\_top' = Controller\_top ~] \\
\end{zed}

\begin{zed}
Controller\_CacheInput\_f \defs [~ 
    \Xi Controller\_ControllerState; 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState; 
    x? : \nat | \\
    \lnot \pre Controller\_CacheInput ~] \\
\end{zed}

\begin{zed}
Controller\_StoreInputController \defs [~ 
    \Delta Controller\_ControllerState; 
    \Xi RingCell\_CellState;
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState | \\
    \t1 0 < Controller\_size \land 
    Controller\_size < maxbuff \land 
    Controller\_size' = Controller\_size + 1 \land \\
        \t1 Controller\_cache' = Controller\_cache \land 
        Controller\_bot' = Controller\_bot \land \\
        \t1 Controller\_top' = (Controller\_top \mod maxring) + 1 ~] \\
\end{zed}

\begin{zed}
Controller\_StoreInputController\_f \defs [~ 
    \Xi Controller\_ControllerState; 
    \Xi RingCell\_CellState;
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState | \\
     \lnot \pre Controller\_StoreInputController ~] \\
\end{zed}

\begin{zed}
Controller\_NoNewCache \defs [~ 
    \Delta Controller\_ControllerState; 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState | \\
        \t1 Controller\_size = 1 \land 
        Controller\_size' = 0 \land 
        Controller\_cache' = Controller\_cache \land \\
        \t1 Controller\_bot' = Controller\_bot \land 
        Controller\_top' = Controller\_top ~] \\
\end{zed}

\begin{zed}
Controller\_NoNewCache\_f \defs [~ 
    \Xi Controller\_ControllerState; 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState | \\
    \lnot \pre Controller\_NoNewCache ~] \\
\end{zed}

\begin{zed}
Controller\_StoreNewCacheController \defs [~ 
    \Delta Controller\_ControllerState; 
    \Xi RingCell\_CellState; \\
    \t1 \Xi IRCell\_1\_CellState; 
    \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState;
    x?: \nat | \\
        \t1 Controller\_size > 1 \land 
        Controller\_size' = Controller\_size - 1 \land \\
        \t1 Controller\_cache' = x? \land 
        Controller\_bot' = (Controller\_bot \mod maxring) + 1 \land \\
        \t1 Controller\_top' = Controller\_top ~] \\
\end{zed}

\begin{zed}
Controller\_StoreNewCacheController\_f \defs [~ 
    \Xi Controller\_ControllerState; 
    \Xi RingCell\_CellState; \\
    \t1 \Xi IRCell\_1\_CellState; 
    \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState;
    x?: \nat | \\
    \lnot \pre Controller\_StoreNewCacheController ~] \\
\end{zed}

\begin{zed}
RingCell\_Op\_v ~~\defs~~ [~ 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState;
    \Xi Controller\_ControllerState; v!: \nat | \\
    \t1 v! = RingCell\_v ~] \\
\end{zed}

\begin{zed}
RingCell\_CellWrite ~~\defs~~ [~ 
    \Delta RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState;
    \Xi Controller\_ControllerState; 
    x?: \nat | \\
    \t1 RingCell\_v' = x? ~] \\
\end{zed}

\begin{zed}
RingCell\_CellWrite\_f ~~\defs~~ [~ 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState;
    \Xi Controller\_ControllerState; 
    x?: \nat | \\
    \lnot \pre RingCell\_CellWrite ~] \\
\end{zed}

\begin{zed}
IRCell\_1\_Op\_v ~~\defs~~ [~ 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState;
    \Xi Controller\_ControllerState; v!: \nat | \\
    \t1 v! = IRCell\_1\_v ~] \\
\end{zed}

\begin{zed}
IRCell\_1\_CellWrite ~~\defs~~ [~ 
    \Xi RingCell\_CellState; 
    \Delta IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState;
    \Xi Controller\_ControllerState; 
    x?: \nat | \\
    \t1 IRCell\_1\_v' = x? ~] \\
\end{zed}

\begin{zed}
IRCell\_1\_CellWrite\_f ~~\defs~~ [~ 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState;
    \Xi Controller\_ControllerState; 
    x?: \nat | \\
    \lnot \pre IRCell\_1\_CellWrite ~] \\
\end{zed}

\begin{zed}
IRCell\_2\_Op\_v ~~\defs~~ [~ 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState;
    \Xi Controller\_ControllerState; v!: \nat | \\
    \t1 v! = IRCell\_2\_v ~] \\
\end{zed}

\begin{zed}
IRCell\_2\_CellWrite ~~\defs~~ [~ 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Delta IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState;
    \Xi Controller\_ControllerState; 
    x?: \nat | \\
    \t1 IRCell\_2\_v' = x? ~] \\
\end{zed}

\begin{zed}
IRCell\_2\_CellWrite\_f ~~\defs~~ [~ 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState;
    \Xi Controller\_ControllerState; 
    x?: \nat | \\
    \lnot \pre IRCell\_2\_CellWrite ~] \\
\end{zed}

\begin{zed}
IRCell\_3\_Op\_v ~~\defs~~ [~ 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState;
    \Xi Controller\_ControllerState; v!: \nat | \\
    \t1 v! = IRCell\_3\_v ~] \\
\end{zed}

\begin{zed}
IRCell\_3\_CellWrite ~~\defs~~ [~ 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Delta IRCell\_3\_CellState;
    \Xi Controller\_ControllerState; 
    x?: \nat | \\
    \t1 IRCell\_3\_v' = x? ~] \\
\end{zed}

\begin{zed}
IRCell\_3\_CellWrite\_f ~~\defs~~ [~ 
    \Xi RingCell\_CellState; 
    \Xi IRCell\_1\_CellState; \\
    \t1 \Xi IRCell\_2\_CellState; 
    \Xi IRCell\_3\_CellState;
    \Xi Controller\_ControllerState; 
    x?: \nat | \\
    \lnot \pre IRCell\_3\_CellWrite ~] \\
\end{zed}
\end{document} 
