<!doctype html><html lang=en dir=auto><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>Sine Synthesis with FPGA | Daniel Hacks It</title><meta name=keywords content="hdl,i2c,log"><meta name=description content="Introduction
Last time we did together a circuit using verilog to communicate to a I2S device. But we never delved into how to make a waveform for it.
Now, don&rsquo;t get me wrong: if you did the blinky led example while starting your first projects, this can be easily achievable for you:

A square pattern is just zeros and ones
A saw pattern is a counter from zero to max
A triangle wave is a counter that goes back after hitting max or min values
A sine wave is just some CORDIC&mldr;

Now, we will not be using CORDIC and will not be doing simple counters. I want to show you a couple of tricks to generate a clean sine waveform that you can later compose to create more fancy sounds."><meta name=author content="Daniel Blackbeard"><link rel=canonical href=https://danielhacks.it/blog/20250608_sine_synthesis_on_fpga/><link crossorigin=anonymous href=/assets/css/stylesheet.afa85eff1c208563999236c9f5ce2a286c62005f516a4890c4661a87319137a6.css integrity="sha256-r6he/xwghWOZkjbJ9c4qKGxiAF9RakiQxGYahzGRN6Y=" rel="preload stylesheet" as=style><link rel=icon href=https://danielhacks.it/favicon.ico><link rel=icon type=image/png sizes=16x16 href=https://danielhacks.it/favicon-16x16.png><link rel=icon type=image/png sizes=32x32 href=https://danielhacks.it/favicon-32x32.png><link rel=apple-touch-icon href=https://danielhacks.it/apple-touch-icon.png><link rel=mask-icon href=https://danielhacks.it/safari-pinned-tab.svg><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><link rel=alternate hreflang=en href=https://danielhacks.it/blog/20250608_sine_synthesis_on_fpga/><noscript><style>#theme-toggle,.top-link{display:none}</style><style>@media(prefers-color-scheme:dark){:root{--theme:rgb(29, 30, 32);--entry:rgb(46, 46, 51);--primary:rgb(218, 218, 219);--secondary:rgb(155, 156, 157);--tertiary:rgb(65, 66, 68);--content:rgb(196, 196, 197);--code-block-bg:rgb(46, 46, 51);--code-bg:rgb(55, 56, 62);--border:rgb(51, 51, 51)}.list{background:var(--theme)}.list:not(.dark)::-webkit-scrollbar-track{background:0 0}.list:not(.dark)::-webkit-scrollbar-thumb{border-color:var(--theme)}}</style></noscript><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.16.22/dist/katex.min.css integrity=sha384-5TcZemv2l/9On385z///+d7MSYlvIEw9FuZTIdZ14vJLqWphw7e7ZPuOiCHJcFCP crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.16.22/dist/katex.min.js integrity=sha384-cMkvdD8LoxVzGF/RPUKAcvmm49FQ0oxwDF3BGKtDXcEc+T1b2N+teh/OJfpU0jr6 crossorigin=anonymous></script><script defer src=https://cdn.jsdelivr.net/npm/katex@0.16.22/dist/contrib/auto-render.min.js integrity=sha384-hCXGrW6PitJEwbkoStFjeJxv+fSOOQKOPbJxSfM6G5sWZjAyWhXiTIIAmQqnlLlh crossorigin=anonymous></script><script>document.addEventListener("DOMContentLoaded",function(){renderMathInElement(document.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1},{left:"\\(",right:"\\)",display:!1},{left:"\\[",right:"\\]",display:!0}],throwOnError:!1})})</script><meta property="og:url" content="https://danielhacks.it/blog/20250608_sine_synthesis_on_fpga/"><meta property="og:site_name" content="Daniel Hacks It"><meta property="og:title" content="Sine Synthesis with FPGA"><meta property="og:description" content="Introduction Last time we did together a circuit using verilog to communicate to a I2S device. But we never delved into how to make a waveform for it.
Now, don’t get me wrong: if you did the blinky led example while starting your first projects, this can be easily achievable for you:
A square pattern is just zeros and ones A saw pattern is a counter from zero to max A triangle wave is a counter that goes back after hitting max or min values A sine wave is just some CORDIC… Now, we will not be using CORDIC and will not be doing simple counters. I want to show you a couple of tricks to generate a clean sine waveform that you can later compose to create more fancy sounds."><meta property="og:locale" content="en"><meta property="og:type" content="article"><meta property="article:section" content="blog"><meta property="article:published_time" content="2025-06-15T15:00:43+02:00"><meta property="article:modified_time" content="2025-06-15T15:00:43+02:00"><meta property="article:tag" content="Hdl"><meta property="article:tag" content="I2c"><meta property="article:tag" content="Log"><meta property="og:image" content="https://danielhacks.it/images/sine-scope.jpg"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://danielhacks.it/images/sine-scope.jpg"><meta name=twitter:title content="Sine Synthesis with FPGA"><meta name=twitter:description content="Introduction
Last time we did together a circuit using verilog to communicate to a I2S device. But we never delved into how to make a waveform for it.
Now, don&rsquo;t get me wrong: if you did the blinky led example while starting your first projects, this can be easily achievable for you:

A square pattern is just zeros and ones
A saw pattern is a counter from zero to max
A triangle wave is a counter that goes back after hitting max or min values
A sine wave is just some CORDIC&mldr;

Now, we will not be using CORDIC and will not be doing simple counters. I want to show you a couple of tricks to generate a clean sine waveform that you can later compose to create more fancy sounds."><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Blog","item":"https://danielhacks.it/blog/"},{"@type":"ListItem","position":2,"name":"Sine Synthesis with FPGA","item":"https://danielhacks.it/blog/20250608_sine_synthesis_on_fpga/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"Sine Synthesis with FPGA","name":"Sine Synthesis with FPGA","description":"Introduction Last time we did together a circuit using verilog to communicate to a I2S device. But we never delved into how to make a waveform for it.\nNow, don\u0026rsquo;t get me wrong: if you did the blinky led example while starting your first projects, this can be easily achievable for you:\nA square pattern is just zeros and ones A saw pattern is a counter from zero to max A triangle wave is a counter that goes back after hitting max or min values A sine wave is just some CORDIC\u0026hellip; Now, we will not be using CORDIC and will not be doing simple counters. I want to show you a couple of tricks to generate a clean sine waveform that you can later compose to create more fancy sounds.\n","keywords":["hdl","i2c","log"],"articleBody":"Introduction Last time we did together a circuit using verilog to communicate to a I2S device. But we never delved into how to make a waveform for it.\nNow, don’t get me wrong: if you did the blinky led example while starting your first projects, this can be easily achievable for you:\nA square pattern is just zeros and ones A saw pattern is a counter from zero to max A triangle wave is a counter that goes back after hitting max or min values A sine wave is just some CORDIC… Now, we will not be using CORDIC and will not be doing simple counters. I want to show you a couple of tricks to generate a clean sine waveform that you can later compose to create more fancy sounds.\nSingle LUT1 Instead of CORDIC, we will encode the values of the sine function within a lookup table (LUT) and then use the values and transform them as needed. This will allow us to create a shape that resembles the trigonometric function, just without frequency content. Instead, for the frequency we will use a counter and call it phase accumulator because it sounds better. This counter will keep track of the phase per time step (clock or strobe), hence the frequency will be directly a ratio between the phase advancement and this time step.\nSine ROM Let’s take a look at the ROM:\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 data[0] = 8'b00000000; data[1] = 8'b00000110; data[2] = 8'b00001100; data[3] = 8'b00010010; data[4] = 8'b00011001; data[5] = 8'b00011111; data[6] = 8'b00100101; data[7] = 8'b00101011; data[8] = 8'b00110001; data[9] = 8'b00111000; data[10] = 8'b00111110; data[11] = 8'b01000100; data[12] = 8'b01001010; data[13] = 8'b01010000; data[14] = 8'b01010110; data[15] = 8'b01011100; data[16] = 8'b01100001; data[17] = 8'b01100111; data[18] = 8'b01101101; data[19] = 8'b01110011; data[20] = 8'b01111000; data[21] = 8'b01111110; data[22] = 8'b10000011; data[23] = 8'b10001000; data[24] = 8'b10001110; data[25] = 8'b10010011; data[26] = 8'b10011000; data[27] = 8'b10011101; data[28] = 8'b10100010; data[29] = 8'b10100111; data[30] = 8'b10101011; data[31] = 8'b10110000; data[32] = 8'b10110101; data[33] = 8'b10111001; data[34] = 8'b10111101; data[35] = 8'b11000001; data[36] = 8'b11000101; data[37] = 8'b11001001; data[38] = 8'b11001101; data[39] = 8'b11010001; data[40] = 8'b11010100; data[41] = 8'b11011000; data[42] = 8'b11011011; data[43] = 8'b11011110; data[44] = 8'b11100001; data[45] = 8'b11100100; data[46] = 8'b11100111; data[47] = 8'b11101010; data[48] = 8'b11101100; data[49] = 8'b11101110; data[50] = 8'b11110001; data[51] = 8'b11110011; data[52] = 8'b11110100; data[53] = 8'b11110110; data[54] = 8'b11111000; data[55] = 8'b11111001; data[56] = 8'b11111011; data[57] = 8'b11111100; data[58] = 8'b11111101; data[59] = 8'b11111110; data[60] = 8'b11111110; data[61] = 8'b11111111; data[62] = 8'b11111111; data[63] = 8'b11111111; In here, I encoded the values of the sine function from zero to pi/2. This is because to save memory and resource, we would rather leverage on the sine symmetries and make a little calculation depending on the phase.\nThe resolution of this function is 8bit and there are 64 values. This means that using the symmetries, we add a sign, making a 9bit value for a total of 256 samples per period. If we use as sampling rate the same we used in the former blog about I2S, so 48KHz, that means that a full period will be of 48KHz/256 or 187.5Hz. This basically defines the frequency resolution, and as such, I don’t like this number. So I will boost artificially the number of samples in the LUT by using linear interpolation. This interpolation at the same time will boost by additional bits the resolution of the signal with some penalty on the Signal to Noise plus Distortion Ratio (SNDR) with respect to use a bigger and more accurate LUT, but with huge savings in power, area and complexity.\nSynthesizer We use this sine ROM with a circuit that fetch the values by encoding the phase into a memory address and transforms it into a complete waveform. So let’s put some framework to begin with:\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 // It produces samples at ~48KHz, that given the constraints of i2s_tx module // means we can use a frequency of 60MHz and a divisor of 1248 // the frequency error will be around 0.16% parameter DIV = 12'b10011011111; reg [11:0] strobe; reg [17:0] phase_accum; // each bit increases freq by 0.732Hz, we will use sine symmetries wire [7:0] samp; reg [8:0] data, data_last; // this is the actual waveform, on this we will make interpolation reg [5:0] addr; reg [23:0] dtemp, dtemp_interp; initial begin addr = 6'b0; strobe = 12'b0; phase_accum = 18'b0; data = 9'b0; data_last = 9'b0; d_out = 24'b0; end We have as inputs a clock, that for compatibility with the I2S circuit, will be 60MHz, we will need a volume control, the phase step per time step (proxy of the frequency) and put out the current value of the numerical oscillator.\nLet’s see how to make this quarter of wave into a complete wave:\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 always @(phase_accum, samp) begin case(phase_accum[17:16]) 2'b00: addr \u003c= phase_accum[15:10]; 2'b01: addr \u003c= 6'b111111 - phase_accum[15:10]; 2'b10: addr \u003c= phase_accum[15:10]; 2'b11: addr \u003c= 6'b111111 - phase_accum[15:10]; endcase case(phase_accum[17:16]) 2'b00: data \u003c= {1'b0, samp}; 2'b01: data \u003c= {1'b0, samp}; 2'b10: data \u003c= {1'b1, ~samp}; 2'b11: data \u003c= {1'b1, ~samp}; endcase end Not sure if intuitive enough, but basically two things happen in here:\nOn even quadrants the address to the room goes to the other side to have continuity after pi/2 and 3pi/2. On third and fourth quadrant, the sine changes sign, hence we add this sign and transform into 2-complement signed value Then, we update via synchronous logic the strobe (to convert from 60MHz to 48KHz), the phase accumulator and keep track of the last value of the ROM. Consider that we will move only forward in phase here.\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 always @(posedge clk) begin if(strobe==DIV) begin strobe \u003c= 12'b0; phase_accum \u003c= phase_accum + f_mult; data_last \u003c= ((phase_accum\u003e\u003e10) != (phase_accum + f_mult)\u003e\u003e10) ? data : data_last; end else begin strobe \u003c= strobe + 12'b1; end // This will attempt to infer DSP slices // Linear interpolation here dtemp \u003c= {{15{data[8]}}, data} - {{15{data_last[8]}}, data_last}; dtemp_interp \u003c= dtemp*phase_accum[9:0] + ({{15{data_last[8]}}, data_last}\u003c\u003c10); d_out \u003c= dtemp_interp * vol; end You can see, data_last changes only when the data from the calculation made on the ROM values changes itself. This value will be used for linear interpolation.\nLinear interpolation Let’s put it blunt in here because either you know what it is, or you don’t: between two points on the sine table, we will draw a line and divide it by a power of two number of points. This is not necessarily a good approximation, but the quantization error made is way smaller with respect to not doing anything.\nThe white dots are the values in the LUT, the curve is the theoretical values of the function in continuous time, the black dots are inferred from a line between the white dots.\nThe values at the middle points between two values of the LUT follow a simple linear relationship. Basically divide the $\\Delta Y$ by the $\\Delta \\phi = X_{n+1} - X_{n}$ to obtain the slope, then multiply by the current slice in the phase and add the last value:\n$$ Y_n = \\frac{Y_{n+1} - Y_{n}}{X_{n+1} - X_{n}}m $$\nhere, $m$ is the current slice between 2 points in the LUT. We will choose a power of 2 for the maximum value of $m$ for simplicity, but it can be any value. The trick here, is that the maximum value of $m$ is equivalent to the number of slices between $X_{n+1} - X_{n}$, and if this value is a power of 2, then the division becomes a left shift. Actually, we don’t even have to do this shift, as the data is 9bit (8 + 1 of sign) and we extended by additional 15bit up to 24bit. Hence, we can just make a rest and call it a day. Then, what we do instead is leverage on the 18bit phase accumulator and make the next partition:\nbit [17:16] tracks the sine quadrant bit [15:10] tracks the address in the sine ROM bit [9:0] are used for interpolation So we can assume 18bit data with huge chunks of quantization, shift back 10bit, subtract, then multiply by the interpolation partition that tracks the current slice between to ROM points. The data is already shifted so few less circuits for us.\nWith 10 bits of interpolation, we are converting the 8bit ROM data into 18bit, add one for the sign, and then we can multiply this value for the volume setting, getting a total of 24bit data to the I2S circuit.\nNeat, isn’t?\nOne more notes about the interpolation: by using the multiplication with this recipe, we are leveraging on the DSP slices in the Artix 7 FPGA, there are something like 120 or so of those slices, so they are kind of precious and is better to save them for critical calculations. In this example we just used two of those for a synthesizer.\nConclusion This is just a toy example of how to make a LUT based synthesizer. More improvements can be made and perhaps I will. You can send this 24bit data and chain it with the I2C circuit we did last time, put headphones and listen the result.\nAs usual, if you want to get the sources of these blocks, as I write this blog I will place them at my github repo\nDisclaimer: don’t abbreviate the word “Single” please. ↩︎\n","wordCount":"1671","inLanguage":"en","image":"https://danielhacks.it/images/sine-scope.jpg","datePublished":"2025-06-15T15:00:43+02:00","dateModified":"2025-06-15T15:00:43+02:00","author":{"@type":"Person","name":"Daniel Blackbeard"},"mainEntityOfPage":{"@type":"WebPage","@id":"https://danielhacks.it/blog/20250608_sine_synthesis_on_fpga/"},"publisher":{"@type":"Organization","name":"Daniel Hacks It","logo":{"@type":"ImageObject","url":"https://danielhacks.it/favicon.ico"}}}</script></head><body id=top><script>localStorage.getItem("pref-theme")==="dark"?document.body.classList.add("dark"):localStorage.getItem("pref-theme")==="light"?document.body.classList.remove("dark"):window.matchMedia("(prefers-color-scheme: dark)").matches&&document.body.classList.add("dark")</script><header class=header><nav class=nav><div class=logo><a href=https://danielhacks.it/ accesskey=h title="Daniel Hacks It (Alt + H)"><img src=https://danielhacks.it/images/icon.png alt aria-label=logo height=35>Daniel Hacks It</a><div class=logo-switches><button id=theme-toggle accesskey=t title="(Alt + T)" aria-label="Toggle theme">
<svg id="moon" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg>
<svg id="sun" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></div><ul id=menu><li><a href=https://danielhacks.it/blog/ title=Blog><span>Blog</span></a></li><li><a href=https://danielhacks.it/resources/ title=Resources><span>Resources</span></a></li><li><a href=https://danielhacks.it/about/ title=About><span>About</span></a></li></ul></nav></header><main class=main><article class=post-single><header class=post-header><div class=breadcrumbs><a href=https://danielhacks.it/>Home</a>&nbsp;»&nbsp;<a href=https://danielhacks.it/blog/>Blog</a></div><h1 class="post-title entry-hint-parent">Sine Synthesis with FPGA</h1><div class=post-meta><span title='2025-06-15 15:00:43 +0200 CEST'>June 15, 2025</span>&nbsp;·&nbsp;Daniel Blackbeard</div></header><figure class=entry-cover><img loading=eager src=https://danielhacks.it/images/sine-scope.jpg alt="Picture of a sine waveform"></figure><nav class=toc><summary accesskey=c title="(Alt + C)"><span class=details>On this page:</span></summary><div class=inner><nav id=TableOfContents><ul><li><a href=#introduction>Introduction</a></li><li><a href=#single-lut>Single LUT<cite></cite></a><ul><li><a href=#sine-rom>Sine ROM</a></li></ul></li><li><a href=#synthesizer>Synthesizer</a><ul><li><a href=#linear-interpolation>Linear interpolation</a></li></ul></li><li><a href=#conclusion>Conclusion</a></li></ul></nav></div></nav><div class=post-content><h2 id=introduction>Introduction<a hidden class=anchor aria-hidden=true href=#introduction>#</a></h2><p>Last time we did together a circuit using verilog to communicate to a I2S device. But we never delved into how to make a waveform for it.</p><p>Now, don&rsquo;t get me wrong: if you did the blinky led example while starting your first projects, this can be easily achievable for you:</p><ol><li>A square pattern is just zeros and ones</li><li>A saw pattern is a counter from zero to max</li><li>A triangle wave is a counter that goes back after hitting max or min values</li><li>A sine wave is just some <a href=https://en.wikipedia.org/wiki/CORDIC>CORDIC</a>&mldr;</li></ol><p>Now, we will not be using CORDIC and will not be doing simple counters. I want to show you a couple of tricks to generate a clean sine waveform that you can later compose to create more fancy sounds.</p><h2 id=single-lut>Single LUT<cite><sup id=fnref:1><a href=#fn:1 class=footnote-ref role=doc-noteref>1</a></sup></cite><a hidden class=anchor aria-hidden=true href=#single-lut>#</a></h2><p>Instead of CORDIC, we will encode the values of the sine function within a lookup table (LUT) and then use the values and transform them as needed. This will allow us to create a shape that resembles the trigonometric function, just without frequency content. Instead, for the frequency we will use a counter and call it <em>phase accumulator</em> because it sounds better. This counter will keep track of the phase per time step (clock or strobe), hence the frequency will be directly a ratio between the phase advancement and this time step.</p><h3 id=sine-rom>Sine ROM<a hidden class=anchor aria-hidden=true href=#sine-rom>#</a></h3><p>Let&rsquo;s take a look at the ROM:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span><span class=lnt>25
</span><span class=lnt>26
</span><span class=lnt>27
</span><span class=lnt>28
</span><span class=lnt>29
</span><span class=lnt>30
</span><span class=lnt>31
</span><span class=lnt>32
</span><span class=lnt>33
</span><span class=lnt>34
</span><span class=lnt>35
</span><span class=lnt>36
</span><span class=lnt>37
</span><span class=lnt>38
</span><span class=lnt>39
</span><span class=lnt>40
</span><span class=lnt>41
</span><span class=lnt>42
</span><span class=lnt>43
</span><span class=lnt>44
</span><span class=lnt>45
</span><span class=lnt>46
</span><span class=lnt>47
</span><span class=lnt>48
</span><span class=lnt>49
</span><span class=lnt>50
</span><span class=lnt>51
</span><span class=lnt>52
</span><span class=lnt>53
</span><span class=lnt>54
</span><span class=lnt>55
</span><span class=lnt>56
</span><span class=lnt>57
</span><span class=lnt>58
</span><span class=lnt>59
</span><span class=lnt>60
</span><span class=lnt>61
</span><span class=lnt>62
</span><span class=lnt>63
</span><span class=lnt>64
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-systemverilog data-lang=systemverilog><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>0</span><span class=p>]</span>  <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b00000000</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>1</span><span class=p>]</span>  <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b00000110</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>2</span><span class=p>]</span>  <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b00001100</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>3</span><span class=p>]</span>  <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b00010010</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>4</span><span class=p>]</span>  <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b00011001</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>5</span><span class=p>]</span>  <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b00011111</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>6</span><span class=p>]</span>  <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b00100101</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>7</span><span class=p>]</span>  <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b00101011</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>8</span><span class=p>]</span>  <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b00110001</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>9</span><span class=p>]</span>  <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b00111000</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>10</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b00111110</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>11</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b01000100</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>12</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b01001010</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>13</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b01010000</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>14</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b01010110</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>15</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b01011100</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>16</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b01100001</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>17</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b01100111</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>18</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b01101101</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>19</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b01110011</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>20</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b01111000</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>21</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b01111110</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>22</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b10000011</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>23</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b10001000</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>24</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b10001110</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>25</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b10010011</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>26</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b10011000</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>27</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b10011101</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>28</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b10100010</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>29</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b10100111</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>30</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b10101011</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>31</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b10110000</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>32</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b10110101</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>33</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b10111001</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>34</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b10111101</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>35</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11000001</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>36</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11000101</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>37</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11001001</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>38</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11001101</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>39</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11010001</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>40</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11010100</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>41</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11011000</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>42</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11011011</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>43</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11011110</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>44</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11100001</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>45</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11100100</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>46</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11100111</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>47</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11101010</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>48</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11101100</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>49</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11101110</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>50</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11110001</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>51</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11110011</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>52</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11110100</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>53</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11110110</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>54</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11111000</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>55</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11111001</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>56</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11111011</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>57</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11111100</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>58</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11111101</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>59</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11111110</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>60</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11111110</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>61</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11111111</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>62</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11111111</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>data</span><span class=p>[</span><span class=mh>63</span><span class=p>]</span> <span class=o>=</span> <span class=mh>8</span><span class=mb>&#39;b11111111</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><p>In here, I encoded the values of the sine function from zero to pi/2. This is because to save memory and resource, we would rather leverage on the sine symmetries and make a little calculation depending on the phase.</p><p>The resolution of this function is 8bit and there are 64 values. This means that using the symmetries, we add a sign, making a 9bit value for a total of 256 samples per period. If we use as sampling rate the same we used in the former blog about I2S, so 48KHz, that means that a full period will be of 48KHz/256 or 187.5Hz. This basically defines the frequency resolution, and as such, I don&rsquo;t like this number. So I will boost artificially the number of samples in the LUT by using linear interpolation. This interpolation at the same time will boost by additional bits the resolution of the signal with some penalty on the Signal to Noise plus Distortion Ratio (<a href=https://en.wikipedia.org/wiki/SNDR>SNDR</a>) with respect to use a bigger and more accurate LUT, but with huge savings in power, area and complexity.</p><h2 id=synthesizer>Synthesizer<a hidden class=anchor aria-hidden=true href=#synthesizer>#</a></h2><p>We use this sine ROM with a circuit that fetch the values by encoding the phase into a memory address and transforms it into a complete waveform. So let&rsquo;s put some framework to begin with:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-systemverilog data-lang=systemverilog><span class=line><span class=cl><span class=c1>// It produces samples at ~48KHz, that given the constraints of i2s_tx module
</span></span></span><span class=line><span class=cl><span class=c1>// means we can use a frequency of 60MHz and a divisor of 1248
</span></span></span><span class=line><span class=cl><span class=c1>// the frequency error will be around 0.16%
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>parameter</span> <span class=n>DIV</span> <span class=o>=</span> <span class=mh>12</span><span class=mb>&#39;b10011011111</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>reg</span>  <span class=p>[</span><span class=mh>11</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>strobe</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>reg</span>  <span class=p>[</span><span class=mh>17</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>phase_accum</span><span class=p>;</span>      <span class=c1>// each bit increases freq by 0.732Hz, we will use sine symmetries
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>wire</span>  <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>samp</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>reg</span>   <span class=p>[</span><span class=mh>8</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>data</span><span class=p>,</span> <span class=n>data_last</span><span class=p>;</span>  <span class=c1>// this is the actual waveform, on this we will make interpolation
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>reg</span>   <span class=p>[</span><span class=mh>5</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>addr</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>reg</span> <span class=p>[</span><span class=mh>23</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>dtemp</span><span class=p>,</span> <span class=n>dtemp_interp</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>initial</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>  <span class=n>addr</span> <span class=o>=</span> <span class=mh>6</span><span class=mb>&#39;b0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=n>strobe</span> <span class=o>=</span> <span class=mh>12</span><span class=mb>&#39;b0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=n>phase_accum</span> <span class=o>=</span> <span class=mh>18</span><span class=mb>&#39;b0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=n>data</span> <span class=o>=</span> <span class=mh>9</span><span class=mb>&#39;b0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=n>data_last</span> <span class=o>=</span> <span class=mh>9</span><span class=mb>&#39;b0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=n>d_out</span> <span class=o>=</span> <span class=mh>24</span><span class=mb>&#39;b0</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>end</span>
</span></span></code></pre></td></tr></table></div></div><p>We have as inputs a clock, that for compatibility with the I2S circuit, will be 60MHz, we will need a volume control, the phase step per time step (proxy of the frequency) and put out the current value of the numerical oscillator.</p><p>Let&rsquo;s see how to make this quarter of wave into a complete wave:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-systemverilog data-lang=systemverilog><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=n>phase_accum</span><span class=p>,</span> <span class=n>samp</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>  <span class=k>case</span><span class=p>(</span><span class=n>phase_accum</span><span class=p>[</span><span class=mh>17</span><span class=o>:</span><span class=mh>16</span><span class=p>])</span>
</span></span><span class=line><span class=cl>    <span class=mh>2</span><span class=mb>&#39;b00</span><span class=o>:</span> <span class=n>addr</span> <span class=o>&lt;=</span> <span class=n>phase_accum</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>10</span><span class=p>];</span>
</span></span><span class=line><span class=cl>    <span class=mh>2</span><span class=mb>&#39;b01</span><span class=o>:</span> <span class=n>addr</span> <span class=o>&lt;=</span> <span class=mh>6</span><span class=mb>&#39;b111111</span>  <span class=o>-</span> <span class=n>phase_accum</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>10</span><span class=p>];</span>
</span></span><span class=line><span class=cl>    <span class=mh>2</span><span class=mb>&#39;b10</span><span class=o>:</span> <span class=n>addr</span> <span class=o>&lt;=</span> <span class=n>phase_accum</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>10</span><span class=p>];</span>
</span></span><span class=line><span class=cl>    <span class=mh>2</span><span class=mb>&#39;b11</span><span class=o>:</span> <span class=n>addr</span> <span class=o>&lt;=</span> <span class=mh>6</span><span class=mb>&#39;b111111</span>  <span class=o>-</span> <span class=n>phase_accum</span><span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>10</span><span class=p>];</span>
</span></span><span class=line><span class=cl>  <span class=k>endcase</span>
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl>  <span class=k>case</span><span class=p>(</span><span class=n>phase_accum</span><span class=p>[</span><span class=mh>17</span><span class=o>:</span><span class=mh>16</span><span class=p>])</span>
</span></span><span class=line><span class=cl>    <span class=mh>2</span><span class=mb>&#39;b00</span><span class=o>:</span> <span class=n>data</span> <span class=o>&lt;=</span> <span class=p>{</span><span class=mh>1</span><span class=mb>&#39;b0</span><span class=p>,</span>  <span class=n>samp</span><span class=p>};</span>
</span></span><span class=line><span class=cl>    <span class=mh>2</span><span class=mb>&#39;b01</span><span class=o>:</span> <span class=n>data</span> <span class=o>&lt;=</span> <span class=p>{</span><span class=mh>1</span><span class=mb>&#39;b0</span><span class=p>,</span>  <span class=n>samp</span><span class=p>};</span>
</span></span><span class=line><span class=cl>    <span class=mh>2</span><span class=mb>&#39;b10</span><span class=o>:</span> <span class=n>data</span> <span class=o>&lt;=</span> <span class=p>{</span><span class=mh>1</span><span class=mb>&#39;b1</span><span class=p>,</span> <span class=o>~</span><span class=n>samp</span><span class=p>};</span>
</span></span><span class=line><span class=cl>    <span class=mh>2</span><span class=mb>&#39;b11</span><span class=o>:</span> <span class=n>data</span> <span class=o>&lt;=</span> <span class=p>{</span><span class=mh>1</span><span class=mb>&#39;b1</span><span class=p>,</span> <span class=o>~</span><span class=n>samp</span><span class=p>};</span>
</span></span><span class=line><span class=cl>  <span class=k>endcase</span>
</span></span><span class=line><span class=cl><span class=k>end</span>
</span></span></code></pre></td></tr></table></div></div><p>Not sure if intuitive enough, but basically two things happen in here:</p><ol><li>On even quadrants the address to the room goes to the other side to have continuity after pi/2 and 3pi/2.</li><li>On third and fourth quadrant, the sine changes sign, hence we add this sign and transform into 2-complement signed value</li></ol><p>Then, we update via synchronous logic the strobe (to convert from 60MHz to 48KHz), the phase accumulator and keep track of the last value of the ROM. Consider that we will move only forward in phase here.</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-systemverilog data-lang=systemverilog><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=k>posedge</span> <span class=n>clk</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>  <span class=k>if</span><span class=p>(</span><span class=n>strobe</span><span class=o>==</span><span class=n>DIV</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>    <span class=n>strobe</span> <span class=o>&lt;=</span> <span class=mh>12</span><span class=mb>&#39;b0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=n>phase_accum</span> <span class=o>&lt;=</span> <span class=n>phase_accum</span> <span class=o>+</span> <span class=n>f_mult</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=n>data_last</span> <span class=o>&lt;=</span> <span class=p>((</span><span class=n>phase_accum</span><span class=o>&gt;&gt;</span><span class=mh>10</span><span class=p>)</span> <span class=o>!=</span> <span class=p>(</span><span class=n>phase_accum</span> <span class=o>+</span> <span class=n>f_mult</span><span class=p>)</span><span class=o>&gt;&gt;</span><span class=mh>10</span><span class=p>)</span> <span class=o>?</span> <span class=n>data</span> <span class=o>:</span> <span class=n>data_last</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=k>end</span>
</span></span><span class=line><span class=cl>  <span class=k>else</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>    <span class=n>strobe</span> <span class=o>&lt;=</span> <span class=n>strobe</span> <span class=o>+</span> <span class=mh>12</span><span class=mb>&#39;b1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>  <span class=c1>// This will attempt to infer DSP slices
</span></span></span><span class=line><span class=cl><span class=c1></span>  <span class=c1>// Linear interpolation here
</span></span></span><span class=line><span class=cl><span class=c1></span>  <span class=n>dtemp</span> <span class=o>&lt;=</span> <span class=p>{{</span><span class=mh>15</span><span class=p>{</span><span class=n>data</span><span class=p>[</span><span class=mh>8</span><span class=p>]}},</span> <span class=n>data</span><span class=p>}</span> <span class=o>-</span> <span class=p>{{</span><span class=mh>15</span><span class=p>{</span><span class=n>data_last</span><span class=p>[</span><span class=mh>8</span><span class=p>]}},</span> <span class=n>data_last</span><span class=p>};</span>
</span></span><span class=line><span class=cl>  <span class=n>dtemp_interp</span> <span class=o>&lt;=</span> <span class=n>dtemp</span><span class=o>*</span><span class=n>phase_accum</span><span class=p>[</span><span class=mh>9</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=o>+</span> <span class=p>({{</span><span class=mh>15</span><span class=p>{</span><span class=n>data_last</span><span class=p>[</span><span class=mh>8</span><span class=p>]}},</span> <span class=n>data_last</span><span class=p>}</span><span class=o>&lt;&lt;</span><span class=mh>10</span><span class=p>);</span>
</span></span><span class=line><span class=cl>  <span class=n>d_out</span> <span class=o>&lt;=</span> <span class=n>dtemp_interp</span> <span class=o>*</span> <span class=n>vol</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>end</span>
</span></span></code></pre></td></tr></table></div></div><p>You can see, <code>data_last</code> changes only when the data from the calculation made on the ROM values changes itself. This value will be used for linear interpolation.</p><h3 id=linear-interpolation>Linear interpolation<a hidden class=anchor aria-hidden=true href=#linear-interpolation>#</a></h3><p>Let&rsquo;s put it blunt in here because either you know what it is, or you don&rsquo;t: between two points on the sine table, we will draw a line and divide it by a power of two number of points. This is not necessarily a good approximation, but the quantization error made is way smaller with respect to not doing anything.</p><figure class=align-center><img loading=lazy src=/images/linear_interpolation.png#center alt="Linear interpolation example"><figcaption><p>The white dots are the values in the LUT, the curve is the theoretical values of the function in continuous time, the black dots are inferred from a line between the white dots.</p></figcaption></figure><p>The values at the middle points between two values of the LUT follow a simple linear relationship. Basically divide the $\Delta Y$ by the $\Delta \phi = X_{n+1} - X_{n}$ to obtain the slope, then multiply by the current slice in the phase and add the last value:</p><p>$$ Y_n = \frac{Y_{n+1} - Y_{n}}{X_{n+1} - X_{n}}m $$</p><p>here, $m$ is the current slice between 2 points in the LUT. We will choose a power of 2 for the maximum value of $m$ for simplicity, but it can be any value. The trick here, is that the maximum value of $m$ is equivalent to the number of slices between $X_{n+1} - X_{n}$, and if this value is a power of 2, then the division becomes a left shift. Actually, we don&rsquo;t even have to do this shift, as the data is 9bit (8 + 1 of sign) and we extended by additional 15bit up to 24bit. Hence, we can just make a rest and call it a day. Then, what we do instead is leverage on the 18bit phase accumulator and make the next partition:</p><ol><li>bit <code>[17:16]</code> tracks the sine quadrant</li><li>bit <code>[15:10]</code> tracks the address in the sine ROM</li><li>bit <code>[9:0]</code> are used for interpolation</li></ol><p>So we can assume 18bit data with huge chunks of quantization, shift back 10bit, subtract, then multiply by the interpolation partition that tracks the current slice between to ROM points. The data is already shifted so few less circuits for us.</p><p>With 10 bits of interpolation, we are converting the 8bit ROM data into 18bit, add one for the sign, and then we can multiply this value for the volume setting, getting a total of 24bit data to the I2S circuit.</p><p>Neat, isn&rsquo;t?</p><p>One more notes about the interpolation: by using the multiplication with this recipe, we are leveraging on the DSP slices in the Artix 7 FPGA, there are something like 120 or so of those slices, so they are kind of precious and is better to save them for critical calculations. In this example we just used two of those for a synthesizer.</p><h2 id=conclusion>Conclusion<a hidden class=anchor aria-hidden=true href=#conclusion>#</a></h2><p>This is just a toy example of how to make a LUT based synthesizer. More improvements can be made and perhaps I will. You can send this 24bit data and chain it with the I2C circuit we did last time, put headphones and listen the result.</p><p>As usual, if you want to get the sources of these blocks, as I write this blog I will place them at <a href=https://github.com/daniel-blackbeard/verilog_modules>my github repo</a></p><div class=footnotes role=doc-endnotes><hr><ol><li id=fn:1><p>Disclaimer: don&rsquo;t abbreviate the word &ldquo;Single&rdquo; please.&#160;<a href=#fnref:1 class=footnote-backref role=doc-backlink>&#8617;&#xfe0e;</a></p></li></ol></div></div><footer class=post-footer><ul class=post-tags><li><a href=https://danielhacks.it/tags/hdl/>Hdl</a></li><li><a href=https://danielhacks.it/tags/i2c/>I2c</a></li><li><a href=https://danielhacks.it/tags/log/>Log</a></li></ul><nav class=paginav><a class=next href=https://danielhacks.it/blog/20250608_digital_audio_with_i2s/><span class=title>Next »</span><br><span>Digital audio with I2S</span></a></nav><ul class=share-buttons><li><a target=_blank rel="noopener noreferrer" aria-label="share Sine Synthesis with FPGA on x" href="https://x.com/intent/tweet/?text=Sine%20Synthesis%20with%20FPGA&amp;url=https%3a%2f%2fdanielhacks.it%2fblog%2f20250608_sine_synthesis_on_fpga%2f&amp;hashtags=hdl%2ci2c%2clog"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M512 62.554V449.446C512 483.97 483.97 512 449.446 512H62.554C28.03 512 0 483.97.0 449.446V62.554C0 28.03 28.029.0 62.554.0H449.446C483.971.0 512 28.03 512 62.554zM269.951 190.75 182.567 75.216H56L207.216 272.95 63.9 436.783h61.366L235.9 310.383l96.667 126.4H456L298.367 228.367l134-153.151H371.033zM127.633 110h36.468l219.38 290.065H349.5z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share Sine Synthesis with FPGA on linkedin" href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3a%2f%2fdanielhacks.it%2fblog%2f20250608_sine_synthesis_on_fpga%2f&amp;title=Sine%20Synthesis%20with%20FPGA&amp;summary=Sine%20Synthesis%20with%20FPGA&amp;source=https%3a%2f%2fdanielhacks.it%2fblog%2f20250608_sine_synthesis_on_fpga%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zM160.461 423.278V197.561h-75.04v225.717h75.04zm270.539.0V293.839c0-69.333-37.018-101.586-86.381-101.586-39.804.0-57.634 21.891-67.617 37.266v-31.958h-75.021c.995 21.181.0 225.717.0 225.717h75.02V297.222c0-6.748.486-13.492 2.474-18.315 5.414-13.475 17.767-27.434 38.494-27.434 27.135.0 38.007 20.707 38.007 51.037v120.768H431zM123.448 88.722C97.774 88.722 81 105.601 81 127.724c0 21.658 16.264 39.002 41.455 39.002h.484c26.165.0 42.452-17.344 42.452-39.002-.485-22.092-16.241-38.954-41.943-39.002z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share Sine Synthesis with FPGA on telegram" href="https://telegram.me/share/url?text=Sine%20Synthesis%20with%20FPGA&amp;url=https%3a%2f%2fdanielhacks.it%2fblog%2f20250608_sine_synthesis_on_fpga%2f"><svg viewBox="2 2 28 28" height="30" width="30" fill="currentColor"><path d="M26.49 29.86H5.5a3.37 3.37.0 01-2.47-1 3.35 3.35.0 01-1-2.47V5.48A3.36 3.36.0 013 3 3.37 3.37.0 015.5 2h21A3.38 3.38.0 0129 3a3.36 3.36.0 011 2.46V26.37a3.35 3.35.0 01-1 2.47 3.38 3.38.0 01-2.51 1.02zm-5.38-6.71a.79.79.0 00.85-.66L24.73 9.24a.55.55.0 00-.18-.46.62.62.0 00-.41-.17q-.08.0-16.53 6.11a.59.59.0 00-.41.59.57.57.0 00.43.52l4 1.24 1.61 4.83a.62.62.0 00.63.43.56.56.0 00.4-.17L16.54 20l4.09 3A.9.9.0 0021.11 23.15zM13.8 20.71l-1.21-4q8.72-5.55 8.78-5.55c.15.0.23.0.23.16a.18.18.0 010 .06s-2.51 2.3-7.52 6.8z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="buy me a coffee" href=https://buymeacoffee.com/daniel.blackbeard><svg width="30" height="30" viewBox="0 0 884 1279" fill="currentColor"><path d="M791.109 297.518 790.231 297.002 788.201 296.383C789.018 297.072 790.04 297.472 791.109 297.518z" fill="currentColor"/><path d="M803.896 388.891 802.916 389.166 803.896 388.891z" fill="currentColor"/><path d="M791.484 297.377C791.359 297.361 791.237 297.332 791.118 297.29 791.111 297.371 791.111 297.453 791.118 297.534 791.252 297.516 791.379 297.462 791.484 297.377z" fill="currentColor"/><path d="M791.113 297.529H791.244V297.447L791.113 297.529z" fill="currentColor"/><path d="M803.111 388.726 804.591 387.883 805.142 387.573 805.641 387.04C804.702 387.444 803.846 388.016 803.111 388.726z" fill="currentColor"/><path d="M793.669 299.515 792.223 298.138 791.243 297.605C791.77 298.535 792.641 299.221 793.669 299.515z" fill="currentColor"/><path d="M430.019 1186.18C428.864 1186.68 427.852 1187.46 427.076 1188.45L427.988 1187.87C428.608 1187.3 429.485 1186.63 430.019 1186.18z" fill="currentColor"/><path d="M641.187 1144.63C641.187 1143.33 640.551 1143.57 640.705 1148.21 640.705 1147.84 640.86 1147.46 640.929 1147.1 641.015 1146.27 641.084 1145.46 641.187 1144.63z" fill="currentColor"/><path d="M619.284 1186.18C618.129 1186.68 617.118 1187.46 616.342 1188.45L617.254 1187.87C617.873 1187.3 618.751 1186.63 619.284 1186.18z" fill="currentColor"/><path d="M281.304 1196.06C280.427 1195.3 279.354 1194.8 278.207 1194.61 279.136 1195.06 280.065 1195.51 280.684 1195.85L281.304 1196.06z" fill="currentColor"/><path d="M247.841 1164.01C247.704 1162.66 247.288 1161.35 246.619 1160.16 247.093 1161.39 247.489 1162.66 247.806 1163.94L247.841 1164.01z" fill="currentColor"/><path d="M472.623 590.836c-45.941 19.667-98.077 41.966-165.647 41.966C278.71 632.746 250.58 628.868 223.353 621.274l46.733 479.806C271.74 1121.13 280.876 1139.83 295.679 1153.46 310.482 1167.09 329.87 1174.65 349.992 1174.65 349.992 1174.65 416.254 1178.09 438.365 1178.09 462.161 1178.09 533.516 1174.65 533.516 1174.65c20.12.0 39.503-7.57000000000016 54.303-21.2C602.619 1139.82 611.752 1121.13 613.406 1101.08l50.053-530.204C641.091 563.237 618.516 558.161 593.068 558.161 549.054 558.144 513.591 573.303 472.623 590.836z" fill="currentColor"/><path d="M78.6885 386.132 79.4799 386.872 79.9962 387.182C79.5987 386.787 79.1603 386.435 78.6885 386.132z" fill="currentColor"/><path d="M879.567 341.849 872.53 306.352C866.215 274.503 851.882 244.409 819.19 232.898 808.711 229.215 796.821 227.633 788.786 220.01 780.751 212.388 778.376 200.55 776.518 189.572 773.076 169.423 769.842 149.257 766.314 129.143 763.269 111.85 760.86 92.4243 752.928 76.56c-10.324-21.3016-31.746-33.7591-53.048-42.001C688.965 30.4844 677.826 27.0375 666.517 24.2352 613.297 10.1947 557.342 5.03277 502.591 2.09047 436.875-1.53577 370.983-.443234 305.422 5.35968 256.625 9.79894 205.229 15.1674 158.858 32.0469c-16.948 6.1771-34.413 13.593-47.3 26.6872C95.7448 74.8221 90.5829 99.7026 102.128 119.765c8.208 14.247 22.111 24.313 36.857 30.972C158.192 159.317 178.251 165.846 198.829 170.215c57.297 12.664 116.642 17.636 175.178 19.753C438.887 192.586 503.87 190.464 568.44 183.618 584.408 181.863 600.347 179.758 616.257 177.304 634.995 174.43 647.022 149.928 641.499 132.859 634.891 112.453 617.134 104.538 597.055 107.618 594.095 108.082 591.153 108.512 588.193 108.942L586.06 109.252C579.257 110.113 572.455 110.915 565.653 111.661c-14.052 1.514-28.138 2.753-42.259 3.717C491.768 117.58 460.057 118.595 428.363 118.647c-31.144.0-62.305-.878-93.38-2.92500000000001C320.805 114.793 306.661 113.611 292.552 112.177 286.134 111.506 279.733 110.801 273.333 110.009L267.241 109.235 265.917 109.046 259.602 108.134C246.697 106.189 233.792 103.953 221.025 101.251 219.737 100.965 218.584 100.249 217.758 99.2193 216.932 98.1901 216.482 96.9099 216.482 95.5903 216.482 94.2706 216.932 92.9904 217.758 91.9612 218.584 90.9319 219.737 90.2152 221.025 89.9293H221.266C232.33 87.5721 243.479 85.5589 254.663 83.8038 258.392 83.2188 262.131 82.6453 265.882 82.0832H265.985C272.988 81.6186 280.026 80.3625 286.994 79.5366 347.624 73.2301 408.614 71.0801 469.538 73.1014 499.115 73.9618 528.676 75.6996 558.116 78.6935 564.448 79.3474 570.746 80.0357 577.043 80.8099 579.452 81.1025 581.878 81.4465 584.305 81.7391L589.191 82.4445C603.438 84.5667 617.61 87.1419 631.708 90.1703 652.597 94.7128 679.422 96.1925 688.713 119.077 691.673 126.338 693.015 134.408 694.649 142.03L696.732 151.752C696.786 151.926 696.826 152.105 696.852 152.285 701.773 175.227 706.7 198.169 711.632 221.111 711.994 222.806 712.002 224.557 711.657 226.255 711.312 227.954 710.621 229.562 709.626 230.982 708.632 232.401 707.355 233.6 705.877 234.504 704.398 235.408 702.75 235.997 701.033 236.236H700.895L697.884 236.649 694.908 237.044C685.478 238.272 676.038 239.419 666.586 240.486 647.968 242.608 629.322 244.443 610.648 245.992 573.539 249.077 536.356 251.102 499.098 252.066 480.114 252.57 461.135 252.806 442.162 252.771 366.643 252.712 291.189 248.322 216.173 239.625 208.051 238.662 199.93 237.629 191.808 236.58 198.106 237.389 187.231 235.96 185.029 235.651 179.867 234.928 174.705 234.177 169.543 233.397 152.216 230.798 134.993 227.598 117.7 224.793 96.7944 221.352 76.8005 223.073 57.8906 233.397c-15.5221 8.494-28.0851 21.519-36.013 37.338-8.1559 16.862-10.582 35.221-14.22974 53.34-3.64777 18.118-9.32591 37.613-7.175109 56.213C5.10128 420.431 33.165 453.054 73.5313 460.35 111.506 467.232 149.687 472.807 187.971 477.556 338.361 495.975 490.294 498.178 641.155 484.129 653.44 482.982 665.708 481.732 677.959 480.378 681.786 479.958 685.658 480.398 689.292 481.668S696.23 485.005 698.962 487.717 703.784 493.718 705.08 497.342C706.377 500.967 706.846 504.836 706.453 508.665L702.633 545.797c-7.697 75.031-15.394 150.057-23.091 225.077-8.029 78.783-16.111 157.56-24.244 236.326C653.004 1029.39 650.71 1051.57 648.416 1073.74 646.213 1095.58 645.904 1118.1 641.757 1139.68 635.218 1173.61 612.248 1194.45 578.73 1202.07 548.022 1209.06 516.652 1212.73 485.161 1213.01 450.249 1213.2 415.355 1211.65 380.443 1211.84 343.173 1212.05 297.525 1208.61 268.756 1180.87 243.479 1156.51 239.986 1118.36 236.545 1085.37 231.957 1041.7 227.409 998.039 222.9 954.381L197.607 711.615 181.244 554.538C180.968 551.94 180.693 549.376 180.435 546.76 178.473 528.023 165.207 509.681 144.301 510.627 126.407 511.418 106.069 526.629 108.168 546.76l12.13 116.454 25.087 240.89C152.532 972.528 159.661 1040.96 166.773 1109.41 168.15 1122.52 169.44 1135.67 170.885 1148.78 178.749 1220.43 233.465 1259.04 301.224 1269.91 340.799 1276.28 381.337 1277.59 421.497 1278.24 472.979 1279.07 524.977 1281.05 575.615 1271.72 650.653 1257.95 706.952 1207.85 714.987 1130.13 717.282 1107.69 719.576 1085.25 721.87 1062.8 729.498 988.559 737.115 914.313 744.72 840.061l24.881-242.61 11.408-111.188C781.577 480.749 783.905 475.565 787.649 471.478 791.392 467.391 796.352 464.617 801.794 463.567 823.25 459.386 843.761 452.245 859.023 435.916c24.295-25.998 29.13-59.895 20.544-94.067zM72.4301 365.835C72.757 365.68 72.1548 368.484 71.8967 369.792 71.8451 367.813 71.9483 366.058 72.4301 365.835zM74.5121 381.94C74.6842 381.819 75.2003 382.508 75.7337 383.334 74.925 382.576 74.4089 382.009 74.4949 381.94H74.5121zM76.5597 384.641C77.2996 385.897 77.6953 386.689 76.5597 384.641v0zM80.672 387.979H80.7752C80.7752 388.1 80.9645 388.22 81.0333 388.341 80.9192 388.208 80.7925 388.087 80.6548 387.979H80.672zM800.796 382.989C793.088 390.319 781.473 393.726 769.996 395.43c-128.704 19.099-259.283 28.769-389.399 24.502C287.476 416.749 195.336 406.407 103.144 393.382 94.1102 392.109 84.3197 390.457 78.1082 383.798c-11.7004-12.561-5.9534-37.854-2.9079-53.03C77.9878 316.865 83.3218 298.334 99.8572 296.355 125.667 293.327 155.64 304.218 181.175 308.09 211.917 312.781 242.774 316.538 273.745 319.36 405.925 331.405 540.325 329.529 671.92 311.91 695.906 308.686 719.805 304.941 743.619 300.674 764.835 296.871 788.356 289.731 801.175 311.703 809.967 326.673 811.137 346.701 809.778 363.615 809.359 370.984 806.139 377.915 800.779 382.989H800.796z" fill="currentColor"/></svg></a></li></ul></footer></article></main><footer class=footer><span>&copy; 2025 <a href=https://danielhacks.it/>Daniel Hacks It</a></span> ·
<span>Powered by
<a href=https://gohugo.io/ rel="noopener noreferrer" target=_blank>Hugo</a> &
<a href=https://github.com/adityatelange/hugo-PaperMod/ rel=noopener target=_blank>PaperMod</a></span></footer><a href=#top aria-label="go to top" title="Go to Top (Alt + G)" class=top-link id=top-link accesskey=g><svg viewBox="0 0 12 6" fill="currentColor"><path d="M12 6H0l6-6z"/></svg>
</a><script>let menu=document.getElementById("menu");menu&&(menu.scrollLeft=localStorage.getItem("menu-scroll-position"),menu.onscroll=function(){localStorage.setItem("menu-scroll-position",menu.scrollLeft)}),document.querySelectorAll('a[href^="#"]').forEach(e=>{e.addEventListener("click",function(e){e.preventDefault();var t=this.getAttribute("href").substr(1);window.matchMedia("(prefers-reduced-motion: reduce)").matches?document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView({behavior:"smooth"}),t==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${t}`)})})</script><script>var mybutton=document.getElementById("top-link");window.onscroll=function(){document.body.scrollTop>800||document.documentElement.scrollTop>800?(mybutton.style.visibility="visible",mybutton.style.opacity="1"):(mybutton.style.visibility="hidden",mybutton.style.opacity="0")}</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove("dark"),localStorage.setItem("pref-theme","light")):(document.body.classList.add("dark"),localStorage.setItem("pref-theme","dark"))})</script></body></html>