

================================================================
== Vivado HLS Report for 'counter_stream_unusual_s2mm_hls'
================================================================
* Date:           Fri Sep  9 02:39:59 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        unusual_s2mm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.67|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP    |    ?|    ?|        10|         10|         10|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    373|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     112|    168|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    134|
|Register         |        -|      -|     236|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     348|    675|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+
    |                      Instance                      |                      Module                      | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+
    |counter_stream_unusual_s2mm_hls_cpuControl_s_axi_U  |counter_stream_unusual_s2mm_hls_cpuControl_s_axi  |        0|      0|  112|  168|
    +----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+
    |Total                                               |                                                  |        0|      0|  112|  168|
    +----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |acc_1_1_fu_149_p2     |     +    |      0|  0|  32|          32|           1|
    |acc_1_2_fu_160_p2     |     +    |      0|  0|  32|          32|           2|
    |acc_1_3_fu_171_p2     |     +    |      0|  0|  32|          32|           2|
    |acc_1_4_fu_182_p2     |     +    |      0|  0|  32|          32|           3|
    |acc_1_5_fu_193_p2     |     +    |      0|  0|  32|          32|           3|
    |acc_1_6_fu_204_p2     |     +    |      0|  0|  32|          32|           3|
    |acc_1_7_fu_215_p2     |     +    |      0|  0|  32|          32|           3|
    |acc_1_8_fu_226_p2     |     +    |      0|  0|  32|          32|           4|
    |acc_1_9_fu_237_p2     |     +    |      0|  0|  32|          32|           4|
    |i_1_fu_128_p2         |     +    |      0|  0|  31|          31|           1|
    |next_mul_fu_144_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_fu_123_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_last_V_fu_134_p2  |   icmp   |      0|  0|  11|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 373|         415|         122|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |acc_fu_66                      |  64|         10|   32|        320|
    |ap_NS_fsm                      |   6|         13|    1|         13|
    |ap_sig_ioackin_counter_TREADY  |   1|          2|    1|          2|
    |i_reg_92                       |  31|          2|   31|         62|
    |tmp_data_reg_103               |  32|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 134|         29|   97|        461|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |acc_fu_66                      |  32|   0|   32|          0|
    |ap_CS_fsm                      |  12|   0|   12|          0|
    |ap_reg_ioackin_counter_TREADY  |   1|   0|    1|          0|
    |i_1_reg_277                    |  31|   0|   31|          0|
    |i_reg_92                       |  31|   0|   31|          0|
    |next_mul_reg_287               |  32|   0|   32|          0|
    |numIteration_read_reg_248      |  32|   0|   32|          0|
    |resolution_read_reg_254        |  32|   0|   32|          0|
    |tmp_data_reg_103               |  32|   0|   32|          0|
    |tmp_last_V_reg_282             |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 236|   0|  236|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|s_axi_cpuControl_AWVALID  |  in |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_AWREADY  | out |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_AWADDR   |  in |    6|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_WVALID   |  in |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_WREADY   | out |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_WDATA    |  in |   32|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_WSTRB    |  in |    4|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_ARVALID  |  in |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_ARREADY  | out |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_ARADDR   |  in |    6|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_RVALID   | out |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_RREADY   |  in |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_RDATA    | out |   32|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_RRESP    | out |    2|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_BVALID   | out |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_BREADY   |  in |    1|    s_axi   |            cpuControl           |    scalar    |
|s_axi_cpuControl_BRESP    | out |    2|    s_axi   |            cpuControl           |    scalar    |
|ap_clk                    |  in |    1| ap_ctrl_hs | counter_stream_unusual_s2mm_hls | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs | counter_stream_unusual_s2mm_hls | return value |
|interrupt                 | out |    1| ap_ctrl_hs | counter_stream_unusual_s2mm_hls | return value |
|counter_TDATA             | out |   32|    axis    |          counter_V_data         |    pointer   |
|counter_TVALID            | out |    1|    axis    |         counter_V_last_V        |    pointer   |
|counter_TREADY            |  in |    1|    axis    |         counter_V_last_V        |    pointer   |
|counter_TLAST             | out |    1|    axis    |         counter_V_last_V        |    pointer   |
+--------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 10, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (!tmp)
	3  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %resolution), !map !7

ST_1: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %numIteration), !map !13

ST_1: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter_V_data), !map !17

ST_1: stg_16 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %counter_V_last_V), !map !21

ST_1: stg_17 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([32 x i8]* @counter_stream_unusual_s2mm_hl) nounwind

ST_1: numIteration_read [1/1] 1.00ns
:5  %numIteration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %numIteration)

ST_1: resolution_read [1/1] 1.00ns
:6  %resolution_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %resolution)

ST_1: acc [1/1] 0.00ns
:7  %acc = alloca i32, align 4

ST_1: stg_21 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %counter_V_data, i1* %counter_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_22 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_23 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32 %numIteration, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_24 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %resolution, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_25 [1/1] 1.57ns
:12  br label %1


 <State 2>: 3.89ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i31 [ 0, %0 ], [ %i_1, %2 ]

ST_2: tmp_data [1/1] 0.00ns
:1  %tmp_data = phi i32 [ 0, %0 ], [ %next_mul, %2 ]

ST_2: i_cast [1/1] 0.00ns
:2  %i_cast = zext i31 %i to i32

ST_2: tmp [1/1] 2.52ns
:3  %tmp = icmp slt i32 %i_cast, %numIteration_read

ST_2: i_1 [1/1] 2.44ns
:4  %i_1 = add i31 %i, 1

ST_2: stg_31 [1/1] 0.00ns
:5  br i1 %tmp, label %2, label %3

ST_2: tmp_last_V [1/1] 2.52ns
:4  %tmp_last_V = icmp eq i32 %i_cast, %numIteration_read

ST_2: acc_load [1/1] 0.00ns
:6  %acc_load = load volatile i32* %acc, align 4

ST_2: stg_34 [1/1] 2.23ns
:7  store volatile i32 %acc_load, i32* %acc, align 4


 <State 3>: 4.67ns
ST_3: next_mul [1/1] 2.44ns
:3  %next_mul = add i32 %tmp_data, %resolution_read

ST_3: stg_36 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %counter_V_data, i1* %counter_V_last_V, i32 %tmp_data, i1 %tmp_last_V)

ST_3: acc_load_1 [1/1] 0.00ns
:8  %acc_load_1 = load volatile i32* %acc, align 4

ST_3: acc_1_1 [1/1] 2.44ns
:9  %acc_1_1 = add nsw i32 %acc_load_1, 1

ST_3: stg_39 [1/1] 2.23ns
:10  store volatile i32 %acc_1_1, i32* %acc, align 4


 <State 4>: 4.67ns
ST_4: acc_load_2 [1/1] 0.00ns
:11  %acc_load_2 = load volatile i32* %acc, align 4

ST_4: acc_1_2 [1/1] 2.44ns
:12  %acc_1_2 = add nsw i32 %acc_load_2, 2

ST_4: stg_42 [1/1] 2.23ns
:13  store volatile i32 %acc_1_2, i32* %acc, align 4


 <State 5>: 4.67ns
ST_5: acc_load_3 [1/1] 0.00ns
:14  %acc_load_3 = load volatile i32* %acc, align 4

ST_5: acc_1_3 [1/1] 2.44ns
:15  %acc_1_3 = add nsw i32 %acc_load_3, 3

ST_5: stg_45 [1/1] 2.23ns
:16  store volatile i32 %acc_1_3, i32* %acc, align 4


 <State 6>: 4.67ns
ST_6: acc_load_4 [1/1] 0.00ns
:17  %acc_load_4 = load volatile i32* %acc, align 4

ST_6: acc_1_4 [1/1] 2.44ns
:18  %acc_1_4 = add nsw i32 %acc_load_4, 4

ST_6: stg_48 [1/1] 2.23ns
:19  store volatile i32 %acc_1_4, i32* %acc, align 4


 <State 7>: 4.67ns
ST_7: acc_load_5 [1/1] 0.00ns
:20  %acc_load_5 = load volatile i32* %acc, align 4

ST_7: acc_1_5 [1/1] 2.44ns
:21  %acc_1_5 = add nsw i32 %acc_load_5, 5

ST_7: stg_51 [1/1] 2.23ns
:22  store volatile i32 %acc_1_5, i32* %acc, align 4


 <State 8>: 4.67ns
ST_8: acc_load_6 [1/1] 0.00ns
:23  %acc_load_6 = load volatile i32* %acc, align 4

ST_8: acc_1_6 [1/1] 2.44ns
:24  %acc_1_6 = add nsw i32 %acc_load_6, 6

ST_8: stg_54 [1/1] 2.23ns
:25  store volatile i32 %acc_1_6, i32* %acc, align 4


 <State 9>: 4.67ns
ST_9: acc_load_7 [1/1] 0.00ns
:26  %acc_load_7 = load volatile i32* %acc, align 4

ST_9: acc_1_7 [1/1] 2.44ns
:27  %acc_1_7 = add nsw i32 %acc_load_7, 7

ST_9: stg_57 [1/1] 2.23ns
:28  store volatile i32 %acc_1_7, i32* %acc, align 4


 <State 10>: 4.67ns
ST_10: acc_load_8 [1/1] 0.00ns
:29  %acc_load_8 = load volatile i32* %acc, align 4

ST_10: acc_1_8 [1/1] 2.44ns
:30  %acc_1_8 = add nsw i32 %acc_load_8, 8

ST_10: stg_60 [1/1] 2.23ns
:31  store volatile i32 %acc_1_8, i32* %acc, align 4


 <State 11>: 4.67ns
ST_11: stg_61 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind

ST_11: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str4)

ST_11: stg_63 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 10, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_11: acc_load_9 [1/1] 0.00ns
:32  %acc_load_9 = load volatile i32* %acc, align 4

ST_11: acc_1_9 [1/1] 2.44ns
:33  %acc_1_9 = add nsw i32 %acc_load_9, 9

ST_11: stg_66 [1/1] 2.23ns
:34  store volatile i32 %acc_1_9, i32* %acc, align 4

ST_11: empty [1/1] 0.00ns
:35  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str4, i32 %tmp_3)

ST_11: stg_68 [1/1] 0.00ns
:36  br label %1


 <State 12>: 0.00ns
ST_12: stg_69 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ resolution]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f2d6f61c110; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numIteration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f2d6d9e9890; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ counter_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f2d6f0bc600; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ counter_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f2d6f1672e0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_13            (specbitsmap    ) [ 0000000000000]
stg_14            (specbitsmap    ) [ 0000000000000]
stg_15            (specbitsmap    ) [ 0000000000000]
stg_16            (specbitsmap    ) [ 0000000000000]
stg_17            (spectopmodule  ) [ 0000000000000]
numIteration_read (read           ) [ 0011111111110]
resolution_read   (read           ) [ 0011111111110]
acc               (alloca         ) [ 0011111111110]
stg_21            (specinterface  ) [ 0000000000000]
stg_22            (specinterface  ) [ 0000000000000]
stg_23            (specinterface  ) [ 0000000000000]
stg_24            (specinterface  ) [ 0000000000000]
stg_25            (br             ) [ 0111111111110]
i                 (phi            ) [ 0010000000000]
tmp_data          (phi            ) [ 0011000000000]
i_cast            (zext           ) [ 0000000000000]
tmp               (icmp           ) [ 0011111111110]
i_1               (add            ) [ 0111111111110]
stg_31            (br             ) [ 0000000000000]
tmp_last_V        (icmp           ) [ 0001000000000]
acc_load          (load           ) [ 0000000000000]
stg_34            (store          ) [ 0000000000000]
next_mul          (add            ) [ 0110111111110]
stg_36            (write          ) [ 0000000000000]
acc_load_1        (load           ) [ 0000000000000]
acc_1_1           (add            ) [ 0000000000000]
stg_39            (store          ) [ 0000000000000]
acc_load_2        (load           ) [ 0000000000000]
acc_1_2           (add            ) [ 0000000000000]
stg_42            (store          ) [ 0000000000000]
acc_load_3        (load           ) [ 0000000000000]
acc_1_3           (add            ) [ 0000000000000]
stg_45            (store          ) [ 0000000000000]
acc_load_4        (load           ) [ 0000000000000]
acc_1_4           (add            ) [ 0000000000000]
stg_48            (store          ) [ 0000000000000]
acc_load_5        (load           ) [ 0000000000000]
acc_1_5           (add            ) [ 0000000000000]
stg_51            (store          ) [ 0000000000000]
acc_load_6        (load           ) [ 0000000000000]
acc_1_6           (add            ) [ 0000000000000]
stg_54            (store          ) [ 0000000000000]
acc_load_7        (load           ) [ 0000000000000]
acc_1_7           (add            ) [ 0000000000000]
stg_57            (store          ) [ 0000000000000]
acc_load_8        (load           ) [ 0000000000000]
acc_1_8           (add            ) [ 0000000000000]
stg_60            (store          ) [ 0000000000000]
stg_61            (specloopname   ) [ 0000000000000]
tmp_3             (specregionbegin) [ 0000000000000]
stg_63            (specpipeline   ) [ 0000000000000]
acc_load_9        (load           ) [ 0000000000000]
acc_1_9           (add            ) [ 0000000000000]
stg_66            (store          ) [ 0000000000000]
empty             (specregionend  ) [ 0000000000000]
stg_68            (br             ) [ 0111111111110]
stg_69            (ret            ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="resolution">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resolution"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="numIteration">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numIteration"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="counter_V_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_V_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="counter_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_stream_unusual_s2mm_hl"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="acc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="numIteration_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numIteration_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="resolution_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="resolution_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="stg_36_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="0" index="3" bw="32" slack="1"/>
<pin id="87" dir="0" index="4" bw="1" slack="1"/>
<pin id="88" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_36/3 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="31" slack="1"/>
<pin id="94" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="31" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="tmp_data_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_data_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="32" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/2 acc_load_1/3 acc_load_2/4 acc_load_3/5 acc_load_4/6 acc_load_5/7 acc_load_6/8 acc_load_7/9 acc_load_8/10 acc_load_9/11 "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="31" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="1"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="31" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_last_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="stg_34_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_34/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="next_mul_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="0" index="1" bw="32" slack="2"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="acc_1_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_1/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="stg_39_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_39/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="acc_1_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_2/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="stg_42_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="3"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_42/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="acc_1_3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_3/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="stg_45_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="4"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_45/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="acc_1_4_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_4/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="stg_48_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="5"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_48/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="acc_1_5_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_5/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="stg_51_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="6"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_51/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="acc_1_6_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_6/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="stg_54_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="7"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_54/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="acc_1_7_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_7/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="stg_57_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="8"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/9 "/>
</bind>
</comp>

<comp id="226" class="1004" name="acc_1_8_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="5" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_8/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="stg_60_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="9"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_60/10 "/>
</bind>
</comp>

<comp id="237" class="1004" name="acc_1_9_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="5" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_9/11 "/>
</bind>
</comp>

<comp id="243" class="1004" name="stg_66_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="10"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_66/11 "/>
</bind>
</comp>

<comp id="248" class="1005" name="numIteration_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numIteration_read "/>
</bind>
</comp>

<comp id="254" class="1005" name="resolution_read_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2"/>
<pin id="256" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="resolution_read "/>
</bind>
</comp>

<comp id="259" class="1005" name="acc_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="277" class="1005" name="i_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="31" slack="0"/>
<pin id="279" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_last_V_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="287" class="1005" name="next_mul_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="82" pin=3"/></net>

<net id="114"><net_src comp="103" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="108" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="122"><net_src comp="96" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="96" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="119" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="116" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="103" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="116" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="116" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="116" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="116" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="42" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="116" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="116" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="116" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="116" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="116" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="70" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="257"><net_src comp="76" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="262"><net_src comp="66" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="268"><net_src comp="259" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="270"><net_src comp="259" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="271"><net_src comp="259" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="272"><net_src comp="259" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="273"><net_src comp="259" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="280"><net_src comp="128" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="285"><net_src comp="134" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="82" pin=4"/></net>

<net id="290"><net_src comp="144" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: counter_V_data | {3 }
	Port: counter_V_last_V | {3 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp : 2
		i_1 : 1
		stg_31 : 3
		tmp_last_V : 2
		stg_34 : 1
	State 3
		acc_1_1 : 1
		stg_39 : 2
	State 4
		acc_1_2 : 1
		stg_42 : 2
	State 5
		acc_1_3 : 1
		stg_45 : 2
	State 6
		acc_1_4 : 1
		stg_48 : 2
	State 7
		acc_1_5 : 1
		stg_51 : 2
	State 8
		acc_1_6 : 1
		stg_54 : 2
	State 9
		acc_1_7 : 1
		stg_57 : 2
	State 10
		acc_1_8 : 1
		stg_60 : 2
	State 11
		acc_1_9 : 1
		stg_66 : 2
		empty : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          i_1_fu_128          |    0    |    31   |
|          |        next_mul_fu_144       |    0    |    32   |
|          |        acc_1_1_fu_149        |    0    |    32   |
|          |        acc_1_2_fu_160        |    0    |    32   |
|          |        acc_1_3_fu_171        |    0    |    32   |
|    add   |        acc_1_4_fu_182        |    0    |    32   |
|          |        acc_1_5_fu_193        |    0    |    32   |
|          |        acc_1_6_fu_204        |    0    |    32   |
|          |        acc_1_7_fu_215        |    0    |    32   |
|          |        acc_1_8_fu_226        |    0    |    32   |
|          |        acc_1_9_fu_237        |    0    |    32   |
|----------|------------------------------|---------|---------|
|   icmp   |          tmp_fu_123          |    0    |    11   |
|          |       tmp_last_V_fu_134      |    0    |    11   |
|----------|------------------------------|---------|---------|
|   read   | numIteration_read_read_fu_70 |    0    |    0    |
|          |  resolution_read_read_fu_76  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |      stg_36_write_fu_82      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |         i_cast_fu_119        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   373   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       acc_reg_259       |   32   |
|       i_1_reg_277       |   31   |
|         i_reg_92        |   31   |
|     next_mul_reg_287    |   32   |
|numIteration_read_reg_248|   32   |
| resolution_read_reg_254 |   32   |
|     tmp_data_reg_103    |   32   |
|    tmp_last_V_reg_282   |    1   |
+-------------------------+--------+
|          Total          |   223  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| tmp_data_reg_103 |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.571  ||    32   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   373  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   32   |
|  Register |    -   |   223  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   223  |   405  |
+-----------+--------+--------+--------+
