# MANO-vhdl
FPGA implementation with mano architecture VHDL / Mano mimarisi, VHDL ile FPGA uygulamasÄ±

# Basic Computer on FPGA (with PS/2 Keyboard Input)  
# FPGA Ãœzerinde Temel Bilgisayar (PS/2 Klavye GiriÅŸli)

This project implements a simplified version of a basic computer system using VHDL on a Spartan-3E FPGA board.  
Bu proje, Spartan-3E FPGA kartÄ± Ã¼zerinde VHDL ile yazÄ±lmÄ±ÅŸ basit bir bilgisayar mimarisinin sadeleÅŸtirilmiÅŸ bir versiyonunu uygular.

It includes memory, a PS/2 keyboard interface, interrupt mechanism, and a 4-digit 7-segment display.  
Projede bellek, PS/2 klavye arayÃ¼zÃ¼, kesme (interrupt) mekanizmasÄ± ve 4 haneli 7 segment display bulunmaktadÄ±r.

---

## ğŸ§° Tools & Technologies / AraÃ§lar ve Teknolojiler

- **HDL Language / DonanÄ±m TanÄ±mlama Dili:** VHDL  
- **FPGA Board / FPGA KartÄ±:** Digilent Spartan-3E (XC3S100E-4CP132C)  
- **Clock Frequency / Saat FrekansÄ±:** 50 MHz  
- **IDE / GeliÅŸtirme OrtamÄ±:** Xilinx ISE 14.7  
- **Input Device / GiriÅŸ AygÄ±tÄ±:** PS/2 Klavye  
- **Display / GÃ¶rÃ¼ntÃ¼leme:** 4 haneli 7 segment display  
- **Simulation / SimÃ¼lasyon:** ISim

---

## ğŸ“ Project Structure / Proje YapÄ±sÄ±

```
BasicComputer_FPGA/
â”œâ”€â”€ ps2_keyboard_to_ascii/      # PS/2 tarama kodunu ASCII'ye Ã§eviren modÃ¼l
â”œâ”€â”€ memory2.vhd                 # Talimat/veri belleÄŸi (RAM)
â”œâ”€â”€ Display.vhd                 # 7 segment display sÃ¼rÃ¼cÃ¼sÃ¼
â”œâ”€â”€ clock_divider_1hz.vhd      # 50 MHz'den 1 Hz'e saat bÃ¶lÃ¼cÃ¼
â”œâ”€â”€ BasicComputer.vhd          # Ana bilgisayar mimarisi ve kontrol mantÄ±ÄŸÄ±
â”œâ”€â”€ testbenches/               # (opsiyonel) SimÃ¼lasyon testbench'leri
â””â”€â”€ README.md
```

---

## ğŸ”‘ Features / Ã–zellikler

- **PS/2 Keyboard Input / Klavye GiriÅŸi:** Klavyeden gelen PS/2 sinyallerini ASCII'ye Ã§evirir ve yeni veri geldiÄŸinde FGI bayraÄŸÄ±nÄ± set eder.  
- **Interrupt Handling / Kesme YÃ¶netimi:** PC yedeÄŸi alarak kesme alt programÄ± Ã§alÄ±ÅŸtÄ±rÄ±r ve geri dÃ¶ner.  
- **Memory-Mapped I/O / Bellek HaritalÄ± G/Ã‡:** INPR ve OUTR Ã¼zerinden giriÅŸ/Ã§Ä±kÄ±ÅŸ iÅŸlemleri yapÄ±lÄ±r.  
- **7-Segment Display / 7 Segment GÃ¶sterim:** Instruction Register (`IR`) anlÄ±k olarak ekranda gÃ¶sterilir.  
- **Clock Divider / Saat BÃ¶lÃ¼cÃ¼:** 1 Hz sinyal Ã¼retir, Ã¶zellikle yavaÅŸ izleme veya debugging iÃ§in kullanÄ±lÄ±r.  
- **Instruction Set / Komut Seti:** AND, ADD, LDA, STA, BUN, BSA, ISZ ve kayÄ±t iÅŸlemleri desteklenir.

---

## âŒ¨ï¸ PS/2 Interface / PS/2 ArayÃ¼zÃ¼

The `ps2_keyboard_to_ascii` component reads raw scan codes from the keyboard and outputs 7-bit ASCII characters.  
`ps2_keyboard_to_ascii` bileÅŸeni klavyeden gelen PS/2 sinyallerini okur ve 7-bit ASCII karakter Ã¼retir.

```vhdl
ascii_new  : out std_logic;                -- new character flag / yeni karakter geldi bayraÄŸÄ±
ascii_code : out std_logic_vector(6 downto 0); -- 7-bit ASCII output / 7-bit ASCII Ã§Ä±ktÄ±sÄ±
```

When a new key is pressed, `ascii_new` goes high and the ASCII character is stored in `INPR`.  
Yeni bir tuÅŸa basÄ±ldÄ±ÄŸÄ±nda `ascii_new` yÃ¼kselir ve ASCII karakter `INPR`'ye yazÄ±lÄ±r.

---

## ğŸ”„ Instruction Cycle / Komut DÃ¶ngÃ¼sÃ¼

The system follows a classic fetch-decode-execute cycle controlled by a 4-bit `timeCount`.  
Sistem, klasik bir komut alma-Ã§Ã¶zme-Ã§alÄ±ÅŸtÄ±rma dÃ¶ngÃ¼sÃ¼nÃ¼ 4-bit `timeCount` ile yÃ¶netir.

It supports both direct and indirect addressing.  
DoÄŸrudan ve dolaylÄ± adreslemeyi destekler.

---

## ğŸ“· Display Output / Ekran Ã‡Ä±kÄ±ÅŸÄ±

The `Display.vhd` module multiplexes 4 digits of the 7-segment display to show the current 16-bit IR value.  
`Display.vhd` modÃ¼lÃ¼ 4 haneli 7 segment ekranÄ± Ã§oklayarak 16-bit IR deÄŸerini gÃ¶sterir.

Each 4-bit nibble is shown for a short time to create the illusion of a stable display.  
Her 4-bitâ€™lik nibble kÄ±sa sÃ¼reyle gÃ¶sterilir, bu da sabit bir gÃ¶rÃ¼ntÃ¼ saÄŸlar.

---

## ğŸ§ª Simulation / SimÃ¼lasyon

Testbenches can be written to simulate each module using ISim.  
ISim ile her bileÅŸen iÃ§in testbench yazÄ±larak simÃ¼lasyon yapÄ±labilir.

The `clock_divider_1hz` is helpful for slow step-by-step debugging.  
`clock_divider_1hz`, adÄ±m adÄ±m yavaÅŸ ilerleme iÃ§in faydalÄ±dÄ±r.

---

## âœ… To Do / YapÄ±lacaklar

- [ ] Write testbenches for each component / Her bileÅŸen iÃ§in testbench yaz  
- [ ] Add UART or VGA support / UART veya VGA desteÄŸi ekle  
- [ ] Expand instruction set / Komut setini geniÅŸlet  

---

## ğŸ“œ License / Lisans

This project is open-source and free to use for educational or personal purposes.  
Bu proje aÃ§Ä±k kaynaklÄ±dÄ±r ve eÄŸitim veya kiÅŸisel kullanÄ±m iÃ§in serbesttir.

---

Created by [Esmanur MAHMUT] â€“ 2025  
[Esmanur MAHMUT] tarafÄ±ndan oluÅŸturuldu â€“ 2025
