<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>QDNix: src/sys/arm/soc/cortex-a7/uart.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo-tiny.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">QDNix
   </div>
   <div id="projectbrief">Quick’n’dirty *NIX</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('arm_2soc_2cortex-a7_2uart_8c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">uart.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="arm_2soc_2cortex-a7_2arch_8h_source.html">arch.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for uart.c:</div>
<div class="dyncontent">
<div class="center"><img src="arm_2soc_2cortex-a7_2uart_8c__incl.png" border="0" usemap="#asrc_2sys_2arm_2soc_2cortex-a7_2uart_8c" alt=""/></div>
</div>
</div>
<p><a href="arm_2soc_2cortex-a7_2uart_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ac1b34f5487c2e7f4905a1aeba9ba885b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#ac1b34f5487c2e7f4905a1aeba9ba885b">UART0_BASE_ADDR</a>&#160;&#160;&#160;0x01C28000</td></tr>
<tr class="separator:ac1b34f5487c2e7f4905a1aeba9ba885b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529a3a887b9327d5f47c86cd2d3d5f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a529a3a887b9327d5f47c86cd2d3d5f20">UART1_BASE_ADDR</a>&#160;&#160;&#160;0x01C28400</td></tr>
<tr class="separator:a529a3a887b9327d5f47c86cd2d3d5f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab98cfeb5bce374d602f85bc3535b81f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#ab98cfeb5bce374d602f85bc3535b81f1">UART2_BASE_ADDR</a>&#160;&#160;&#160;0x01C28800</td></tr>
<tr class="separator:ab98cfeb5bce374d602f85bc3535b81f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf5180b61294d939aead776031994b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#acf5180b61294d939aead776031994b32">UART3_BASE_ADDR</a>&#160;&#160;&#160;0x01C28C00</td></tr>
<tr class="separator:acf5180b61294d939aead776031994b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84e867f5b78bbc2a12e72eaa55418f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#ab84e867f5b78bbc2a12e72eaa55418f1">R_UART_BASE_ADDR</a>&#160;&#160;&#160;0x01F02800</td></tr>
<tr class="separator:ab84e867f5b78bbc2a12e72eaa55418f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16a406bf430a03cc6d29e3c8c7320b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#ab16a406bf430a03cc6d29e3c8c7320b7">UART0</a>(x)&#160;&#160;&#160;(<a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#ac1b34f5487c2e7f4905a1aeba9ba885b">UART0_BASE_ADDR</a> + x)</td></tr>
<tr class="separator:ab16a406bf430a03cc6d29e3c8c7320b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dccc9d04a33df31c86aa503a98b971d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a6dccc9d04a33df31c86aa503a98b971d">UART1</a>(x)&#160;&#160;&#160;(<a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a529a3a887b9327d5f47c86cd2d3d5f20">UART1_BASE_ADDR</a> + x)</td></tr>
<tr class="separator:a6dccc9d04a33df31c86aa503a98b971d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa096dde4e915648eab69e5204a6ef736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#aa096dde4e915648eab69e5204a6ef736">UART2</a>(x)&#160;&#160;&#160;(<a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#ab98cfeb5bce374d602f85bc3535b81f1">UART2_BASE_ADDR</a> + x)</td></tr>
<tr class="separator:aa096dde4e915648eab69e5204a6ef736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1e367e670588a74b42f3117e8e06b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#aa1e367e670588a74b42f3117e8e06b8d">UART3</a>(x)&#160;&#160;&#160;(<a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#acf5180b61294d939aead776031994b32">UART3_BASE_ADDR</a> + x)</td></tr>
<tr class="separator:aa1e367e670588a74b42f3117e8e06b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ccc8362dbbf0a421320820845cd41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#ae8ccc8362dbbf0a421320820845cd41d">R_UART</a>(x)&#160;&#160;&#160;(<a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#ab84e867f5b78bbc2a12e72eaa55418f1">R_UART_BASE_ADDR</a> + x)</td></tr>
<tr class="separator:ae8ccc8362dbbf0a421320820845cd41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf1cb8192bf2bac0ff2c7d7ffe80a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#acbf1cb8192bf2bac0ff2c7d7ffe80a1b">UART_RECV_BUFF_REG</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:acbf1cb8192bf2bac0ff2c7d7ffe80a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0112405ee1713638235bbb4045c368f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#ac0112405ee1713638235bbb4045c368f">UART_TRANSMIT_HOLDING_REG</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ac0112405ee1713638235bbb4045c368f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d8400aa394b80ab2670117b9ce0415e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a2d8400aa394b80ab2670117b9ce0415e">UART_DIV_LATCH_LOW_REG</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a2d8400aa394b80ab2670117b9ce0415e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9e414903a39532972fbdffd0bdc916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a7d9e414903a39532972fbdffd0bdc916">UART_DIV_LATCH_HIGH_REG</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:a7d9e414903a39532972fbdffd0bdc916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99ce0c31b5246422a7cd298c190d784f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a99ce0c31b5246422a7cd298c190d784f">UART_INT_ENABLE_REG</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:a99ce0c31b5246422a7cd298c190d784f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1cf27f152fd0069fedaf6cb9312c803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#ae1cf27f152fd0069fedaf6cb9312c803">UART_INT_ID_REG</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ae1cf27f152fd0069fedaf6cb9312c803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da79e3f8baa420491d4e3e8e7df2896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a1da79e3f8baa420491d4e3e8e7df2896">UART_FIFO_CONTROL_REG</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:a1da79e3f8baa420491d4e3e8e7df2896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3f386875b5b42bbc4dfc2c7c76dae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#aab3f386875b5b42bbc4dfc2c7c76dae3">UART_LINE_CONTROL_REG</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="separator:aab3f386875b5b42bbc4dfc2c7c76dae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68a29a185d5be64a27ecf8d5d63abb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#ad68a29a185d5be64a27ecf8d5d63abb1">UART_MODEM_CONTROL_REG</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ad68a29a185d5be64a27ecf8d5d63abb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85ea2d9414d2528e8fd132c3dc5b4fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a85ea2d9414d2528e8fd132c3dc5b4fde">UART_LINE_STATUS_REG</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="separator:a85ea2d9414d2528e8fd132c3dc5b4fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467f49b63d3db8347247968d5aa6b7b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a467f49b63d3db8347247968d5aa6b7b6">UART_MODEM_STATUS_REG</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:a467f49b63d3db8347247968d5aa6b7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1b8056b420b773b3d75d7e6bebf19d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a8c1b8056b420b773b3d75d7e6bebf19d">UART_SCRATCH_REG</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="separator:a8c1b8056b420b773b3d75d7e6bebf19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b80c7d8f2f58a0688472f4d23058d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a3b80c7d8f2f58a0688472f4d23058d46">UART_STATUS_REG</a>&#160;&#160;&#160;0x7C</td></tr>
<tr class="separator:a3b80c7d8f2f58a0688472f4d23058d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a412e83a56b9dfa17a24e834ceb3ae8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a412e83a56b9dfa17a24e834ceb3ae8e1">UART_TRANSMIT_FIFO_LEVEL</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:a412e83a56b9dfa17a24e834ceb3ae8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5cde082454201e12fad78b71537448b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#ab5cde082454201e12fad78b71537448b">UART_RFL</a>&#160;&#160;&#160;0x84</td></tr>
<tr class="separator:ab5cde082454201e12fad78b71537448b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ac92525e378b231b41ad326ebdac555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a0ac92525e378b231b41ad326ebdac555">UART_HALT_TX_REG</a>&#160;&#160;&#160;0xA4</td></tr>
<tr class="separator:a0ac92525e378b231b41ad326ebdac555"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a0c0ca72359ddf28dcd15900dfba19343"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a0c0ca72359ddf28dcd15900dfba19343">uart_init</a> (void)</td></tr>
<tr class="separator:a0c0ca72359ddf28dcd15900dfba19343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c49b1fcb3642bb2ee92314824d59e27"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a1c49b1fcb3642bb2ee92314824d59e27">uart_putchar</a> (uint8_t c)</td></tr>
<tr class="separator:a1c49b1fcb3642bb2ee92314824d59e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ae8ccc8362dbbf0a421320820845cd41d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ccc8362dbbf0a421320820845cd41d">&#9670;&nbsp;</a></span>R_UART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R_UART</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#ab84e867f5b78bbc2a12e72eaa55418f1">R_UART_BASE_ADDR</a> + x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00013">13</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="ab84e867f5b78bbc2a12e72eaa55418f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab84e867f5b78bbc2a12e72eaa55418f1">&#9670;&nbsp;</a></span>R_UART_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R_UART_BASE_ADDR&#160;&#160;&#160;0x01F02800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00007">7</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="ab16a406bf430a03cc6d29e3c8c7320b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16a406bf430a03cc6d29e3c8c7320b7">&#9670;&nbsp;</a></span>UART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#ac1b34f5487c2e7f4905a1aeba9ba885b">UART0_BASE_ADDR</a> + x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00009">9</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="ac1b34f5487c2e7f4905a1aeba9ba885b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1b34f5487c2e7f4905a1aeba9ba885b">&#9670;&nbsp;</a></span>UART0_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BASE_ADDR&#160;&#160;&#160;0x01C28000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00003">3</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="a6dccc9d04a33df31c86aa503a98b971d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dccc9d04a33df31c86aa503a98b971d">&#9670;&nbsp;</a></span>UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#a529a3a887b9327d5f47c86cd2d3d5f20">UART1_BASE_ADDR</a> + x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00010">10</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="a529a3a887b9327d5f47c86cd2d3d5f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a529a3a887b9327d5f47c86cd2d3d5f20">&#9670;&nbsp;</a></span>UART1_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BASE_ADDR&#160;&#160;&#160;0x01C28400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00004">4</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="aa096dde4e915648eab69e5204a6ef736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa096dde4e915648eab69e5204a6ef736">&#9670;&nbsp;</a></span>UART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#ab98cfeb5bce374d602f85bc3535b81f1">UART2_BASE_ADDR</a> + x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00011">11</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="ab98cfeb5bce374d602f85bc3535b81f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab98cfeb5bce374d602f85bc3535b81f1">&#9670;&nbsp;</a></span>UART2_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BASE_ADDR&#160;&#160;&#160;0x01C28800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00005">5</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="aa1e367e670588a74b42f3117e8e06b8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1e367e670588a74b42f3117e8e06b8d">&#9670;&nbsp;</a></span>UART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html#acf5180b61294d939aead776031994b32">UART3_BASE_ADDR</a> + x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00012">12</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="acf5180b61294d939aead776031994b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf5180b61294d939aead776031994b32">&#9670;&nbsp;</a></span>UART3_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BASE_ADDR&#160;&#160;&#160;0x01C28C00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00006">6</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="a7d9e414903a39532972fbdffd0bdc916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d9e414903a39532972fbdffd0bdc916">&#9670;&nbsp;</a></span>UART_DIV_LATCH_HIGH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DIV_LATCH_HIGH_REG&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00018">18</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="a2d8400aa394b80ab2670117b9ce0415e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8400aa394b80ab2670117b9ce0415e">&#9670;&nbsp;</a></span>UART_DIV_LATCH_LOW_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DIV_LATCH_LOW_REG&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00017">17</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="a1da79e3f8baa420491d4e3e8e7df2896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da79e3f8baa420491d4e3e8e7df2896">&#9670;&nbsp;</a></span>UART_FIFO_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FIFO_CONTROL_REG&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00021">21</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="a0ac92525e378b231b41ad326ebdac555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ac92525e378b231b41ad326ebdac555">&#9670;&nbsp;</a></span>UART_HALT_TX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_HALT_TX_REG&#160;&#160;&#160;0xA4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00030">30</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="a99ce0c31b5246422a7cd298c190d784f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99ce0c31b5246422a7cd298c190d784f">&#9670;&nbsp;</a></span>UART_INT_ENABLE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INT_ENABLE_REG&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00019">19</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="ae1cf27f152fd0069fedaf6cb9312c803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1cf27f152fd0069fedaf6cb9312c803">&#9670;&nbsp;</a></span>UART_INT_ID_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INT_ID_REG&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00020">20</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="aab3f386875b5b42bbc4dfc2c7c76dae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab3f386875b5b42bbc4dfc2c7c76dae3">&#9670;&nbsp;</a></span>UART_LINE_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LINE_CONTROL_REG&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00022">22</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="a85ea2d9414d2528e8fd132c3dc5b4fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85ea2d9414d2528e8fd132c3dc5b4fde">&#9670;&nbsp;</a></span>UART_LINE_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LINE_STATUS_REG&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00024">24</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="ad68a29a185d5be64a27ecf8d5d63abb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68a29a185d5be64a27ecf8d5d63abb1">&#9670;&nbsp;</a></span>UART_MODEM_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MODEM_CONTROL_REG&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00023">23</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="a467f49b63d3db8347247968d5aa6b7b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a467f49b63d3db8347247968d5aa6b7b6">&#9670;&nbsp;</a></span>UART_MODEM_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MODEM_STATUS_REG&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00025">25</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="acbf1cb8192bf2bac0ff2c7d7ffe80a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf1cb8192bf2bac0ff2c7d7ffe80a1b">&#9670;&nbsp;</a></span>UART_RECV_BUFF_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RECV_BUFF_REG&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00015">15</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="ab5cde082454201e12fad78b71537448b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5cde082454201e12fad78b71537448b">&#9670;&nbsp;</a></span>UART_RFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RFL&#160;&#160;&#160;0x84</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00029">29</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="a8c1b8056b420b773b3d75d7e6bebf19d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c1b8056b420b773b3d75d7e6bebf19d">&#9670;&nbsp;</a></span>UART_SCRATCH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SCRATCH_REG&#160;&#160;&#160;0x1C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00026">26</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="a3b80c7d8f2f58a0688472f4d23058d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b80c7d8f2f58a0688472f4d23058d46">&#9670;&nbsp;</a></span>UART_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_REG&#160;&#160;&#160;0x7C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00027">27</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="a412e83a56b9dfa17a24e834ceb3ae8e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a412e83a56b9dfa17a24e834ceb3ae8e1">&#9670;&nbsp;</a></span>UART_TRANSMIT_FIFO_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRANSMIT_FIFO_LEVEL&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00028">28</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="ac0112405ee1713638235bbb4045c368f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0112405ee1713638235bbb4045c368f">&#9670;&nbsp;</a></span>UART_TRANSMIT_HOLDING_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRANSMIT_HOLDING_REG&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00016">16</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a0c0ca72359ddf28dcd15900dfba19343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c0ca72359ddf28dcd15900dfba19343">&#9670;&nbsp;</a></span>uart_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00033">33</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a id="a1c49b1fcb3642bb2ee92314824d59e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c49b1fcb3642bb2ee92314824d59e27">&#9670;&nbsp;</a></span>uart_putchar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_putchar </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>c</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html#l00039">39</a> of file <a class="el" href="arm_2soc_2cortex-a7_2uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_220d2bd384b446346a1cdcf02b1b2295.html">sys</a></li><li class="navelem"><a class="el" href="dir_f78b31b02ba3f15be9e78b6cafeb904e.html">arm</a></li><li class="navelem"><a class="el" href="dir_5ad754ae98f32b393e26c48d03c0f17d.html">soc</a></li><li class="navelem"><a class="el" href="dir_e6306f09eac0903239a08a8beedbbde7.html">cortex-a7</a></li><li class="navelem"><a class="el" href="arm_2soc_2cortex-a7_2uart_8c.html">uart.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
