{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/stonepine/ECE510-AI_ML_HW/ECE510-challenges/challenge-17/verilog/runs/RUN_2025-05-03_12-39-51/tmp/7faad101a7044a30a37fb4b7666f3058.lib ",
   "modules": {
      "\\systolic_sorter": {
         "num_wires":         2203,
         "num_wire_bits":     3395,
         "num_pub_wires":     20,
         "num_pub_wire_bits": 964,
         "num_ports":         5,
         "num_port_bits":     515,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         3136,
         "num_cells_by_type": {
            "$_ANDNOT_": 554,
            "$_AND_": 21,
            "$_DFFE_PP0P_": 64,
            "$_DFF_PP0_": 641,
            "$_MUX_": 1344,
            "$_NAND_": 15,
            "$_NOR_": 8,
            "$_ORNOT_": 216,
            "$_OR_": 53,
            "$_XNOR_": 90,
            "$_XOR_": 130
         }
      }
   },
      "design": {
         "num_wires":         2203,
         "num_wire_bits":     3395,
         "num_pub_wires":     20,
         "num_pub_wire_bits": 964,
         "num_ports":         5,
         "num_port_bits":     515,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         3136,
         "num_cells_by_type": {
            "$_ANDNOT_": 554,
            "$_AND_": 21,
            "$_DFFE_PP0P_": 64,
            "$_DFF_PP0_": 641,
            "$_MUX_": 1344,
            "$_NAND_": 15,
            "$_NOR_": 8,
            "$_ORNOT_": 216,
            "$_OR_": 53,
            "$_XNOR_": 90,
            "$_XOR_": 130
         }
      }
}

