// Seed: 2387970067
module module_0 (
    input wire id_0,
    input wand id_1
);
  always begin
    id_3 <= id_0 - 1;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wire id_3,
    output wire id_4,
    input supply1 id_5
    , id_8,
    input tri id_6
);
  wire id_9;
  module_0(
      id_3, id_1
  );
endmodule
module module_2 (
    output supply0 id_0,
    output tri0 id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4#(
        .id_10(id_3 - id_3),
        .id_11(1),
        .id_12(1),
        .id_13(id_11)
    ),
    input tri id_5,
    input tri0 id_6,
    input supply0 id_7,
    output supply1 id_8
);
  wire id_14;
  module_0(
      id_7, id_3
  ); id_15(
      .id_0(1), .id_1(1), .id_2(id_8), .id_3(id_11), .id_4(1), .id_5(id_7), .id_6(id_4)
  );
endmodule
