{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540082404156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540082404162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 20 20:40:03 2018 " "Processing started: Sat Oct 20 20:40:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540082404162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540082404162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_part3 -c lab5_part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_part3 -c lab5_part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540082404162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540082405242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540082405242 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux lab5_part3.v " "Entity \"mux\" obtained from \"lab5_part3.v\" instead of from Quartus Prime megafunction library" {  } { { "lab5_part3.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part3/lab5_part3.v" 43 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1540082421099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_part3.v 5 5 " "Found 5 design units, including 5 entities, in source file lab5_part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_part3 " "Found entity 1: lab5_part3" {  } { { "lab5_part3.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part3/lab5_part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540082421099 ""} { "Info" "ISGN_ENTITY_NAME" "2 morseCoder " "Found entity 2: morseCoder" {  } { { "lab5_part3.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part3/lab5_part3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540082421099 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux " "Found entity 3: mux" {  } { { "lab5_part3.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part3/lab5_part3.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540082421099 ""} { "Info" "ISGN_ENTITY_NAME" "4 ShiftReg " "Found entity 4: ShiftReg" {  } { { "lab5_part3.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part3/lab5_part3.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540082421099 ""} { "Info" "ISGN_ENTITY_NAME" "5 RateDivider " "Found entity 5: RateDivider" {  } { { "lab5_part3.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part3/lab5_part3.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540082421099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540082421099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_part3 " "Elaborating entity \"lab5_part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540082421144 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] lab5_part3.v(5) " "Output port \"LEDR\[1\]\" at lab5_part3.v(5) has no driver" {  } { { "lab5_part3.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part3/lab5_part3.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540082421146 "|lab5_part3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morseCoder morseCoder:m0 " "Elaborating entity \"morseCoder\" for hierarchy \"morseCoder:m0\"" {  } { { "lab5_part3.v" "m0" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part3/lab5_part3.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540082421164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux morseCoder:m0\|mux:m0 " "Elaborating entity \"mux\" for hierarchy \"morseCoder:m0\|mux:m0\"" {  } { { "lab5_part3.v" "m0" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part3/lab5_part3.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540082421181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider morseCoder:m0\|RateDivider:r0 " "Elaborating entity \"RateDivider\" for hierarchy \"morseCoder:m0\|RateDivider:r0\"" {  } { { "lab5_part3.v" "r0" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part3/lab5_part3.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540082421198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 lab5_part3.v(95) " "Verilog HDL assignment warning at lab5_part3.v(95): truncated value with size 27 to match size of target (26)" {  } { { "lab5_part3.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part3/lab5_part3.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540082421199 "|lab5_part3|morseCoder:m0|RateDivider:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 lab5_part3.v(97) " "Verilog HDL assignment warning at lab5_part3.v(97): truncated value with size 32 to match size of target (26)" {  } { { "lab5_part3.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part3/lab5_part3.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540082421199 "|lab5_part3|morseCoder:m0|RateDivider:r0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab5_part3.v(100) " "Verilog HDL assignment warning at lab5_part3.v(100): truncated value with size 32 to match size of target (1)" {  } { { "lab5_part3.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part3/lab5_part3.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540082421199 "|lab5_part3|morseCoder:m0|RateDivider:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftReg morseCoder:m0\|ShiftReg:s0 " "Elaborating entity \"ShiftReg\" for hierarchy \"morseCoder:m0\|ShiftReg:s0\"" {  } { { "lab5_part3.v" "s0" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part3/lab5_part3.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540082421225 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1540082421826 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab5_part3.v" "" { Text "C:/Users/Kexin Li/Desktop/ECE241Labs/lab5/part3/lab5_part3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540082421869 "|lab5_part3|LEDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540082421869 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540082421983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540082422649 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540082422649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540082422752 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540082422752 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540082422752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540082422752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540082422791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 20 20:40:22 2018 " "Processing ended: Sat Oct 20 20:40:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540082422791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540082422791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540082422791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540082422791 ""}
