// Seed: 979752286
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  parameter id_4 = -1'b0;
  assign id_1[1 : 1'h0] = id_4;
endmodule
module module_1 #(
    parameter id_1  = 32'd19,
    parameter id_13 = 32'd31
) (
    input tri0 id_0,
    input tri1 _id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply0 id_4
);
  logic [7:0][id_1 : 1]
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12[-1 'b0 : -1],
      _id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23[id_13 : -1 'd0],
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32;
  wire id_33;
  assign id_24[-1] = id_14;
  id_34 :
  assert property (@(posedge (id_12) or "") id_8)
  else;
  wire  [  1 'b0 :  -1  ]  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ;
  parameter id_48 = "";
  module_0 modCall_1 (
      id_16,
      id_35,
      id_39
  );
  assign id_21 = id_29;
endmodule
