<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::GPIOA::BSRR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a.html">GPIOA</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html">BSRR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::GPIOA::BSRR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port bit set/reset register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a43f9e110651f0e03f49351e28c9860d2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a43f9e110651f0e03f49351e28c9860d2">BR15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 31, 1 &gt;</td></tr>
<tr class="memdesc:a43f9e110651f0e03f49351e28c9860d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a43f9e110651f0e03f49351e28c9860d2">More...</a><br /></td></tr>
<tr class="separator:a43f9e110651f0e03f49351e28c9860d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af328c8bf9ea5d4568eadd4c1522f4630"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#af328c8bf9ea5d4568eadd4c1522f4630">BR14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 30, 1 &gt;</td></tr>
<tr class="memdesc:af328c8bf9ea5d4568eadd4c1522f4630"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#af328c8bf9ea5d4568eadd4c1522f4630">More...</a><br /></td></tr>
<tr class="separator:af328c8bf9ea5d4568eadd4c1522f4630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60e565ca66c639a915513cbdf19f6ca"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#ac60e565ca66c639a915513cbdf19f6ca">BR13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 29, 1 &gt;</td></tr>
<tr class="memdesc:ac60e565ca66c639a915513cbdf19f6ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#ac60e565ca66c639a915513cbdf19f6ca">More...</a><br /></td></tr>
<tr class="separator:ac60e565ca66c639a915513cbdf19f6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0fefe83b8697de8c6c43733bc172189"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#aa0fefe83b8697de8c6c43733bc172189">BR12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 28, 1 &gt;</td></tr>
<tr class="memdesc:aa0fefe83b8697de8c6c43733bc172189"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#aa0fefe83b8697de8c6c43733bc172189">More...</a><br /></td></tr>
<tr class="separator:aa0fefe83b8697de8c6c43733bc172189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e30d5ab5294ac26c9c7a36e43843a72"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a0e30d5ab5294ac26c9c7a36e43843a72">BR11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 27, 1 &gt;</td></tr>
<tr class="memdesc:a0e30d5ab5294ac26c9c7a36e43843a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a0e30d5ab5294ac26c9c7a36e43843a72">More...</a><br /></td></tr>
<tr class="separator:a0e30d5ab5294ac26c9c7a36e43843a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7896c48a38dd320a2a16cf8bbfaca5f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#af7896c48a38dd320a2a16cf8bbfaca5f">BR10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 26, 1 &gt;</td></tr>
<tr class="memdesc:af7896c48a38dd320a2a16cf8bbfaca5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#af7896c48a38dd320a2a16cf8bbfaca5f">More...</a><br /></td></tr>
<tr class="separator:af7896c48a38dd320a2a16cf8bbfaca5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82ded99f4d47e59e3874edf78da2b4a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#af82ded99f4d47e59e3874edf78da2b4a">BR9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 25, 1 &gt;</td></tr>
<tr class="memdesc:af82ded99f4d47e59e3874edf78da2b4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#af82ded99f4d47e59e3874edf78da2b4a">More...</a><br /></td></tr>
<tr class="separator:af82ded99f4d47e59e3874edf78da2b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1be33542ecec1c61b2050f0e43c96c29"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a1be33542ecec1c61b2050f0e43c96c29">BR8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 24, 1 &gt;</td></tr>
<tr class="memdesc:a1be33542ecec1c61b2050f0e43c96c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a1be33542ecec1c61b2050f0e43c96c29">More...</a><br /></td></tr>
<tr class="separator:a1be33542ecec1c61b2050f0e43c96c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25507f7215d5a35c6b167a023d397e5e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a25507f7215d5a35c6b167a023d397e5e">BR7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 23, 1 &gt;</td></tr>
<tr class="memdesc:a25507f7215d5a35c6b167a023d397e5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a25507f7215d5a35c6b167a023d397e5e">More...</a><br /></td></tr>
<tr class="separator:a25507f7215d5a35c6b167a023d397e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb3f9c12e9a065a1e3fd194aad3e856d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#acb3f9c12e9a065a1e3fd194aad3e856d">BR6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 22, 1 &gt;</td></tr>
<tr class="memdesc:acb3f9c12e9a065a1e3fd194aad3e856d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#acb3f9c12e9a065a1e3fd194aad3e856d">More...</a><br /></td></tr>
<tr class="separator:acb3f9c12e9a065a1e3fd194aad3e856d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4220cad296118de8cc3b41b86a81e371"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a4220cad296118de8cc3b41b86a81e371">BR5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 21, 1 &gt;</td></tr>
<tr class="memdesc:a4220cad296118de8cc3b41b86a81e371"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a4220cad296118de8cc3b41b86a81e371">More...</a><br /></td></tr>
<tr class="separator:a4220cad296118de8cc3b41b86a81e371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef40f8c52df4fa0c7c027359dc28eb7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a2ef40f8c52df4fa0c7c027359dc28eb7">BR4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 20, 1 &gt;</td></tr>
<tr class="memdesc:a2ef40f8c52df4fa0c7c027359dc28eb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a2ef40f8c52df4fa0c7c027359dc28eb7">More...</a><br /></td></tr>
<tr class="separator:a2ef40f8c52df4fa0c7c027359dc28eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d3d3b0b74597b29953db54f405de1f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a62d3d3b0b74597b29953db54f405de1f">BR3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 19, 1 &gt;</td></tr>
<tr class="memdesc:a62d3d3b0b74597b29953db54f405de1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a62d3d3b0b74597b29953db54f405de1f">More...</a><br /></td></tr>
<tr class="separator:a62d3d3b0b74597b29953db54f405de1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65081f0b6246f0374908aeb3841c43bf"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a65081f0b6246f0374908aeb3841c43bf">BR2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 18, 1 &gt;</td></tr>
<tr class="memdesc:a65081f0b6246f0374908aeb3841c43bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a65081f0b6246f0374908aeb3841c43bf">More...</a><br /></td></tr>
<tr class="separator:a65081f0b6246f0374908aeb3841c43bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd40cea419e20e9e0fe626d74b270e7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a9cd40cea419e20e9e0fe626d74b270e7">BR1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 17, 1 &gt;</td></tr>
<tr class="memdesc:a9cd40cea419e20e9e0fe626d74b270e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a9cd40cea419e20e9e0fe626d74b270e7">More...</a><br /></td></tr>
<tr class="separator:a9cd40cea419e20e9e0fe626d74b270e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f6bb187f4a52ec291fcf2636754fe84"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a1f6bb187f4a52ec291fcf2636754fe84">BR0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 16, 1 &gt;</td></tr>
<tr class="memdesc:a1f6bb187f4a52ec291fcf2636754fe84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a1f6bb187f4a52ec291fcf2636754fe84">More...</a><br /></td></tr>
<tr class="separator:a1f6bb187f4a52ec291fcf2636754fe84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683aeb1520d4de728266dce88c09bf52"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a683aeb1520d4de728266dce88c09bf52">BS15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 15, 1 &gt;</td></tr>
<tr class="memdesc:a683aeb1520d4de728266dce88c09bf52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a683aeb1520d4de728266dce88c09bf52">More...</a><br /></td></tr>
<tr class="separator:a683aeb1520d4de728266dce88c09bf52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f37ed7ed228494be07d7daf3ec0e492"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a4f37ed7ed228494be07d7daf3ec0e492">BS14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 14, 1 &gt;</td></tr>
<tr class="memdesc:a4f37ed7ed228494be07d7daf3ec0e492"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a4f37ed7ed228494be07d7daf3ec0e492">More...</a><br /></td></tr>
<tr class="separator:a4f37ed7ed228494be07d7daf3ec0e492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9088f12cca71e926b01ca0ee6b5675e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#af9088f12cca71e926b01ca0ee6b5675e">BS13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 13, 1 &gt;</td></tr>
<tr class="memdesc:af9088f12cca71e926b01ca0ee6b5675e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#af9088f12cca71e926b01ca0ee6b5675e">More...</a><br /></td></tr>
<tr class="separator:af9088f12cca71e926b01ca0ee6b5675e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ca579a9dc9365a126183f0a8369da1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a21ca579a9dc9365a126183f0a8369da1">BS12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 12, 1 &gt;</td></tr>
<tr class="memdesc:a21ca579a9dc9365a126183f0a8369da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a21ca579a9dc9365a126183f0a8369da1">More...</a><br /></td></tr>
<tr class="separator:a21ca579a9dc9365a126183f0a8369da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a204b9f3c3040902d1437b259d5228357"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a204b9f3c3040902d1437b259d5228357">BS11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 11, 1 &gt;</td></tr>
<tr class="memdesc:a204b9f3c3040902d1437b259d5228357"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a204b9f3c3040902d1437b259d5228357">More...</a><br /></td></tr>
<tr class="separator:a204b9f3c3040902d1437b259d5228357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91dd470865bb1f6dc9e661dac8b0639c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a91dd470865bb1f6dc9e661dac8b0639c">BS10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 10, 1 &gt;</td></tr>
<tr class="memdesc:a91dd470865bb1f6dc9e661dac8b0639c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a91dd470865bb1f6dc9e661dac8b0639c">More...</a><br /></td></tr>
<tr class="separator:a91dd470865bb1f6dc9e661dac8b0639c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8879dfce27eb83329db7ad8778646c0f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a8879dfce27eb83329db7ad8778646c0f">BS9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 9, 1 &gt;</td></tr>
<tr class="memdesc:a8879dfce27eb83329db7ad8778646c0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a8879dfce27eb83329db7ad8778646c0f">More...</a><br /></td></tr>
<tr class="separator:a8879dfce27eb83329db7ad8778646c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b641b36aaa9df8408161dc56c3d4ebd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a5b641b36aaa9df8408161dc56c3d4ebd">BS8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 8, 1 &gt;</td></tr>
<tr class="memdesc:a5b641b36aaa9df8408161dc56c3d4ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a5b641b36aaa9df8408161dc56c3d4ebd">More...</a><br /></td></tr>
<tr class="separator:a5b641b36aaa9df8408161dc56c3d4ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1cb4127b7ed0b332ababe278ed1e8c5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#ad1cb4127b7ed0b332ababe278ed1e8c5">BS7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 7, 1 &gt;</td></tr>
<tr class="memdesc:ad1cb4127b7ed0b332ababe278ed1e8c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ad1cb4127b7ed0b332ababe278ed1e8c5">More...</a><br /></td></tr>
<tr class="separator:ad1cb4127b7ed0b332ababe278ed1e8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2df999aece32ace048dbcf6455888f53"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a2df999aece32ace048dbcf6455888f53">BS6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 6, 1 &gt;</td></tr>
<tr class="memdesc:a2df999aece32ace048dbcf6455888f53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a2df999aece32ace048dbcf6455888f53">More...</a><br /></td></tr>
<tr class="separator:a2df999aece32ace048dbcf6455888f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a75bdcb7560dc1d86dc5bc809d3717"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a85a75bdcb7560dc1d86dc5bc809d3717">BS5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 5, 1 &gt;</td></tr>
<tr class="memdesc:a85a75bdcb7560dc1d86dc5bc809d3717"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a85a75bdcb7560dc1d86dc5bc809d3717">More...</a><br /></td></tr>
<tr class="separator:a85a75bdcb7560dc1d86dc5bc809d3717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b1620891fec2f66015f6269f51d349"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#ac5b1620891fec2f66015f6269f51d349">BS4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 4, 1 &gt;</td></tr>
<tr class="memdesc:ac5b1620891fec2f66015f6269f51d349"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ac5b1620891fec2f66015f6269f51d349">More...</a><br /></td></tr>
<tr class="separator:ac5b1620891fec2f66015f6269f51d349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd14e7ad7f9cb2b6c460a5667512ae15"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#abd14e7ad7f9cb2b6c460a5667512ae15">BS3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 3, 1 &gt;</td></tr>
<tr class="memdesc:abd14e7ad7f9cb2b6c460a5667512ae15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#abd14e7ad7f9cb2b6c460a5667512ae15">More...</a><br /></td></tr>
<tr class="separator:abd14e7ad7f9cb2b6c460a5667512ae15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72175af189395d53c0c579c77219079b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a72175af189395d53c0c579c77219079b">BS2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 2, 1 &gt;</td></tr>
<tr class="memdesc:a72175af189395d53c0c579c77219079b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a72175af189395d53c0c579c77219079b">More...</a><br /></td></tr>
<tr class="separator:a72175af189395d53c0c579c77219079b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdbf9d43177ba447661f214558e17851"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#acdbf9d43177ba447661f214558e17851">BS1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 1, 1 &gt;</td></tr>
<tr class="memdesc:acdbf9d43177ba447661f214558e17851"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#acdbf9d43177ba447661f214558e17851">More...</a><br /></td></tr>
<tr class="separator:acdbf9d43177ba447661f214558e17851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b089b3c1c479ab01582f19606728930"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a1b089b3c1c479ab01582f19606728930">BS0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 0, 1 &gt;</td></tr>
<tr class="memdesc:a1b089b3c1c479ab01582f19606728930"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a1b089b3c1c479ab01582f19606728930">More...</a><br /></td></tr>
<tr class="separator:a1b089b3c1c479ab01582f19606728930"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port bit set/reset register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a43f9e110651f0e03f49351e28c9860d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a43f9e110651f0e03f49351e28c9860d2">STM32LIB::reg::GPIOA::BSRR::BR15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 31, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="af328c8bf9ea5d4568eadd4c1522f4630"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#af328c8bf9ea5d4568eadd4c1522f4630">STM32LIB::reg::GPIOA::BSRR::BR14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 30, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ac60e565ca66c639a915513cbdf19f6ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#ac60e565ca66c639a915513cbdf19f6ca">STM32LIB::reg::GPIOA::BSRR::BR13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 29, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="aa0fefe83b8697de8c6c43733bc172189"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#aa0fefe83b8697de8c6c43733bc172189">STM32LIB::reg::GPIOA::BSRR::BR12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 28, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a0e30d5ab5294ac26c9c7a36e43843a72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a0e30d5ab5294ac26c9c7a36e43843a72">STM32LIB::reg::GPIOA::BSRR::BR11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 27, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="af7896c48a38dd320a2a16cf8bbfaca5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#af7896c48a38dd320a2a16cf8bbfaca5f">STM32LIB::reg::GPIOA::BSRR::BR10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 26, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="af82ded99f4d47e59e3874edf78da2b4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#af82ded99f4d47e59e3874edf78da2b4a">STM32LIB::reg::GPIOA::BSRR::BR9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 25, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a1be33542ecec1c61b2050f0e43c96c29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a1be33542ecec1c61b2050f0e43c96c29">STM32LIB::reg::GPIOA::BSRR::BR8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 24, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a25507f7215d5a35c6b167a023d397e5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a25507f7215d5a35c6b167a023d397e5e">STM32LIB::reg::GPIOA::BSRR::BR7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 23, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="acb3f9c12e9a065a1e3fd194aad3e856d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#acb3f9c12e9a065a1e3fd194aad3e856d">STM32LIB::reg::GPIOA::BSRR::BR6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 22, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a4220cad296118de8cc3b41b86a81e371"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a4220cad296118de8cc3b41b86a81e371">STM32LIB::reg::GPIOA::BSRR::BR5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 21, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a2ef40f8c52df4fa0c7c027359dc28eb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a2ef40f8c52df4fa0c7c027359dc28eb7">STM32LIB::reg::GPIOA::BSRR::BR4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 20, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a62d3d3b0b74597b29953db54f405de1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a62d3d3b0b74597b29953db54f405de1f">STM32LIB::reg::GPIOA::BSRR::BR3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a65081f0b6246f0374908aeb3841c43bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a65081f0b6246f0374908aeb3841c43bf">STM32LIB::reg::GPIOA::BSRR::BR2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a9cd40cea419e20e9e0fe626d74b270e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a9cd40cea419e20e9e0fe626d74b270e7">STM32LIB::reg::GPIOA::BSRR::BR1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a1f6bb187f4a52ec291fcf2636754fe84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a1f6bb187f4a52ec291fcf2636754fe84">STM32LIB::reg::GPIOA::BSRR::BR0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a683aeb1520d4de728266dce88c09bf52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a683aeb1520d4de728266dce88c09bf52">STM32LIB::reg::GPIOA::BSRR::BS15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a4f37ed7ed228494be07d7daf3ec0e492"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a4f37ed7ed228494be07d7daf3ec0e492">STM32LIB::reg::GPIOA::BSRR::BS14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="af9088f12cca71e926b01ca0ee6b5675e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#af9088f12cca71e926b01ca0ee6b5675e">STM32LIB::reg::GPIOA::BSRR::BS13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a21ca579a9dc9365a126183f0a8369da1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a21ca579a9dc9365a126183f0a8369da1">STM32LIB::reg::GPIOA::BSRR::BS12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a204b9f3c3040902d1437b259d5228357"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a204b9f3c3040902d1437b259d5228357">STM32LIB::reg::GPIOA::BSRR::BS11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a91dd470865bb1f6dc9e661dac8b0639c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a91dd470865bb1f6dc9e661dac8b0639c">STM32LIB::reg::GPIOA::BSRR::BS10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a8879dfce27eb83329db7ad8778646c0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a8879dfce27eb83329db7ad8778646c0f">STM32LIB::reg::GPIOA::BSRR::BS9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a5b641b36aaa9df8408161dc56c3d4ebd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a5b641b36aaa9df8408161dc56c3d4ebd">STM32LIB::reg::GPIOA::BSRR::BS8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ad1cb4127b7ed0b332ababe278ed1e8c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#ad1cb4127b7ed0b332ababe278ed1e8c5">STM32LIB::reg::GPIOA::BSRR::BS7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a2df999aece32ace048dbcf6455888f53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a2df999aece32ace048dbcf6455888f53">STM32LIB::reg::GPIOA::BSRR::BS6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a85a75bdcb7560dc1d86dc5bc809d3717"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a85a75bdcb7560dc1d86dc5bc809d3717">STM32LIB::reg::GPIOA::BSRR::BS5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ac5b1620891fec2f66015f6269f51d349"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#ac5b1620891fec2f66015f6269f51d349">STM32LIB::reg::GPIOA::BSRR::BS4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="abd14e7ad7f9cb2b6c460a5667512ae15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#abd14e7ad7f9cb2b6c460a5667512ae15">STM32LIB::reg::GPIOA::BSRR::BS3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a72175af189395d53c0c579c77219079b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a72175af189395d53c0c579c77219079b">STM32LIB::reg::GPIOA::BSRR::BS2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="acdbf9d43177ba447661f214558e17851"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#acdbf9d43177ba447661f214558e17851">STM32LIB::reg::GPIOA::BSRR::BS1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a1b089b3c1c479ab01582f19606728930"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html#a1b089b3c1c479ab01582f19606728930">STM32LIB::reg::GPIOA::BSRR::BS0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000018, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
