
*** Running vivado
    with args -log design_1_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xbar_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_xbar_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claxl/Documents/Double'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/claxl/Documents/Double' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/design_1_xbar_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
Command: synth_design -top design_1_xbar_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36991
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2070.371 ; gain = 402.746 ; free physical = 8811 ; free virtual = 20500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_crossbar' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_si_transactor' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_carry_and' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_carry_and' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133887]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133887]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_si_transactor' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_wdata_router' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-155] case statement is not full and has no default [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_wdata_router' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_si_transactor__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_wdata_mux' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_wdata_mux' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder__parameterized2' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder__parameterized2' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl__parameterized2' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_ndeep_srl__parameterized2' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_srl_fifo__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_wdata_mux__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_wdata_mux__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-155] case statement is not full and has no default [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized3' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized3' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_crossbar' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_30_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_30_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_30_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_30_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_30_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_30_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_30_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_30_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[5] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[4] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[191] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[190] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[189] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[188] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[187] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[186] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[185] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[184] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[183] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[182] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[181] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[180] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[179] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[178] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[177] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[176] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[175] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[174] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[173] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[172] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[171] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[170] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[169] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[168] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[167] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[166] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[165] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[164] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[163] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[162] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[161] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[160] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[159] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[158] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[157] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[156] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[155] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[154] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[153] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[152] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[151] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[150] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[149] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[148] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[147] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[146] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[145] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[144] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[143] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[142] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[141] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[140] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[139] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[138] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[137] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[136] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[135] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[134] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[133] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[132] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[131] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[130] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[129] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[128] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[127] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[126] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[125] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[124] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[123] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[122] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[121] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[120] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[119] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[118] in module axi_crossbar_v2_1_30_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2275.309 ; gain = 607.684 ; free physical = 8584 ; free virtual = 20275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2275.309 ; gain = 607.684 ; free physical = 8578 ; free virtual = 20269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2275.309 ; gain = 607.684 ; free physical = 8578 ; free virtual = 20269
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2275.309 ; gain = 0.000 ; free physical = 8578 ; free virtual = 20269
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/design_1_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/design_1_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.152 ; gain = 0.000 ; free physical = 8575 ; free virtual = 20267
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2360.188 ; gain = 0.000 ; free physical = 8575 ; free virtual = 20267
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8572 ; free virtual = 20265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8572 ; free virtual = 20265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/design_1_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8572 ; free virtual = 20265
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_30_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_30_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8546 ; free virtual = 20240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               97 Bit    Registers := 2     
	               69 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input   69 Bit        Muxes := 6     
	   2 Input   24 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 16    
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 22    
	   2 Input    1 Bit        Muxes := 99    
	   4 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_30_wdata_router.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_30_wdata_mux__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[1]) is unused and will be removed from module axi_data_fifo_v2_1_28_axic_reg_srl_fifo__parameterized0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8452 ; free virtual = 20146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8714 ; free virtual = 20408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8716 ; free virtual = 20409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8716 ; free virtual = 20409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8724 ; free virtual = 20417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8724 ; free virtual = 20417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8724 ; free virtual = 20417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8724 ; free virtual = 20417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8724 ; free virtual = 20417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8724 ; free virtual = 20417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     7|
|2     |LUT2    |    76|
|3     |LUT3    |   257|
|4     |LUT4    |   135|
|5     |LUT5    |    48|
|6     |LUT6    |    95|
|7     |SRLC32E |     6|
|8     |FDRE    |   429|
|9     |FDSE    |    18|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8724 ; free virtual = 20417
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 914 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2360.188 ; gain = 607.684 ; free physical = 8724 ; free virtual = 20417
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2360.188 ; gain = 692.562 ; free physical = 8724 ; free virtual = 20417
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2360.188 ; gain = 0.000 ; free physical = 8952 ; free virtual = 20645
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.188 ; gain = 0.000 ; free physical = 8952 ; free virtual = 20645
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bc954006
INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2360.188 ; gain = 1030.062 ; free physical = 8952 ; free virtual = 20645
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1839.136; main = 1543.362; forked = 340.610
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3311.023; main = 2360.156; forked = 982.883
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.164 ; gain = 0.000 ; free physical = 8952 ; free virtual = 20645
INFO: [Common 17-1381] The checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/design_1_xbar_0_synth_1/design_1_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_xbar_0, cache-ID = cfceaab8512f8f8e
INFO: [Coretcl 2-1174] Renamed 31 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.164 ; gain = 0.000 ; free physical = 8960 ; free virtual = 20656
INFO: [Common 17-1381] The checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/design_1_xbar_0_synth_1/design_1_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xbar_0_utilization_synth.rpt -pb design_1_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  9 11:54:11 2024...
