C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_sub_and_adder_4_bit/SRC/full_adder_bit.vhdl {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_sub_and_adder_4_bit/SRC/full_adder_bit.vhdl
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity full_adder_bit
-- Compiling architecture struct of full_adder_bit

} {} {}} C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_sub_and_adder_4_bit/SRC/full_sub_and_adder_4_bit.vhdl {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_sub_and_adder_4_bit/SRC/full_sub_and_adder_4_bit.vhdl
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity full_sub_and_adder_4_bit
-- Compiling architecture struct of full_sub_and_adder_4_bit
-- Loading entity full_adder_bit

} {} {}} C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_sub_and_adder_4_bit/SRC/tb_full_sub_and_adder_4_bit.vhdl {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_sub_and_adder_4_bit/SRC/tb_full_sub_and_adder_4_bit.vhdl
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity testbench_full_sub_and_adder_4_bit
-- Compiling architecture testbench_full_sub_and_adder_4_bit of testbench_full_sub_and_adder_4_bit

} {} {}}
