# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do part1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/juanjm2_git/micArray/I2S_AUD_IP/base {H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_and_video_config.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:33 on May 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/juanjm2_git/micArray/I2S_AUD_IP/base" H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_and_video_config.v 
# -- Compiling module audio_and_video_config
# 
# Top level modules:
# 	audio_and_video_config
# End time: 22:22:33 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/juanjm2_git/micArray/I2S_AUD_IP/base {H:/juanjm2_git/micArray/I2S_AUD_IP/base/altera_up_slow_clock_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:33 on May 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/juanjm2_git/micArray/I2S_AUD_IP/base" H:/juanjm2_git/micArray/I2S_AUD_IP/base/altera_up_slow_clock_generator.v 
# -- Compiling module Altera_UP_Slow_Clock_Generator
# 
# Top level modules:
# 	Altera_UP_Slow_Clock_Generator
# End time: 22:22:33 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/juanjm2_git/micArray/I2S_AUD_IP/base {H:/juanjm2_git/micArray/I2S_AUD_IP/base/altera_up_i2c_av_auto_initialize.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:33 on May 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/juanjm2_git/micArray/I2S_AUD_IP/base" H:/juanjm2_git/micArray/I2S_AUD_IP/base/altera_up_i2c_av_auto_initialize.v 
# -- Compiling module Altera_UP_I2C_AV_Auto_Initialize
# 
# Top level modules:
# 	Altera_UP_I2C_AV_Auto_Initialize
# End time: 22:22:33 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/juanjm2_git/micArray/I2S_AUD_IP/base {H:/juanjm2_git/micArray/I2S_AUD_IP/base/altera_up_i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:33 on May 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/juanjm2_git/micArray/I2S_AUD_IP/base" H:/juanjm2_git/micArray/I2S_AUD_IP/base/altera_up_i2c.v 
# -- Compiling module Altera_UP_I2C
# 
# Top level modules:
# 	Altera_UP_I2C
# End time: 22:22:33 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/juanjm2_git/micArray/I2S_AUD_IP/base {H:/juanjm2_git/micArray/I2S_AUD_IP/base/temp_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:33 on May 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+H:/juanjm2_git/micArray/I2S_AUD_IP/base" H:/juanjm2_git/micArray/I2S_AUD_IP/base/temp_top.sv 
# -- Compiling module temp_top
# 
# Top level modules:
# 	temp_top
# End time: 22:22:33 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/juanjm2_git/micArray/I2S_AUD_IP/base {H:/juanjm2_git/micArray/I2S_AUD_IP/base/mic_dma.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:33 on May 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+H:/juanjm2_git/micArray/I2S_AUD_IP/base" H:/juanjm2_git/micArray/I2S_AUD_IP/base/mic_dma.sv 
# -- Compiling module mic_dma
# ** Warning: H:/juanjm2_git/micArray/I2S_AUD_IP/base/mic_dma.sv(133): (vlog-2182) 'done' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	mic_dma
# End time: 22:22:33 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+H:/juanjm2_git/micArray/I2S_AUD_IP/base {H:/juanjm2_git/micArray/I2S_AUD_IP/base/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:33 on May 10,2018
# vlog -reportprogress 300 -sv -work work "+incdir+H:/juanjm2_git/micArray/I2S_AUD_IP/base" H:/juanjm2_git/micArray/I2S_AUD_IP/base/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:22:33 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:22:34 on May 10,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.temp_top
# Loading work.mic_dma
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position end  sim:/testbench/top/dma_dude/starting_address
add wave -position end  sim:/testbench/top/dma_dude/num_samples
add wave -position end  sim:/testbench/top/dma_dude/prev_starting_address
add wave -position end  sim:/testbench/top/dma_dude/prev_num_samples
add wave -position end  sim:/testbench/top/dma_dude/prev_AM_ADDR
add wave -position end  sim:/testbench/top/dma_dude/prev_AM_WRITE
add wave -position end  sim:/testbench/top/dma_dude/prev_done
add wave -position end  sim:/testbench/top/dma_dude/prev_finish_signal
add wave -position end  sim:/testbench/top/dma_dude/state
restart -f
run -all
# End time: 00:12:35 on May 11,2018, Elapsed time: 1:50:01
# Errors: 0, Warnings: 0
