
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[06/28] ARCv2: MMUv4: TLB programming Model changes - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [06/28] ARCv2: MMUv4: TLB programming Model changes</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=48431">Vineet Gupta</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>June 9, 2015, 11:48 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1433850508-26317-7-git-send-email-vgupta@synopsys.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/6571961/mbox/"
   >mbox</a>
|
   <a href="/patch/6571961/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/6571961/">/patch/6571961/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
X-Original-To: patchwork-LKML@patchwork.kernel.org
Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org
Received: from mail.kernel.org (mail.kernel.org [198.145.29.136])
	by patchwork1.web.kernel.org (Postfix) with ESMTP id 3D4D29F399
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  9 Jun 2015 11:59:13 +0000 (UTC)
Received: from mail.kernel.org (localhost [127.0.0.1])
	by mail.kernel.org (Postfix) with ESMTP id 14D0520450
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  9 Jun 2015 11:59:12 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id BCA3920480
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  9 Jun 2015 11:59:10 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1753929AbbFIL7D (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Tue, 9 Jun 2015 07:59:03 -0400
Received: from smtprelay4.synopsys.com ([198.182.47.9]:51812 &quot;EHLO
	smtprelay.synopsys.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1753613AbbFILuQ (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Tue, 9 Jun 2015 07:50:16 -0400
Received: from us02secmta2.synopsys.com (us02secmta2.synopsys.com
	[10.12.235.98])
	by smtprelay.synopsys.com (Postfix) with ESMTP id B8F9324E1E9D;
	Tue,  9 Jun 2015 04:50:15 -0700 (PDT)
Received: from us02secmta2.internal.synopsys.com
	(us02secmta2.internal.synopsys.com [127.0.0.1])
	by us02secmta2.internal.synopsys.com (Service) with ESMTP id
	7CAC655F16; Tue,  9 Jun 2015 04:50:15 -0700 (PDT)
Received: from mailhost.synopsys.com (unknown [10.13.184.66])
	by us02secmta2.internal.synopsys.com (Service) with ESMTP id
	405CE55F02; Tue,  9 Jun 2015 04:50:15 -0700 (PDT)
Received: from mailhost.synopsys.com (localhost [127.0.0.1])
	by mailhost.synopsys.com (Postfix) with ESMTP id 26F9AABB;
	Tue,  9 Jun 2015 04:50:15 -0700 (PDT)
Received: from US01WEHTC2.internal.synopsys.com
	(us01wehtc2.internal.synopsys.com [10.12.239.237])
	by mailhost.synopsys.com (Postfix) with ESMTP id 1D1FAAB7;
	Tue,  9 Jun 2015 04:50:15 -0700 (PDT)
Received: from IN01WEHTCA.internal.synopsys.com (10.144.199.104) by
	US01WEHTC2.internal.synopsys.com (10.12.239.237) with Microsoft SMTP
	Server (TLS) id 14.3.195.1; Tue, 9 Jun 2015 04:49:21 -0700
Received: from IN01WEHTCB.internal.synopsys.com (10.144.199.106) by
	IN01WEHTCA.internal.synopsys.com (10.144.199.103) with Microsoft SMTP
	Server (TLS) id 14.3.195.1; Tue, 9 Jun 2015 17:19:19 +0530
Received: from vineetg-E7440.internal.synopsys.com (10.12.197.3) by
	IN01WEHTCB.internal.synopsys.com (10.144.199.243) with Microsoft SMTP
	Server (TLS) id 14.3.195.1; Tue, 9 Jun 2015 17:19:18 +0530
From: Vineet Gupta &lt;Vineet.Gupta1@synopsys.com&gt;
To: &lt;linux-arch@vger.kernel.org&gt;, &lt;linux-kernel@vger.kernel.org&gt;
CC: &lt;arnd@arndb.de&gt;, &lt;arc-linux-dev@synopsys.com&gt;,
	Vineet Gupta &lt;Vineet.Gupta1@synopsys.com&gt;
Subject: [PATCH 06/28] ARCv2: MMUv4: TLB programming Model changes
Date: Tue, 9 Jun 2015 17:18:06 +0530
Message-ID: &lt;1433850508-26317-7-git-send-email-vgupta@synopsys.com&gt;
X-Mailer: git-send-email 1.9.1
In-Reply-To: &lt;1433850508-26317-1-git-send-email-vgupta@synopsys.com&gt;
References: &lt;1433850508-26317-1-git-send-email-vgupta@synopsys.com&gt;
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [10.12.197.3]
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Spam-Status: No, score=-6.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, 
	T_RP_MATCHES_RCVD,
	UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=48431">Vineet Gupta</a> - June 9, 2015, 11:48 a.m.</div>
<pre class="content">
<span class="signed-off-by">Signed-off-by: Vineet Gupta &lt;vgupta@synopsys.com&gt;</span>
---
 arch/arc/Kconfig               |  5 ++++
 arch/arc/include/asm/arcregs.h |  2 +-
 arch/arc/include/asm/mmu.h     | 24 ++++++++++++++++++-
 arch/arc/include/asm/pgtable.h | 10 ++++++++
 arch/arc/mm/tlb.c              | 54 +++++++++++++++++++++++++++++++++++++++---
 arch/arc/mm/tlbex.S            | 24 +++++++++++++++++++
 6 files changed, 114 insertions(+), 5 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/arc/Kconfig b/arch/arc/Kconfig</span>
<span class="p_header">index f72398847b5b..6568977bb302 100644</span>
<span class="p_header">--- a/arch/arc/Kconfig</span>
<span class="p_header">+++ b/arch/arc/Kconfig</span>
<span class="p_chunk">@@ -267,6 +267,7 @@</span> <span class="p_context"> choice</span>
 	prompt &quot;MMU Version&quot;
 	default ARC_MMU_V3 if ARC_CPU_770
 	default ARC_MMU_V2 if ARC_CPU_750D
<span class="p_add">+	default ARC_MMU_V4 if ARC_CPU_HS</span>
 
 config ARC_MMU_V1
 	bool &quot;MMU v1&quot;
<span class="p_chunk">@@ -287,6 +288,10 @@</span> <span class="p_context"> config ARC_MMU_V3</span>
 	  Variable Page size (1k-16k), var JTLB size 128 x (2 or 4)
 	  Shared Address Spaces (SASID)
 
<span class="p_add">+config ARC_MMU_V4</span>
<span class="p_add">+	bool &quot;MMU v4&quot;</span>
<span class="p_add">+	depends on ISA_ARCV2</span>
<span class="p_add">+</span>
 endchoice
 
 
<span class="p_header">diff --git a/arch/arc/include/asm/arcregs.h b/arch/arc/include/asm/arcregs.h</span>
<span class="p_header">index d77362dbb864..3a56cd00c59e 100644</span>
<span class="p_header">--- a/arch/arc/include/asm/arcregs.h</span>
<span class="p_header">+++ b/arch/arc/include/asm/arcregs.h</span>
<span class="p_chunk">@@ -325,7 +325,7 @@</span> <span class="p_context"> struct bcr_generic {</span>
  */
 
 struct cpuinfo_arc_mmu {
<span class="p_del">-	unsigned int ver:4, pg_sz_k:8, pad:8, u_dtlb:6, u_itlb:6;</span>
<span class="p_add">+	unsigned int ver:4, pg_sz_k:8, s_pg_sz_m:8, u_dtlb:6, u_itlb:6;</span>
 	unsigned int num_tlb:16, sets:12, ways:4;
 };
 
<span class="p_header">diff --git a/arch/arc/include/asm/mmu.h b/arch/arc/include/asm/mmu.h</span>
<span class="p_header">index 8c84ae98c337..0f9c3eb5327e 100644</span>
<span class="p_header">--- a/arch/arc/include/asm/mmu.h</span>
<span class="p_header">+++ b/arch/arc/include/asm/mmu.h</span>
<span class="p_chunk">@@ -15,24 +15,41 @@</span> <span class="p_context"></span>
 #define CONFIG_ARC_MMU_VER 2
 #elif defined(CONFIG_ARC_MMU_V3)
 #define CONFIG_ARC_MMU_VER 3
<span class="p_add">+#elif defined(CONFIG_ARC_MMU_V4)</span>
<span class="p_add">+#define CONFIG_ARC_MMU_VER 4</span>
 #endif
 
 /* MMU Management regs */
 #define ARC_REG_MMU_BCR		0x06f
<span class="p_add">+#if (CONFIG_ARC_MMU_VER &lt; 4)</span>
 #define ARC_REG_TLBPD0		0x405
 #define ARC_REG_TLBPD1		0x406
 #define ARC_REG_TLBINDEX	0x407
 #define ARC_REG_TLBCOMMAND	0x408
 #define ARC_REG_PID		0x409
 #define ARC_REG_SCRATCH_DATA0	0x418
<span class="p_add">+#else</span>
<span class="p_add">+#define ARC_REG_TLBPD0		0x460</span>
<span class="p_add">+#define ARC_REG_TLBPD1		0x461</span>
<span class="p_add">+#define ARC_REG_TLBINDEX	0x464</span>
<span class="p_add">+#define ARC_REG_TLBCOMMAND	0x465</span>
<span class="p_add">+#define ARC_REG_PID		0x468</span>
<span class="p_add">+#define ARC_REG_SCRATCH_DATA0	0x46c</span>
<span class="p_add">+#endif</span>
 
 /* Bits in MMU PID register */
<span class="p_del">-#define MMU_ENABLE		(1 &lt;&lt; 31)	/* Enable MMU for process */</span>
<span class="p_add">+#define __TLB_ENABLE		(1 &lt;&lt; 31)</span>
<span class="p_add">+#define __PROG_ENABLE		(1 &lt;&lt; 30)</span>
<span class="p_add">+#define MMU_ENABLE		(__TLB_ENABLE | __PROG_ENABLE)</span>
 
 /* Error code if probe fails */
 #define TLB_LKUP_ERR		0x80000000
 
<span class="p_add">+#if (CONFIG_ARC_MMU_VER &lt; 4)</span>
 #define TLB_DUP_ERR	(TLB_LKUP_ERR | 0x00000001)
<span class="p_add">+#else</span>
<span class="p_add">+#define TLB_DUP_ERR	(TLB_LKUP_ERR | 0x40000000)</span>
<span class="p_add">+#endif</span>
 
 /* TLB Commands */
 #define TLBWrite    0x1
<span class="p_chunk">@@ -45,6 +62,11 @@</span> <span class="p_context"></span>
 #define TLBIVUTLB   0x6		/* explicitly inv uTLBs */
 #endif
 
<span class="p_add">+#if (CONFIG_ARC_MMU_VER &gt;= 4)</span>
<span class="p_add">+#define TLBInsertEntry	0x7</span>
<span class="p_add">+#define TLBDeleteEntry	0x8</span>
<span class="p_add">+#endif</span>
<span class="p_add">+</span>
 #ifndef __ASSEMBLY__
 
 typedef struct {
<span class="p_header">diff --git a/arch/arc/include/asm/pgtable.h b/arch/arc/include/asm/pgtable.h</span>
<span class="p_header">index 9615fe1701c6..1281718802f7 100644</span>
<span class="p_header">--- a/arch/arc/include/asm/pgtable.h</span>
<span class="p_header">+++ b/arch/arc/include/asm/pgtable.h</span>
<span class="p_chunk">@@ -72,8 +72,18 @@</span> <span class="p_context"></span>
 #define _PAGE_READ          (1&lt;&lt;3)	/* Page has user read perm (H) */
 #define _PAGE_ACCESSED      (1&lt;&lt;4)	/* Page is accessed (S) */
 #define _PAGE_MODIFIED      (1&lt;&lt;5)	/* Page modified (dirty) (S) */
<span class="p_add">+</span>
<span class="p_add">+#if (CONFIG_ARC_MMU_VER &gt;= 4)</span>
<span class="p_add">+#define _PAGE_WTHRU         (1&lt;&lt;7)	/* Page cache mode write-thru (H) */</span>
<span class="p_add">+#endif</span>
<span class="p_add">+</span>
 #define _PAGE_GLOBAL        (1&lt;&lt;8)	/* Page is global (H) */
 #define _PAGE_PRESENT       (1&lt;&lt;9)	/* TLB entry is valid (H) */
<span class="p_add">+</span>
<span class="p_add">+#if (CONFIG_ARC_MMU_VER &gt;= 4)</span>
<span class="p_add">+#define _PAGE_SZ            (1&lt;&lt;10)	/* Page Size indicator (H) */</span>
<span class="p_add">+#endif</span>
<span class="p_add">+</span>
 #define _PAGE_SHARED_CODE   (1&lt;&lt;11)	/* Shared Code page with cmn vaddr
 					   usable for shared TLB entries (H) */
 #endif
<span class="p_header">diff --git a/arch/arc/mm/tlb.c b/arch/arc/mm/tlb.c</span>
<span class="p_header">index 914d8e0c0318..2c7ce8bb7475 100644</span>
<span class="p_header">--- a/arch/arc/mm/tlb.c</span>
<span class="p_header">+++ b/arch/arc/mm/tlb.c</span>
<span class="p_chunk">@@ -113,6 +113,8 @@</span> <span class="p_context"> static inline void __tlb_entry_erase(void)</span>
 	write_aux_reg(ARC_REG_TLBCOMMAND, TLBWrite);
 }
 
<span class="p_add">+#if (CONFIG_ARC_MMU_VER &lt; 4)</span>
<span class="p_add">+</span>
 static inline unsigned int tlb_entry_lkup(unsigned long vaddr_n_asid)
 {
 	unsigned int idx;
<span class="p_chunk">@@ -210,6 +212,28 @@</span> <span class="p_context"> static void tlb_entry_insert(unsigned int pd0, unsigned int pd1)</span>
 	write_aux_reg(ARC_REG_TLBCOMMAND, TLBWrite);
 }
 
<span class="p_add">+#else	/* CONFIG_ARC_MMU_VER &gt;= 4) */</span>
<span class="p_add">+</span>
<span class="p_add">+static void utlb_invalidate(void)</span>
<span class="p_add">+{</span>
<span class="p_add">+	/* No need since uTLB is always in sync with JTLB */</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static void tlb_entry_erase(unsigned int vaddr_n_asid)</span>
<span class="p_add">+{</span>
<span class="p_add">+	write_aux_reg(ARC_REG_TLBPD0, vaddr_n_asid | _PAGE_PRESENT);</span>
<span class="p_add">+	write_aux_reg(ARC_REG_TLBCOMMAND, TLBDeleteEntry);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+static void tlb_entry_insert(unsigned int pd0, unsigned int pd1)</span>
<span class="p_add">+{</span>
<span class="p_add">+	write_aux_reg(ARC_REG_TLBPD0, pd0);</span>
<span class="p_add">+	write_aux_reg(ARC_REG_TLBPD1, pd1);</span>
<span class="p_add">+	write_aux_reg(ARC_REG_TLBCOMMAND, TLBInsertEntry);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
<span class="p_add">+#endif</span>
<span class="p_add">+</span>
 /*
  * Un-conditionally (without lookup) erase the entire MMU contents
  */
<span class="p_chunk">@@ -582,6 +606,17 @@</span> <span class="p_context"> void read_decode_mmu_bcr(void)</span>
 #endif
 	} *mmu3;
 
<span class="p_add">+	struct bcr_mmu_4 {</span>
<span class="p_add">+#ifdef CONFIG_CPU_BIG_ENDIAN</span>
<span class="p_add">+	unsigned int ver:8, sasid:1, sz1:4, sz0:4, res:2, pae:1,</span>
<span class="p_add">+		     n_ways:2, n_entry:2, n_super:2, u_itlb:3, u_dtlb:3;</span>
<span class="p_add">+#else</span>
<span class="p_add">+	/*           DTLB      ITLB      JES        JE         JA      */</span>
<span class="p_add">+	unsigned int u_dtlb:3, u_itlb:3, n_super:2, n_entry:2, n_ways:2,</span>
<span class="p_add">+		     pae:1, res:2, sz0:4, sz1:4, sasid:1, ver:8;</span>
<span class="p_add">+#endif</span>
<span class="p_add">+	} *mmu4;</span>
<span class="p_add">+</span>
 	tmp = read_aux_reg(ARC_REG_MMU_BCR);
 	mmu-&gt;ver = (tmp &gt;&gt; 24);
 
<span class="p_chunk">@@ -592,13 +627,21 @@</span> <span class="p_context"> void read_decode_mmu_bcr(void)</span>
 		mmu-&gt;ways = 1 &lt;&lt; mmu2-&gt;ways;
 		mmu-&gt;u_dtlb = mmu2-&gt;u_dtlb;
 		mmu-&gt;u_itlb = mmu2-&gt;u_itlb;
<span class="p_del">-	} else {</span>
<span class="p_add">+	} else if (mmu-&gt;ver == 3) {</span>
 		mmu3 = (struct bcr_mmu_3 *)&amp;tmp;
 		mmu-&gt;pg_sz_k = 1 &lt;&lt; (mmu3-&gt;pg_sz - 1);
 		mmu-&gt;sets = 1 &lt;&lt; mmu3-&gt;sets;
 		mmu-&gt;ways = 1 &lt;&lt; mmu3-&gt;ways;
 		mmu-&gt;u_dtlb = mmu3-&gt;u_dtlb;
 		mmu-&gt;u_itlb = mmu3-&gt;u_itlb;
<span class="p_add">+	} else {</span>
<span class="p_add">+		mmu4 = (struct bcr_mmu_4 *)&amp;tmp;</span>
<span class="p_add">+		mmu-&gt;pg_sz_k = 1 &lt;&lt; (mmu4-&gt;sz0 - 1);</span>
<span class="p_add">+		mmu-&gt;s_pg_sz_m = 1 &lt;&lt; (mmu4-&gt;sz1 - 11);</span>
<span class="p_add">+		mmu-&gt;sets = 64 &lt;&lt; mmu4-&gt;n_entry;</span>
<span class="p_add">+		mmu-&gt;ways = mmu4-&gt;n_ways * 2;</span>
<span class="p_add">+		mmu-&gt;u_dtlb = mmu4-&gt;u_dtlb * 4;</span>
<span class="p_add">+		mmu-&gt;u_itlb = mmu4-&gt;u_itlb * 4;</span>
 	}
 
 	mmu-&gt;num_tlb = mmu-&gt;sets * mmu-&gt;ways;
<span class="p_chunk">@@ -608,10 +651,15 @@</span> <span class="p_context"> char *arc_mmu_mumbojumbo(int cpu_id, char *buf, int len)</span>
 {
 	int n = 0;
 	struct cpuinfo_arc_mmu *p_mmu = &amp;cpuinfo_arc700[cpu_id].mmu;
<span class="p_add">+	char super_pg[64] = &quot;&quot;;</span>
<span class="p_add">+</span>
<span class="p_add">+	if (p_mmu-&gt;s_pg_sz_m)</span>
<span class="p_add">+		scnprintf(super_pg, 64, &quot;%dM Super Page%s, &quot;,</span>
<span class="p_add">+			  p_mmu-&gt;s_pg_sz_m, &quot; (not used)&quot;);</span>
 
 	n += scnprintf(buf + n, len - n,
<span class="p_del">-		      &quot;MMU [v%x]\t: %dk PAGE, JTLB %d (%dx%d), uDTLB %d, uITLB %d %s\n&quot;,</span>
<span class="p_del">-		       p_mmu-&gt;ver, p_mmu-&gt;pg_sz_k,</span>
<span class="p_add">+		      &quot;MMU [v%x]\t: %dk PAGE, %sJTLB %d (%dx%d), uDTLB %d, uITLB %d %s\n&quot;,</span>
<span class="p_add">+		       p_mmu-&gt;ver, p_mmu-&gt;pg_sz_k, super_pg,</span>
 		       p_mmu-&gt;num_tlb, p_mmu-&gt;sets, p_mmu-&gt;ways,
 		       p_mmu-&gt;u_dtlb, p_mmu-&gt;u_itlb,
 		       IS_ENABLED(CONFIG_ARC_MMU_SASID) ? &quot;,SASID&quot; : &quot;&quot;);
<span class="p_header">diff --git a/arch/arc/mm/tlbex.S b/arch/arc/mm/tlbex.S</span>
<span class="p_header">index 00c8d7f772bc..8624ebd7114e 100644</span>
<span class="p_header">--- a/arch/arc/mm/tlbex.S</span>
<span class="p_header">+++ b/arch/arc/mm/tlbex.S</span>
<span class="p_chunk">@@ -44,6 +44,7 @@</span> <span class="p_context"></span>
 #include &lt;asm/processor.h&gt;
 #include &lt;asm/tlb-mmu1.h&gt;
 
<span class="p_add">+#ifdef CONFIG_ISA_ARCOMPACT</span>
 ;-----------------------------------------------------------------
 ; ARC700 Exception Handling doesn&#39;t auto-switch stack and it only provides
 ; ONE scratch AUX reg &quot;ARC_REG_SCRATCH_DATA0&quot;
<span class="p_chunk">@@ -121,6 +122,24 @@</span> <span class="p_context"> ex_saved_reg1:</span>
 #endif
 .endm
 
<span class="p_add">+#else	/* ARCv2 */</span>
<span class="p_add">+</span>
<span class="p_add">+.macro TLBMISS_FREEUP_REGS</span>
<span class="p_add">+	PUSH  r0</span>
<span class="p_add">+	PUSH  r1</span>
<span class="p_add">+	PUSH  r2</span>
<span class="p_add">+	PUSH  r3</span>
<span class="p_add">+.endm</span>
<span class="p_add">+</span>
<span class="p_add">+.macro TLBMISS_RESTORE_REGS</span>
<span class="p_add">+	POP   r3</span>
<span class="p_add">+	POP   r2</span>
<span class="p_add">+	POP   r1</span>
<span class="p_add">+	POP   r0</span>
<span class="p_add">+.endm</span>
<span class="p_add">+</span>
<span class="p_add">+#endif</span>
<span class="p_add">+</span>
 ;============================================================================
 ;  Troubleshooting Stuff
 ;============================================================================
<span class="p_chunk">@@ -239,6 +258,7 @@</span> <span class="p_context"> ex_saved_reg1:</span>
 ; Commit the TLB entry into MMU
 
 .macro COMMIT_ENTRY_TO_MMU
<span class="p_add">+#if (CONFIG_ARC_MMU_VER &lt; 4)</span>
 
 	/* Get free TLB slot: Set = computed from vaddr, way = random */
 	sr  TLBGetIndex, [ARC_REG_TLBCOMMAND]
<span class="p_chunk">@@ -249,6 +269,10 @@</span> <span class="p_context"> ex_saved_reg1:</span>
 #else
 	sr TLBWrite, [ARC_REG_TLBCOMMAND]
 #endif
<span class="p_add">+</span>
<span class="p_add">+#else</span>
<span class="p_add">+	sr TLBInsertEntry, [ARC_REG_TLBCOMMAND]</span>
<span class="p_add">+#endif</span>
 .endm
 
 

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



