[hls]
pre_tcl=hls_pre.tcl

[connectivity]
# kernel 1
sp=kernel1Top_1.m_axi_gmem0_0:DDR[0]  
sp=kernel1Top_1.m_axi_gmem0_1:DDR[0] 
sp=kernel1Top_1.m_axi_gmem1_0:DDR[1] 
sp=kernel1Top_1.m_axi_gmem1_1:DDR[1] 
sp=kernel1Top_1.m_axi_gmem1_2:DDR[1] 
#slr=kernel1Top_1:SLR1

# kernel 2
sp=kernel2Top_1.m_axi_gmem0_0:DDR[1]
sp=kernel2Top_1.m_axi_gmem0_1:DDR[1]
sp=kernel2Top_1.m_axi_gmem0_2:DDR[1]
sp=kernel2Top_1.m_axi_gmem0_3:DDR[1]
sp=kernel2Top_1.m_axi_gmem1_0:DDR[0]
sp=kernel2Top_1.m_axi_gmem1_1:DDR[0]
sp=kernel2Top_1.m_axi_gmem1_2:DDR[0]
sp=kernel2Top_1.m_axi_gmem1_3:DDR[0]
sp=kernel2Top_1.m_axi_gmem1_4:DDR[0]
sp=kernel2Top_1.m_axi_gmem1_5:DDR[0]
#slr=kernel2Top_1:SLR0

# kernel 3
sp=kernel3Top_1.m_axi_gmem0_0:DDR[0] 
sp=kernel3Top_1.m_axi_gmem0_1:DDR[0] 
sp=kernel3Top_1.m_axi_gmem0_2:DDR[0] 
sp=kernel3Top_1.m_axi_gmem0_3:DDR[0] 
sp=kernel3Top_1.m_axi_gmem0_4:DDR[0] 
sp=kernel3Top_1.m_axi_gmem0_5:DDR[0]
sp=kernel3Top_1.m_axi_gmem0_6:DDR[0] 
sp=kernel3Top_1.m_axi_gmem1_0:DDR[1] 
sp=kernel3Top_1.m_axi_gmem1_1:DDR[1] 
sp=kernel3Top_1.m_axi_gmem1_2:DDR[1] 
sp=kernel3Top_1.m_axi_gmem1_3:DDR[1] 
sp=kernel3Top_1.m_axi_gmem1_4:DDR[1] 
#slr=kernel3Top_1:SLR2


