
RFC_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b4c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08008cec  08008cec  00009cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e08  08008e08  0000a060  2**0
                  CONTENTS
  4 .ARM          00000008  08008e08  08008e08  00009e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e10  08008e10  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e10  08008e10  00009e10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e14  08008e14  00009e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08008e18  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004520  20000060  08008e78  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004580  08008e78  0000a580  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a170  00000000  00000000  0000a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000411d  00000000  00000000  00024200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b8  00000000  00000000  00028320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000133f  00000000  00000000  00029bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c033  00000000  00000000  0002af17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020e62  00000000  00000000  00046f4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a765d  00000000  00000000  00067dac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010f409  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006aa8  00000000  00000000  0010f44c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  00115ef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008cd4 	.word	0x08008cd4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08008cd4 	.word	0x08008cd4

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	@ 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	3c01      	subs	r4, #1
 800031c:	bf28      	it	cs
 800031e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000322:	d2e9      	bcs.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__gedf2>:
 800097c:	f04f 3cff 	mov.w	ip, #4294967295
 8000980:	e006      	b.n	8000990 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__ledf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	e002      	b.n	8000990 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__cmpdf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000994:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800099c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009a6:	d01b      	beq.n	80009e0 <__cmpdf2+0x54>
 80009a8:	b001      	add	sp, #4
 80009aa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ae:	bf0c      	ite	eq
 80009b0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009b4:	ea91 0f03 	teqne	r1, r3
 80009b8:	bf02      	ittt	eq
 80009ba:	ea90 0f02 	teqeq	r0, r2
 80009be:	2000      	moveq	r0, #0
 80009c0:	4770      	bxeq	lr
 80009c2:	f110 0f00 	cmn.w	r0, #0
 80009c6:	ea91 0f03 	teq	r1, r3
 80009ca:	bf58      	it	pl
 80009cc:	4299      	cmppl	r1, r3
 80009ce:	bf08      	it	eq
 80009d0:	4290      	cmpeq	r0, r2
 80009d2:	bf2c      	ite	cs
 80009d4:	17d8      	asrcs	r0, r3, #31
 80009d6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009da:	f040 0001 	orr.w	r0, r0, #1
 80009de:	4770      	bx	lr
 80009e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d102      	bne.n	80009f0 <__cmpdf2+0x64>
 80009ea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ee:	d107      	bne.n	8000a00 <__cmpdf2+0x74>
 80009f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d1d6      	bne.n	80009a8 <__cmpdf2+0x1c>
 80009fa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009fe:	d0d3      	beq.n	80009a8 <__cmpdf2+0x1c>
 8000a00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdrcmple>:
 8000a08:	4684      	mov	ip, r0
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4662      	mov	r2, ip
 8000a0e:	468c      	mov	ip, r1
 8000a10:	4619      	mov	r1, r3
 8000a12:	4663      	mov	r3, ip
 8000a14:	e000      	b.n	8000a18 <__aeabi_cdcmpeq>
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdcmpeq>:
 8000a18:	b501      	push	{r0, lr}
 8000a1a:	f7ff ffb7 	bl	800098c <__cmpdf2>
 8000a1e:	2800      	cmp	r0, #0
 8000a20:	bf48      	it	mi
 8000a22:	f110 0f00 	cmnmi.w	r0, #0
 8000a26:	bd01      	pop	{r0, pc}

08000a28 <__aeabi_dcmpeq>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff fff4 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a30:	bf0c      	ite	eq
 8000a32:	2001      	moveq	r0, #1
 8000a34:	2000      	movne	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmplt>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff ffea 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a44:	bf34      	ite	cc
 8000a46:	2001      	movcc	r0, #1
 8000a48:	2000      	movcs	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmple>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff ffe0 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a58:	bf94      	ite	ls
 8000a5a:	2001      	movls	r0, #1
 8000a5c:	2000      	movhi	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmpge>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffce 	bl	8000a08 <__aeabi_cdrcmple>
 8000a6c:	bf94      	ite	ls
 8000a6e:	2001      	movls	r0, #1
 8000a70:	2000      	movhi	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmpgt>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffc4 	bl	8000a08 <__aeabi_cdrcmple>
 8000a80:	bf34      	ite	cc
 8000a82:	2001      	movcc	r0, #1
 8000a84:	2000      	movcs	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpun>:
 8000a8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x10>
 8000a96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9a:	d10a      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x20>
 8000aa6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aaa:	d102      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0001 	mov.w	r0, #1
 8000ab6:	4770      	bx	lr

08000ab8 <__aeabi_d2uiz>:
 8000ab8:	004a      	lsls	r2, r1, #1
 8000aba:	d211      	bcs.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000abc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ac0:	d211      	bcs.n	8000ae6 <__aeabi_d2uiz+0x2e>
 8000ac2:	d50d      	bpl.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000ac4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000acc:	d40e      	bmi.n	8000aec <__aeabi_d2uiz+0x34>
 8000ace:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ad6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d102      	bne.n	8000af2 <__aeabi_d2uiz+0x3a>
 8000aec:	f04f 30ff 	mov.w	r0, #4294967295
 8000af0:	4770      	bx	lr
 8000af2:	f04f 0000 	mov.w	r0, #0
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_d2f>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b00:	bf24      	itt	cs
 8000b02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b0a:	d90d      	bls.n	8000b28 <__aeabi_d2f+0x30>
 8000b0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b2c:	d121      	bne.n	8000b72 <__aeabi_d2f+0x7a>
 8000b2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b32:	bfbc      	itt	lt
 8000b34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b38:	4770      	bxlt	lr
 8000b3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b42:	f1c2 0218 	rsb	r2, r2, #24
 8000b46:	f1c2 0c20 	rsb	ip, r2, #32
 8000b4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b52:	bf18      	it	ne
 8000b54:	f040 0001 	orrne.w	r0, r0, #1
 8000b58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b64:	ea40 000c 	orr.w	r0, r0, ip
 8000b68:	fa23 f302 	lsr.w	r3, r3, r2
 8000b6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b70:	e7cc      	b.n	8000b0c <__aeabi_d2f+0x14>
 8000b72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b76:	d107      	bne.n	8000b88 <__aeabi_d2f+0x90>
 8000b78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b7c:	bf1e      	ittt	ne
 8000b7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b86:	4770      	bxne	lr
 8000b88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_ldivmod>:
 8000b98:	b97b      	cbnz	r3, 8000bba <__aeabi_ldivmod+0x22>
 8000b9a:	b972      	cbnz	r2, 8000bba <__aeabi_ldivmod+0x22>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bfbe      	ittt	lt
 8000ba0:	2000      	movlt	r0, #0
 8000ba2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000ba6:	e006      	blt.n	8000bb6 <__aeabi_ldivmod+0x1e>
 8000ba8:	bf08      	it	eq
 8000baa:	2800      	cmpeq	r0, #0
 8000bac:	bf1c      	itt	ne
 8000bae:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000bb2:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb6:	f000 b9b5 	b.w	8000f24 <__aeabi_idiv0>
 8000bba:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbe:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc2:	2900      	cmp	r1, #0
 8000bc4:	db09      	blt.n	8000bda <__aeabi_ldivmod+0x42>
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	db1a      	blt.n	8000c00 <__aeabi_ldivmod+0x68>
 8000bca:	f000 f84d 	bl	8000c68 <__udivmoddi4>
 8000bce:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd6:	b004      	add	sp, #16
 8000bd8:	4770      	bx	lr
 8000bda:	4240      	negs	r0, r0
 8000bdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	db1b      	blt.n	8000c1c <__aeabi_ldivmod+0x84>
 8000be4:	f000 f840 	bl	8000c68 <__udivmoddi4>
 8000be8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf0:	b004      	add	sp, #16
 8000bf2:	4240      	negs	r0, r0
 8000bf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf8:	4252      	negs	r2, r2
 8000bfa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bfe:	4770      	bx	lr
 8000c00:	4252      	negs	r2, r2
 8000c02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c06:	f000 f82f 	bl	8000c68 <__udivmoddi4>
 8000c0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c12:	b004      	add	sp, #16
 8000c14:	4240      	negs	r0, r0
 8000c16:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c1a:	4770      	bx	lr
 8000c1c:	4252      	negs	r2, r2
 8000c1e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c22:	f000 f821 	bl	8000c68 <__udivmoddi4>
 8000c26:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c2e:	b004      	add	sp, #16
 8000c30:	4252      	negs	r2, r2
 8000c32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b96a 	b.w	8000f24 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9d08      	ldr	r5, [sp, #32]
 8000c6e:	460c      	mov	r4, r1
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d14e      	bne.n	8000d12 <__udivmoddi4+0xaa>
 8000c74:	4694      	mov	ip, r2
 8000c76:	458c      	cmp	ip, r1
 8000c78:	4686      	mov	lr, r0
 8000c7a:	fab2 f282 	clz	r2, r2
 8000c7e:	d962      	bls.n	8000d46 <__udivmoddi4+0xde>
 8000c80:	b14a      	cbz	r2, 8000c96 <__udivmoddi4+0x2e>
 8000c82:	f1c2 0320 	rsb	r3, r2, #32
 8000c86:	4091      	lsls	r1, r2
 8000c88:	fa20 f303 	lsr.w	r3, r0, r3
 8000c8c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c90:	4319      	orrs	r1, r3
 8000c92:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c96:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c9a:	fa1f f68c 	uxth.w	r6, ip
 8000c9e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ca2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ca6:	fb07 1114 	mls	r1, r7, r4, r1
 8000caa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cae:	fb04 f106 	mul.w	r1, r4, r6
 8000cb2:	4299      	cmp	r1, r3
 8000cb4:	d90a      	bls.n	8000ccc <__udivmoddi4+0x64>
 8000cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cba:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cbe:	f080 8112 	bcs.w	8000ee6 <__udivmoddi4+0x27e>
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	f240 810f 	bls.w	8000ee6 <__udivmoddi4+0x27e>
 8000cc8:	3c02      	subs	r4, #2
 8000cca:	4463      	add	r3, ip
 8000ccc:	1a59      	subs	r1, r3, r1
 8000cce:	fa1f f38e 	uxth.w	r3, lr
 8000cd2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cd6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cda:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cde:	fb00 f606 	mul.w	r6, r0, r6
 8000ce2:	429e      	cmp	r6, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x94>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cee:	f080 80fc 	bcs.w	8000eea <__udivmoddi4+0x282>
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	f240 80f9 	bls.w	8000eea <__udivmoddi4+0x282>
 8000cf8:	4463      	add	r3, ip
 8000cfa:	3802      	subs	r0, #2
 8000cfc:	1b9b      	subs	r3, r3, r6
 8000cfe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d02:	2100      	movs	r1, #0
 8000d04:	b11d      	cbz	r5, 8000d0e <__udivmoddi4+0xa6>
 8000d06:	40d3      	lsrs	r3, r2
 8000d08:	2200      	movs	r2, #0
 8000d0a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d12:	428b      	cmp	r3, r1
 8000d14:	d905      	bls.n	8000d22 <__udivmoddi4+0xba>
 8000d16:	b10d      	cbz	r5, 8000d1c <__udivmoddi4+0xb4>
 8000d18:	e9c5 0100 	strd	r0, r1, [r5]
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	4608      	mov	r0, r1
 8000d20:	e7f5      	b.n	8000d0e <__udivmoddi4+0xa6>
 8000d22:	fab3 f183 	clz	r1, r3
 8000d26:	2900      	cmp	r1, #0
 8000d28:	d146      	bne.n	8000db8 <__udivmoddi4+0x150>
 8000d2a:	42a3      	cmp	r3, r4
 8000d2c:	d302      	bcc.n	8000d34 <__udivmoddi4+0xcc>
 8000d2e:	4290      	cmp	r0, r2
 8000d30:	f0c0 80f0 	bcc.w	8000f14 <__udivmoddi4+0x2ac>
 8000d34:	1a86      	subs	r6, r0, r2
 8000d36:	eb64 0303 	sbc.w	r3, r4, r3
 8000d3a:	2001      	movs	r0, #1
 8000d3c:	2d00      	cmp	r5, #0
 8000d3e:	d0e6      	beq.n	8000d0e <__udivmoddi4+0xa6>
 8000d40:	e9c5 6300 	strd	r6, r3, [r5]
 8000d44:	e7e3      	b.n	8000d0e <__udivmoddi4+0xa6>
 8000d46:	2a00      	cmp	r2, #0
 8000d48:	f040 8090 	bne.w	8000e6c <__udivmoddi4+0x204>
 8000d4c:	eba1 040c 	sub.w	r4, r1, ip
 8000d50:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d54:	fa1f f78c 	uxth.w	r7, ip
 8000d58:	2101      	movs	r1, #1
 8000d5a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb08 4416 	mls	r4, r8, r6, r4
 8000d66:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d6a:	fb07 f006 	mul.w	r0, r7, r6
 8000d6e:	4298      	cmp	r0, r3
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0x11c>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x11a>
 8000d7c:	4298      	cmp	r0, r3
 8000d7e:	f200 80cd 	bhi.w	8000f1c <__udivmoddi4+0x2b4>
 8000d82:	4626      	mov	r6, r4
 8000d84:	1a1c      	subs	r4, r3, r0
 8000d86:	fa1f f38e 	uxth.w	r3, lr
 8000d8a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d8e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d92:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d96:	fb00 f707 	mul.w	r7, r0, r7
 8000d9a:	429f      	cmp	r7, r3
 8000d9c:	d908      	bls.n	8000db0 <__udivmoddi4+0x148>
 8000d9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000da2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000da6:	d202      	bcs.n	8000dae <__udivmoddi4+0x146>
 8000da8:	429f      	cmp	r7, r3
 8000daa:	f200 80b0 	bhi.w	8000f0e <__udivmoddi4+0x2a6>
 8000dae:	4620      	mov	r0, r4
 8000db0:	1bdb      	subs	r3, r3, r7
 8000db2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db6:	e7a5      	b.n	8000d04 <__udivmoddi4+0x9c>
 8000db8:	f1c1 0620 	rsb	r6, r1, #32
 8000dbc:	408b      	lsls	r3, r1
 8000dbe:	fa22 f706 	lsr.w	r7, r2, r6
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dc8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dcc:	ea43 030c 	orr.w	r3, r3, ip
 8000dd0:	40f4      	lsrs	r4, r6
 8000dd2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dd6:	0c38      	lsrs	r0, r7, #16
 8000dd8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ddc:	fbb4 fef0 	udiv	lr, r4, r0
 8000de0:	fa1f fc87 	uxth.w	ip, r7
 8000de4:	fb00 441e 	mls	r4, r0, lr, r4
 8000de8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dec:	fb0e f90c 	mul.w	r9, lr, ip
 8000df0:	45a1      	cmp	r9, r4
 8000df2:	fa02 f201 	lsl.w	r2, r2, r1
 8000df6:	d90a      	bls.n	8000e0e <__udivmoddi4+0x1a6>
 8000df8:	193c      	adds	r4, r7, r4
 8000dfa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dfe:	f080 8084 	bcs.w	8000f0a <__udivmoddi4+0x2a2>
 8000e02:	45a1      	cmp	r9, r4
 8000e04:	f240 8081 	bls.w	8000f0a <__udivmoddi4+0x2a2>
 8000e08:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e0c:	443c      	add	r4, r7
 8000e0e:	eba4 0409 	sub.w	r4, r4, r9
 8000e12:	fa1f f983 	uxth.w	r9, r3
 8000e16:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e1a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e1e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e22:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e26:	45a4      	cmp	ip, r4
 8000e28:	d907      	bls.n	8000e3a <__udivmoddi4+0x1d2>
 8000e2a:	193c      	adds	r4, r7, r4
 8000e2c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e30:	d267      	bcs.n	8000f02 <__udivmoddi4+0x29a>
 8000e32:	45a4      	cmp	ip, r4
 8000e34:	d965      	bls.n	8000f02 <__udivmoddi4+0x29a>
 8000e36:	3b02      	subs	r3, #2
 8000e38:	443c      	add	r4, r7
 8000e3a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e3e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e42:	eba4 040c 	sub.w	r4, r4, ip
 8000e46:	429c      	cmp	r4, r3
 8000e48:	46ce      	mov	lr, r9
 8000e4a:	469c      	mov	ip, r3
 8000e4c:	d351      	bcc.n	8000ef2 <__udivmoddi4+0x28a>
 8000e4e:	d04e      	beq.n	8000eee <__udivmoddi4+0x286>
 8000e50:	b155      	cbz	r5, 8000e68 <__udivmoddi4+0x200>
 8000e52:	ebb8 030e 	subs.w	r3, r8, lr
 8000e56:	eb64 040c 	sbc.w	r4, r4, ip
 8000e5a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e5e:	40cb      	lsrs	r3, r1
 8000e60:	431e      	orrs	r6, r3
 8000e62:	40cc      	lsrs	r4, r1
 8000e64:	e9c5 6400 	strd	r6, r4, [r5]
 8000e68:	2100      	movs	r1, #0
 8000e6a:	e750      	b.n	8000d0e <__udivmoddi4+0xa6>
 8000e6c:	f1c2 0320 	rsb	r3, r2, #32
 8000e70:	fa20 f103 	lsr.w	r1, r0, r3
 8000e74:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e78:	fa24 f303 	lsr.w	r3, r4, r3
 8000e7c:	4094      	lsls	r4, r2
 8000e7e:	430c      	orrs	r4, r1
 8000e80:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e84:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e88:	fa1f f78c 	uxth.w	r7, ip
 8000e8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e90:	fb08 3110 	mls	r1, r8, r0, r3
 8000e94:	0c23      	lsrs	r3, r4, #16
 8000e96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e9a:	fb00 f107 	mul.w	r1, r0, r7
 8000e9e:	4299      	cmp	r1, r3
 8000ea0:	d908      	bls.n	8000eb4 <__udivmoddi4+0x24c>
 8000ea2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ea6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eaa:	d22c      	bcs.n	8000f06 <__udivmoddi4+0x29e>
 8000eac:	4299      	cmp	r1, r3
 8000eae:	d92a      	bls.n	8000f06 <__udivmoddi4+0x29e>
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	4463      	add	r3, ip
 8000eb4:	1a5b      	subs	r3, r3, r1
 8000eb6:	b2a4      	uxth	r4, r4
 8000eb8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ebc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ec0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ec4:	fb01 f307 	mul.w	r3, r1, r7
 8000ec8:	42a3      	cmp	r3, r4
 8000eca:	d908      	bls.n	8000ede <__udivmoddi4+0x276>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ed4:	d213      	bcs.n	8000efe <__udivmoddi4+0x296>
 8000ed6:	42a3      	cmp	r3, r4
 8000ed8:	d911      	bls.n	8000efe <__udivmoddi4+0x296>
 8000eda:	3902      	subs	r1, #2
 8000edc:	4464      	add	r4, ip
 8000ede:	1ae4      	subs	r4, r4, r3
 8000ee0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ee4:	e739      	b.n	8000d5a <__udivmoddi4+0xf2>
 8000ee6:	4604      	mov	r4, r0
 8000ee8:	e6f0      	b.n	8000ccc <__udivmoddi4+0x64>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e706      	b.n	8000cfc <__udivmoddi4+0x94>
 8000eee:	45c8      	cmp	r8, r9
 8000ef0:	d2ae      	bcs.n	8000e50 <__udivmoddi4+0x1e8>
 8000ef2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ef6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000efa:	3801      	subs	r0, #1
 8000efc:	e7a8      	b.n	8000e50 <__udivmoddi4+0x1e8>
 8000efe:	4631      	mov	r1, r6
 8000f00:	e7ed      	b.n	8000ede <__udivmoddi4+0x276>
 8000f02:	4603      	mov	r3, r0
 8000f04:	e799      	b.n	8000e3a <__udivmoddi4+0x1d2>
 8000f06:	4630      	mov	r0, r6
 8000f08:	e7d4      	b.n	8000eb4 <__udivmoddi4+0x24c>
 8000f0a:	46d6      	mov	lr, sl
 8000f0c:	e77f      	b.n	8000e0e <__udivmoddi4+0x1a6>
 8000f0e:	4463      	add	r3, ip
 8000f10:	3802      	subs	r0, #2
 8000f12:	e74d      	b.n	8000db0 <__udivmoddi4+0x148>
 8000f14:	4606      	mov	r6, r0
 8000f16:	4623      	mov	r3, r4
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e70f      	b.n	8000d3c <__udivmoddi4+0xd4>
 8000f1c:	3e02      	subs	r6, #2
 8000f1e:	4463      	add	r3, ip
 8000f20:	e730      	b.n	8000d84 <__udivmoddi4+0x11c>
 8000f22:	bf00      	nop

08000f24 <__aeabi_idiv0>:
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop

08000f28 <BMP280_write>:
uint16_t dig_T1, dig_P1;
int16_t  dig_T2, dig_T3, dig_P2,dig_P3, dig_P4, dig_P5, dig_P6, dig_P7, dig_P8, dig_P9;

int32_t T_raw, P_raw, t_fine;

void BMP280_write(uint8_t Address, uint8_t Data){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	460a      	mov	r2, r1
 8000f32:	71fb      	strb	r3, [r7, #7]
 8000f34:	4613      	mov	r3, r2
 8000f36:	71bb      	strb	r3, [r7, #6]
	BMP280_select();
 8000f38:	2200      	movs	r2, #0
 8000f3a:	2104      	movs	r1, #4
 8000f3c:	480e      	ldr	r0, [pc, #56]	@ (8000f78 <BMP280_write+0x50>)
 8000f3e:	f003 f953 	bl	80041e8 <HAL_GPIO_WritePin>
	Address &= 0x7F;
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(SPI_BMP280, &Address, 1, 100);
 8000f4c:	1df9      	adds	r1, r7, #7
 8000f4e:	2364      	movs	r3, #100	@ 0x64
 8000f50:	2201      	movs	r2, #1
 8000f52:	480a      	ldr	r0, [pc, #40]	@ (8000f7c <BMP280_write+0x54>)
 8000f54:	f004 fe99 	bl	8005c8a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(SPI_BMP280, &Data, 1, 100);
 8000f58:	1db9      	adds	r1, r7, #6
 8000f5a:	2364      	movs	r3, #100	@ 0x64
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	4807      	ldr	r0, [pc, #28]	@ (8000f7c <BMP280_write+0x54>)
 8000f60:	f004 fe93 	bl	8005c8a <HAL_SPI_Transmit>

	BMP280_unselect();
 8000f64:	2201      	movs	r2, #1
 8000f66:	2104      	movs	r1, #4
 8000f68:	4803      	ldr	r0, [pc, #12]	@ (8000f78 <BMP280_write+0x50>)
 8000f6a:	f003 f93d 	bl	80041e8 <HAL_GPIO_WritePin>
}
 8000f6e:	bf00      	nop
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40020400 	.word	0x40020400
 8000f7c:	20000508 	.word	0x20000508

08000f80 <BMP280_read>:

uint8_t BMP280_read(uint8_t Address){
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	71fb      	strb	r3, [r7, #7]
	uint8_t Buffer = (Address|0x80);
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	73fb      	strb	r3, [r7, #15]
	BMP280_select();
 8000f94:	2200      	movs	r2, #0
 8000f96:	2104      	movs	r1, #4
 8000f98:	480d      	ldr	r0, [pc, #52]	@ (8000fd0 <BMP280_read+0x50>)
 8000f9a:	f003 f925 	bl	80041e8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(SPI_BMP280, &Buffer, 1, 100);
 8000f9e:	f107 010f 	add.w	r1, r7, #15
 8000fa2:	2364      	movs	r3, #100	@ 0x64
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	480b      	ldr	r0, [pc, #44]	@ (8000fd4 <BMP280_read+0x54>)
 8000fa8:	f004 fe6f 	bl	8005c8a <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_BMP280, &Buffer, 1, 100);
 8000fac:	f107 010f 	add.w	r1, r7, #15
 8000fb0:	2364      	movs	r3, #100	@ 0x64
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	4807      	ldr	r0, [pc, #28]	@ (8000fd4 <BMP280_read+0x54>)
 8000fb6:	f004 ffac 	bl	8005f12 <HAL_SPI_Receive>
	BMP280_unselect();
 8000fba:	2201      	movs	r2, #1
 8000fbc:	2104      	movs	r1, #4
 8000fbe:	4804      	ldr	r0, [pc, #16]	@ (8000fd0 <BMP280_read+0x50>)
 8000fc0:	f003 f912 	bl	80041e8 <HAL_GPIO_WritePin>

	return Buffer;
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40020400 	.word	0x40020400
 8000fd4:	20000508 	.word	0x20000508

08000fd8 <BMP280_config>:

void BMP280_config(void){
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
	BMP280_write(ctrl_meas, 0x57);
 8000fdc:	2157      	movs	r1, #87	@ 0x57
 8000fde:	20f4      	movs	r0, #244	@ 0xf4
 8000fe0:	f7ff ffa2 	bl	8000f28 <BMP280_write>
	BMP280_write(config, 0x10);
 8000fe4:	2110      	movs	r1, #16
 8000fe6:	20f5      	movs	r0, #245	@ 0xf5
 8000fe8:	f7ff ff9e 	bl	8000f28 <BMP280_write>
}
 8000fec:	bf00      	nop
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <BMP280_calibrationData>:

void BMP280_reset(void){
	BMP280_write(reset, 0xB6);
}

void BMP280_calibrationData(void){
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af00      	add	r7, sp, #0
	uint8_t Address = 0x88;
 8000ff6:	2388      	movs	r3, #136	@ 0x88
 8000ff8:	77fb      	strb	r3, [r7, #31]
	uint8_t Buffer[24] = {0};
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	607b      	str	r3, [r7, #4]
 8000ffe:	f107 0308 	add.w	r3, r7, #8
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
 800100a:	60da      	str	r2, [r3, #12]
 800100c:	611a      	str	r2, [r3, #16]
	BMP280_select();
 800100e:	2200      	movs	r2, #0
 8001010:	2104      	movs	r1, #4
 8001012:	4843      	ldr	r0, [pc, #268]	@ (8001120 <BMP280_calibrationData+0x130>)
 8001014:	f003 f8e8 	bl	80041e8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(SPI_BMP280, &Address, 1, 100);
 8001018:	f107 011f 	add.w	r1, r7, #31
 800101c:	2364      	movs	r3, #100	@ 0x64
 800101e:	2201      	movs	r2, #1
 8001020:	4840      	ldr	r0, [pc, #256]	@ (8001124 <BMP280_calibrationData+0x134>)
 8001022:	f004 fe32 	bl	8005c8a <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_BMP280, Buffer, 24, 100);
 8001026:	1d39      	adds	r1, r7, #4
 8001028:	2364      	movs	r3, #100	@ 0x64
 800102a:	2218      	movs	r2, #24
 800102c:	483d      	ldr	r0, [pc, #244]	@ (8001124 <BMP280_calibrationData+0x134>)
 800102e:	f004 ff70 	bl	8005f12 <HAL_SPI_Receive>
	BMP280_unselect();
 8001032:	2201      	movs	r2, #1
 8001034:	2104      	movs	r1, #4
 8001036:	483a      	ldr	r0, [pc, #232]	@ (8001120 <BMP280_calibrationData+0x130>)
 8001038:	f003 f8d6 	bl	80041e8 <HAL_GPIO_WritePin>

	dig_T1 = (Buffer[1]<<8)|Buffer[0];
 800103c:	797b      	ldrb	r3, [r7, #5]
 800103e:	021b      	lsls	r3, r3, #8
 8001040:	b21a      	sxth	r2, r3
 8001042:	793b      	ldrb	r3, [r7, #4]
 8001044:	b21b      	sxth	r3, r3
 8001046:	4313      	orrs	r3, r2
 8001048:	b21b      	sxth	r3, r3
 800104a:	b29a      	uxth	r2, r3
 800104c:	4b36      	ldr	r3, [pc, #216]	@ (8001128 <BMP280_calibrationData+0x138>)
 800104e:	801a      	strh	r2, [r3, #0]
	dig_T2 = (Buffer[3]<<8)|Buffer[2];
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	021b      	lsls	r3, r3, #8
 8001054:	b21a      	sxth	r2, r3
 8001056:	79bb      	ldrb	r3, [r7, #6]
 8001058:	b21b      	sxth	r3, r3
 800105a:	4313      	orrs	r3, r2
 800105c:	b21a      	sxth	r2, r3
 800105e:	4b33      	ldr	r3, [pc, #204]	@ (800112c <BMP280_calibrationData+0x13c>)
 8001060:	801a      	strh	r2, [r3, #0]
	dig_T3 = (Buffer[5]<<8)|Buffer[4];
 8001062:	7a7b      	ldrb	r3, [r7, #9]
 8001064:	021b      	lsls	r3, r3, #8
 8001066:	b21a      	sxth	r2, r3
 8001068:	7a3b      	ldrb	r3, [r7, #8]
 800106a:	b21b      	sxth	r3, r3
 800106c:	4313      	orrs	r3, r2
 800106e:	b21a      	sxth	r2, r3
 8001070:	4b2f      	ldr	r3, [pc, #188]	@ (8001130 <BMP280_calibrationData+0x140>)
 8001072:	801a      	strh	r2, [r3, #0]

	dig_P1 = (Buffer[7]<<8)|Buffer[6];
 8001074:	7afb      	ldrb	r3, [r7, #11]
 8001076:	021b      	lsls	r3, r3, #8
 8001078:	b21a      	sxth	r2, r3
 800107a:	7abb      	ldrb	r3, [r7, #10]
 800107c:	b21b      	sxth	r3, r3
 800107e:	4313      	orrs	r3, r2
 8001080:	b21b      	sxth	r3, r3
 8001082:	b29a      	uxth	r2, r3
 8001084:	4b2b      	ldr	r3, [pc, #172]	@ (8001134 <BMP280_calibrationData+0x144>)
 8001086:	801a      	strh	r2, [r3, #0]
	dig_P2 = (Buffer[9]<<8)|Buffer[8];
 8001088:	7b7b      	ldrb	r3, [r7, #13]
 800108a:	021b      	lsls	r3, r3, #8
 800108c:	b21a      	sxth	r2, r3
 800108e:	7b3b      	ldrb	r3, [r7, #12]
 8001090:	b21b      	sxth	r3, r3
 8001092:	4313      	orrs	r3, r2
 8001094:	b21a      	sxth	r2, r3
 8001096:	4b28      	ldr	r3, [pc, #160]	@ (8001138 <BMP280_calibrationData+0x148>)
 8001098:	801a      	strh	r2, [r3, #0]
	dig_P3 = (Buffer[11]<<8)|Buffer[10];
 800109a:	7bfb      	ldrb	r3, [r7, #15]
 800109c:	021b      	lsls	r3, r3, #8
 800109e:	b21a      	sxth	r2, r3
 80010a0:	7bbb      	ldrb	r3, [r7, #14]
 80010a2:	b21b      	sxth	r3, r3
 80010a4:	4313      	orrs	r3, r2
 80010a6:	b21a      	sxth	r2, r3
 80010a8:	4b24      	ldr	r3, [pc, #144]	@ (800113c <BMP280_calibrationData+0x14c>)
 80010aa:	801a      	strh	r2, [r3, #0]
	dig_P4 = (Buffer[13]<<8)|Buffer[12];
 80010ac:	7c7b      	ldrb	r3, [r7, #17]
 80010ae:	021b      	lsls	r3, r3, #8
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	7c3b      	ldrb	r3, [r7, #16]
 80010b4:	b21b      	sxth	r3, r3
 80010b6:	4313      	orrs	r3, r2
 80010b8:	b21a      	sxth	r2, r3
 80010ba:	4b21      	ldr	r3, [pc, #132]	@ (8001140 <BMP280_calibrationData+0x150>)
 80010bc:	801a      	strh	r2, [r3, #0]
	dig_P5 = (Buffer[15]<<8)|Buffer[14];
 80010be:	7cfb      	ldrb	r3, [r7, #19]
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	7cbb      	ldrb	r3, [r7, #18]
 80010c6:	b21b      	sxth	r3, r3
 80010c8:	4313      	orrs	r3, r2
 80010ca:	b21a      	sxth	r2, r3
 80010cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001144 <BMP280_calibrationData+0x154>)
 80010ce:	801a      	strh	r2, [r3, #0]
	dig_P6 = (Buffer[17]<<8)|Buffer[16];
 80010d0:	7d7b      	ldrb	r3, [r7, #21]
 80010d2:	021b      	lsls	r3, r3, #8
 80010d4:	b21a      	sxth	r2, r3
 80010d6:	7d3b      	ldrb	r3, [r7, #20]
 80010d8:	b21b      	sxth	r3, r3
 80010da:	4313      	orrs	r3, r2
 80010dc:	b21a      	sxth	r2, r3
 80010de:	4b1a      	ldr	r3, [pc, #104]	@ (8001148 <BMP280_calibrationData+0x158>)
 80010e0:	801a      	strh	r2, [r3, #0]
	dig_P7 = (Buffer[19]<<8)|Buffer[18];
 80010e2:	7dfb      	ldrb	r3, [r7, #23]
 80010e4:	021b      	lsls	r3, r3, #8
 80010e6:	b21a      	sxth	r2, r3
 80010e8:	7dbb      	ldrb	r3, [r7, #22]
 80010ea:	b21b      	sxth	r3, r3
 80010ec:	4313      	orrs	r3, r2
 80010ee:	b21a      	sxth	r2, r3
 80010f0:	4b16      	ldr	r3, [pc, #88]	@ (800114c <BMP280_calibrationData+0x15c>)
 80010f2:	801a      	strh	r2, [r3, #0]
	dig_P8 = (Buffer[21]<<8)|Buffer[20];
 80010f4:	7e7b      	ldrb	r3, [r7, #25]
 80010f6:	021b      	lsls	r3, r3, #8
 80010f8:	b21a      	sxth	r2, r3
 80010fa:	7e3b      	ldrb	r3, [r7, #24]
 80010fc:	b21b      	sxth	r3, r3
 80010fe:	4313      	orrs	r3, r2
 8001100:	b21a      	sxth	r2, r3
 8001102:	4b13      	ldr	r3, [pc, #76]	@ (8001150 <BMP280_calibrationData+0x160>)
 8001104:	801a      	strh	r2, [r3, #0]
	dig_P9 = (Buffer[23]<<8)|Buffer[22];
 8001106:	7efb      	ldrb	r3, [r7, #27]
 8001108:	021b      	lsls	r3, r3, #8
 800110a:	b21a      	sxth	r2, r3
 800110c:	7ebb      	ldrb	r3, [r7, #26]
 800110e:	b21b      	sxth	r3, r3
 8001110:	4313      	orrs	r3, r2
 8001112:	b21a      	sxth	r2, r3
 8001114:	4b0f      	ldr	r3, [pc, #60]	@ (8001154 <BMP280_calibrationData+0x164>)
 8001116:	801a      	strh	r2, [r3, #0]
}
 8001118:	bf00      	nop
 800111a:	3720      	adds	r7, #32
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	40020400 	.word	0x40020400
 8001124:	20000508 	.word	0x20000508
 8001128:	2000008c 	.word	0x2000008c
 800112c:	20000090 	.word	0x20000090
 8001130:	20000092 	.word	0x20000092
 8001134:	2000008e 	.word	0x2000008e
 8001138:	20000094 	.word	0x20000094
 800113c:	20000096 	.word	0x20000096
 8001140:	20000098 	.word	0x20000098
 8001144:	2000009a 	.word	0x2000009a
 8001148:	2000009c 	.word	0x2000009c
 800114c:	2000009e 	.word	0x2000009e
 8001150:	200000a0 	.word	0x200000a0
 8001154:	200000a2 	.word	0x200000a2

08001158 <BMP280_readRawValues>:

void BMP280_readRawValues(void){
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
	uint8_t Address = press_msb;
 800115e:	23f7      	movs	r3, #247	@ 0xf7
 8001160:	71fb      	strb	r3, [r7, #7]
	uint8_t Buffer[6] = {0};
 8001162:	2300      	movs	r3, #0
 8001164:	603b      	str	r3, [r7, #0]
 8001166:	2300      	movs	r3, #0
 8001168:	80bb      	strh	r3, [r7, #4]
	BMP280_select();
 800116a:	2200      	movs	r2, #0
 800116c:	2104      	movs	r1, #4
 800116e:	4817      	ldr	r0, [pc, #92]	@ (80011cc <BMP280_readRawValues+0x74>)
 8001170:	f003 f83a 	bl	80041e8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(SPI_BMP280, &Address, 1, 100);
 8001174:	1df9      	adds	r1, r7, #7
 8001176:	2364      	movs	r3, #100	@ 0x64
 8001178:	2201      	movs	r2, #1
 800117a:	4815      	ldr	r0, [pc, #84]	@ (80011d0 <BMP280_readRawValues+0x78>)
 800117c:	f004 fd85 	bl	8005c8a <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_BMP280, Buffer, 6, 100);
 8001180:	4639      	mov	r1, r7
 8001182:	2364      	movs	r3, #100	@ 0x64
 8001184:	2206      	movs	r2, #6
 8001186:	4812      	ldr	r0, [pc, #72]	@ (80011d0 <BMP280_readRawValues+0x78>)
 8001188:	f004 fec3 	bl	8005f12 <HAL_SPI_Receive>
	BMP280_unselect();
 800118c:	2201      	movs	r2, #1
 800118e:	2104      	movs	r1, #4
 8001190:	480e      	ldr	r0, [pc, #56]	@ (80011cc <BMP280_readRawValues+0x74>)
 8001192:	f003 f829 	bl	80041e8 <HAL_GPIO_WritePin>

	P_raw = (Buffer[0]<<12)|(Buffer[1]<<4)|(Buffer[2]>>4);
 8001196:	783b      	ldrb	r3, [r7, #0]
 8001198:	031a      	lsls	r2, r3, #12
 800119a:	787b      	ldrb	r3, [r7, #1]
 800119c:	011b      	lsls	r3, r3, #4
 800119e:	4313      	orrs	r3, r2
 80011a0:	78ba      	ldrb	r2, [r7, #2]
 80011a2:	0912      	lsrs	r2, r2, #4
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	4313      	orrs	r3, r2
 80011a8:	4a0a      	ldr	r2, [pc, #40]	@ (80011d4 <BMP280_readRawValues+0x7c>)
 80011aa:	6013      	str	r3, [r2, #0]
	T_raw = (Buffer[3]<<12)|(Buffer[4]<<4)|(Buffer[5]>>4);
 80011ac:	78fb      	ldrb	r3, [r7, #3]
 80011ae:	031a      	lsls	r2, r3, #12
 80011b0:	793b      	ldrb	r3, [r7, #4]
 80011b2:	011b      	lsls	r3, r3, #4
 80011b4:	4313      	orrs	r3, r2
 80011b6:	797a      	ldrb	r2, [r7, #5]
 80011b8:	0912      	lsrs	r2, r2, #4
 80011ba:	b2d2      	uxtb	r2, r2
 80011bc:	4313      	orrs	r3, r2
 80011be:	4a06      	ldr	r2, [pc, #24]	@ (80011d8 <BMP280_readRawValues+0x80>)
 80011c0:	6013      	str	r3, [r2, #0]
}
 80011c2:	bf00      	nop
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40020400 	.word	0x40020400
 80011d0:	20000508 	.word	0x20000508
 80011d4:	200000a8 	.word	0x200000a8
 80011d8:	200000a4 	.word	0x200000a4

080011dc <BMP280_measureT>:

int32_t BMP280_measureT(int32_t adc_T){
 80011dc:	b480      	push	{r7}
 80011de:	b087      	sub	sp, #28
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;
	var1 =  ((((T_raw>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
 80011e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001250 <BMP280_measureT+0x74>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	10da      	asrs	r2, r3, #3
 80011ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001254 <BMP280_measureT+0x78>)
 80011ec:	881b      	ldrh	r3, [r3, #0]
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	4a19      	ldr	r2, [pc, #100]	@ (8001258 <BMP280_measureT+0x7c>)
 80011f4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80011f8:	fb02 f303 	mul.w	r3, r2, r3
 80011fc:	12db      	asrs	r3, r3, #11
 80011fe:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1))) >> 12) * ((int32_t)dig_T3)) >> 14;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	111b      	asrs	r3, r3, #4
 8001204:	4a13      	ldr	r2, [pc, #76]	@ (8001254 <BMP280_measureT+0x78>)
 8001206:	8812      	ldrh	r2, [r2, #0]
 8001208:	1a9b      	subs	r3, r3, r2
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	1112      	asrs	r2, r2, #4
 800120e:	4911      	ldr	r1, [pc, #68]	@ (8001254 <BMP280_measureT+0x78>)
 8001210:	8809      	ldrh	r1, [r1, #0]
 8001212:	1a52      	subs	r2, r2, r1
 8001214:	fb02 f303 	mul.w	r3, r2, r3
 8001218:	131b      	asrs	r3, r3, #12
 800121a:	4a10      	ldr	r2, [pc, #64]	@ (800125c <BMP280_measureT+0x80>)
 800121c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001220:	fb02 f303 	mul.w	r3, r2, r3
 8001224:	139b      	asrs	r3, r3, #14
 8001226:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 8001228:	697a      	ldr	r2, [r7, #20]
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	4413      	add	r3, r2
 800122e:	4a0c      	ldr	r2, [pc, #48]	@ (8001260 <BMP280_measureT+0x84>)
 8001230:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 8001232:	4b0b      	ldr	r3, [pc, #44]	@ (8001260 <BMP280_measureT+0x84>)
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	4613      	mov	r3, r2
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	4413      	add	r3, r2
 800123c:	3380      	adds	r3, #128	@ 0x80
 800123e:	121b      	asrs	r3, r3, #8
 8001240:	60fb      	str	r3, [r7, #12]
	return T;
 8001242:	68fb      	ldr	r3, [r7, #12]
}
 8001244:	4618      	mov	r0, r3
 8001246:	371c      	adds	r7, #28
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr
 8001250:	200000a4 	.word	0x200000a4
 8001254:	2000008c 	.word	0x2000008c
 8001258:	20000090 	.word	0x20000090
 800125c:	20000092 	.word	0x20000092
 8001260:	200000ac 	.word	0x200000ac

08001264 <BMP280_measureP>:

uint32_t BMP280_measureP(int32_t adc_P){
 8001264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001268:	b0ca      	sub	sp, #296	@ 0x128
 800126a:	af00      	add	r7, sp, #0
 800126c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	int64_t var1, var2, p;
	var1 = ((int64_t)t_fine) - 128000;
 8001270:	4baf      	ldr	r3, [pc, #700]	@ (8001530 <BMP280_measureP+0x2cc>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	17da      	asrs	r2, r3, #31
 8001276:	461c      	mov	r4, r3
 8001278:	4615      	mov	r5, r2
 800127a:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 800127e:	f145 3bff 	adc.w	fp, r5, #4294967295
 8001282:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 8001286:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800128a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800128e:	fb03 f102 	mul.w	r1, r3, r2
 8001292:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001296:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800129a:	fb02 f303 	mul.w	r3, r2, r3
 800129e:	18ca      	adds	r2, r1, r3
 80012a0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80012a4:	fba3 8903 	umull	r8, r9, r3, r3
 80012a8:	eb02 0309 	add.w	r3, r2, r9
 80012ac:	4699      	mov	r9, r3
 80012ae:	4ba1      	ldr	r3, [pc, #644]	@ (8001534 <BMP280_measureP+0x2d0>)
 80012b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012b4:	b21b      	sxth	r3, r3
 80012b6:	17da      	asrs	r2, r3, #31
 80012b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80012bc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80012c0:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80012c4:	4603      	mov	r3, r0
 80012c6:	fb03 f209 	mul.w	r2, r3, r9
 80012ca:	460b      	mov	r3, r1
 80012cc:	fb08 f303 	mul.w	r3, r8, r3
 80012d0:	4413      	add	r3, r2
 80012d2:	4602      	mov	r2, r0
 80012d4:	fba8 1202 	umull	r1, r2, r8, r2
 80012d8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80012dc:	460a      	mov	r2, r1
 80012de:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 80012e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80012e6:	4413      	add	r3, r2
 80012e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80012ec:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 80012f0:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 80012f4:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 80012f8:	4b8f      	ldr	r3, [pc, #572]	@ (8001538 <BMP280_measureP+0x2d4>)
 80012fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012fe:	b21b      	sxth	r3, r3
 8001300:	17da      	asrs	r2, r3, #31
 8001302:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001306:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800130a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800130e:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8001312:	462a      	mov	r2, r5
 8001314:	fb02 f203 	mul.w	r2, r2, r3
 8001318:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800131c:	4621      	mov	r1, r4
 800131e:	fb01 f303 	mul.w	r3, r1, r3
 8001322:	441a      	add	r2, r3
 8001324:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001328:	4621      	mov	r1, r4
 800132a:	fba3 1301 	umull	r1, r3, r3, r1
 800132e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001332:	460b      	mov	r3, r1
 8001334:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001338:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800133c:	18d3      	adds	r3, r2, r3
 800133e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001342:	f04f 0000 	mov.w	r0, #0
 8001346:	f04f 0100 	mov.w	r1, #0
 800134a:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800134e:	462b      	mov	r3, r5
 8001350:	0459      	lsls	r1, r3, #17
 8001352:	4623      	mov	r3, r4
 8001354:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001358:	4623      	mov	r3, r4
 800135a:	0458      	lsls	r0, r3, #17
 800135c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001360:	1814      	adds	r4, r2, r0
 8001362:	643c      	str	r4, [r7, #64]	@ 0x40
 8001364:	414b      	adcs	r3, r1
 8001366:	647b      	str	r3, [r7, #68]	@ 0x44
 8001368:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 800136c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + (((int64_t)dig_P4)<<35);
 8001370:	4b72      	ldr	r3, [pc, #456]	@ (800153c <BMP280_measureP+0x2d8>)
 8001372:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001376:	b21b      	sxth	r3, r3
 8001378:	17da      	asrs	r2, r3, #31
 800137a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800137e:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001382:	f04f 0000 	mov.w	r0, #0
 8001386:	f04f 0100 	mov.w	r1, #0
 800138a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800138e:	00d9      	lsls	r1, r3, #3
 8001390:	2000      	movs	r0, #0
 8001392:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001396:	1814      	adds	r4, r2, r0
 8001398:	63bc      	str	r4, [r7, #56]	@ 0x38
 800139a:	414b      	adcs	r3, r1
 800139c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800139e:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80013a2:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 80013a6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80013aa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013ae:	fb03 f102 	mul.w	r1, r3, r2
 80013b2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80013b6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013ba:	fb02 f303 	mul.w	r3, r2, r3
 80013be:	18ca      	adds	r2, r1, r3
 80013c0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013c4:	fba3 1303 	umull	r1, r3, r3, r3
 80013c8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80013cc:	460b      	mov	r3, r1
 80013ce:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80013d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80013d6:	18d3      	adds	r3, r2, r3
 80013d8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80013dc:	4b58      	ldr	r3, [pc, #352]	@ (8001540 <BMP280_measureP+0x2dc>)
 80013de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	17da      	asrs	r2, r3, #31
 80013e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80013ea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80013ee:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 80013f2:	462b      	mov	r3, r5
 80013f4:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80013f8:	4642      	mov	r2, r8
 80013fa:	fb02 f203 	mul.w	r2, r2, r3
 80013fe:	464b      	mov	r3, r9
 8001400:	4621      	mov	r1, r4
 8001402:	fb01 f303 	mul.w	r3, r1, r3
 8001406:	4413      	add	r3, r2
 8001408:	4622      	mov	r2, r4
 800140a:	4641      	mov	r1, r8
 800140c:	fba2 1201 	umull	r1, r2, r2, r1
 8001410:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001414:	460a      	mov	r2, r1
 8001416:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800141a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800141e:	4413      	add	r3, r2
 8001420:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001424:	f04f 0000 	mov.w	r0, #0
 8001428:	f04f 0100 	mov.w	r1, #0
 800142c:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001430:	4623      	mov	r3, r4
 8001432:	0a18      	lsrs	r0, r3, #8
 8001434:	462b      	mov	r3, r5
 8001436:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800143a:	462b      	mov	r3, r5
 800143c:	1219      	asrs	r1, r3, #8
 800143e:	4b41      	ldr	r3, [pc, #260]	@ (8001544 <BMP280_measureP+0x2e0>)
 8001440:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001444:	b21b      	sxth	r3, r3
 8001446:	17da      	asrs	r2, r3, #31
 8001448:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800144c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001450:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001454:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001458:	464a      	mov	r2, r9
 800145a:	fb02 f203 	mul.w	r2, r2, r3
 800145e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001462:	4644      	mov	r4, r8
 8001464:	fb04 f303 	mul.w	r3, r4, r3
 8001468:	441a      	add	r2, r3
 800146a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800146e:	4644      	mov	r4, r8
 8001470:	fba3 4304 	umull	r4, r3, r3, r4
 8001474:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001478:	4623      	mov	r3, r4
 800147a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800147e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001482:	18d3      	adds	r3, r2, r3
 8001484:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001488:	f04f 0200 	mov.w	r2, #0
 800148c:	f04f 0300 	mov.w	r3, #0
 8001490:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8001494:	464c      	mov	r4, r9
 8001496:	0323      	lsls	r3, r4, #12
 8001498:	4644      	mov	r4, r8
 800149a:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800149e:	4644      	mov	r4, r8
 80014a0:	0322      	lsls	r2, r4, #12
 80014a2:	1884      	adds	r4, r0, r2
 80014a4:	633c      	str	r4, [r7, #48]	@ 0x30
 80014a6:	eb41 0303 	adc.w	r3, r1, r3
 80014aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80014ac:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80014b0:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 80014b4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80014b8:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80014bc:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 80014c0:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80014c4:	4b20      	ldr	r3, [pc, #128]	@ (8001548 <BMP280_measureP+0x2e4>)
 80014c6:	881b      	ldrh	r3, [r3, #0]
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	2200      	movs	r2, #0
 80014cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80014d0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80014d4:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80014d8:	462b      	mov	r3, r5
 80014da:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80014de:	4642      	mov	r2, r8
 80014e0:	fb02 f203 	mul.w	r2, r2, r3
 80014e4:	464b      	mov	r3, r9
 80014e6:	4621      	mov	r1, r4
 80014e8:	fb01 f303 	mul.w	r3, r1, r3
 80014ec:	4413      	add	r3, r2
 80014ee:	4622      	mov	r2, r4
 80014f0:	4641      	mov	r1, r8
 80014f2:	fba2 1201 	umull	r1, r2, r2, r1
 80014f6:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80014fa:	460a      	mov	r2, r1
 80014fc:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001500:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001504:	4413      	add	r3, r2
 8001506:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800150a:	f04f 0200 	mov.w	r2, #0
 800150e:	f04f 0300 	mov.w	r3, #0
 8001512:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001516:	4629      	mov	r1, r5
 8001518:	104a      	asrs	r2, r1, #1
 800151a:	4629      	mov	r1, r5
 800151c:	17cb      	asrs	r3, r1, #31
 800151e:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	if (var1 == 0)
 8001522:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001526:	4313      	orrs	r3, r2
 8001528:	d110      	bne.n	800154c <BMP280_measureP+0x2e8>
	{
	return 0;
 800152a:	2300      	movs	r3, #0
 800152c:	e154      	b.n	80017d8 <BMP280_measureP+0x574>
 800152e:	bf00      	nop
 8001530:	200000ac 	.word	0x200000ac
 8001534:	2000009c 	.word	0x2000009c
 8001538:	2000009a 	.word	0x2000009a
 800153c:	20000098 	.word	0x20000098
 8001540:	20000096 	.word	0x20000096
 8001544:	20000094 	.word	0x20000094
 8001548:	2000008e 	.word	0x2000008e
	}
	p = 1048576-adc_P;
 800154c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001550:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001554:	17da      	asrs	r2, r3, #31
 8001556:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001558:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800155a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800155e:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	p = (((p<<31)-var2)*3125)/var1;
 8001562:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001566:	105b      	asrs	r3, r3, #1
 8001568:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800156c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001570:	07db      	lsls	r3, r3, #31
 8001572:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001576:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800157a:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800157e:	4621      	mov	r1, r4
 8001580:	1a89      	subs	r1, r1, r2
 8001582:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001584:	4629      	mov	r1, r5
 8001586:	eb61 0303 	sbc.w	r3, r1, r3
 800158a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800158c:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001590:	4622      	mov	r2, r4
 8001592:	462b      	mov	r3, r5
 8001594:	1891      	adds	r1, r2, r2
 8001596:	6239      	str	r1, [r7, #32]
 8001598:	415b      	adcs	r3, r3
 800159a:	627b      	str	r3, [r7, #36]	@ 0x24
 800159c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80015a0:	4621      	mov	r1, r4
 80015a2:	1851      	adds	r1, r2, r1
 80015a4:	61b9      	str	r1, [r7, #24]
 80015a6:	4629      	mov	r1, r5
 80015a8:	414b      	adcs	r3, r1
 80015aa:	61fb      	str	r3, [r7, #28]
 80015ac:	f04f 0200 	mov.w	r2, #0
 80015b0:	f04f 0300 	mov.w	r3, #0
 80015b4:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80015b8:	4649      	mov	r1, r9
 80015ba:	018b      	lsls	r3, r1, #6
 80015bc:	4641      	mov	r1, r8
 80015be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80015c2:	4641      	mov	r1, r8
 80015c4:	018a      	lsls	r2, r1, #6
 80015c6:	4641      	mov	r1, r8
 80015c8:	1889      	adds	r1, r1, r2
 80015ca:	6139      	str	r1, [r7, #16]
 80015cc:	4649      	mov	r1, r9
 80015ce:	eb43 0101 	adc.w	r1, r3, r1
 80015d2:	6179      	str	r1, [r7, #20]
 80015d4:	f04f 0200 	mov.w	r2, #0
 80015d8:	f04f 0300 	mov.w	r3, #0
 80015dc:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80015e0:	4649      	mov	r1, r9
 80015e2:	008b      	lsls	r3, r1, #2
 80015e4:	4641      	mov	r1, r8
 80015e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80015ea:	4641      	mov	r1, r8
 80015ec:	008a      	lsls	r2, r1, #2
 80015ee:	4610      	mov	r0, r2
 80015f0:	4619      	mov	r1, r3
 80015f2:	4603      	mov	r3, r0
 80015f4:	4622      	mov	r2, r4
 80015f6:	189b      	adds	r3, r3, r2
 80015f8:	60bb      	str	r3, [r7, #8]
 80015fa:	460b      	mov	r3, r1
 80015fc:	462a      	mov	r2, r5
 80015fe:	eb42 0303 	adc.w	r3, r2, r3
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	f04f 0200 	mov.w	r2, #0
 8001608:	f04f 0300 	mov.w	r3, #0
 800160c:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001610:	4649      	mov	r1, r9
 8001612:	008b      	lsls	r3, r1, #2
 8001614:	4641      	mov	r1, r8
 8001616:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800161a:	4641      	mov	r1, r8
 800161c:	008a      	lsls	r2, r1, #2
 800161e:	4610      	mov	r0, r2
 8001620:	4619      	mov	r1, r3
 8001622:	4603      	mov	r3, r0
 8001624:	4622      	mov	r2, r4
 8001626:	189b      	adds	r3, r3, r2
 8001628:	673b      	str	r3, [r7, #112]	@ 0x70
 800162a:	462b      	mov	r3, r5
 800162c:	460a      	mov	r2, r1
 800162e:	eb42 0303 	adc.w	r3, r2, r3
 8001632:	677b      	str	r3, [r7, #116]	@ 0x74
 8001634:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001638:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800163c:	f7ff faac 	bl	8000b98 <__aeabi_ldivmod>
 8001640:	4602      	mov	r2, r0
 8001642:	460b      	mov	r3, r1
 8001644:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 8001648:	4b66      	ldr	r3, [pc, #408]	@ (80017e4 <BMP280_measureP+0x580>)
 800164a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800164e:	b21b      	sxth	r3, r3
 8001650:	17da      	asrs	r2, r3, #31
 8001652:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001654:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001656:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 800165a:	f04f 0000 	mov.w	r0, #0
 800165e:	f04f 0100 	mov.w	r1, #0
 8001662:	0b50      	lsrs	r0, r2, #13
 8001664:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001668:	1359      	asrs	r1, r3, #13
 800166a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 800166e:	462b      	mov	r3, r5
 8001670:	fb00 f203 	mul.w	r2, r0, r3
 8001674:	4623      	mov	r3, r4
 8001676:	fb03 f301 	mul.w	r3, r3, r1
 800167a:	4413      	add	r3, r2
 800167c:	4622      	mov	r2, r4
 800167e:	fba2 1200 	umull	r1, r2, r2, r0
 8001682:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001686:	460a      	mov	r2, r1
 8001688:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 800168c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001690:	4413      	add	r3, r2
 8001692:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001696:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 800169a:	f04f 0000 	mov.w	r0, #0
 800169e:	f04f 0100 	mov.w	r1, #0
 80016a2:	0b50      	lsrs	r0, r2, #13
 80016a4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80016a8:	1359      	asrs	r1, r3, #13
 80016aa:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80016ae:	462b      	mov	r3, r5
 80016b0:	fb00 f203 	mul.w	r2, r0, r3
 80016b4:	4623      	mov	r3, r4
 80016b6:	fb03 f301 	mul.w	r3, r3, r1
 80016ba:	4413      	add	r3, r2
 80016bc:	4622      	mov	r2, r4
 80016be:	fba2 1200 	umull	r1, r2, r2, r0
 80016c2:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80016c6:	460a      	mov	r2, r1
 80016c8:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80016cc:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80016d0:	4413      	add	r3, r2
 80016d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80016d6:	f04f 0200 	mov.w	r2, #0
 80016da:	f04f 0300 	mov.w	r3, #0
 80016de:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 80016e2:	4621      	mov	r1, r4
 80016e4:	0e4a      	lsrs	r2, r1, #25
 80016e6:	4629      	mov	r1, r5
 80016e8:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80016ec:	4629      	mov	r1, r5
 80016ee:	164b      	asrs	r3, r1, #25
 80016f0:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 80016f4:	4b3c      	ldr	r3, [pc, #240]	@ (80017e8 <BMP280_measureP+0x584>)
 80016f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016fa:	b21b      	sxth	r3, r3
 80016fc:	17da      	asrs	r2, r3, #31
 80016fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8001700:	667a      	str	r2, [r7, #100]	@ 0x64
 8001702:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001706:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800170a:	462a      	mov	r2, r5
 800170c:	fb02 f203 	mul.w	r2, r2, r3
 8001710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001714:	4621      	mov	r1, r4
 8001716:	fb01 f303 	mul.w	r3, r1, r3
 800171a:	4413      	add	r3, r2
 800171c:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001720:	4621      	mov	r1, r4
 8001722:	fba2 1201 	umull	r1, r2, r2, r1
 8001726:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800172a:	460a      	mov	r2, r1
 800172c:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001730:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001734:	4413      	add	r3, r2
 8001736:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800173a:	f04f 0200 	mov.w	r2, #0
 800173e:	f04f 0300 	mov.w	r3, #0
 8001742:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001746:	4621      	mov	r1, r4
 8001748:	0cca      	lsrs	r2, r1, #19
 800174a:	4629      	mov	r1, r5
 800174c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001750:	4629      	mov	r1, r5
 8001752:	14cb      	asrs	r3, r1, #19
 8001754:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 8001758:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 800175c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001760:	1884      	adds	r4, r0, r2
 8001762:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001764:	eb41 0303 	adc.w	r3, r1, r3
 8001768:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800176a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800176e:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001772:	4621      	mov	r1, r4
 8001774:	1889      	adds	r1, r1, r2
 8001776:	6539      	str	r1, [r7, #80]	@ 0x50
 8001778:	4629      	mov	r1, r5
 800177a:	eb43 0101 	adc.w	r1, r3, r1
 800177e:	6579      	str	r1, [r7, #84]	@ 0x54
 8001780:	f04f 0000 	mov.w	r0, #0
 8001784:	f04f 0100 	mov.w	r1, #0
 8001788:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800178c:	4623      	mov	r3, r4
 800178e:	0a18      	lsrs	r0, r3, #8
 8001790:	462b      	mov	r3, r5
 8001792:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001796:	462b      	mov	r3, r5
 8001798:	1219      	asrs	r1, r3, #8
 800179a:	4b14      	ldr	r3, [pc, #80]	@ (80017ec <BMP280_measureP+0x588>)
 800179c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017a0:	b21b      	sxth	r3, r3
 80017a2:	17da      	asrs	r2, r3, #31
 80017a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80017a6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80017a8:	f04f 0200 	mov.w	r2, #0
 80017ac:	f04f 0300 	mov.w	r3, #0
 80017b0:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80017b4:	464c      	mov	r4, r9
 80017b6:	0123      	lsls	r3, r4, #4
 80017b8:	4644      	mov	r4, r8
 80017ba:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80017be:	4644      	mov	r4, r8
 80017c0:	0122      	lsls	r2, r4, #4
 80017c2:	1884      	adds	r4, r0, r2
 80017c4:	603c      	str	r4, [r7, #0]
 80017c6:	eb41 0303 	adc.w	r3, r1, r3
 80017ca:	607b      	str	r3, [r7, #4]
 80017cc:	e9d7 3400 	ldrd	r3, r4, [r7]
 80017d0:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	return (uint32_t)p;
 80017d4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 80017d8:	4618      	mov	r0, r3
 80017da:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80017de:	46bd      	mov	sp, r7
 80017e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017e4:	200000a2 	.word	0x200000a2
 80017e8:	200000a0 	.word	0x200000a0
 80017ec:	2000009e 	.word	0x2000009e

080017f0 <BMP280_measureH>:

uint16_t BMP280_measureH(uint32_t Pres, int32_t Temp){
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b088      	sub	sp, #32
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
	double var1, var2, h;

	if(Pres == 0) return 0;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d101      	bne.n	8001804 <BMP280_measureH+0x14>
 8001800:	2300      	movs	r3, #0
 8001802:	e051      	b.n	80018a8 <BMP280_measureH+0xb8>
	var1 = -log(((double)Pres)/101325);
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f7fe fe2d 	bl	8000464 <__aeabi_ui2d>
 800180a:	a32e      	add	r3, pc, #184	@ (adr r3, 80018c4 <BMP280_measureH+0xd4>)
 800180c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001810:	f7fe ffcc 	bl	80007ac <__aeabi_ddiv>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	ec43 2b17 	vmov	d7, r2, r3
 800181c:	eeb0 0a47 	vmov.f32	s0, s14
 8001820:	eef0 0a67 	vmov.f32	s1, s15
 8001824:	f007 f858 	bl	80088d8 <log>
 8001828:	ec53 2b10 	vmov	r2, r3, d0
 800182c:	4611      	mov	r1, r2
 800182e:	61b9      	str	r1, [r7, #24]
 8001830:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001834:	61fb      	str	r3, [r7, #28]

	if(var1 == 0) return 0;
 8001836:	f04f 0200 	mov.w	r2, #0
 800183a:	f04f 0300 	mov.w	r3, #0
 800183e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001842:	f7ff f8f1 	bl	8000a28 <__aeabi_dcmpeq>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <BMP280_measureH+0x60>
 800184c:	2300      	movs	r3, #0
 800184e:	e02b      	b.n	80018a8 <BMP280_measureH+0xb8>
	var2 = 0.0341663/((((double)Temp)/100)+273.15);
 8001850:	6838      	ldr	r0, [r7, #0]
 8001852:	f7fe fe17 	bl	8000484 <__aeabi_i2d>
 8001856:	f04f 0200 	mov.w	r2, #0
 800185a:	4b19      	ldr	r3, [pc, #100]	@ (80018c0 <BMP280_measureH+0xd0>)
 800185c:	f7fe ffa6 	bl	80007ac <__aeabi_ddiv>
 8001860:	4602      	mov	r2, r0
 8001862:	460b      	mov	r3, r1
 8001864:	4610      	mov	r0, r2
 8001866:	4619      	mov	r1, r3
 8001868:	a311      	add	r3, pc, #68	@ (adr r3, 80018b0 <BMP280_measureH+0xc0>)
 800186a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186e:	f7fe fcbd 	bl	80001ec <__adddf3>
 8001872:	4602      	mov	r2, r0
 8001874:	460b      	mov	r3, r1
 8001876:	a110      	add	r1, pc, #64	@ (adr r1, 80018b8 <BMP280_measureH+0xc8>)
 8001878:	e9d1 0100 	ldrd	r0, r1, [r1]
 800187c:	f7fe ff96 	bl	80007ac <__aeabi_ddiv>
 8001880:	4602      	mov	r2, r0
 8001882:	460b      	mov	r3, r1
 8001884:	e9c7 2304 	strd	r2, r3, [r7, #16]
	h = var1/var2;
 8001888:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800188c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001890:	f7fe ff8c 	bl	80007ac <__aeabi_ddiv>
 8001894:	4602      	mov	r2, r0
 8001896:	460b      	mov	r3, r1
 8001898:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return (uint16_t)h;
 800189c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80018a0:	f7ff f90a 	bl	8000ab8 <__aeabi_d2uiz>
 80018a4:	4603      	mov	r3, r0
 80018a6:	b29b      	uxth	r3, r3
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3720      	adds	r7, #32
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	66666666 	.word	0x66666666
 80018b4:	40711266 	.word	0x40711266
 80018b8:	ca402a92 	.word	0xca402a92
 80018bc:	3fa17e3e 	.word	0x3fa17e3e
 80018c0:	40590000 	.word	0x40590000
 80018c4:	00000000 	.word	0x00000000
 80018c8:	40f8bcd0 	.word	0x40f8bcd0

080018cc <BMP280_init>:

void BMP280_init(void){
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
	BMP280_unselect();
 80018d0:	2201      	movs	r2, #1
 80018d2:	2104      	movs	r1, #4
 80018d4:	4807      	ldr	r0, [pc, #28]	@ (80018f4 <BMP280_init+0x28>)
 80018d6:	f002 fc87 	bl	80041e8 <HAL_GPIO_WritePin>
	BMP280_config();
 80018da:	f7ff fb7d 	bl	8000fd8 <BMP280_config>
	BMP280_data.ID = BMP280_read(0x89);
 80018de:	2089      	movs	r0, #137	@ 0x89
 80018e0:	f7ff fb4e 	bl	8000f80 <BMP280_read>
 80018e4:	4603      	mov	r3, r0
 80018e6:	461a      	mov	r2, r3
 80018e8:	4b03      	ldr	r3, [pc, #12]	@ (80018f8 <BMP280_init+0x2c>)
 80018ea:	701a      	strb	r2, [r3, #0]
	BMP280_calibrationData();
 80018ec:	f7ff fb80 	bl	8000ff0 <BMP280_calibrationData>
}
 80018f0:	bf00      	nop
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40020400 	.word	0x40020400
 80018f8:	2000007c 	.word	0x2000007c

080018fc <BMP280_calculate>:

void BMP280_calculate(void){
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
	BMP280_readRawValues();
 8001900:	f7ff fc2a 	bl	8001158 <BMP280_readRawValues>
	BMP280_data.Temp 				= BMP280_measureT(T_raw);
 8001904:	4b0f      	ldr	r3, [pc, #60]	@ (8001944 <BMP280_calculate+0x48>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff fc67 	bl	80011dc <BMP280_measureT>
 800190e:	4603      	mov	r3, r0
 8001910:	4a0d      	ldr	r2, [pc, #52]	@ (8001948 <BMP280_calculate+0x4c>)
 8001912:	6053      	str	r3, [r2, #4]
	BMP280_data.Pressure    		= BMP280_measureP(P_raw)/256;
 8001914:	4b0d      	ldr	r3, [pc, #52]	@ (800194c <BMP280_calculate+0x50>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff fca3 	bl	8001264 <BMP280_measureP>
 800191e:	4603      	mov	r3, r0
 8001920:	0a1b      	lsrs	r3, r3, #8
 8001922:	4a09      	ldr	r2, [pc, #36]	@ (8001948 <BMP280_calculate+0x4c>)
 8001924:	6093      	str	r3, [r2, #8]
	BMP280_data.Barometric_Altitude = BMP280_measureH(BMP280_data.Pressure, BMP280_data.Temp);
 8001926:	4b08      	ldr	r3, [pc, #32]	@ (8001948 <BMP280_calculate+0x4c>)
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	4a07      	ldr	r2, [pc, #28]	@ (8001948 <BMP280_calculate+0x4c>)
 800192c:	6852      	ldr	r2, [r2, #4]
 800192e:	4611      	mov	r1, r2
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff ff5d 	bl	80017f0 <BMP280_measureH>
 8001936:	4603      	mov	r3, r0
 8001938:	461a      	mov	r2, r3
 800193a:	4b03      	ldr	r3, [pc, #12]	@ (8001948 <BMP280_calculate+0x4c>)
 800193c:	819a      	strh	r2, [r3, #12]
}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	200000a4 	.word	0x200000a4
 8001948:	2000007c 	.word	0x2000007c
 800194c:	200000a8 	.word	0x200000a8

08001950 <MPU6050_calibration>:

#include "Libraries/MPU6050.h"

MPU6050_t MPU6050;

void MPU6050_calibration(void){
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, 0x3B, 1, Rec_Data, 6, 1);
 8001956:	2301      	movs	r3, #1
 8001958:	9302      	str	r3, [sp, #8]
 800195a:	2306      	movs	r3, #6
 800195c:	9301      	str	r3, [sp, #4]
 800195e:	463b      	mov	r3, r7
 8001960:	9300      	str	r3, [sp, #0]
 8001962:	2301      	movs	r3, #1
 8001964:	223b      	movs	r2, #59	@ 0x3b
 8001966:	21d0      	movs	r1, #208	@ 0xd0
 8001968:	485d      	ldr	r0, [pc, #372]	@ (8001ae0 <MPU6050_calibration+0x190>)
 800196a:	f002 fe95 	bl	8004698 <HAL_I2C_Mem_Read>

	MPU6050.S1.Offset.Ax = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 800196e:	783b      	ldrb	r3, [r7, #0]
 8001970:	021b      	lsls	r3, r3, #8
 8001972:	b21a      	sxth	r2, r3
 8001974:	787b      	ldrb	r3, [r7, #1]
 8001976:	b21b      	sxth	r3, r3
 8001978:	4313      	orrs	r3, r2
 800197a:	b21a      	sxth	r2, r3
 800197c:	4b59      	ldr	r3, [pc, #356]	@ (8001ae4 <MPU6050_calibration+0x194>)
 800197e:	839a      	strh	r2, [r3, #28]
	MPU6050.S1.Offset.Ay = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8001980:	78bb      	ldrb	r3, [r7, #2]
 8001982:	021b      	lsls	r3, r3, #8
 8001984:	b21a      	sxth	r2, r3
 8001986:	78fb      	ldrb	r3, [r7, #3]
 8001988:	b21b      	sxth	r3, r3
 800198a:	4313      	orrs	r3, r2
 800198c:	b21a      	sxth	r2, r3
 800198e:	4b55      	ldr	r3, [pc, #340]	@ (8001ae4 <MPU6050_calibration+0x194>)
 8001990:	83da      	strh	r2, [r3, #30]
	MPU6050.S1.Offset.Az = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]) - 2048;
 8001992:	793b      	ldrb	r3, [r7, #4]
 8001994:	021b      	lsls	r3, r3, #8
 8001996:	b21a      	sxth	r2, r3
 8001998:	797b      	ldrb	r3, [r7, #5]
 800199a:	b21b      	sxth	r3, r3
 800199c:	4313      	orrs	r3, r2
 800199e:	b21b      	sxth	r3, r3
 80019a0:	b29b      	uxth	r3, r3
 80019a2:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	b21a      	sxth	r2, r3
 80019aa:	4b4e      	ldr	r3, [pc, #312]	@ (8001ae4 <MPU6050_calibration+0x194>)
 80019ac:	841a      	strh	r2, [r3, #32]

	memset(Rec_Data,0,6);
 80019ae:	463b      	mov	r3, r7
 80019b0:	2206      	movs	r2, #6
 80019b2:	2100      	movs	r1, #0
 80019b4:	4618      	mov	r0, r3
 80019b6:	f006 ff5d 	bl	8008874 <memset>

	HAL_I2C_Mem_Read (&hi2c2, MPU6050_ADDR, 0x3B, 1, Rec_Data, 6, 1);
 80019ba:	2301      	movs	r3, #1
 80019bc:	9302      	str	r3, [sp, #8]
 80019be:	2306      	movs	r3, #6
 80019c0:	9301      	str	r3, [sp, #4]
 80019c2:	463b      	mov	r3, r7
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	2301      	movs	r3, #1
 80019c8:	223b      	movs	r2, #59	@ 0x3b
 80019ca:	21d0      	movs	r1, #208	@ 0xd0
 80019cc:	4846      	ldr	r0, [pc, #280]	@ (8001ae8 <MPU6050_calibration+0x198>)
 80019ce:	f002 fe63 	bl	8004698 <HAL_I2C_Mem_Read>

	MPU6050.S2.Offset.Ax = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 80019d2:	783b      	ldrb	r3, [r7, #0]
 80019d4:	021b      	lsls	r3, r3, #8
 80019d6:	b21a      	sxth	r2, r3
 80019d8:	787b      	ldrb	r3, [r7, #1]
 80019da:	b21b      	sxth	r3, r3
 80019dc:	4313      	orrs	r3, r2
 80019de:	b21a      	sxth	r2, r3
 80019e0:	4b40      	ldr	r3, [pc, #256]	@ (8001ae4 <MPU6050_calibration+0x194>)
 80019e2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	MPU6050.S2.Offset.Ay = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 80019e6:	78bb      	ldrb	r3, [r7, #2]
 80019e8:	021b      	lsls	r3, r3, #8
 80019ea:	b21a      	sxth	r2, r3
 80019ec:	78fb      	ldrb	r3, [r7, #3]
 80019ee:	b21b      	sxth	r3, r3
 80019f0:	4313      	orrs	r3, r2
 80019f2:	b21a      	sxth	r2, r3
 80019f4:	4b3b      	ldr	r3, [pc, #236]	@ (8001ae4 <MPU6050_calibration+0x194>)
 80019f6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
	MPU6050.S2.Offset.Az = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]) - 2048;
 80019fa:	793b      	ldrb	r3, [r7, #4]
 80019fc:	021b      	lsls	r3, r3, #8
 80019fe:	b21a      	sxth	r2, r3
 8001a00:	797b      	ldrb	r3, [r7, #5]
 8001a02:	b21b      	sxth	r3, r3
 8001a04:	4313      	orrs	r3, r2
 8001a06:	b21b      	sxth	r3, r3
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	b21a      	sxth	r2, r3
 8001a12:	4b34      	ldr	r3, [pc, #208]	@ (8001ae4 <MPU6050_calibration+0x194>)
 8001a14:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48

	memset(Rec_Data,0,6);
 8001a18:	463b      	mov	r3, r7
 8001a1a:	2206      	movs	r2, #6
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f006 ff28 	bl	8008874 <memset>

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, 0x43, 1, Rec_Data, 6, 1000);
 8001a24:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a28:	9302      	str	r3, [sp, #8]
 8001a2a:	2306      	movs	r3, #6
 8001a2c:	9301      	str	r3, [sp, #4]
 8001a2e:	463b      	mov	r3, r7
 8001a30:	9300      	str	r3, [sp, #0]
 8001a32:	2301      	movs	r3, #1
 8001a34:	2243      	movs	r2, #67	@ 0x43
 8001a36:	21d0      	movs	r1, #208	@ 0xd0
 8001a38:	4829      	ldr	r0, [pc, #164]	@ (8001ae0 <MPU6050_calibration+0x190>)
 8001a3a:	f002 fe2d 	bl	8004698 <HAL_I2C_Mem_Read>

	MPU6050.S1.Offset.Gx = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8001a3e:	783b      	ldrb	r3, [r7, #0]
 8001a40:	021b      	lsls	r3, r3, #8
 8001a42:	b21a      	sxth	r2, r3
 8001a44:	787b      	ldrb	r3, [r7, #1]
 8001a46:	b21b      	sxth	r3, r3
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	b21a      	sxth	r2, r3
 8001a4c:	4b25      	ldr	r3, [pc, #148]	@ (8001ae4 <MPU6050_calibration+0x194>)
 8001a4e:	845a      	strh	r2, [r3, #34]	@ 0x22
	MPU6050.S1.Offset.Gy = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8001a50:	78bb      	ldrb	r3, [r7, #2]
 8001a52:	021b      	lsls	r3, r3, #8
 8001a54:	b21a      	sxth	r2, r3
 8001a56:	78fb      	ldrb	r3, [r7, #3]
 8001a58:	b21b      	sxth	r3, r3
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	b21a      	sxth	r2, r3
 8001a5e:	4b21      	ldr	r3, [pc, #132]	@ (8001ae4 <MPU6050_calibration+0x194>)
 8001a60:	849a      	strh	r2, [r3, #36]	@ 0x24
	MPU6050.S1.Offset.Gz = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8001a62:	793b      	ldrb	r3, [r7, #4]
 8001a64:	021b      	lsls	r3, r3, #8
 8001a66:	b21a      	sxth	r2, r3
 8001a68:	797b      	ldrb	r3, [r7, #5]
 8001a6a:	b21b      	sxth	r3, r3
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	b21a      	sxth	r2, r3
 8001a70:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae4 <MPU6050_calibration+0x194>)
 8001a72:	84da      	strh	r2, [r3, #38]	@ 0x26

	memset(Rec_Data,0,6);
 8001a74:	463b      	mov	r3, r7
 8001a76:	2206      	movs	r2, #6
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f006 fefa 	bl	8008874 <memset>

	HAL_I2C_Mem_Read (&hi2c2, MPU6050_ADDR, 0x43, 1, Rec_Data, 6, 1000);
 8001a80:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a84:	9302      	str	r3, [sp, #8]
 8001a86:	2306      	movs	r3, #6
 8001a88:	9301      	str	r3, [sp, #4]
 8001a8a:	463b      	mov	r3, r7
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	2301      	movs	r3, #1
 8001a90:	2243      	movs	r2, #67	@ 0x43
 8001a92:	21d0      	movs	r1, #208	@ 0xd0
 8001a94:	4814      	ldr	r0, [pc, #80]	@ (8001ae8 <MPU6050_calibration+0x198>)
 8001a96:	f002 fdff 	bl	8004698 <HAL_I2C_Mem_Read>

	MPU6050.S2.Offset.Gx = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8001a9a:	783b      	ldrb	r3, [r7, #0]
 8001a9c:	021b      	lsls	r3, r3, #8
 8001a9e:	b21a      	sxth	r2, r3
 8001aa0:	787b      	ldrb	r3, [r7, #1]
 8001aa2:	b21b      	sxth	r3, r3
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	b21a      	sxth	r2, r3
 8001aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae4 <MPU6050_calibration+0x194>)
 8001aaa:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
	MPU6050.S2.Offset.Gy = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8001aae:	78bb      	ldrb	r3, [r7, #2]
 8001ab0:	021b      	lsls	r3, r3, #8
 8001ab2:	b21a      	sxth	r2, r3
 8001ab4:	78fb      	ldrb	r3, [r7, #3]
 8001ab6:	b21b      	sxth	r3, r3
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	b21a      	sxth	r2, r3
 8001abc:	4b09      	ldr	r3, [pc, #36]	@ (8001ae4 <MPU6050_calibration+0x194>)
 8001abe:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
	MPU6050.S2.Offset.Gz = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8001ac2:	793b      	ldrb	r3, [r7, #4]
 8001ac4:	021b      	lsls	r3, r3, #8
 8001ac6:	b21a      	sxth	r2, r3
 8001ac8:	797b      	ldrb	r3, [r7, #5]
 8001aca:	b21b      	sxth	r3, r3
 8001acc:	4313      	orrs	r3, r2
 8001ace:	b21a      	sxth	r2, r3
 8001ad0:	4b04      	ldr	r3, [pc, #16]	@ (8001ae4 <MPU6050_calibration+0x194>)
 8001ad2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e


}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	200003b4 	.word	0x200003b4
 8001ae4:	200000b0 	.word	0x200000b0
 8001ae8:	20000408 	.word	0x20000408

08001aec <MPU6050_init>:

void MPU6050_init(void){
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	af04      	add	r7, sp, #16
	uint8_t cont = 0;
 8001af2:	2300      	movs	r3, #0
 8001af4:	71fb      	strb	r3, [r7, #7]
	uint8_t Data = 0;
 8001af6:	2300      	movs	r3, #0
 8001af8:	71bb      	strb	r3, [r7, #6]

	HAL_Delay(100);
 8001afa:	2064      	movs	r0, #100	@ 0x64
 8001afc:	f001 fb6c 	bl	80031d8 <HAL_Delay>
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, WHOAMI, 1, &MPU6050.S1.ID, 1,1);
 8001b00:	2301      	movs	r3, #1
 8001b02:	9302      	str	r3, [sp, #8]
 8001b04:	2301      	movs	r3, #1
 8001b06:	9301      	str	r3, [sp, #4]
 8001b08:	4b6f      	ldr	r3, [pc, #444]	@ (8001cc8 <MPU6050_init+0x1dc>)
 8001b0a:	9300      	str	r3, [sp, #0]
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	2275      	movs	r2, #117	@ 0x75
 8001b10:	21d0      	movs	r1, #208	@ 0xd0
 8001b12:	486e      	ldr	r0, [pc, #440]	@ (8001ccc <MPU6050_init+0x1e0>)
 8001b14:	f002 fdc0 	bl	8004698 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read (&hi2c2, MPU6050_ADDR, WHOAMI, 1, &MPU6050.S2.ID, 1,1);
 8001b18:	2301      	movs	r3, #1
 8001b1a:	9302      	str	r3, [sp, #8]
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	9301      	str	r3, [sp, #4]
 8001b20:	4b6b      	ldr	r3, [pc, #428]	@ (8001cd0 <MPU6050_init+0x1e4>)
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	2301      	movs	r3, #1
 8001b26:	2275      	movs	r2, #117	@ 0x75
 8001b28:	21d0      	movs	r1, #208	@ 0xd0
 8001b2a:	486a      	ldr	r0, [pc, #424]	@ (8001cd4 <MPU6050_init+0x1e8>)
 8001b2c:	f002 fdb4 	bl	8004698 <HAL_I2C_Mem_Read>

	while((MPU6050.S1.ID != 104)&&(cont < 2)){
 8001b30:	e022      	b.n	8001b78 <MPU6050_init+0x8c>
		Data = 0x40;
 8001b32:	2340      	movs	r3, #64	@ 0x40
 8001b34:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1, 1, &Data, 1, 1000);
 8001b36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b3a:	9302      	str	r3, [sp, #8]
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	9301      	str	r3, [sp, #4]
 8001b40:	1dbb      	adds	r3, r7, #6
 8001b42:	9300      	str	r3, [sp, #0]
 8001b44:	2301      	movs	r3, #1
 8001b46:	226b      	movs	r2, #107	@ 0x6b
 8001b48:	21d0      	movs	r1, #208	@ 0xd0
 8001b4a:	4860      	ldr	r0, [pc, #384]	@ (8001ccc <MPU6050_init+0x1e0>)
 8001b4c:	f002 fcaa 	bl	80044a4 <HAL_I2C_Mem_Write>
		HAL_Delay(1000);
 8001b50:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001b54:	f001 fb40 	bl	80031d8 <HAL_Delay>
		HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, WHOAMI, 1, &MPU6050.S2.ID, 1, 1000);
 8001b58:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b5c:	9302      	str	r3, [sp, #8]
 8001b5e:	2301      	movs	r3, #1
 8001b60:	9301      	str	r3, [sp, #4]
 8001b62:	4b5b      	ldr	r3, [pc, #364]	@ (8001cd0 <MPU6050_init+0x1e4>)
 8001b64:	9300      	str	r3, [sp, #0]
 8001b66:	2301      	movs	r3, #1
 8001b68:	2275      	movs	r2, #117	@ 0x75
 8001b6a:	21d0      	movs	r1, #208	@ 0xd0
 8001b6c:	4857      	ldr	r0, [pc, #348]	@ (8001ccc <MPU6050_init+0x1e0>)
 8001b6e:	f002 fd93 	bl	8004698 <HAL_I2C_Mem_Read>
		cont += 1;
 8001b72:	79fb      	ldrb	r3, [r7, #7]
 8001b74:	3301      	adds	r3, #1
 8001b76:	71fb      	strb	r3, [r7, #7]
	while((MPU6050.S1.ID != 104)&&(cont < 2)){
 8001b78:	4b53      	ldr	r3, [pc, #332]	@ (8001cc8 <MPU6050_init+0x1dc>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b68      	cmp	r3, #104	@ 0x68
 8001b7e:	d002      	beq.n	8001b86 <MPU6050_init+0x9a>
 8001b80:	79fb      	ldrb	r3, [r7, #7]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d9d5      	bls.n	8001b32 <MPU6050_init+0x46>
	}
	cont = 0;
 8001b86:	2300      	movs	r3, #0
 8001b88:	71fb      	strb	r3, [r7, #7]
	while((MPU6050.S2.ID != 104)&&(cont < 2)){
 8001b8a:	e021      	b.n	8001bd0 <MPU6050_init+0xe4>
		Data = 0x40;
 8001b8c:	2340      	movs	r3, #64	@ 0x40
 8001b8e:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, PWR_MGMT_1, 1, &Data, 1, 1000);
 8001b90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b94:	9302      	str	r3, [sp, #8]
 8001b96:	2301      	movs	r3, #1
 8001b98:	9301      	str	r3, [sp, #4]
 8001b9a:	1dbb      	adds	r3, r7, #6
 8001b9c:	9300      	str	r3, [sp, #0]
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	226b      	movs	r2, #107	@ 0x6b
 8001ba2:	21d0      	movs	r1, #208	@ 0xd0
 8001ba4:	484b      	ldr	r0, [pc, #300]	@ (8001cd4 <MPU6050_init+0x1e8>)
 8001ba6:	f002 fc7d 	bl	80044a4 <HAL_I2C_Mem_Write>
		HAL_Delay(100);
 8001baa:	2064      	movs	r0, #100	@ 0x64
 8001bac:	f001 fb14 	bl	80031d8 <HAL_Delay>
		HAL_I2C_Mem_Read (&hi2c2, MPU6050_ADDR, WHOAMI, 1, &MPU6050.S2.ID, 1, 1000);
 8001bb0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bb4:	9302      	str	r3, [sp, #8]
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	9301      	str	r3, [sp, #4]
 8001bba:	4b45      	ldr	r3, [pc, #276]	@ (8001cd0 <MPU6050_init+0x1e4>)
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	2275      	movs	r2, #117	@ 0x75
 8001bc2:	21d0      	movs	r1, #208	@ 0xd0
 8001bc4:	4843      	ldr	r0, [pc, #268]	@ (8001cd4 <MPU6050_init+0x1e8>)
 8001bc6:	f002 fd67 	bl	8004698 <HAL_I2C_Mem_Read>
		cont += 1;
 8001bca:	79fb      	ldrb	r3, [r7, #7]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	71fb      	strb	r3, [r7, #7]
	while((MPU6050.S2.ID != 104)&&(cont < 2)){
 8001bd0:	4b3d      	ldr	r3, [pc, #244]	@ (8001cc8 <MPU6050_init+0x1dc>)
 8001bd2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001bd6:	2b68      	cmp	r3, #104	@ 0x68
 8001bd8:	d002      	beq.n	8001be0 <MPU6050_init+0xf4>
 8001bda:	79fb      	ldrb	r3, [r7, #7]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d9d5      	bls.n	8001b8c <MPU6050_init+0xa0>
	}
	Data = 0x00;
 8001be0:	2300      	movs	r3, #0
 8001be2:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1, 1, &Data, 1, 1000);
 8001be4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001be8:	9302      	str	r3, [sp, #8]
 8001bea:	2301      	movs	r3, #1
 8001bec:	9301      	str	r3, [sp, #4]
 8001bee:	1dbb      	adds	r3, r7, #6
 8001bf0:	9300      	str	r3, [sp, #0]
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	226b      	movs	r2, #107	@ 0x6b
 8001bf6:	21d0      	movs	r1, #208	@ 0xd0
 8001bf8:	4834      	ldr	r0, [pc, #208]	@ (8001ccc <MPU6050_init+0x1e0>)
 8001bfa:	f002 fc53 	bl	80044a4 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, PWR_MGMT_1, 1, &Data, 1, 1000);
 8001bfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c02:	9302      	str	r3, [sp, #8]
 8001c04:	2301      	movs	r3, #1
 8001c06:	9301      	str	r3, [sp, #4]
 8001c08:	1dbb      	adds	r3, r7, #6
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	226b      	movs	r2, #107	@ 0x6b
 8001c10:	21d0      	movs	r1, #208	@ 0xd0
 8001c12:	4830      	ldr	r0, [pc, #192]	@ (8001cd4 <MPU6050_init+0x1e8>)
 8001c14:	f002 fc46 	bl	80044a4 <HAL_I2C_Mem_Write>

	Data = 0x07;
 8001c18:	2307      	movs	r3, #7
 8001c1a:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV, 1, &Data, 1, 1000);
 8001c1c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c20:	9302      	str	r3, [sp, #8]
 8001c22:	2301      	movs	r3, #1
 8001c24:	9301      	str	r3, [sp, #4]
 8001c26:	1dbb      	adds	r3, r7, #6
 8001c28:	9300      	str	r3, [sp, #0]
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	2219      	movs	r2, #25
 8001c2e:	21d0      	movs	r1, #208	@ 0xd0
 8001c30:	4826      	ldr	r0, [pc, #152]	@ (8001ccc <MPU6050_init+0x1e0>)
 8001c32:	f002 fc37 	bl	80044a4 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, SMPLRT_DIV, 1, &Data, 1, 1000);
 8001c36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c3a:	9302      	str	r3, [sp, #8]
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	9301      	str	r3, [sp, #4]
 8001c40:	1dbb      	adds	r3, r7, #6
 8001c42:	9300      	str	r3, [sp, #0]
 8001c44:	2301      	movs	r3, #1
 8001c46:	2219      	movs	r2, #25
 8001c48:	21d0      	movs	r1, #208	@ 0xd0
 8001c4a:	4822      	ldr	r0, [pc, #136]	@ (8001cd4 <MPU6050_init+0x1e8>)
 8001c4c:	f002 fc2a 	bl	80044a4 <HAL_I2C_Mem_Write>

	Data = 0x18;
 8001c50:	2318      	movs	r3, #24
 8001c52:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG, 1, &Data, 1, 1000);
 8001c54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c58:	9302      	str	r3, [sp, #8]
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	9301      	str	r3, [sp, #4]
 8001c5e:	1dbb      	adds	r3, r7, #6
 8001c60:	9300      	str	r3, [sp, #0]
 8001c62:	2301      	movs	r3, #1
 8001c64:	221b      	movs	r2, #27
 8001c66:	21d0      	movs	r1, #208	@ 0xd0
 8001c68:	4818      	ldr	r0, [pc, #96]	@ (8001ccc <MPU6050_init+0x1e0>)
 8001c6a:	f002 fc1b 	bl	80044a4 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, GYRO_CONFIG, 1, &Data, 1, 1000);
 8001c6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c72:	9302      	str	r3, [sp, #8]
 8001c74:	2301      	movs	r3, #1
 8001c76:	9301      	str	r3, [sp, #4]
 8001c78:	1dbb      	adds	r3, r7, #6
 8001c7a:	9300      	str	r3, [sp, #0]
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	221b      	movs	r2, #27
 8001c80:	21d0      	movs	r1, #208	@ 0xd0
 8001c82:	4814      	ldr	r0, [pc, #80]	@ (8001cd4 <MPU6050_init+0x1e8>)
 8001c84:	f002 fc0e 	bl	80044a4 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG, 1, &Data, 1, 1000);
 8001c88:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c8c:	9302      	str	r3, [sp, #8]
 8001c8e:	2301      	movs	r3, #1
 8001c90:	9301      	str	r3, [sp, #4]
 8001c92:	1dbb      	adds	r3, r7, #6
 8001c94:	9300      	str	r3, [sp, #0]
 8001c96:	2301      	movs	r3, #1
 8001c98:	221c      	movs	r2, #28
 8001c9a:	21d0      	movs	r1, #208	@ 0xd0
 8001c9c:	480b      	ldr	r0, [pc, #44]	@ (8001ccc <MPU6050_init+0x1e0>)
 8001c9e:	f002 fc01 	bl	80044a4 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, ACCEL_CONFIG, 1, &Data, 1, 1000);
 8001ca2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ca6:	9302      	str	r3, [sp, #8]
 8001ca8:	2301      	movs	r3, #1
 8001caa:	9301      	str	r3, [sp, #4]
 8001cac:	1dbb      	adds	r3, r7, #6
 8001cae:	9300      	str	r3, [sp, #0]
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	221c      	movs	r2, #28
 8001cb4:	21d0      	movs	r1, #208	@ 0xd0
 8001cb6:	4807      	ldr	r0, [pc, #28]	@ (8001cd4 <MPU6050_init+0x1e8>)
 8001cb8:	f002 fbf4 	bl	80044a4 <HAL_I2C_Mem_Write>

	MPU6050_calibration();
 8001cbc:	f7ff fe48 	bl	8001950 <MPU6050_calibration>
}
 8001cc0:	bf00      	nop
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	200000b0 	.word	0x200000b0
 8001ccc:	200003b4 	.word	0x200003b4
 8001cd0:	200000d8 	.word	0x200000d8
 8001cd4:	20000408 	.word	0x20000408

08001cd8 <MPU6050_accel>:

void MPU6050_accel(void){
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b088      	sub	sp, #32
 8001cdc:	af04      	add	r7, sp, #16
	 uint8_t Rec_Data[6];
	 int16_t Accel_X_RAW, Accel_Y_RAW, Accel_Z_RAW;

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, 0x3B, 1, Rec_Data, 6, 1);
 8001cde:	2301      	movs	r3, #1
 8001ce0:	9302      	str	r3, [sp, #8]
 8001ce2:	2306      	movs	r3, #6
 8001ce4:	9301      	str	r3, [sp, #4]
 8001ce6:	1d3b      	adds	r3, r7, #4
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	2301      	movs	r3, #1
 8001cec:	223b      	movs	r2, #59	@ 0x3b
 8001cee:	21d0      	movs	r1, #208	@ 0xd0
 8001cf0:	4860      	ldr	r0, [pc, #384]	@ (8001e74 <MPU6050_accel+0x19c>)
 8001cf2:	f002 fcd1 	bl	8004698 <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]) - MPU6050.S1.Offset.Ax;
 8001cf6:	793b      	ldrb	r3, [r7, #4]
 8001cf8:	021b      	lsls	r3, r3, #8
 8001cfa:	b21a      	sxth	r2, r3
 8001cfc:	797b      	ldrb	r3, [r7, #5]
 8001cfe:	b21b      	sxth	r3, r3
 8001d00:	4313      	orrs	r3, r2
 8001d02:	b21b      	sxth	r3, r3
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	4b5c      	ldr	r3, [pc, #368]	@ (8001e78 <MPU6050_accel+0x1a0>)
 8001d08:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	b29b      	uxth	r3, r3
 8001d12:	81fb      	strh	r3, [r7, #14]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]) - MPU6050.S1.Offset.Ay;
 8001d14:	79bb      	ldrb	r3, [r7, #6]
 8001d16:	021b      	lsls	r3, r3, #8
 8001d18:	b21a      	sxth	r2, r3
 8001d1a:	79fb      	ldrb	r3, [r7, #7]
 8001d1c:	b21b      	sxth	r3, r3
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	b21b      	sxth	r3, r3
 8001d22:	b29a      	uxth	r2, r3
 8001d24:	4b54      	ldr	r3, [pc, #336]	@ (8001e78 <MPU6050_accel+0x1a0>)
 8001d26:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001d2a:	b29b      	uxth	r3, r3
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	81bb      	strh	r3, [r7, #12]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]) - MPU6050.S1.Offset.Az;
 8001d32:	7a3b      	ldrb	r3, [r7, #8]
 8001d34:	021b      	lsls	r3, r3, #8
 8001d36:	b21a      	sxth	r2, r3
 8001d38:	7a7b      	ldrb	r3, [r7, #9]
 8001d3a:	b21b      	sxth	r3, r3
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	b21b      	sxth	r3, r3
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	4b4d      	ldr	r3, [pc, #308]	@ (8001e78 <MPU6050_accel+0x1a0>)
 8001d44:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001d48:	b29b      	uxth	r3, r3
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	817b      	strh	r3, [r7, #10]

	MPU6050.S1.Ax = (float)Accel_X_RAW/2048.0 ;
 8001d50:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d54:	ee07 3a90 	vmov	s15, r3
 8001d58:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d5c:	eddf 6a47 	vldr	s13, [pc, #284]	@ 8001e7c <MPU6050_accel+0x1a4>
 8001d60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d64:	4b44      	ldr	r3, [pc, #272]	@ (8001e78 <MPU6050_accel+0x1a0>)
 8001d66:	edc3 7a01 	vstr	s15, [r3, #4]
	MPU6050.S1.Ay = (float)Accel_Y_RAW/2048.0 ;
 8001d6a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001d6e:	ee07 3a90 	vmov	s15, r3
 8001d72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d76:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8001e7c <MPU6050_accel+0x1a4>
 8001d7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d7e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e78 <MPU6050_accel+0x1a0>)
 8001d80:	edc3 7a02 	vstr	s15, [r3, #8]
	MPU6050.S1.Az = (float)Accel_Z_RAW/2048.0 ;
 8001d84:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001d88:	ee07 3a90 	vmov	s15, r3
 8001d8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d90:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8001e7c <MPU6050_accel+0x1a4>
 8001d94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d98:	4b37      	ldr	r3, [pc, #220]	@ (8001e78 <MPU6050_accel+0x1a0>)
 8001d9a:	edc3 7a03 	vstr	s15, [r3, #12]

	memset(Rec_Data,0,6);
 8001d9e:	1d3b      	adds	r3, r7, #4
 8001da0:	2206      	movs	r2, #6
 8001da2:	2100      	movs	r1, #0
 8001da4:	4618      	mov	r0, r3
 8001da6:	f006 fd65 	bl	8008874 <memset>

	HAL_I2C_Mem_Read (&hi2c2, MPU6050_ADDR, 0x3B, 1, Rec_Data, 6, 1);
 8001daa:	2301      	movs	r3, #1
 8001dac:	9302      	str	r3, [sp, #8]
 8001dae:	2306      	movs	r3, #6
 8001db0:	9301      	str	r3, [sp, #4]
 8001db2:	1d3b      	adds	r3, r7, #4
 8001db4:	9300      	str	r3, [sp, #0]
 8001db6:	2301      	movs	r3, #1
 8001db8:	223b      	movs	r2, #59	@ 0x3b
 8001dba:	21d0      	movs	r1, #208	@ 0xd0
 8001dbc:	4830      	ldr	r0, [pc, #192]	@ (8001e80 <MPU6050_accel+0x1a8>)
 8001dbe:	f002 fc6b 	bl	8004698 <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]) - MPU6050.S2.Offset.Ax;
 8001dc2:	793b      	ldrb	r3, [r7, #4]
 8001dc4:	021b      	lsls	r3, r3, #8
 8001dc6:	b21a      	sxth	r2, r3
 8001dc8:	797b      	ldrb	r3, [r7, #5]
 8001dca:	b21b      	sxth	r3, r3
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	b21b      	sxth	r3, r3
 8001dd0:	b29a      	uxth	r2, r3
 8001dd2:	4b29      	ldr	r3, [pc, #164]	@ (8001e78 <MPU6050_accel+0x1a0>)
 8001dd4:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	81fb      	strh	r3, [r7, #14]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]) - MPU6050.S2.Offset.Ay;
 8001de0:	79bb      	ldrb	r3, [r7, #6]
 8001de2:	021b      	lsls	r3, r3, #8
 8001de4:	b21a      	sxth	r2, r3
 8001de6:	79fb      	ldrb	r3, [r7, #7]
 8001de8:	b21b      	sxth	r3, r3
 8001dea:	4313      	orrs	r3, r2
 8001dec:	b21b      	sxth	r3, r3
 8001dee:	b29a      	uxth	r2, r3
 8001df0:	4b21      	ldr	r3, [pc, #132]	@ (8001e78 <MPU6050_accel+0x1a0>)
 8001df2:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	81bb      	strh	r3, [r7, #12]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]) - MPU6050.S2.Offset.Az;
 8001dfe:	7a3b      	ldrb	r3, [r7, #8]
 8001e00:	021b      	lsls	r3, r3, #8
 8001e02:	b21a      	sxth	r2, r3
 8001e04:	7a7b      	ldrb	r3, [r7, #9]
 8001e06:	b21b      	sxth	r3, r3
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	b21b      	sxth	r3, r3
 8001e0c:	b29a      	uxth	r2, r3
 8001e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e78 <MPU6050_accel+0x1a0>)
 8001e10:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	817b      	strh	r3, [r7, #10]

	MPU6050.S2.Ax = (float)Accel_X_RAW/2048.0;
 8001e1c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e20:	ee07 3a90 	vmov	s15, r3
 8001e24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e28:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001e7c <MPU6050_accel+0x1a4>
 8001e2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e30:	4b11      	ldr	r3, [pc, #68]	@ (8001e78 <MPU6050_accel+0x1a0>)
 8001e32:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	MPU6050.S2.Ay = (float)Accel_Y_RAW/2048.0;
 8001e36:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001e3a:	ee07 3a90 	vmov	s15, r3
 8001e3e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e42:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001e7c <MPU6050_accel+0x1a4>
 8001e46:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e78 <MPU6050_accel+0x1a0>)
 8001e4c:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	MPU6050.S2.Az = (float)Accel_Z_RAW/2048.0;
 8001e50:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001e54:	ee07 3a90 	vmov	s15, r3
 8001e58:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e5c:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001e7c <MPU6050_accel+0x1a4>
 8001e60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e64:	4b04      	ldr	r3, [pc, #16]	@ (8001e78 <MPU6050_accel+0x1a0>)
 8001e66:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
}
 8001e6a:	bf00      	nop
 8001e6c:	3710      	adds	r7, #16
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	200003b4 	.word	0x200003b4
 8001e78:	200000b0 	.word	0x200000b0
 8001e7c:	45000000 	.word	0x45000000
 8001e80:	20000408 	.word	0x20000408
 8001e84:	00000000 	.word	0x00000000

08001e88 <MPU6050_gyro>:

void MPU6050_gyro(void){
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b088      	sub	sp, #32
 8001e8c:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];
	int16_t Gyro_X_RAW, Gyro_Y_RAW, Gyro_Z_RAW;

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, 0x43, 1, Rec_Data, 6, 1);
 8001e8e:	2301      	movs	r3, #1
 8001e90:	9302      	str	r3, [sp, #8]
 8001e92:	2306      	movs	r3, #6
 8001e94:	9301      	str	r3, [sp, #4]
 8001e96:	1d3b      	adds	r3, r7, #4
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	2243      	movs	r2, #67	@ 0x43
 8001e9e:	21d0      	movs	r1, #208	@ 0xd0
 8001ea0:	4883      	ldr	r0, [pc, #524]	@ (80020b0 <MPU6050_gyro+0x228>)
 8001ea2:	f002 fbf9 	bl	8004698 <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]) - MPU6050.S1.Offset.Gx;
 8001ea6:	793b      	ldrb	r3, [r7, #4]
 8001ea8:	021b      	lsls	r3, r3, #8
 8001eaa:	b21a      	sxth	r2, r3
 8001eac:	797b      	ldrb	r3, [r7, #5]
 8001eae:	b21b      	sxth	r3, r3
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	b21b      	sxth	r3, r3
 8001eb4:	b29a      	uxth	r2, r3
 8001eb6:	4b7f      	ldr	r3, [pc, #508]	@ (80020b4 <MPU6050_gyro+0x22c>)
 8001eb8:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	81fb      	strh	r3, [r7, #14]
	Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]) - MPU6050.S1.Offset.Gy;
 8001ec4:	79bb      	ldrb	r3, [r7, #6]
 8001ec6:	021b      	lsls	r3, r3, #8
 8001ec8:	b21a      	sxth	r2, r3
 8001eca:	79fb      	ldrb	r3, [r7, #7]
 8001ecc:	b21b      	sxth	r3, r3
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	b21b      	sxth	r3, r3
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	4b77      	ldr	r3, [pc, #476]	@ (80020b4 <MPU6050_gyro+0x22c>)
 8001ed6:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	81bb      	strh	r3, [r7, #12]
	Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]) - MPU6050.S1.Offset.Gz;
 8001ee2:	7a3b      	ldrb	r3, [r7, #8]
 8001ee4:	021b      	lsls	r3, r3, #8
 8001ee6:	b21a      	sxth	r2, r3
 8001ee8:	7a7b      	ldrb	r3, [r7, #9]
 8001eea:	b21b      	sxth	r3, r3
 8001eec:	4313      	orrs	r3, r2
 8001eee:	b21b      	sxth	r3, r3
 8001ef0:	b29a      	uxth	r2, r3
 8001ef2:	4b70      	ldr	r3, [pc, #448]	@ (80020b4 <MPU6050_gyro+0x22c>)
 8001ef4:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	817b      	strh	r3, [r7, #10]

	MPU6050.S1.Gx = (float)Gyro_X_RAW/16.4;
 8001f00:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f04:	ee07 3a90 	vmov	s15, r3
 8001f08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f0c:	ee17 0a90 	vmov	r0, s15
 8001f10:	f7fe faca 	bl	80004a8 <__aeabi_f2d>
 8001f14:	a364      	add	r3, pc, #400	@ (adr r3, 80020a8 <MPU6050_gyro+0x220>)
 8001f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f1a:	f7fe fc47 	bl	80007ac <__aeabi_ddiv>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	460b      	mov	r3, r1
 8001f22:	4610      	mov	r0, r2
 8001f24:	4619      	mov	r1, r3
 8001f26:	f7fe fde7 	bl	8000af8 <__aeabi_d2f>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	4a61      	ldr	r2, [pc, #388]	@ (80020b4 <MPU6050_gyro+0x22c>)
 8001f2e:	6113      	str	r3, [r2, #16]
	MPU6050.S1.Gy = (float)Gyro_Y_RAW/16.4;
 8001f30:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001f34:	ee07 3a90 	vmov	s15, r3
 8001f38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f3c:	ee17 0a90 	vmov	r0, s15
 8001f40:	f7fe fab2 	bl	80004a8 <__aeabi_f2d>
 8001f44:	a358      	add	r3, pc, #352	@ (adr r3, 80020a8 <MPU6050_gyro+0x220>)
 8001f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f4a:	f7fe fc2f 	bl	80007ac <__aeabi_ddiv>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	460b      	mov	r3, r1
 8001f52:	4610      	mov	r0, r2
 8001f54:	4619      	mov	r1, r3
 8001f56:	f7fe fdcf 	bl	8000af8 <__aeabi_d2f>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	4a55      	ldr	r2, [pc, #340]	@ (80020b4 <MPU6050_gyro+0x22c>)
 8001f5e:	6153      	str	r3, [r2, #20]
	MPU6050.S1.Gz = (float)Gyro_Z_RAW/16.4;
 8001f60:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001f64:	ee07 3a90 	vmov	s15, r3
 8001f68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f6c:	ee17 0a90 	vmov	r0, s15
 8001f70:	f7fe fa9a 	bl	80004a8 <__aeabi_f2d>
 8001f74:	a34c      	add	r3, pc, #304	@ (adr r3, 80020a8 <MPU6050_gyro+0x220>)
 8001f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f7a:	f7fe fc17 	bl	80007ac <__aeabi_ddiv>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	460b      	mov	r3, r1
 8001f82:	4610      	mov	r0, r2
 8001f84:	4619      	mov	r1, r3
 8001f86:	f7fe fdb7 	bl	8000af8 <__aeabi_d2f>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	4a49      	ldr	r2, [pc, #292]	@ (80020b4 <MPU6050_gyro+0x22c>)
 8001f8e:	6193      	str	r3, [r2, #24]

	memset(Rec_Data,0,6);
 8001f90:	1d3b      	adds	r3, r7, #4
 8001f92:	2206      	movs	r2, #6
 8001f94:	2100      	movs	r1, #0
 8001f96:	4618      	mov	r0, r3
 8001f98:	f006 fc6c 	bl	8008874 <memset>

	HAL_I2C_Mem_Read (&hi2c2, MPU6050_ADDR, 0x43, 1, Rec_Data, 6, 1);
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	9302      	str	r3, [sp, #8]
 8001fa0:	2306      	movs	r3, #6
 8001fa2:	9301      	str	r3, [sp, #4]
 8001fa4:	1d3b      	adds	r3, r7, #4
 8001fa6:	9300      	str	r3, [sp, #0]
 8001fa8:	2301      	movs	r3, #1
 8001faa:	2243      	movs	r2, #67	@ 0x43
 8001fac:	21d0      	movs	r1, #208	@ 0xd0
 8001fae:	4842      	ldr	r0, [pc, #264]	@ (80020b8 <MPU6050_gyro+0x230>)
 8001fb0:	f002 fb72 	bl	8004698 <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]) - MPU6050.S2.Offset.Gx;
 8001fb4:	793b      	ldrb	r3, [r7, #4]
 8001fb6:	021b      	lsls	r3, r3, #8
 8001fb8:	b21a      	sxth	r2, r3
 8001fba:	797b      	ldrb	r3, [r7, #5]
 8001fbc:	b21b      	sxth	r3, r3
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	b21b      	sxth	r3, r3
 8001fc2:	b29a      	uxth	r2, r3
 8001fc4:	4b3b      	ldr	r3, [pc, #236]	@ (80020b4 <MPU6050_gyro+0x22c>)
 8001fc6:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	@ 0x4a
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	81fb      	strh	r3, [r7, #14]
	Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]) - MPU6050.S2.Offset.Gy;
 8001fd2:	79bb      	ldrb	r3, [r7, #6]
 8001fd4:	021b      	lsls	r3, r3, #8
 8001fd6:	b21a      	sxth	r2, r3
 8001fd8:	79fb      	ldrb	r3, [r7, #7]
 8001fda:	b21b      	sxth	r3, r3
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	b21b      	sxth	r3, r3
 8001fe0:	b29a      	uxth	r2, r3
 8001fe2:	4b34      	ldr	r3, [pc, #208]	@ (80020b4 <MPU6050_gyro+0x22c>)
 8001fe4:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	@ 0x4c
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	81bb      	strh	r3, [r7, #12]
	Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]) - MPU6050.S2.Offset.Gz;
 8001ff0:	7a3b      	ldrb	r3, [r7, #8]
 8001ff2:	021b      	lsls	r3, r3, #8
 8001ff4:	b21a      	sxth	r2, r3
 8001ff6:	7a7b      	ldrb	r3, [r7, #9]
 8001ff8:	b21b      	sxth	r3, r3
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	b21b      	sxth	r3, r3
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	4b2c      	ldr	r3, [pc, #176]	@ (80020b4 <MPU6050_gyro+0x22c>)
 8002002:	f9b3 304e 	ldrsh.w	r3, [r3, #78]	@ 0x4e
 8002006:	b29b      	uxth	r3, r3
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	b29b      	uxth	r3, r3
 800200c:	817b      	strh	r3, [r7, #10]

	MPU6050.S2.Gx = (float)Gyro_X_RAW/16.4;
 800200e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002012:	ee07 3a90 	vmov	s15, r3
 8002016:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800201a:	ee17 0a90 	vmov	r0, s15
 800201e:	f7fe fa43 	bl	80004a8 <__aeabi_f2d>
 8002022:	a321      	add	r3, pc, #132	@ (adr r3, 80020a8 <MPU6050_gyro+0x220>)
 8002024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002028:	f7fe fbc0 	bl	80007ac <__aeabi_ddiv>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	4610      	mov	r0, r2
 8002032:	4619      	mov	r1, r3
 8002034:	f7fe fd60 	bl	8000af8 <__aeabi_d2f>
 8002038:	4603      	mov	r3, r0
 800203a:	4a1e      	ldr	r2, [pc, #120]	@ (80020b4 <MPU6050_gyro+0x22c>)
 800203c:	6393      	str	r3, [r2, #56]	@ 0x38
	MPU6050.S2.Gy = (float)Gyro_Y_RAW/16.4;
 800203e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002042:	ee07 3a90 	vmov	s15, r3
 8002046:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800204a:	ee17 0a90 	vmov	r0, s15
 800204e:	f7fe fa2b 	bl	80004a8 <__aeabi_f2d>
 8002052:	a315      	add	r3, pc, #84	@ (adr r3, 80020a8 <MPU6050_gyro+0x220>)
 8002054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002058:	f7fe fba8 	bl	80007ac <__aeabi_ddiv>
 800205c:	4602      	mov	r2, r0
 800205e:	460b      	mov	r3, r1
 8002060:	4610      	mov	r0, r2
 8002062:	4619      	mov	r1, r3
 8002064:	f7fe fd48 	bl	8000af8 <__aeabi_d2f>
 8002068:	4603      	mov	r3, r0
 800206a:	4a12      	ldr	r2, [pc, #72]	@ (80020b4 <MPU6050_gyro+0x22c>)
 800206c:	63d3      	str	r3, [r2, #60]	@ 0x3c
	MPU6050.S2.Gz = (float)Gyro_Z_RAW/16.4;
 800206e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002072:	ee07 3a90 	vmov	s15, r3
 8002076:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800207a:	ee17 0a90 	vmov	r0, s15
 800207e:	f7fe fa13 	bl	80004a8 <__aeabi_f2d>
 8002082:	a309      	add	r3, pc, #36	@ (adr r3, 80020a8 <MPU6050_gyro+0x220>)
 8002084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002088:	f7fe fb90 	bl	80007ac <__aeabi_ddiv>
 800208c:	4602      	mov	r2, r0
 800208e:	460b      	mov	r3, r1
 8002090:	4610      	mov	r0, r2
 8002092:	4619      	mov	r1, r3
 8002094:	f7fe fd30 	bl	8000af8 <__aeabi_d2f>
 8002098:	4603      	mov	r3, r0
 800209a:	4a06      	ldr	r2, [pc, #24]	@ (80020b4 <MPU6050_gyro+0x22c>)
 800209c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800209e:	bf00      	nop
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	66666666 	.word	0x66666666
 80020ac:	40306666 	.word	0x40306666
 80020b0:	200003b4 	.word	0x200003b4
 80020b4:	200000b0 	.word	0x200000b0
 80020b8:	20000408 	.word	0x20000408

080020bc <MPU6050_getData>:

void MPU6050_getData(void){
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
	MPU6050_accel();
 80020c0:	f7ff fe0a 	bl	8001cd8 <MPU6050_accel>
	MPU6050_gyro();
 80020c4:	f7ff fee0 	bl	8001e88 <MPU6050_gyro>
}
 80020c8:	bf00      	nop
 80020ca:	bd80      	pop	{r7, pc}

080020cc <init_task_1ms>:

#include "RTOS/RTOS.h"

//////////////////////////////INICIALIZACIN DE FUNCIONES///////////////////////////////////////

void init_task_1ms(void){
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
	MPU6050_init();
 80020d0:	f7ff fd0c 	bl	8001aec <MPU6050_init>
}
 80020d4:	bf00      	nop
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <init_task_5ms>:

void init_task_5ms(void){
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
	BMP280_init();
 80020dc:	f7ff fbf6 	bl	80018cc <BMP280_init>
}
 80020e0:	bf00      	nop
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <init_task_10ms>:

void init_task_10ms(void){
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0

}
 80020e8:	bf00      	nop
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <init_task_50ms>:

void init_task_50ms(void){
 80020f2:	b480      	push	{r7}
 80020f4:	af00      	add	r7, sp, #0

}
 80020f6:	bf00      	nop
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <init_task_100ms>:

void init_task_100ms(void){
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0

}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr

0800210e <init_task_500ms>:

void init_task_500ms(void){
 800210e:	b480      	push	{r7}
 8002110:	af00      	add	r7, sp, #0

}
 8002112:	bf00      	nop
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <task_1ms>:

//////////////////////////////FUNCIONES PERIODICAS///////////////////////////////////////

void task_1ms(void){
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
	MPU6050_getData();
 8002120:	f7ff ffcc 	bl	80020bc <MPU6050_getData>
}
 8002124:	bf00      	nop
 8002126:	bd80      	pop	{r7, pc}

08002128 <task_5ms>:

void task_5ms(void){
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
	BMP280_calculate();
 800212c:	f7ff fbe6 	bl	80018fc <BMP280_calculate>
}
 8002130:	bf00      	nop
 8002132:	bd80      	pop	{r7, pc}

08002134 <task_10ms>:

void task_10ms(void){
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0

}
 8002138:	bf00      	nop
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <task_50ms>:

void task_50ms(void){
 8002142:	b480      	push	{r7}
 8002144:	af00      	add	r7, sp, #0

}
 8002146:	bf00      	nop
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <task_100ms>:

void task_100ms(void){
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0

}
 8002154:	bf00      	nop
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <task_500ms>:

void task_500ms(void){
 800215e:	b480      	push	{r7}
 8002160:	af00      	add	r7, sp, #0

}
 8002162:	bf00      	nop
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002172:	463b      	mov	r3, r7
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800217e:	4b21      	ldr	r3, [pc, #132]	@ (8002204 <MX_ADC1_Init+0x98>)
 8002180:	4a21      	ldr	r2, [pc, #132]	@ (8002208 <MX_ADC1_Init+0x9c>)
 8002182:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002184:	4b1f      	ldr	r3, [pc, #124]	@ (8002204 <MX_ADC1_Init+0x98>)
 8002186:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800218a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800218c:	4b1d      	ldr	r3, [pc, #116]	@ (8002204 <MX_ADC1_Init+0x98>)
 800218e:	2200      	movs	r2, #0
 8002190:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002192:	4b1c      	ldr	r3, [pc, #112]	@ (8002204 <MX_ADC1_Init+0x98>)
 8002194:	2200      	movs	r2, #0
 8002196:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002198:	4b1a      	ldr	r3, [pc, #104]	@ (8002204 <MX_ADC1_Init+0x98>)
 800219a:	2200      	movs	r2, #0
 800219c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800219e:	4b19      	ldr	r3, [pc, #100]	@ (8002204 <MX_ADC1_Init+0x98>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80021a6:	4b17      	ldr	r3, [pc, #92]	@ (8002204 <MX_ADC1_Init+0x98>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80021ac:	4b15      	ldr	r3, [pc, #84]	@ (8002204 <MX_ADC1_Init+0x98>)
 80021ae:	4a17      	ldr	r2, [pc, #92]	@ (800220c <MX_ADC1_Init+0xa0>)
 80021b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80021b2:	4b14      	ldr	r3, [pc, #80]	@ (8002204 <MX_ADC1_Init+0x98>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80021b8:	4b12      	ldr	r3, [pc, #72]	@ (8002204 <MX_ADC1_Init+0x98>)
 80021ba:	2201      	movs	r2, #1
 80021bc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80021be:	4b11      	ldr	r3, [pc, #68]	@ (8002204 <MX_ADC1_Init+0x98>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80021c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002204 <MX_ADC1_Init+0x98>)
 80021c8:	2201      	movs	r2, #1
 80021ca:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80021cc:	480d      	ldr	r0, [pc, #52]	@ (8002204 <MX_ADC1_Init+0x98>)
 80021ce:	f001 f827 	bl	8003220 <HAL_ADC_Init>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80021d8:	f000 fc34 	bl	8002a44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80021dc:	2301      	movs	r3, #1
 80021de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80021e0:	2301      	movs	r3, #1
 80021e2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80021e4:	2300      	movs	r3, #0
 80021e6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021e8:	463b      	mov	r3, r7
 80021ea:	4619      	mov	r1, r3
 80021ec:	4805      	ldr	r0, [pc, #20]	@ (8002204 <MX_ADC1_Init+0x98>)
 80021ee:	f001 f85b 	bl	80032a8 <HAL_ADC_ConfigChannel>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80021f8:	f000 fc24 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80021fc:	bf00      	nop
 80021fe:	3710      	adds	r7, #16
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	20000100 	.word	0x20000100
 8002208:	40012000 	.word	0x40012000
 800220c:	0f000001 	.word	0x0f000001

08002210 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b08a      	sub	sp, #40	@ 0x28
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002218:	f107 0314 	add.w	r3, r7, #20
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	609a      	str	r2, [r3, #8]
 8002224:	60da      	str	r2, [r3, #12]
 8002226:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a17      	ldr	r2, [pc, #92]	@ (800228c <HAL_ADC_MspInit+0x7c>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d127      	bne.n	8002282 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	613b      	str	r3, [r7, #16]
 8002236:	4b16      	ldr	r3, [pc, #88]	@ (8002290 <HAL_ADC_MspInit+0x80>)
 8002238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800223a:	4a15      	ldr	r2, [pc, #84]	@ (8002290 <HAL_ADC_MspInit+0x80>)
 800223c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002240:	6453      	str	r3, [r2, #68]	@ 0x44
 8002242:	4b13      	ldr	r3, [pc, #76]	@ (8002290 <HAL_ADC_MspInit+0x80>)
 8002244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800224a:	613b      	str	r3, [r7, #16]
 800224c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800224e:	2300      	movs	r3, #0
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	4b0f      	ldr	r3, [pc, #60]	@ (8002290 <HAL_ADC_MspInit+0x80>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002256:	4a0e      	ldr	r2, [pc, #56]	@ (8002290 <HAL_ADC_MspInit+0x80>)
 8002258:	f043 0301 	orr.w	r3, r3, #1
 800225c:	6313      	str	r3, [r2, #48]	@ 0x30
 800225e:	4b0c      	ldr	r3, [pc, #48]	@ (8002290 <HAL_ADC_MspInit+0x80>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002262:	f003 0301 	and.w	r3, r3, #1
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC_VBat_Pin;
 800226a:	2302      	movs	r3, #2
 800226c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800226e:	2303      	movs	r3, #3
 8002270:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002272:	2300      	movs	r3, #0
 8002274:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_VBat_GPIO_Port, &GPIO_InitStruct);
 8002276:	f107 0314 	add.w	r3, r7, #20
 800227a:	4619      	mov	r1, r3
 800227c:	4805      	ldr	r0, [pc, #20]	@ (8002294 <HAL_ADC_MspInit+0x84>)
 800227e:	f001 fe2f 	bl	8003ee0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002282:	bf00      	nop
 8002284:	3728      	adds	r7, #40	@ 0x28
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	40012000 	.word	0x40012000
 8002290:	40023800 	.word	0x40023800
 8002294:	40020000 	.word	0x40020000

08002298 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800229e:	2300      	movs	r3, #0
 80022a0:	607b      	str	r3, [r7, #4]
 80022a2:	4b0c      	ldr	r3, [pc, #48]	@ (80022d4 <MX_DMA_Init+0x3c>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a6:	4a0b      	ldr	r2, [pc, #44]	@ (80022d4 <MX_DMA_Init+0x3c>)
 80022a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ae:	4b09      	ldr	r3, [pc, #36]	@ (80022d4 <MX_DMA_Init+0x3c>)
 80022b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022b6:	607b      	str	r3, [r7, #4]
 80022b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 80022ba:	2200      	movs	r2, #0
 80022bc:	2105      	movs	r1, #5
 80022be:	200e      	movs	r0, #14
 80022c0:	f001 fad8 	bl	8003874 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80022c4:	200e      	movs	r0, #14
 80022c6:	f001 faf1 	bl	80038ac <HAL_NVIC_EnableIRQ>

}
 80022ca:	bf00      	nop
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	40023800 	.word	0x40023800

080022d8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	4a07      	ldr	r2, [pc, #28]	@ (8002304 <vApplicationGetIdleTaskMemory+0x2c>)
 80022e8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	4a06      	ldr	r2, [pc, #24]	@ (8002308 <vApplicationGetIdleTaskMemory+0x30>)
 80022ee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2280      	movs	r2, #128	@ 0x80
 80022f4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80022f6:	bf00      	nop
 80022f8:	3714      	adds	r7, #20
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	20000160 	.word	0x20000160
 8002308:	200001b4 	.word	0x200001b4

0800230c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800230c:	b5b0      	push	{r4, r5, r7, lr}
 800230e:	b0aa      	sub	sp, #168	@ 0xa8
 8002310:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task_5ms */
  osThreadDef(Task_5ms, Task5ms, osPriorityNormal, 0, 128);
 8002312:	4b3a      	ldr	r3, [pc, #232]	@ (80023fc <MX_FREERTOS_Init+0xf0>)
 8002314:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 8002318:	461d      	mov	r5, r3
 800231a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800231c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800231e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002322:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_5msHandle = osThreadCreate(osThread(Task_5ms), NULL);
 8002326:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800232a:	2100      	movs	r1, #0
 800232c:	4618      	mov	r0, r3
 800232e:	f005 f85e 	bl	80073ee <osThreadCreate>
 8002332:	4603      	mov	r3, r0
 8002334:	4a32      	ldr	r2, [pc, #200]	@ (8002400 <MX_FREERTOS_Init+0xf4>)
 8002336:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_10ms */
  osThreadDef(Task_10ms, Task10ms, osPriorityNormal, 0, 128);
 8002338:	4b32      	ldr	r3, [pc, #200]	@ (8002404 <MX_FREERTOS_Init+0xf8>)
 800233a:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 800233e:	461d      	mov	r5, r3
 8002340:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002342:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002344:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002348:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_10msHandle = osThreadCreate(osThread(Task_10ms), NULL);
 800234c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002350:	2100      	movs	r1, #0
 8002352:	4618      	mov	r0, r3
 8002354:	f005 f84b 	bl	80073ee <osThreadCreate>
 8002358:	4603      	mov	r3, r0
 800235a:	4a2b      	ldr	r2, [pc, #172]	@ (8002408 <MX_FREERTOS_Init+0xfc>)
 800235c:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_50ms */
  osThreadDef(Task_50ms, Task50ms, osPriorityNormal, 0, 128);
 800235e:	4b2b      	ldr	r3, [pc, #172]	@ (800240c <MX_FREERTOS_Init+0x100>)
 8002360:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8002364:	461d      	mov	r5, r3
 8002366:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002368:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800236a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800236e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_50msHandle = osThreadCreate(osThread(Task_50ms), NULL);
 8002372:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002376:	2100      	movs	r1, #0
 8002378:	4618      	mov	r0, r3
 800237a:	f005 f838 	bl	80073ee <osThreadCreate>
 800237e:	4603      	mov	r3, r0
 8002380:	4a23      	ldr	r2, [pc, #140]	@ (8002410 <MX_FREERTOS_Init+0x104>)
 8002382:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_100ms */
  osThreadDef(Task_100ms, Task100ms, osPriorityNormal, 0, 128);
 8002384:	4b23      	ldr	r3, [pc, #140]	@ (8002414 <MX_FREERTOS_Init+0x108>)
 8002386:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 800238a:	461d      	mov	r5, r3
 800238c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800238e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002390:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002394:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_100msHandle = osThreadCreate(osThread(Task_100ms), NULL);
 8002398:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800239c:	2100      	movs	r1, #0
 800239e:	4618      	mov	r0, r3
 80023a0:	f005 f825 	bl	80073ee <osThreadCreate>
 80023a4:	4603      	mov	r3, r0
 80023a6:	4a1c      	ldr	r2, [pc, #112]	@ (8002418 <MX_FREERTOS_Init+0x10c>)
 80023a8:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_500ms */
  osThreadDef(Task_500ms, Task500ms, osPriorityNormal, 0, 128);
 80023aa:	4b1c      	ldr	r3, [pc, #112]	@ (800241c <MX_FREERTOS_Init+0x110>)
 80023ac:	f107 041c 	add.w	r4, r7, #28
 80023b0:	461d      	mov	r5, r3
 80023b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80023ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_500msHandle = osThreadCreate(osThread(Task_500ms), NULL);
 80023be:	f107 031c 	add.w	r3, r7, #28
 80023c2:	2100      	movs	r1, #0
 80023c4:	4618      	mov	r0, r3
 80023c6:	f005 f812 	bl	80073ee <osThreadCreate>
 80023ca:	4603      	mov	r3, r0
 80023cc:	4a14      	ldr	r2, [pc, #80]	@ (8002420 <MX_FREERTOS_Init+0x114>)
 80023ce:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_1ms */
  osThreadDef(Task_1ms, Task1ms, osPriorityNormal, 0, 128);
 80023d0:	4b14      	ldr	r3, [pc, #80]	@ (8002424 <MX_FREERTOS_Init+0x118>)
 80023d2:	463c      	mov	r4, r7
 80023d4:	461d      	mov	r5, r3
 80023d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80023de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_1msHandle = osThreadCreate(osThread(Task_1ms), NULL);
 80023e2:	463b      	mov	r3, r7
 80023e4:	2100      	movs	r1, #0
 80023e6:	4618      	mov	r0, r3
 80023e8:	f005 f801 	bl	80073ee <osThreadCreate>
 80023ec:	4603      	mov	r3, r0
 80023ee:	4a0e      	ldr	r2, [pc, #56]	@ (8002428 <MX_FREERTOS_Init+0x11c>)
 80023f0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80023f2:	bf00      	nop
 80023f4:	37a8      	adds	r7, #168	@ 0xa8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bdb0      	pop	{r4, r5, r7, pc}
 80023fa:	bf00      	nop
 80023fc:	08008cf8 	.word	0x08008cf8
 8002400:	20000148 	.word	0x20000148
 8002404:	08008d20 	.word	0x08008d20
 8002408:	2000014c 	.word	0x2000014c
 800240c:	08008d48 	.word	0x08008d48
 8002410:	20000150 	.word	0x20000150
 8002414:	08008d70 	.word	0x08008d70
 8002418:	20000154 	.word	0x20000154
 800241c:	08008d98 	.word	0x08008d98
 8002420:	20000158 	.word	0x20000158
 8002424:	08008dc0 	.word	0x08008dc0
 8002428:	2000015c 	.word	0x2000015c

0800242c <Task5ms>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task5ms */
void Task5ms(void const * argument)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task5ms */
	init_task_5ms();
 8002434:	f7ff fe50 	bl	80020d8 <init_task_5ms>
  /* Infinite loop */
  for(;;)
  {
	task_5ms();
 8002438:	f7ff fe76 	bl	8002128 <task_5ms>
    osDelay(5);
 800243c:	2005      	movs	r0, #5
 800243e:	f005 f822 	bl	8007486 <osDelay>
	task_5ms();
 8002442:	bf00      	nop
 8002444:	e7f8      	b.n	8002438 <Task5ms+0xc>

08002446 <Task10ms>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task10ms */
void Task10ms(void const * argument)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b082      	sub	sp, #8
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task10ms */
	init_task_10ms();
 800244e:	f7ff fe49 	bl	80020e4 <init_task_10ms>
  /* Infinite loop */
  for(;;)
  {
	task_10ms();
 8002452:	f7ff fe6f 	bl	8002134 <task_10ms>
    osDelay(10);
 8002456:	200a      	movs	r0, #10
 8002458:	f005 f815 	bl	8007486 <osDelay>
	task_10ms();
 800245c:	bf00      	nop
 800245e:	e7f8      	b.n	8002452 <Task10ms+0xc>

08002460 <Task50ms>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task50ms */
void Task50ms(void const * argument)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task50ms */
	init_task_50ms();
 8002468:	f7ff fe43 	bl	80020f2 <init_task_50ms>
  /* Infinite loop */
  for(;;)
  {
	task_50ms();
 800246c:	f7ff fe69 	bl	8002142 <task_50ms>
    osDelay(50);
 8002470:	2032      	movs	r0, #50	@ 0x32
 8002472:	f005 f808 	bl	8007486 <osDelay>
	task_50ms();
 8002476:	bf00      	nop
 8002478:	e7f8      	b.n	800246c <Task50ms+0xc>

0800247a <Task100ms>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task100ms */
void Task100ms(void const * argument)
{
 800247a:	b580      	push	{r7, lr}
 800247c:	b082      	sub	sp, #8
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task100ms */
	init_task_100ms();
 8002482:	f7ff fe3d 	bl	8002100 <init_task_100ms>
  /* Infinite loop */
  for(;;)
  {
	task_100ms();
 8002486:	f7ff fe63 	bl	8002150 <task_100ms>
    osDelay(100);
 800248a:	2064      	movs	r0, #100	@ 0x64
 800248c:	f004 fffb 	bl	8007486 <osDelay>
	task_100ms();
 8002490:	bf00      	nop
 8002492:	e7f8      	b.n	8002486 <Task100ms+0xc>

08002494 <Task500ms>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task500ms */
void Task500ms(void const * argument)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task500ms */
	init_task_500ms();
 800249c:	f7ff fe37 	bl	800210e <init_task_500ms>
  /* Infinite loop */
  for(;;)
  {
	task_500ms();
 80024a0:	f7ff fe5d 	bl	800215e <task_500ms>
    osDelay(500);
 80024a4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80024a8:	f004 ffed 	bl	8007486 <osDelay>
	task_500ms();
 80024ac:	bf00      	nop
 80024ae:	e7f7      	b.n	80024a0 <Task500ms+0xc>

080024b0 <Task1ms>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task1ms */
void Task1ms(void const * argument)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task1ms */
	init_task_1ms();
 80024b8:	f7ff fe08 	bl	80020cc <init_task_1ms>
  /* Infinite loop */
  for(;;)
  {
	task_1ms();
 80024bc:	f7ff fe2e 	bl	800211c <task_1ms>
    osDelay(1);
 80024c0:	2001      	movs	r0, #1
 80024c2:	f004 ffe0 	bl	8007486 <osDelay>
	task_1ms();
 80024c6:	bf00      	nop
 80024c8:	e7f8      	b.n	80024bc <Task1ms+0xc>
	...

080024cc <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b08a      	sub	sp, #40	@ 0x28
 80024d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d2:	f107 0314 	add.w	r3, r7, #20
 80024d6:	2200      	movs	r2, #0
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	605a      	str	r2, [r3, #4]
 80024dc:	609a      	str	r2, [r3, #8]
 80024de:	60da      	str	r2, [r3, #12]
 80024e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024e2:	2300      	movs	r3, #0
 80024e4:	613b      	str	r3, [r7, #16]
 80024e6:	4b4f      	ldr	r3, [pc, #316]	@ (8002624 <MX_GPIO_Init+0x158>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ea:	4a4e      	ldr	r2, [pc, #312]	@ (8002624 <MX_GPIO_Init+0x158>)
 80024ec:	f043 0304 	orr.w	r3, r3, #4
 80024f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024f2:	4b4c      	ldr	r3, [pc, #304]	@ (8002624 <MX_GPIO_Init+0x158>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f6:	f003 0304 	and.w	r3, r3, #4
 80024fa:	613b      	str	r3, [r7, #16]
 80024fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	60fb      	str	r3, [r7, #12]
 8002502:	4b48      	ldr	r3, [pc, #288]	@ (8002624 <MX_GPIO_Init+0x158>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002506:	4a47      	ldr	r2, [pc, #284]	@ (8002624 <MX_GPIO_Init+0x158>)
 8002508:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800250c:	6313      	str	r3, [r2, #48]	@ 0x30
 800250e:	4b45      	ldr	r3, [pc, #276]	@ (8002624 <MX_GPIO_Init+0x158>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002516:	60fb      	str	r3, [r7, #12]
 8002518:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800251a:	2300      	movs	r3, #0
 800251c:	60bb      	str	r3, [r7, #8]
 800251e:	4b41      	ldr	r3, [pc, #260]	@ (8002624 <MX_GPIO_Init+0x158>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002522:	4a40      	ldr	r2, [pc, #256]	@ (8002624 <MX_GPIO_Init+0x158>)
 8002524:	f043 0301 	orr.w	r3, r3, #1
 8002528:	6313      	str	r3, [r2, #48]	@ 0x30
 800252a:	4b3e      	ldr	r3, [pc, #248]	@ (8002624 <MX_GPIO_Init+0x158>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	60bb      	str	r3, [r7, #8]
 8002534:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002536:	2300      	movs	r3, #0
 8002538:	607b      	str	r3, [r7, #4]
 800253a:	4b3a      	ldr	r3, [pc, #232]	@ (8002624 <MX_GPIO_Init+0x158>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253e:	4a39      	ldr	r2, [pc, #228]	@ (8002624 <MX_GPIO_Init+0x158>)
 8002540:	f043 0302 	orr.w	r3, r3, #2
 8002544:	6313      	str	r3, [r2, #48]	@ 0x30
 8002546:	4b37      	ldr	r3, [pc, #220]	@ (8002624 <MX_GPIO_Init+0x158>)
 8002548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	607b      	str	r3, [r7, #4]
 8002550:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CS_GPIO_Port, NRF_CS_Pin, GPIO_PIN_RESET);
 8002552:	2200      	movs	r2, #0
 8002554:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002558:	4833      	ldr	r0, [pc, #204]	@ (8002628 <MX_GPIO_Init+0x15c>)
 800255a:	f001 fe45 	bl	80041e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SD_CS_Pin|BMP_CS_Pin, GPIO_PIN_RESET);
 800255e:	2200      	movs	r2, #0
 8002560:	2105      	movs	r1, #5
 8002562:	4832      	ldr	r0, [pc, #200]	@ (800262c <MX_GPIO_Init+0x160>)
 8002564:	f001 fe40 	bl	80041e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, uLed_Pin|NRF_CE_Pin, GPIO_PIN_RESET);
 8002568:	2200      	movs	r2, #0
 800256a:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 800256e:	4830      	ldr	r0, [pc, #192]	@ (8002630 <MX_GPIO_Init+0x164>)
 8002570:	f001 fe3a 	bl	80041e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_CS_Pin;
 8002574:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002578:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800257a:	2301      	movs	r3, #1
 800257c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257e:	2300      	movs	r3, #0
 8002580:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002582:	2300      	movs	r3, #0
 8002584:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRF_CS_GPIO_Port, &GPIO_InitStruct);
 8002586:	f107 0314 	add.w	r3, r7, #20
 800258a:	4619      	mov	r1, r3
 800258c:	4826      	ldr	r0, [pc, #152]	@ (8002628 <MX_GPIO_Init+0x15c>)
 800258e:	f001 fca7 	bl	8003ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002592:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002596:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002598:	2303      	movs	r3, #3
 800259a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259c:	2300      	movs	r3, #0
 800259e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025a0:	f107 0314 	add.w	r3, r7, #20
 80025a4:	4619      	mov	r1, r3
 80025a6:	4820      	ldr	r0, [pc, #128]	@ (8002628 <MX_GPIO_Init+0x15c>)
 80025a8:	f001 fc9a 	bl	8003ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA4 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_12;
 80025ac:	f241 0311 	movw	r3, #4113	@ 0x1011
 80025b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025b2:	2303      	movs	r3, #3
 80025b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b6:	2300      	movs	r3, #0
 80025b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ba:	f107 0314 	add.w	r3, r7, #20
 80025be:	4619      	mov	r1, r3
 80025c0:	481b      	ldr	r0, [pc, #108]	@ (8002630 <MX_GPIO_Init+0x164>)
 80025c2:	f001 fc8d 	bl	8003ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SD_CS_Pin|BMP_CS_Pin;
 80025c6:	2305      	movs	r3, #5
 80025c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025ca:	2301      	movs	r3, #1
 80025cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ce:	2300      	movs	r3, #0
 80025d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025d2:	2300      	movs	r3, #0
 80025d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025d6:	f107 0314 	add.w	r3, r7, #20
 80025da:	4619      	mov	r1, r3
 80025dc:	4813      	ldr	r0, [pc, #76]	@ (800262c <MX_GPIO_Init+0x160>)
 80025de:	f001 fc7f 	bl	8003ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_9;
 80025e2:	f240 2302 	movw	r3, #514	@ 0x202
 80025e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025e8:	2303      	movs	r3, #3
 80025ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ec:	2300      	movs	r3, #0
 80025ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025f0:	f107 0314 	add.w	r3, r7, #20
 80025f4:	4619      	mov	r1, r3
 80025f6:	480d      	ldr	r0, [pc, #52]	@ (800262c <MX_GPIO_Init+0x160>)
 80025f8:	f001 fc72 	bl	8003ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = uLed_Pin|NRF_CE_Pin;
 80025fc:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 8002600:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002602:	2301      	movs	r3, #1
 8002604:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002606:	2300      	movs	r3, #0
 8002608:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260a:	2300      	movs	r3, #0
 800260c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800260e:	f107 0314 	add.w	r3, r7, #20
 8002612:	4619      	mov	r1, r3
 8002614:	4806      	ldr	r0, [pc, #24]	@ (8002630 <MX_GPIO_Init+0x164>)
 8002616:	f001 fc63 	bl	8003ee0 <HAL_GPIO_Init>

}
 800261a:	bf00      	nop
 800261c:	3728      	adds	r7, #40	@ 0x28
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	40023800 	.word	0x40023800
 8002628:	40020800 	.word	0x40020800
 800262c:	40020400 	.word	0x40020400
 8002630:	40020000 	.word	0x40020000

08002634 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002638:	4b12      	ldr	r3, [pc, #72]	@ (8002684 <MX_I2C1_Init+0x50>)
 800263a:	4a13      	ldr	r2, [pc, #76]	@ (8002688 <MX_I2C1_Init+0x54>)
 800263c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800263e:	4b11      	ldr	r3, [pc, #68]	@ (8002684 <MX_I2C1_Init+0x50>)
 8002640:	4a12      	ldr	r2, [pc, #72]	@ (800268c <MX_I2C1_Init+0x58>)
 8002642:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002644:	4b0f      	ldr	r3, [pc, #60]	@ (8002684 <MX_I2C1_Init+0x50>)
 8002646:	2200      	movs	r2, #0
 8002648:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800264a:	4b0e      	ldr	r3, [pc, #56]	@ (8002684 <MX_I2C1_Init+0x50>)
 800264c:	2200      	movs	r2, #0
 800264e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002650:	4b0c      	ldr	r3, [pc, #48]	@ (8002684 <MX_I2C1_Init+0x50>)
 8002652:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002656:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002658:	4b0a      	ldr	r3, [pc, #40]	@ (8002684 <MX_I2C1_Init+0x50>)
 800265a:	2200      	movs	r2, #0
 800265c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800265e:	4b09      	ldr	r3, [pc, #36]	@ (8002684 <MX_I2C1_Init+0x50>)
 8002660:	2200      	movs	r2, #0
 8002662:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002664:	4b07      	ldr	r3, [pc, #28]	@ (8002684 <MX_I2C1_Init+0x50>)
 8002666:	2200      	movs	r2, #0
 8002668:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800266a:	4b06      	ldr	r3, [pc, #24]	@ (8002684 <MX_I2C1_Init+0x50>)
 800266c:	2200      	movs	r2, #0
 800266e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002670:	4804      	ldr	r0, [pc, #16]	@ (8002684 <MX_I2C1_Init+0x50>)
 8002672:	f001 fdd3 	bl	800421c <HAL_I2C_Init>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800267c:	f000 f9e2 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002680:	bf00      	nop
 8002682:	bd80      	pop	{r7, pc}
 8002684:	200003b4 	.word	0x200003b4
 8002688:	40005400 	.word	0x40005400
 800268c:	000186a0 	.word	0x000186a0

08002690 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002694:	4b12      	ldr	r3, [pc, #72]	@ (80026e0 <MX_I2C2_Init+0x50>)
 8002696:	4a13      	ldr	r2, [pc, #76]	@ (80026e4 <MX_I2C2_Init+0x54>)
 8002698:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800269a:	4b11      	ldr	r3, [pc, #68]	@ (80026e0 <MX_I2C2_Init+0x50>)
 800269c:	4a12      	ldr	r2, [pc, #72]	@ (80026e8 <MX_I2C2_Init+0x58>)
 800269e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80026a0:	4b0f      	ldr	r3, [pc, #60]	@ (80026e0 <MX_I2C2_Init+0x50>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80026a6:	4b0e      	ldr	r3, [pc, #56]	@ (80026e0 <MX_I2C2_Init+0x50>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026ac:	4b0c      	ldr	r3, [pc, #48]	@ (80026e0 <MX_I2C2_Init+0x50>)
 80026ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80026b2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026b4:	4b0a      	ldr	r3, [pc, #40]	@ (80026e0 <MX_I2C2_Init+0x50>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80026ba:	4b09      	ldr	r3, [pc, #36]	@ (80026e0 <MX_I2C2_Init+0x50>)
 80026bc:	2200      	movs	r2, #0
 80026be:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026c0:	4b07      	ldr	r3, [pc, #28]	@ (80026e0 <MX_I2C2_Init+0x50>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026c6:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <MX_I2C2_Init+0x50>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80026cc:	4804      	ldr	r0, [pc, #16]	@ (80026e0 <MX_I2C2_Init+0x50>)
 80026ce:	f001 fda5 	bl	800421c <HAL_I2C_Init>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80026d8:	f000 f9b4 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80026dc:	bf00      	nop
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	20000408 	.word	0x20000408
 80026e4:	40005800 	.word	0x40005800
 80026e8:	000186a0 	.word	0x000186a0

080026ec <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80026f0:	4b12      	ldr	r3, [pc, #72]	@ (800273c <MX_I2C3_Init+0x50>)
 80026f2:	4a13      	ldr	r2, [pc, #76]	@ (8002740 <MX_I2C3_Init+0x54>)
 80026f4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80026f6:	4b11      	ldr	r3, [pc, #68]	@ (800273c <MX_I2C3_Init+0x50>)
 80026f8:	4a12      	ldr	r2, [pc, #72]	@ (8002744 <MX_I2C3_Init+0x58>)
 80026fa:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80026fc:	4b0f      	ldr	r3, [pc, #60]	@ (800273c <MX_I2C3_Init+0x50>)
 80026fe:	2200      	movs	r2, #0
 8002700:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002702:	4b0e      	ldr	r3, [pc, #56]	@ (800273c <MX_I2C3_Init+0x50>)
 8002704:	2200      	movs	r2, #0
 8002706:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002708:	4b0c      	ldr	r3, [pc, #48]	@ (800273c <MX_I2C3_Init+0x50>)
 800270a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800270e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002710:	4b0a      	ldr	r3, [pc, #40]	@ (800273c <MX_I2C3_Init+0x50>)
 8002712:	2200      	movs	r2, #0
 8002714:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002716:	4b09      	ldr	r3, [pc, #36]	@ (800273c <MX_I2C3_Init+0x50>)
 8002718:	2200      	movs	r2, #0
 800271a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800271c:	4b07      	ldr	r3, [pc, #28]	@ (800273c <MX_I2C3_Init+0x50>)
 800271e:	2200      	movs	r2, #0
 8002720:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002722:	4b06      	ldr	r3, [pc, #24]	@ (800273c <MX_I2C3_Init+0x50>)
 8002724:	2200      	movs	r2, #0
 8002726:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002728:	4804      	ldr	r0, [pc, #16]	@ (800273c <MX_I2C3_Init+0x50>)
 800272a:	f001 fd77 	bl	800421c <HAL_I2C_Init>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002734:	f000 f986 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002738:	bf00      	nop
 800273a:	bd80      	pop	{r7, pc}
 800273c:	2000045c 	.word	0x2000045c
 8002740:	40005c00 	.word	0x40005c00
 8002744:	000186a0 	.word	0x000186a0

08002748 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b08e      	sub	sp, #56	@ 0x38
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002750:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
 8002758:	605a      	str	r2, [r3, #4]
 800275a:	609a      	str	r2, [r3, #8]
 800275c:	60da      	str	r2, [r3, #12]
 800275e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a63      	ldr	r2, [pc, #396]	@ (80028f4 <HAL_I2C_MspInit+0x1ac>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d12c      	bne.n	80027c4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	623b      	str	r3, [r7, #32]
 800276e:	4b62      	ldr	r3, [pc, #392]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002772:	4a61      	ldr	r2, [pc, #388]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 8002774:	f043 0302 	orr.w	r3, r3, #2
 8002778:	6313      	str	r3, [r2, #48]	@ 0x30
 800277a:	4b5f      	ldr	r3, [pc, #380]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 800277c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	623b      	str	r3, [r7, #32]
 8002784:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002786:	23c0      	movs	r3, #192	@ 0xc0
 8002788:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800278a:	2312      	movs	r3, #18
 800278c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002792:	2303      	movs	r3, #3
 8002794:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002796:	2304      	movs	r3, #4
 8002798:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800279a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800279e:	4619      	mov	r1, r3
 80027a0:	4856      	ldr	r0, [pc, #344]	@ (80028fc <HAL_I2C_MspInit+0x1b4>)
 80027a2:	f001 fb9d 	bl	8003ee0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	61fb      	str	r3, [r7, #28]
 80027aa:	4b53      	ldr	r3, [pc, #332]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 80027ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ae:	4a52      	ldr	r2, [pc, #328]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 80027b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027b6:	4b50      	ldr	r3, [pc, #320]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 80027b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027be:	61fb      	str	r3, [r7, #28]
 80027c0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80027c2:	e093      	b.n	80028ec <HAL_I2C_MspInit+0x1a4>
  else if(i2cHandle->Instance==I2C2)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a4d      	ldr	r2, [pc, #308]	@ (8002900 <HAL_I2C_MspInit+0x1b8>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d13d      	bne.n	800284a <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ce:	2300      	movs	r3, #0
 80027d0:	61bb      	str	r3, [r7, #24]
 80027d2:	4b49      	ldr	r3, [pc, #292]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d6:	4a48      	ldr	r2, [pc, #288]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 80027d8:	f043 0302 	orr.w	r3, r3, #2
 80027dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80027de:	4b46      	ldr	r3, [pc, #280]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	61bb      	str	r3, [r7, #24]
 80027e8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80027ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027f0:	2312      	movs	r3, #18
 80027f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f8:	2303      	movs	r3, #3
 80027fa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80027fc:	2304      	movs	r3, #4
 80027fe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002800:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002804:	4619      	mov	r1, r3
 8002806:	483d      	ldr	r0, [pc, #244]	@ (80028fc <HAL_I2C_MspInit+0x1b4>)
 8002808:	f001 fb6a 	bl	8003ee0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800280c:	2308      	movs	r3, #8
 800280e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002810:	2312      	movs	r3, #18
 8002812:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002814:	2300      	movs	r3, #0
 8002816:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002818:	2303      	movs	r3, #3
 800281a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 800281c:	2309      	movs	r3, #9
 800281e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002820:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002824:	4619      	mov	r1, r3
 8002826:	4835      	ldr	r0, [pc, #212]	@ (80028fc <HAL_I2C_MspInit+0x1b4>)
 8002828:	f001 fb5a 	bl	8003ee0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800282c:	2300      	movs	r3, #0
 800282e:	617b      	str	r3, [r7, #20]
 8002830:	4b31      	ldr	r3, [pc, #196]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 8002832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002834:	4a30      	ldr	r2, [pc, #192]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 8002836:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800283a:	6413      	str	r3, [r2, #64]	@ 0x40
 800283c:	4b2e      	ldr	r3, [pc, #184]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 800283e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002840:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002844:	617b      	str	r3, [r7, #20]
 8002846:	697b      	ldr	r3, [r7, #20]
}
 8002848:	e050      	b.n	80028ec <HAL_I2C_MspInit+0x1a4>
  else if(i2cHandle->Instance==I2C3)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a2d      	ldr	r2, [pc, #180]	@ (8002904 <HAL_I2C_MspInit+0x1bc>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d14b      	bne.n	80028ec <HAL_I2C_MspInit+0x1a4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002854:	2300      	movs	r3, #0
 8002856:	613b      	str	r3, [r7, #16]
 8002858:	4b27      	ldr	r3, [pc, #156]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 800285a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285c:	4a26      	ldr	r2, [pc, #152]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 800285e:	f043 0301 	orr.w	r3, r3, #1
 8002862:	6313      	str	r3, [r2, #48]	@ 0x30
 8002864:	4b24      	ldr	r3, [pc, #144]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 8002866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002868:	f003 0301 	and.w	r3, r3, #1
 800286c:	613b      	str	r3, [r7, #16]
 800286e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002870:	2300      	movs	r3, #0
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	4b20      	ldr	r3, [pc, #128]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 8002876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002878:	4a1f      	ldr	r2, [pc, #124]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 800287a:	f043 0302 	orr.w	r3, r3, #2
 800287e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002880:	4b1d      	ldr	r3, [pc, #116]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 8002882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002884:	f003 0302 	and.w	r3, r3, #2
 8002888:	60fb      	str	r3, [r7, #12]
 800288a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MAG_SCL_Pin;
 800288c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002890:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002892:	2312      	movs	r3, #18
 8002894:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002896:	2300      	movs	r3, #0
 8002898:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800289a:	2303      	movs	r3, #3
 800289c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800289e:	2304      	movs	r3, #4
 80028a0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(MAG_SCL_GPIO_Port, &GPIO_InitStruct);
 80028a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028a6:	4619      	mov	r1, r3
 80028a8:	4817      	ldr	r0, [pc, #92]	@ (8002908 <HAL_I2C_MspInit+0x1c0>)
 80028aa:	f001 fb19 	bl	8003ee0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MAG_SDA_Pin;
 80028ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028b4:	2312      	movs	r3, #18
 80028b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b8:	2300      	movs	r3, #0
 80028ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028bc:	2303      	movs	r3, #3
 80028be:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 80028c0:	2309      	movs	r3, #9
 80028c2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(MAG_SDA_GPIO_Port, &GPIO_InitStruct);
 80028c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028c8:	4619      	mov	r1, r3
 80028ca:	480c      	ldr	r0, [pc, #48]	@ (80028fc <HAL_I2C_MspInit+0x1b4>)
 80028cc:	f001 fb08 	bl	8003ee0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80028d0:	2300      	movs	r3, #0
 80028d2:	60bb      	str	r3, [r7, #8]
 80028d4:	4b08      	ldr	r3, [pc, #32]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 80028d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d8:	4a07      	ldr	r2, [pc, #28]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 80028da:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80028de:	6413      	str	r3, [r2, #64]	@ 0x40
 80028e0:	4b05      	ldr	r3, [pc, #20]	@ (80028f8 <HAL_I2C_MspInit+0x1b0>)
 80028e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028e8:	60bb      	str	r3, [r7, #8]
 80028ea:	68bb      	ldr	r3, [r7, #8]
}
 80028ec:	bf00      	nop
 80028ee:	3738      	adds	r7, #56	@ 0x38
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	40005400 	.word	0x40005400
 80028f8:	40023800 	.word	0x40023800
 80028fc:	40020400 	.word	0x40020400
 8002900:	40005800 	.word	0x40005800
 8002904:	40005c00 	.word	0x40005c00
 8002908:	40020000 	.word	0x40020000

0800290c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002910:	f000 fc20 	bl	8003154 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002914:	f000 f81c 	bl	8002950 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002918:	f7ff fdd8 	bl	80024cc <MX_GPIO_Init>
  MX_DMA_Init();
 800291c:	f7ff fcbc 	bl	8002298 <MX_DMA_Init>
  MX_ADC1_Init();
 8002920:	f7ff fc24 	bl	800216c <MX_ADC1_Init>
  MX_I2C1_Init();
 8002924:	f7ff fe86 	bl	8002634 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002928:	f7ff feb2 	bl	8002690 <MX_I2C2_Init>
  MX_I2C3_Init();
 800292c:	f7ff fede 	bl	80026ec <MX_I2C3_Init>
  MX_SPI1_Init();
 8002930:	f000 f88e 	bl	8002a50 <MX_SPI1_Init>
  MX_SPI2_Init();
 8002934:	f000 f8c2 	bl	8002abc <MX_SPI2_Init>
  MX_SPI3_Init();
 8002938:	f000 f8f6 	bl	8002b28 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800293c:	f000 fb10 	bl	8002f60 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002940:	f000 fb38 	bl	8002fb4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002944:	f7ff fce2 	bl	800230c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002948:	f004 fd4a 	bl	80073e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800294c:	bf00      	nop
 800294e:	e7fd      	b.n	800294c <main+0x40>

08002950 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b094      	sub	sp, #80	@ 0x50
 8002954:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002956:	f107 0320 	add.w	r3, r7, #32
 800295a:	2230      	movs	r2, #48	@ 0x30
 800295c:	2100      	movs	r1, #0
 800295e:	4618      	mov	r0, r3
 8002960:	f005 ff88 	bl	8008874 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002964:	f107 030c 	add.w	r3, r7, #12
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	605a      	str	r2, [r3, #4]
 800296e:	609a      	str	r2, [r3, #8]
 8002970:	60da      	str	r2, [r3, #12]
 8002972:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002974:	2300      	movs	r3, #0
 8002976:	60bb      	str	r3, [r7, #8]
 8002978:	4b27      	ldr	r3, [pc, #156]	@ (8002a18 <SystemClock_Config+0xc8>)
 800297a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297c:	4a26      	ldr	r2, [pc, #152]	@ (8002a18 <SystemClock_Config+0xc8>)
 800297e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002982:	6413      	str	r3, [r2, #64]	@ 0x40
 8002984:	4b24      	ldr	r3, [pc, #144]	@ (8002a18 <SystemClock_Config+0xc8>)
 8002986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002988:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800298c:	60bb      	str	r3, [r7, #8]
 800298e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002990:	2300      	movs	r3, #0
 8002992:	607b      	str	r3, [r7, #4]
 8002994:	4b21      	ldr	r3, [pc, #132]	@ (8002a1c <SystemClock_Config+0xcc>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a20      	ldr	r2, [pc, #128]	@ (8002a1c <SystemClock_Config+0xcc>)
 800299a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800299e:	6013      	str	r3, [r2, #0]
 80029a0:	4b1e      	ldr	r3, [pc, #120]	@ (8002a1c <SystemClock_Config+0xcc>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80029a8:	607b      	str	r3, [r7, #4]
 80029aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80029ac:	2301      	movs	r3, #1
 80029ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80029b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80029b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029b6:	2302      	movs	r3, #2
 80029b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80029ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80029be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80029c0:	230c      	movs	r3, #12
 80029c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80029c4:	2360      	movs	r3, #96	@ 0x60
 80029c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80029c8:	2302      	movs	r3, #2
 80029ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80029cc:	2304      	movs	r3, #4
 80029ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029d0:	f107 0320 	add.w	r3, r7, #32
 80029d4:	4618      	mov	r0, r3
 80029d6:	f002 fc45 	bl	8005264 <HAL_RCC_OscConfig>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80029e0:	f000 f830 	bl	8002a44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029e4:	230f      	movs	r3, #15
 80029e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029e8:	2302      	movs	r3, #2
 80029ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029ec:	2300      	movs	r3, #0
 80029ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80029f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029f6:	2300      	movs	r3, #0
 80029f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80029fa:	f107 030c 	add.w	r3, r7, #12
 80029fe:	2103      	movs	r1, #3
 8002a00:	4618      	mov	r0, r3
 8002a02:	f002 fea7 	bl	8005754 <HAL_RCC_ClockConfig>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d001      	beq.n	8002a10 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002a0c:	f000 f81a 	bl	8002a44 <Error_Handler>
  }
}
 8002a10:	bf00      	nop
 8002a12:	3750      	adds	r7, #80	@ 0x50
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	40023800 	.word	0x40023800
 8002a1c:	40007000 	.word	0x40007000

08002a20 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b082      	sub	sp, #8
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a04      	ldr	r2, [pc, #16]	@ (8002a40 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d101      	bne.n	8002a36 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002a32:	f000 fbb1 	bl	8003198 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002a36:	bf00      	nop
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	40014800 	.word	0x40014800

08002a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a48:	b672      	cpsid	i
}
 8002a4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a4c:	bf00      	nop
 8002a4e:	e7fd      	b.n	8002a4c <Error_Handler+0x8>

08002a50 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi3;
DMA_HandleTypeDef hdma_spi2_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002a54:	4b17      	ldr	r3, [pc, #92]	@ (8002ab4 <MX_SPI1_Init+0x64>)
 8002a56:	4a18      	ldr	r2, [pc, #96]	@ (8002ab8 <MX_SPI1_Init+0x68>)
 8002a58:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a5a:	4b16      	ldr	r3, [pc, #88]	@ (8002ab4 <MX_SPI1_Init+0x64>)
 8002a5c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002a60:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a62:	4b14      	ldr	r3, [pc, #80]	@ (8002ab4 <MX_SPI1_Init+0x64>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a68:	4b12      	ldr	r3, [pc, #72]	@ (8002ab4 <MX_SPI1_Init+0x64>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a6e:	4b11      	ldr	r3, [pc, #68]	@ (8002ab4 <MX_SPI1_Init+0x64>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a74:	4b0f      	ldr	r3, [pc, #60]	@ (8002ab4 <MX_SPI1_Init+0x64>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab4 <MX_SPI1_Init+0x64>)
 8002a7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a80:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a82:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab4 <MX_SPI1_Init+0x64>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a88:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab4 <MX_SPI1_Init+0x64>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a8e:	4b09      	ldr	r3, [pc, #36]	@ (8002ab4 <MX_SPI1_Init+0x64>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a94:	4b07      	ldr	r3, [pc, #28]	@ (8002ab4 <MX_SPI1_Init+0x64>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002a9a:	4b06      	ldr	r3, [pc, #24]	@ (8002ab4 <MX_SPI1_Init+0x64>)
 8002a9c:	220a      	movs	r2, #10
 8002a9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002aa0:	4804      	ldr	r0, [pc, #16]	@ (8002ab4 <MX_SPI1_Init+0x64>)
 8002aa2:	f003 f869 	bl	8005b78 <HAL_SPI_Init>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d001      	beq.n	8002ab0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002aac:	f7ff ffca 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002ab0:	bf00      	nop
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	200004b0 	.word	0x200004b0
 8002ab8:	40013000 	.word	0x40013000

08002abc <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002ac0:	4b17      	ldr	r3, [pc, #92]	@ (8002b20 <MX_SPI2_Init+0x64>)
 8002ac2:	4a18      	ldr	r2, [pc, #96]	@ (8002b24 <MX_SPI2_Init+0x68>)
 8002ac4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002ac6:	4b16      	ldr	r3, [pc, #88]	@ (8002b20 <MX_SPI2_Init+0x64>)
 8002ac8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002acc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002ace:	4b14      	ldr	r3, [pc, #80]	@ (8002b20 <MX_SPI2_Init+0x64>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ad4:	4b12      	ldr	r3, [pc, #72]	@ (8002b20 <MX_SPI2_Init+0x64>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ada:	4b11      	ldr	r3, [pc, #68]	@ (8002b20 <MX_SPI2_Init+0x64>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8002b20 <MX_SPI2_Init+0x64>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8002b20 <MX_SPI2_Init+0x64>)
 8002ae8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002aec:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002aee:	4b0c      	ldr	r3, [pc, #48]	@ (8002b20 <MX_SPI2_Init+0x64>)
 8002af0:	2218      	movs	r2, #24
 8002af2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002af4:	4b0a      	ldr	r3, [pc, #40]	@ (8002b20 <MX_SPI2_Init+0x64>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002afa:	4b09      	ldr	r3, [pc, #36]	@ (8002b20 <MX_SPI2_Init+0x64>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b00:	4b07      	ldr	r3, [pc, #28]	@ (8002b20 <MX_SPI2_Init+0x64>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002b06:	4b06      	ldr	r3, [pc, #24]	@ (8002b20 <MX_SPI2_Init+0x64>)
 8002b08:	220a      	movs	r2, #10
 8002b0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002b0c:	4804      	ldr	r0, [pc, #16]	@ (8002b20 <MX_SPI2_Init+0x64>)
 8002b0e:	f003 f833 	bl	8005b78 <HAL_SPI_Init>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d001      	beq.n	8002b1c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002b18:	f7ff ff94 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002b1c:	bf00      	nop
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	20000508 	.word	0x20000508
 8002b24:	40003800 	.word	0x40003800

08002b28 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002b2c:	4b17      	ldr	r3, [pc, #92]	@ (8002b8c <MX_SPI3_Init+0x64>)
 8002b2e:	4a18      	ldr	r2, [pc, #96]	@ (8002b90 <MX_SPI3_Init+0x68>)
 8002b30:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002b32:	4b16      	ldr	r3, [pc, #88]	@ (8002b8c <MX_SPI3_Init+0x64>)
 8002b34:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002b38:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002b3a:	4b14      	ldr	r3, [pc, #80]	@ (8002b8c <MX_SPI3_Init+0x64>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b40:	4b12      	ldr	r3, [pc, #72]	@ (8002b8c <MX_SPI3_Init+0x64>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b46:	4b11      	ldr	r3, [pc, #68]	@ (8002b8c <MX_SPI3_Init+0x64>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b4c:	4b0f      	ldr	r3, [pc, #60]	@ (8002b8c <MX_SPI3_Init+0x64>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002b52:	4b0e      	ldr	r3, [pc, #56]	@ (8002b8c <MX_SPI3_Init+0x64>)
 8002b54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b58:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8002b8c <MX_SPI3_Init+0x64>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b60:	4b0a      	ldr	r3, [pc, #40]	@ (8002b8c <MX_SPI3_Init+0x64>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b66:	4b09      	ldr	r3, [pc, #36]	@ (8002b8c <MX_SPI3_Init+0x64>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b6c:	4b07      	ldr	r3, [pc, #28]	@ (8002b8c <MX_SPI3_Init+0x64>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002b72:	4b06      	ldr	r3, [pc, #24]	@ (8002b8c <MX_SPI3_Init+0x64>)
 8002b74:	220a      	movs	r2, #10
 8002b76:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002b78:	4804      	ldr	r0, [pc, #16]	@ (8002b8c <MX_SPI3_Init+0x64>)
 8002b7a:	f002 fffd 	bl	8005b78 <HAL_SPI_Init>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002b84:	f7ff ff5e 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002b88:	bf00      	nop
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	20000560 	.word	0x20000560
 8002b90:	40003c00 	.word	0x40003c00

08002b94 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b08e      	sub	sp, #56	@ 0x38
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	605a      	str	r2, [r3, #4]
 8002ba6:	609a      	str	r2, [r3, #8]
 8002ba8:	60da      	str	r2, [r3, #12]
 8002baa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a6e      	ldr	r2, [pc, #440]	@ (8002d6c <HAL_SPI_MspInit+0x1d8>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d12c      	bne.n	8002c10 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	623b      	str	r3, [r7, #32]
 8002bba:	4b6d      	ldr	r3, [pc, #436]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bbe:	4a6c      	ldr	r2, [pc, #432]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002bc0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002bc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bc6:	4b6a      	ldr	r3, [pc, #424]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bce:	623b      	str	r3, [r7, #32]
 8002bd0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	61fb      	str	r3, [r7, #28]
 8002bd6:	4b66      	ldr	r3, [pc, #408]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bda:	4a65      	ldr	r2, [pc, #404]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002bdc:	f043 0301 	orr.w	r3, r3, #1
 8002be0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002be2:	4b63      	ldr	r3, [pc, #396]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	61fb      	str	r3, [r7, #28]
 8002bec:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 8002bee:	23e0      	movs	r3, #224	@ 0xe0
 8002bf0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002bfe:	2305      	movs	r3, #5
 8002c00:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c06:	4619      	mov	r1, r3
 8002c08:	485a      	ldr	r0, [pc, #360]	@ (8002d74 <HAL_SPI_MspInit+0x1e0>)
 8002c0a:	f001 f969 	bl	8003ee0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002c0e:	e0a9      	b.n	8002d64 <HAL_SPI_MspInit+0x1d0>
  else if(spiHandle->Instance==SPI2)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a58      	ldr	r2, [pc, #352]	@ (8002d78 <HAL_SPI_MspInit+0x1e4>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d162      	bne.n	8002ce0 <HAL_SPI_MspInit+0x14c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	61bb      	str	r3, [r7, #24]
 8002c1e:	4b54      	ldr	r3, [pc, #336]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c22:	4a53      	ldr	r2, [pc, #332]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002c24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c28:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c2a:	4b51      	ldr	r3, [pc, #324]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c32:	61bb      	str	r3, [r7, #24]
 8002c34:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c36:	2300      	movs	r3, #0
 8002c38:	617b      	str	r3, [r7, #20]
 8002c3a:	4b4d      	ldr	r3, [pc, #308]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c3e:	4a4c      	ldr	r2, [pc, #304]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002c40:	f043 0302 	orr.w	r3, r3, #2
 8002c44:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c46:	4b4a      	ldr	r3, [pc, #296]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	617b      	str	r3, [r7, #20]
 8002c50:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = BMP_SCK_Pin|BMP_MISO_Pin|BMP_MOSI_Pin;
 8002c52:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002c56:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c58:	2302      	movs	r3, #2
 8002c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c60:	2303      	movs	r3, #3
 8002c62:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c64:	2305      	movs	r3, #5
 8002c66:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4843      	ldr	r0, [pc, #268]	@ (8002d7c <HAL_SPI_MspInit+0x1e8>)
 8002c70:	f001 f936 	bl	8003ee0 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8002c74:	4b42      	ldr	r3, [pc, #264]	@ (8002d80 <HAL_SPI_MspInit+0x1ec>)
 8002c76:	4a43      	ldr	r2, [pc, #268]	@ (8002d84 <HAL_SPI_MspInit+0x1f0>)
 8002c78:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8002c7a:	4b41      	ldr	r3, [pc, #260]	@ (8002d80 <HAL_SPI_MspInit+0x1ec>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c80:	4b3f      	ldr	r3, [pc, #252]	@ (8002d80 <HAL_SPI_MspInit+0x1ec>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c86:	4b3e      	ldr	r3, [pc, #248]	@ (8002d80 <HAL_SPI_MspInit+0x1ec>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c8c:	4b3c      	ldr	r3, [pc, #240]	@ (8002d80 <HAL_SPI_MspInit+0x1ec>)
 8002c8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c92:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c94:	4b3a      	ldr	r3, [pc, #232]	@ (8002d80 <HAL_SPI_MspInit+0x1ec>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c9a:	4b39      	ldr	r3, [pc, #228]	@ (8002d80 <HAL_SPI_MspInit+0x1ec>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8002ca0:	4b37      	ldr	r3, [pc, #220]	@ (8002d80 <HAL_SPI_MspInit+0x1ec>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ca6:	4b36      	ldr	r3, [pc, #216]	@ (8002d80 <HAL_SPI_MspInit+0x1ec>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002cac:	4b34      	ldr	r3, [pc, #208]	@ (8002d80 <HAL_SPI_MspInit+0x1ec>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002cb2:	4833      	ldr	r0, [pc, #204]	@ (8002d80 <HAL_SPI_MspInit+0x1ec>)
 8002cb4:	f000 fe08 	bl	80038c8 <HAL_DMA_Init>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <HAL_SPI_MspInit+0x12e>
      Error_Handler();
 8002cbe:	f7ff fec1 	bl	8002a44 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a2e      	ldr	r2, [pc, #184]	@ (8002d80 <HAL_SPI_MspInit+0x1ec>)
 8002cc6:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002cc8:	4a2d      	ldr	r2, [pc, #180]	@ (8002d80 <HAL_SPI_MspInit+0x1ec>)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8002cce:	2200      	movs	r2, #0
 8002cd0:	2105      	movs	r1, #5
 8002cd2:	2024      	movs	r0, #36	@ 0x24
 8002cd4:	f000 fdce 	bl	8003874 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002cd8:	2024      	movs	r0, #36	@ 0x24
 8002cda:	f000 fde7 	bl	80038ac <HAL_NVIC_EnableIRQ>
}
 8002cde:	e041      	b.n	8002d64 <HAL_SPI_MspInit+0x1d0>
  else if(spiHandle->Instance==SPI3)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a28      	ldr	r2, [pc, #160]	@ (8002d88 <HAL_SPI_MspInit+0x1f4>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d13c      	bne.n	8002d64 <HAL_SPI_MspInit+0x1d0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	613b      	str	r3, [r7, #16]
 8002cee:	4b20      	ldr	r3, [pc, #128]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf2:	4a1f      	ldr	r2, [pc, #124]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002cf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002cf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cfa:	4b1d      	ldr	r3, [pc, #116]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d02:	613b      	str	r3, [r7, #16]
 8002d04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	60fb      	str	r3, [r7, #12]
 8002d0a:	4b19      	ldr	r3, [pc, #100]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d0e:	4a18      	ldr	r2, [pc, #96]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002d10:	f043 0302 	orr.w	r3, r3, #2
 8002d14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d16:	4b16      	ldr	r3, [pc, #88]	@ (8002d70 <HAL_SPI_MspInit+0x1dc>)
 8002d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d1a:	f003 0302 	and.w	r3, r3, #2
 8002d1e:	60fb      	str	r3, [r7, #12]
 8002d20:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = NRF_SCK_Pin;
 8002d22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d28:	2302      	movs	r3, #2
 8002d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d30:	2303      	movs	r3, #3
 8002d32:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8002d34:	2307      	movs	r3, #7
 8002d36:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(NRF_SCK_GPIO_Port, &GPIO_InitStruct);
 8002d38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	480f      	ldr	r0, [pc, #60]	@ (8002d7c <HAL_SPI_MspInit+0x1e8>)
 8002d40:	f001 f8ce 	bl	8003ee0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = NRF_MISO_Pin|NRF_MOSI_Pin;
 8002d44:	2330      	movs	r3, #48	@ 0x30
 8002d46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d48:	2302      	movs	r3, #2
 8002d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d50:	2303      	movs	r3, #3
 8002d52:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002d54:	2306      	movs	r3, #6
 8002d56:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	4807      	ldr	r0, [pc, #28]	@ (8002d7c <HAL_SPI_MspInit+0x1e8>)
 8002d60:	f001 f8be 	bl	8003ee0 <HAL_GPIO_Init>
}
 8002d64:	bf00      	nop
 8002d66:	3738      	adds	r7, #56	@ 0x38
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	40013000 	.word	0x40013000
 8002d70:	40023800 	.word	0x40023800
 8002d74:	40020000 	.word	0x40020000
 8002d78:	40003800 	.word	0x40003800
 8002d7c:	40020400 	.word	0x40020400
 8002d80:	200005b8 	.word	0x200005b8
 8002d84:	40026058 	.word	0x40026058
 8002d88:	40003c00 	.word	0x40003c00

08002d8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b082      	sub	sp, #8
 8002d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	607b      	str	r3, [r7, #4]
 8002d96:	4b12      	ldr	r3, [pc, #72]	@ (8002de0 <HAL_MspInit+0x54>)
 8002d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9a:	4a11      	ldr	r2, [pc, #68]	@ (8002de0 <HAL_MspInit+0x54>)
 8002d9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002da0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002da2:	4b0f      	ldr	r3, [pc, #60]	@ (8002de0 <HAL_MspInit+0x54>)
 8002da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002da6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002daa:	607b      	str	r3, [r7, #4]
 8002dac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dae:	2300      	movs	r3, #0
 8002db0:	603b      	str	r3, [r7, #0]
 8002db2:	4b0b      	ldr	r3, [pc, #44]	@ (8002de0 <HAL_MspInit+0x54>)
 8002db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db6:	4a0a      	ldr	r2, [pc, #40]	@ (8002de0 <HAL_MspInit+0x54>)
 8002db8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dbe:	4b08      	ldr	r3, [pc, #32]	@ (8002de0 <HAL_MspInit+0x54>)
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dc6:	603b      	str	r3, [r7, #0]
 8002dc8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002dca:	2200      	movs	r2, #0
 8002dcc:	210f      	movs	r1, #15
 8002dce:	f06f 0001 	mvn.w	r0, #1
 8002dd2:	f000 fd4f 	bl	8003874 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dd6:	bf00      	nop
 8002dd8:	3708      	adds	r7, #8
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	40023800 	.word	0x40023800

08002de4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b08c      	sub	sp, #48	@ 0x30
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002dec:	2300      	movs	r3, #0
 8002dee:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002df0:	2300      	movs	r3, #0
 8002df2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8002df4:	2300      	movs	r3, #0
 8002df6:	60bb      	str	r3, [r7, #8]
 8002df8:	4b2e      	ldr	r3, [pc, #184]	@ (8002eb4 <HAL_InitTick+0xd0>)
 8002dfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dfc:	4a2d      	ldr	r2, [pc, #180]	@ (8002eb4 <HAL_InitTick+0xd0>)
 8002dfe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e02:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e04:	4b2b      	ldr	r3, [pc, #172]	@ (8002eb4 <HAL_InitTick+0xd0>)
 8002e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e08:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e0c:	60bb      	str	r3, [r7, #8]
 8002e0e:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002e10:	f107 020c 	add.w	r2, r7, #12
 8002e14:	f107 0310 	add.w	r3, r7, #16
 8002e18:	4611      	mov	r1, r2
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f002 fe7a 	bl	8005b14 <HAL_RCC_GetClockConfig>
  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002e20:	f002 fe64 	bl	8005aec <HAL_RCC_GetPCLK2Freq>
 8002e24:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e28:	4a23      	ldr	r2, [pc, #140]	@ (8002eb8 <HAL_InitTick+0xd4>)
 8002e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2e:	0c9b      	lsrs	r3, r3, #18
 8002e30:	3b01      	subs	r3, #1
 8002e32:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8002e34:	4b21      	ldr	r3, [pc, #132]	@ (8002ebc <HAL_InitTick+0xd8>)
 8002e36:	4a22      	ldr	r2, [pc, #136]	@ (8002ec0 <HAL_InitTick+0xdc>)
 8002e38:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8002e3a:	4b20      	ldr	r3, [pc, #128]	@ (8002ebc <HAL_InitTick+0xd8>)
 8002e3c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002e40:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8002e42:	4a1e      	ldr	r2, [pc, #120]	@ (8002ebc <HAL_InitTick+0xd8>)
 8002e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e46:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8002e48:	4b1c      	ldr	r3, [pc, #112]	@ (8002ebc <HAL_InitTick+0xd8>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8002ebc <HAL_InitTick+0xd8>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e54:	4b19      	ldr	r3, [pc, #100]	@ (8002ebc <HAL_InitTick+0xd8>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8002e5a:	4818      	ldr	r0, [pc, #96]	@ (8002ebc <HAL_InitTick+0xd8>)
 8002e5c:	f003 fd70 	bl	8006940 <HAL_TIM_Base_Init>
 8002e60:	4603      	mov	r3, r0
 8002e62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002e66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d11b      	bne.n	8002ea6 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8002e6e:	4813      	ldr	r0, [pc, #76]	@ (8002ebc <HAL_InitTick+0xd8>)
 8002e70:	f003 fdc0 	bl	80069f4 <HAL_TIM_Base_Start_IT>
 8002e74:	4603      	mov	r3, r0
 8002e76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002e7a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d111      	bne.n	8002ea6 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002e82:	201a      	movs	r0, #26
 8002e84:	f000 fd12 	bl	80038ac <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2b0f      	cmp	r3, #15
 8002e8c:	d808      	bhi.n	8002ea0 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8002e8e:	2200      	movs	r2, #0
 8002e90:	6879      	ldr	r1, [r7, #4]
 8002e92:	201a      	movs	r0, #26
 8002e94:	f000 fcee 	bl	8003874 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e98:	4a0a      	ldr	r2, [pc, #40]	@ (8002ec4 <HAL_InitTick+0xe0>)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6013      	str	r3, [r2, #0]
 8002e9e:	e002      	b.n	8002ea6 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002ea6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3730      	adds	r7, #48	@ 0x30
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	40023800 	.word	0x40023800
 8002eb8:	431bde83 	.word	0x431bde83
 8002ebc:	20000618 	.word	0x20000618
 8002ec0:	40014800 	.word	0x40014800
 8002ec4:	20000004 	.word	0x20000004

08002ec8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ecc:	bf00      	nop
 8002ece:	e7fd      	b.n	8002ecc <NMI_Handler+0x4>

08002ed0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ed4:	bf00      	nop
 8002ed6:	e7fd      	b.n	8002ed4 <HardFault_Handler+0x4>

08002ed8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002edc:	bf00      	nop
 8002ede:	e7fd      	b.n	8002edc <MemManage_Handler+0x4>

08002ee0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ee4:	bf00      	nop
 8002ee6:	e7fd      	b.n	8002ee4 <BusFault_Handler+0x4>

08002ee8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002eec:	bf00      	nop
 8002eee:	e7fd      	b.n	8002eec <UsageFault_Handler+0x4>

08002ef0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ef4:	bf00      	nop
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
	...

08002f00 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8002f04:	4802      	ldr	r0, [pc, #8]	@ (8002f10 <DMA1_Stream3_IRQHandler+0x10>)
 8002f06:	f000 fdaf 	bl	8003a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002f0a:	bf00      	nop
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	200005b8 	.word	0x200005b8

08002f14 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002f18:	4802      	ldr	r0, [pc, #8]	@ (8002f24 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002f1a:	f003 fdcd 	bl	8006ab8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002f1e:	bf00      	nop
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	20000618 	.word	0x20000618

08002f28 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002f2c:	4802      	ldr	r0, [pc, #8]	@ (8002f38 <SPI2_IRQHandler+0x10>)
 8002f2e:	f003 fab3 	bl	8006498 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002f32:	bf00      	nop
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	20000508 	.word	0x20000508

08002f3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f40:	4b06      	ldr	r3, [pc, #24]	@ (8002f5c <SystemInit+0x20>)
 8002f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f46:	4a05      	ldr	r2, [pc, #20]	@ (8002f5c <SystemInit+0x20>)
 8002f48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f50:	bf00      	nop
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	e000ed00 	.word	0xe000ed00

08002f60 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f64:	4b11      	ldr	r3, [pc, #68]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f66:	4a12      	ldr	r2, [pc, #72]	@ (8002fb0 <MX_USART1_UART_Init+0x50>)
 8002f68:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002f6a:	4b10      	ldr	r3, [pc, #64]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002f70:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f72:	4b0e      	ldr	r3, [pc, #56]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f78:	4b0c      	ldr	r3, [pc, #48]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f84:	4b09      	ldr	r3, [pc, #36]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f86:	220c      	movs	r2, #12
 8002f88:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f8a:	4b08      	ldr	r3, [pc, #32]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f90:	4b06      	ldr	r3, [pc, #24]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f96:	4805      	ldr	r0, [pc, #20]	@ (8002fac <MX_USART1_UART_Init+0x4c>)
 8002f98:	f003 ff46 	bl	8006e28 <HAL_UART_Init>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002fa2:	f7ff fd4f 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002fa6:	bf00      	nop
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	20000660 	.word	0x20000660
 8002fb0:	40011000 	.word	0x40011000

08002fb4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002fb8:	4b11      	ldr	r3, [pc, #68]	@ (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fba:	4a12      	ldr	r2, [pc, #72]	@ (8003004 <MX_USART2_UART_Init+0x50>)
 8002fbc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002fbe:	4b10      	ldr	r3, [pc, #64]	@ (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002fc4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002fd8:	4b09      	ldr	r3, [pc, #36]	@ (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fda:	220c      	movs	r2, #12
 8002fdc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fde:	4b08      	ldr	r3, [pc, #32]	@ (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fe4:	4b06      	ldr	r3, [pc, #24]	@ (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002fea:	4805      	ldr	r0, [pc, #20]	@ (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fec:	f003 ff1c 	bl	8006e28 <HAL_UART_Init>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d001      	beq.n	8002ffa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002ff6:	f7ff fd25 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002ffa:	bf00      	nop
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	200006a8 	.word	0x200006a8
 8003004:	40004400 	.word	0x40004400

08003008 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b08c      	sub	sp, #48	@ 0x30
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003010:	f107 031c 	add.w	r3, r7, #28
 8003014:	2200      	movs	r2, #0
 8003016:	601a      	str	r2, [r3, #0]
 8003018:	605a      	str	r2, [r3, #4]
 800301a:	609a      	str	r2, [r3, #8]
 800301c:	60da      	str	r2, [r3, #12]
 800301e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a32      	ldr	r2, [pc, #200]	@ (80030f0 <HAL_UART_MspInit+0xe8>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d12d      	bne.n	8003086 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800302a:	2300      	movs	r3, #0
 800302c:	61bb      	str	r3, [r7, #24]
 800302e:	4b31      	ldr	r3, [pc, #196]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 8003030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003032:	4a30      	ldr	r2, [pc, #192]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 8003034:	f043 0310 	orr.w	r3, r3, #16
 8003038:	6453      	str	r3, [r2, #68]	@ 0x44
 800303a:	4b2e      	ldr	r3, [pc, #184]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 800303c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800303e:	f003 0310 	and.w	r3, r3, #16
 8003042:	61bb      	str	r3, [r7, #24]
 8003044:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003046:	2300      	movs	r3, #0
 8003048:	617b      	str	r3, [r7, #20]
 800304a:	4b2a      	ldr	r3, [pc, #168]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 800304c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304e:	4a29      	ldr	r2, [pc, #164]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 8003050:	f043 0301 	orr.w	r3, r3, #1
 8003054:	6313      	str	r3, [r2, #48]	@ 0x30
 8003056:	4b27      	ldr	r3, [pc, #156]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 8003058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	617b      	str	r3, [r7, #20]
 8003060:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 8003062:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003066:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003068:	2302      	movs	r3, #2
 800306a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306c:	2300      	movs	r3, #0
 800306e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003070:	2303      	movs	r3, #3
 8003072:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003074:	2307      	movs	r3, #7
 8003076:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003078:	f107 031c 	add.w	r3, r7, #28
 800307c:	4619      	mov	r1, r3
 800307e:	481e      	ldr	r0, [pc, #120]	@ (80030f8 <HAL_UART_MspInit+0xf0>)
 8003080:	f000 ff2e 	bl	8003ee0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003084:	e030      	b.n	80030e8 <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART2)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a1c      	ldr	r2, [pc, #112]	@ (80030fc <HAL_UART_MspInit+0xf4>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d12b      	bne.n	80030e8 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003090:	2300      	movs	r3, #0
 8003092:	613b      	str	r3, [r7, #16]
 8003094:	4b17      	ldr	r3, [pc, #92]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 8003096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003098:	4a16      	ldr	r2, [pc, #88]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 800309a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800309e:	6413      	str	r3, [r2, #64]	@ 0x40
 80030a0:	4b14      	ldr	r3, [pc, #80]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 80030a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a8:	613b      	str	r3, [r7, #16]
 80030aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ac:	2300      	movs	r3, #0
 80030ae:	60fb      	str	r3, [r7, #12]
 80030b0:	4b10      	ldr	r3, [pc, #64]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 80030b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b4:	4a0f      	ldr	r2, [pc, #60]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 80030b6:	f043 0301 	orr.w	r3, r3, #1
 80030ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80030bc:	4b0d      	ldr	r3, [pc, #52]	@ (80030f4 <HAL_UART_MspInit+0xec>)
 80030be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c0:	f003 0301 	and.w	r3, r3, #1
 80030c4:	60fb      	str	r3, [r7, #12]
 80030c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80030c8:	230c      	movs	r3, #12
 80030ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030cc:	2302      	movs	r3, #2
 80030ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d0:	2300      	movs	r3, #0
 80030d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030d4:	2303      	movs	r3, #3
 80030d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80030d8:	2307      	movs	r3, #7
 80030da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030dc:	f107 031c 	add.w	r3, r7, #28
 80030e0:	4619      	mov	r1, r3
 80030e2:	4805      	ldr	r0, [pc, #20]	@ (80030f8 <HAL_UART_MspInit+0xf0>)
 80030e4:	f000 fefc 	bl	8003ee0 <HAL_GPIO_Init>
}
 80030e8:	bf00      	nop
 80030ea:	3730      	adds	r7, #48	@ 0x30
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	40011000 	.word	0x40011000
 80030f4:	40023800 	.word	0x40023800
 80030f8:	40020000 	.word	0x40020000
 80030fc:	40004400 	.word	0x40004400

08003100 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003100:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003138 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003104:	f7ff ff1a 	bl	8002f3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003108:	480c      	ldr	r0, [pc, #48]	@ (800313c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800310a:	490d      	ldr	r1, [pc, #52]	@ (8003140 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800310c:	4a0d      	ldr	r2, [pc, #52]	@ (8003144 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800310e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003110:	e002      	b.n	8003118 <LoopCopyDataInit>

08003112 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003112:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003114:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003116:	3304      	adds	r3, #4

08003118 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003118:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800311a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800311c:	d3f9      	bcc.n	8003112 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800311e:	4a0a      	ldr	r2, [pc, #40]	@ (8003148 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003120:	4c0a      	ldr	r4, [pc, #40]	@ (800314c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003122:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003124:	e001      	b.n	800312a <LoopFillZerobss>

08003126 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003126:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003128:	3204      	adds	r2, #4

0800312a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800312a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800312c:	d3fb      	bcc.n	8003126 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800312e:	f005 fbaf 	bl	8008890 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003132:	f7ff fbeb 	bl	800290c <main>
  bx  lr    
 8003136:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003138:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800313c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003140:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8003144:	08008e18 	.word	0x08008e18
  ldr r2, =_sbss
 8003148:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800314c:	20004580 	.word	0x20004580

08003150 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003150:	e7fe      	b.n	8003150 <ADC_IRQHandler>
	...

08003154 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003158:	4b0e      	ldr	r3, [pc, #56]	@ (8003194 <HAL_Init+0x40>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a0d      	ldr	r2, [pc, #52]	@ (8003194 <HAL_Init+0x40>)
 800315e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003162:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003164:	4b0b      	ldr	r3, [pc, #44]	@ (8003194 <HAL_Init+0x40>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a0a      	ldr	r2, [pc, #40]	@ (8003194 <HAL_Init+0x40>)
 800316a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800316e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003170:	4b08      	ldr	r3, [pc, #32]	@ (8003194 <HAL_Init+0x40>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a07      	ldr	r2, [pc, #28]	@ (8003194 <HAL_Init+0x40>)
 8003176:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800317a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800317c:	2003      	movs	r0, #3
 800317e:	f000 fb6e 	bl	800385e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003182:	200f      	movs	r0, #15
 8003184:	f7ff fe2e 	bl	8002de4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003188:	f7ff fe00 	bl	8002d8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	40023c00 	.word	0x40023c00

08003198 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800319c:	4b06      	ldr	r3, [pc, #24]	@ (80031b8 <HAL_IncTick+0x20>)
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	461a      	mov	r2, r3
 80031a2:	4b06      	ldr	r3, [pc, #24]	@ (80031bc <HAL_IncTick+0x24>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4413      	add	r3, r2
 80031a8:	4a04      	ldr	r2, [pc, #16]	@ (80031bc <HAL_IncTick+0x24>)
 80031aa:	6013      	str	r3, [r2, #0]
}
 80031ac:	bf00      	nop
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	20000008 	.word	0x20000008
 80031bc:	200006f0 	.word	0x200006f0

080031c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031c0:	b480      	push	{r7}
 80031c2:	af00      	add	r7, sp, #0
  return uwTick;
 80031c4:	4b03      	ldr	r3, [pc, #12]	@ (80031d4 <HAL_GetTick+0x14>)
 80031c6:	681b      	ldr	r3, [r3, #0]
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	200006f0 	.word	0x200006f0

080031d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031e0:	f7ff ffee 	bl	80031c0 <HAL_GetTick>
 80031e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f0:	d005      	beq.n	80031fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031f2:	4b0a      	ldr	r3, [pc, #40]	@ (800321c <HAL_Delay+0x44>)
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	461a      	mov	r2, r3
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	4413      	add	r3, r2
 80031fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80031fe:	bf00      	nop
 8003200:	f7ff ffde 	bl	80031c0 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	68fa      	ldr	r2, [r7, #12]
 800320c:	429a      	cmp	r2, r3
 800320e:	d8f7      	bhi.n	8003200 <HAL_Delay+0x28>
  {
  }
}
 8003210:	bf00      	nop
 8003212:	bf00      	nop
 8003214:	3710      	adds	r7, #16
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	20000008 	.word	0x20000008

08003220 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003228:	2300      	movs	r3, #0
 800322a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e033      	b.n	800329e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323a:	2b00      	cmp	r3, #0
 800323c:	d109      	bne.n	8003252 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f7fe ffe6 	bl	8002210 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003256:	f003 0310 	and.w	r3, r3, #16
 800325a:	2b00      	cmp	r3, #0
 800325c:	d118      	bne.n	8003290 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003262:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003266:	f023 0302 	bic.w	r3, r3, #2
 800326a:	f043 0202 	orr.w	r2, r3, #2
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f000 f94a 	bl	800350c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003282:	f023 0303 	bic.w	r3, r3, #3
 8003286:	f043 0201 	orr.w	r2, r3, #1
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	641a      	str	r2, [r3, #64]	@ 0x40
 800328e:	e001      	b.n	8003294 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800329c:	7bfb      	ldrb	r3, [r7, #15]
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3710      	adds	r7, #16
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
	...

080032a8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b085      	sub	sp, #20
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d101      	bne.n	80032c4 <HAL_ADC_ConfigChannel+0x1c>
 80032c0:	2302      	movs	r3, #2
 80032c2:	e113      	b.n	80034ec <HAL_ADC_ConfigChannel+0x244>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2b09      	cmp	r3, #9
 80032d2:	d925      	bls.n	8003320 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	68d9      	ldr	r1, [r3, #12]
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	b29b      	uxth	r3, r3
 80032e0:	461a      	mov	r2, r3
 80032e2:	4613      	mov	r3, r2
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	4413      	add	r3, r2
 80032e8:	3b1e      	subs	r3, #30
 80032ea:	2207      	movs	r2, #7
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	43da      	mvns	r2, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	400a      	ands	r2, r1
 80032f8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68d9      	ldr	r1, [r3, #12]
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	689a      	ldr	r2, [r3, #8]
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	b29b      	uxth	r3, r3
 800330a:	4618      	mov	r0, r3
 800330c:	4603      	mov	r3, r0
 800330e:	005b      	lsls	r3, r3, #1
 8003310:	4403      	add	r3, r0
 8003312:	3b1e      	subs	r3, #30
 8003314:	409a      	lsls	r2, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	430a      	orrs	r2, r1
 800331c:	60da      	str	r2, [r3, #12]
 800331e:	e022      	b.n	8003366 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	6919      	ldr	r1, [r3, #16]
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	b29b      	uxth	r3, r3
 800332c:	461a      	mov	r2, r3
 800332e:	4613      	mov	r3, r2
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	4413      	add	r3, r2
 8003334:	2207      	movs	r2, #7
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	43da      	mvns	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	400a      	ands	r2, r1
 8003342:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	6919      	ldr	r1, [r3, #16]
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	689a      	ldr	r2, [r3, #8]
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	b29b      	uxth	r3, r3
 8003354:	4618      	mov	r0, r3
 8003356:	4603      	mov	r3, r0
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	4403      	add	r3, r0
 800335c:	409a      	lsls	r2, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	430a      	orrs	r2, r1
 8003364:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	2b06      	cmp	r3, #6
 800336c:	d824      	bhi.n	80033b8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	4613      	mov	r3, r2
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	4413      	add	r3, r2
 800337e:	3b05      	subs	r3, #5
 8003380:	221f      	movs	r2, #31
 8003382:	fa02 f303 	lsl.w	r3, r2, r3
 8003386:	43da      	mvns	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	400a      	ands	r2, r1
 800338e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	b29b      	uxth	r3, r3
 800339c:	4618      	mov	r0, r3
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	3b05      	subs	r3, #5
 80033aa:	fa00 f203 	lsl.w	r2, r0, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	430a      	orrs	r2, r1
 80033b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80033b6:	e04c      	b.n	8003452 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	2b0c      	cmp	r3, #12
 80033be:	d824      	bhi.n	800340a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	685a      	ldr	r2, [r3, #4]
 80033ca:	4613      	mov	r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	4413      	add	r3, r2
 80033d0:	3b23      	subs	r3, #35	@ 0x23
 80033d2:	221f      	movs	r2, #31
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	43da      	mvns	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	400a      	ands	r2, r1
 80033e0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	4618      	mov	r0, r3
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685a      	ldr	r2, [r3, #4]
 80033f4:	4613      	mov	r3, r2
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	4413      	add	r3, r2
 80033fa:	3b23      	subs	r3, #35	@ 0x23
 80033fc:	fa00 f203 	lsl.w	r2, r0, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	430a      	orrs	r2, r1
 8003406:	631a      	str	r2, [r3, #48]	@ 0x30
 8003408:	e023      	b.n	8003452 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	4613      	mov	r3, r2
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	4413      	add	r3, r2
 800341a:	3b41      	subs	r3, #65	@ 0x41
 800341c:	221f      	movs	r2, #31
 800341e:	fa02 f303 	lsl.w	r3, r2, r3
 8003422:	43da      	mvns	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	400a      	ands	r2, r1
 800342a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	b29b      	uxth	r3, r3
 8003438:	4618      	mov	r0, r3
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685a      	ldr	r2, [r3, #4]
 800343e:	4613      	mov	r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	4413      	add	r3, r2
 8003444:	3b41      	subs	r3, #65	@ 0x41
 8003446:	fa00 f203 	lsl.w	r2, r0, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003452:	4b29      	ldr	r3, [pc, #164]	@ (80034f8 <HAL_ADC_ConfigChannel+0x250>)
 8003454:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a28      	ldr	r2, [pc, #160]	@ (80034fc <HAL_ADC_ConfigChannel+0x254>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d10f      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x1d8>
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2b12      	cmp	r3, #18
 8003466:	d10b      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a1d      	ldr	r2, [pc, #116]	@ (80034fc <HAL_ADC_ConfigChannel+0x254>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d12b      	bne.n	80034e2 <HAL_ADC_ConfigChannel+0x23a>
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a1c      	ldr	r2, [pc, #112]	@ (8003500 <HAL_ADC_ConfigChannel+0x258>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d003      	beq.n	800349c <HAL_ADC_ConfigChannel+0x1f4>
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2b11      	cmp	r3, #17
 800349a:	d122      	bne.n	80034e2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a11      	ldr	r2, [pc, #68]	@ (8003500 <HAL_ADC_ConfigChannel+0x258>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d111      	bne.n	80034e2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034be:	4b11      	ldr	r3, [pc, #68]	@ (8003504 <HAL_ADC_ConfigChannel+0x25c>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a11      	ldr	r2, [pc, #68]	@ (8003508 <HAL_ADC_ConfigChannel+0x260>)
 80034c4:	fba2 2303 	umull	r2, r3, r2, r3
 80034c8:	0c9a      	lsrs	r2, r3, #18
 80034ca:	4613      	mov	r3, r2
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	4413      	add	r3, r2
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80034d4:	e002      	b.n	80034dc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	3b01      	subs	r3, #1
 80034da:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1f9      	bne.n	80034d6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3714      	adds	r7, #20
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr
 80034f8:	40012300 	.word	0x40012300
 80034fc:	40012000 	.word	0x40012000
 8003500:	10000012 	.word	0x10000012
 8003504:	20000000 	.word	0x20000000
 8003508:	431bde83 	.word	0x431bde83

0800350c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800350c:	b480      	push	{r7}
 800350e:	b085      	sub	sp, #20
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003514:	4b79      	ldr	r3, [pc, #484]	@ (80036fc <ADC_Init+0x1f0>)
 8003516:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	431a      	orrs	r2, r3
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	685a      	ldr	r2, [r3, #4]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003540:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	6859      	ldr	r1, [r3, #4]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	691b      	ldr	r3, [r3, #16]
 800354c:	021a      	lsls	r2, r3, #8
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	430a      	orrs	r2, r1
 8003554:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	685a      	ldr	r2, [r3, #4]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003564:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6859      	ldr	r1, [r3, #4]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	689a      	ldr	r2, [r3, #8]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	430a      	orrs	r2, r1
 8003576:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	689a      	ldr	r2, [r3, #8]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003586:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6899      	ldr	r1, [r3, #8]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	68da      	ldr	r2, [r3, #12]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	430a      	orrs	r2, r1
 8003598:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800359e:	4a58      	ldr	r2, [pc, #352]	@ (8003700 <ADC_Init+0x1f4>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d022      	beq.n	80035ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	689a      	ldr	r2, [r3, #8]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80035b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	6899      	ldr	r1, [r3, #8]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	430a      	orrs	r2, r1
 80035c4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	689a      	ldr	r2, [r3, #8]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80035d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	6899      	ldr	r1, [r3, #8]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	430a      	orrs	r2, r1
 80035e6:	609a      	str	r2, [r3, #8]
 80035e8:	e00f      	b.n	800360a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	689a      	ldr	r2, [r3, #8]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80035f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	689a      	ldr	r2, [r3, #8]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003608:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	689a      	ldr	r2, [r3, #8]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f022 0202 	bic.w	r2, r2, #2
 8003618:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	6899      	ldr	r1, [r3, #8]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	7e1b      	ldrb	r3, [r3, #24]
 8003624:	005a      	lsls	r2, r3, #1
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d01b      	beq.n	8003670 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	685a      	ldr	r2, [r3, #4]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003646:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	685a      	ldr	r2, [r3, #4]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003656:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6859      	ldr	r1, [r3, #4]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003662:	3b01      	subs	r3, #1
 8003664:	035a      	lsls	r2, r3, #13
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	430a      	orrs	r2, r1
 800366c:	605a      	str	r2, [r3, #4]
 800366e:	e007      	b.n	8003680 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685a      	ldr	r2, [r3, #4]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800367e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800368e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	69db      	ldr	r3, [r3, #28]
 800369a:	3b01      	subs	r3, #1
 800369c:	051a      	lsls	r2, r3, #20
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	430a      	orrs	r2, r1
 80036a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689a      	ldr	r2, [r3, #8]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80036b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	6899      	ldr	r1, [r3, #8]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80036c2:	025a      	lsls	r2, r3, #9
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	689a      	ldr	r2, [r3, #8]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	6899      	ldr	r1, [r3, #8]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	029a      	lsls	r2, r3, #10
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	430a      	orrs	r2, r1
 80036ee:	609a      	str	r2, [r3, #8]
}
 80036f0:	bf00      	nop
 80036f2:	3714      	adds	r7, #20
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr
 80036fc:	40012300 	.word	0x40012300
 8003700:	0f000001 	.word	0x0f000001

08003704 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f003 0307 	and.w	r3, r3, #7
 8003712:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003714:	4b0c      	ldr	r3, [pc, #48]	@ (8003748 <__NVIC_SetPriorityGrouping+0x44>)
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800371a:	68ba      	ldr	r2, [r7, #8]
 800371c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003720:	4013      	ands	r3, r2
 8003722:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800372c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003730:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003734:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003736:	4a04      	ldr	r2, [pc, #16]	@ (8003748 <__NVIC_SetPriorityGrouping+0x44>)
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	60d3      	str	r3, [r2, #12]
}
 800373c:	bf00      	nop
 800373e:	3714      	adds	r7, #20
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr
 8003748:	e000ed00 	.word	0xe000ed00

0800374c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003750:	4b04      	ldr	r3, [pc, #16]	@ (8003764 <__NVIC_GetPriorityGrouping+0x18>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	0a1b      	lsrs	r3, r3, #8
 8003756:	f003 0307 	and.w	r3, r3, #7
}
 800375a:	4618      	mov	r0, r3
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr
 8003764:	e000ed00 	.word	0xe000ed00

08003768 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	4603      	mov	r3, r0
 8003770:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003776:	2b00      	cmp	r3, #0
 8003778:	db0b      	blt.n	8003792 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800377a:	79fb      	ldrb	r3, [r7, #7]
 800377c:	f003 021f 	and.w	r2, r3, #31
 8003780:	4907      	ldr	r1, [pc, #28]	@ (80037a0 <__NVIC_EnableIRQ+0x38>)
 8003782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003786:	095b      	lsrs	r3, r3, #5
 8003788:	2001      	movs	r0, #1
 800378a:	fa00 f202 	lsl.w	r2, r0, r2
 800378e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003792:	bf00      	nop
 8003794:	370c      	adds	r7, #12
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	e000e100 	.word	0xe000e100

080037a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	4603      	mov	r3, r0
 80037ac:	6039      	str	r1, [r7, #0]
 80037ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	db0a      	blt.n	80037ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	b2da      	uxtb	r2, r3
 80037bc:	490c      	ldr	r1, [pc, #48]	@ (80037f0 <__NVIC_SetPriority+0x4c>)
 80037be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c2:	0112      	lsls	r2, r2, #4
 80037c4:	b2d2      	uxtb	r2, r2
 80037c6:	440b      	add	r3, r1
 80037c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037cc:	e00a      	b.n	80037e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	b2da      	uxtb	r2, r3
 80037d2:	4908      	ldr	r1, [pc, #32]	@ (80037f4 <__NVIC_SetPriority+0x50>)
 80037d4:	79fb      	ldrb	r3, [r7, #7]
 80037d6:	f003 030f 	and.w	r3, r3, #15
 80037da:	3b04      	subs	r3, #4
 80037dc:	0112      	lsls	r2, r2, #4
 80037de:	b2d2      	uxtb	r2, r2
 80037e0:	440b      	add	r3, r1
 80037e2:	761a      	strb	r2, [r3, #24]
}
 80037e4:	bf00      	nop
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr
 80037f0:	e000e100 	.word	0xe000e100
 80037f4:	e000ed00 	.word	0xe000ed00

080037f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b089      	sub	sp, #36	@ 0x24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f003 0307 	and.w	r3, r3, #7
 800380a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	f1c3 0307 	rsb	r3, r3, #7
 8003812:	2b04      	cmp	r3, #4
 8003814:	bf28      	it	cs
 8003816:	2304      	movcs	r3, #4
 8003818:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	3304      	adds	r3, #4
 800381e:	2b06      	cmp	r3, #6
 8003820:	d902      	bls.n	8003828 <NVIC_EncodePriority+0x30>
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	3b03      	subs	r3, #3
 8003826:	e000      	b.n	800382a <NVIC_EncodePriority+0x32>
 8003828:	2300      	movs	r3, #0
 800382a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800382c:	f04f 32ff 	mov.w	r2, #4294967295
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43da      	mvns	r2, r3
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	401a      	ands	r2, r3
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003840:	f04f 31ff 	mov.w	r1, #4294967295
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	fa01 f303 	lsl.w	r3, r1, r3
 800384a:	43d9      	mvns	r1, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003850:	4313      	orrs	r3, r2
         );
}
 8003852:	4618      	mov	r0, r3
 8003854:	3724      	adds	r7, #36	@ 0x24
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr

0800385e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800385e:	b580      	push	{r7, lr}
 8003860:	b082      	sub	sp, #8
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f7ff ff4c 	bl	8003704 <__NVIC_SetPriorityGrouping>
}
 800386c:	bf00      	nop
 800386e:	3708      	adds	r7, #8
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}

08003874 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003874:	b580      	push	{r7, lr}
 8003876:	b086      	sub	sp, #24
 8003878:	af00      	add	r7, sp, #0
 800387a:	4603      	mov	r3, r0
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
 8003880:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003882:	2300      	movs	r3, #0
 8003884:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003886:	f7ff ff61 	bl	800374c <__NVIC_GetPriorityGrouping>
 800388a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800388c:	687a      	ldr	r2, [r7, #4]
 800388e:	68b9      	ldr	r1, [r7, #8]
 8003890:	6978      	ldr	r0, [r7, #20]
 8003892:	f7ff ffb1 	bl	80037f8 <NVIC_EncodePriority>
 8003896:	4602      	mov	r2, r0
 8003898:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800389c:	4611      	mov	r1, r2
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff ff80 	bl	80037a4 <__NVIC_SetPriority>
}
 80038a4:	bf00      	nop
 80038a6:	3718      	adds	r7, #24
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	4603      	mov	r3, r0
 80038b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ba:	4618      	mov	r0, r3
 80038bc:	f7ff ff54 	bl	8003768 <__NVIC_EnableIRQ>
}
 80038c0:	bf00      	nop
 80038c2:	3708      	adds	r7, #8
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b086      	sub	sp, #24
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80038d0:	2300      	movs	r3, #0
 80038d2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80038d4:	f7ff fc74 	bl	80031c0 <HAL_GetTick>
 80038d8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d101      	bne.n	80038e4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e099      	b.n	8003a18 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2202      	movs	r2, #2
 80038e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f022 0201 	bic.w	r2, r2, #1
 8003902:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003904:	e00f      	b.n	8003926 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003906:	f7ff fc5b 	bl	80031c0 <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	2b05      	cmp	r3, #5
 8003912:	d908      	bls.n	8003926 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2220      	movs	r2, #32
 8003918:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2203      	movs	r2, #3
 800391e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e078      	b.n	8003a18 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0301 	and.w	r3, r3, #1
 8003930:	2b00      	cmp	r3, #0
 8003932:	d1e8      	bne.n	8003906 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800393c:	697a      	ldr	r2, [r7, #20]
 800393e:	4b38      	ldr	r3, [pc, #224]	@ (8003a20 <HAL_DMA_Init+0x158>)
 8003940:	4013      	ands	r3, r2
 8003942:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685a      	ldr	r2, [r3, #4]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003952:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800395e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	699b      	ldr	r3, [r3, #24]
 8003964:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800396a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6a1b      	ldr	r3, [r3, #32]
 8003970:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003972:	697a      	ldr	r2, [r7, #20]
 8003974:	4313      	orrs	r3, r2
 8003976:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397c:	2b04      	cmp	r3, #4
 800397e:	d107      	bne.n	8003990 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003988:	4313      	orrs	r3, r2
 800398a:	697a      	ldr	r2, [r7, #20]
 800398c:	4313      	orrs	r3, r2
 800398e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	697a      	ldr	r2, [r7, #20]
 8003996:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	695b      	ldr	r3, [r3, #20]
 800399e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	f023 0307 	bic.w	r3, r3, #7
 80039a6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ac:	697a      	ldr	r2, [r7, #20]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b6:	2b04      	cmp	r3, #4
 80039b8:	d117      	bne.n	80039ea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039be:	697a      	ldr	r2, [r7, #20]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d00e      	beq.n	80039ea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	f000 fa0b 	bl	8003de8 <DMA_CheckFifoParam>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d008      	beq.n	80039ea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2240      	movs	r2, #64	@ 0x40
 80039dc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2201      	movs	r2, #1
 80039e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80039e6:	2301      	movs	r3, #1
 80039e8:	e016      	b.n	8003a18 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	697a      	ldr	r2, [r7, #20]
 80039f0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 f9c2 	bl	8003d7c <DMA_CalcBaseAndBitshift>
 80039f8:	4603      	mov	r3, r0
 80039fa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a00:	223f      	movs	r2, #63	@ 0x3f
 8003a02:	409a      	lsls	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2201      	movs	r2, #1
 8003a12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003a16:	2300      	movs	r3, #0
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3718      	adds	r7, #24
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	f010803f 	.word	0xf010803f

08003a24 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d004      	beq.n	8003a42 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2280      	movs	r2, #128	@ 0x80
 8003a3c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e00c      	b.n	8003a5c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2205      	movs	r2, #5
 8003a46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 0201 	bic.w	r2, r2, #1
 8003a58:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b086      	sub	sp, #24
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a74:	4b8e      	ldr	r3, [pc, #568]	@ (8003cb0 <HAL_DMA_IRQHandler+0x248>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a8e      	ldr	r2, [pc, #568]	@ (8003cb4 <HAL_DMA_IRQHandler+0x24c>)
 8003a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a7e:	0a9b      	lsrs	r3, r3, #10
 8003a80:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a86:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a92:	2208      	movs	r2, #8
 8003a94:	409a      	lsls	r2, r3
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d01a      	beq.n	8003ad4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0304 	and.w	r3, r3, #4
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d013      	beq.n	8003ad4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f022 0204 	bic.w	r2, r2, #4
 8003aba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ac0:	2208      	movs	r2, #8
 8003ac2:	409a      	lsls	r2, r3
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003acc:	f043 0201 	orr.w	r2, r3, #1
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ad8:	2201      	movs	r2, #1
 8003ada:	409a      	lsls	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	4013      	ands	r3, r2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d012      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d00b      	beq.n	8003b0a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003af6:	2201      	movs	r2, #1
 8003af8:	409a      	lsls	r2, r3
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b02:	f043 0202 	orr.w	r2, r3, #2
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b0e:	2204      	movs	r2, #4
 8003b10:	409a      	lsls	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	4013      	ands	r3, r2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d012      	beq.n	8003b40 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00b      	beq.n	8003b40 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b2c:	2204      	movs	r2, #4
 8003b2e:	409a      	lsls	r2, r3
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b38:	f043 0204 	orr.w	r2, r3, #4
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b44:	2210      	movs	r2, #16
 8003b46:	409a      	lsls	r2, r3
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d043      	beq.n	8003bd8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0308 	and.w	r3, r3, #8
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d03c      	beq.n	8003bd8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b62:	2210      	movs	r2, #16
 8003b64:	409a      	lsls	r2, r3
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d018      	beq.n	8003baa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d108      	bne.n	8003b98 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d024      	beq.n	8003bd8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	4798      	blx	r3
 8003b96:	e01f      	b.n	8003bd8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d01b      	beq.n	8003bd8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	4798      	blx	r3
 8003ba8:	e016      	b.n	8003bd8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d107      	bne.n	8003bc8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 0208 	bic.w	r2, r2, #8
 8003bc6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d003      	beq.n	8003bd8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bdc:	2220      	movs	r2, #32
 8003bde:	409a      	lsls	r2, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	4013      	ands	r3, r2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f000 808f 	beq.w	8003d08 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0310 	and.w	r3, r3, #16
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	f000 8087 	beq.w	8003d08 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bfe:	2220      	movs	r2, #32
 8003c00:	409a      	lsls	r2, r3
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	2b05      	cmp	r3, #5
 8003c10:	d136      	bne.n	8003c80 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f022 0216 	bic.w	r2, r2, #22
 8003c20:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	695a      	ldr	r2, [r3, #20]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c30:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d103      	bne.n	8003c42 <HAL_DMA_IRQHandler+0x1da>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d007      	beq.n	8003c52 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f022 0208 	bic.w	r2, r2, #8
 8003c50:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c56:	223f      	movs	r2, #63	@ 0x3f
 8003c58:	409a      	lsls	r2, r3
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d07e      	beq.n	8003d74 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	4798      	blx	r3
        }
        return;
 8003c7e:	e079      	b.n	8003d74 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d01d      	beq.n	8003cca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d10d      	bne.n	8003cb8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d031      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	4798      	blx	r3
 8003cac:	e02c      	b.n	8003d08 <HAL_DMA_IRQHandler+0x2a0>
 8003cae:	bf00      	nop
 8003cb0:	20000000 	.word	0x20000000
 8003cb4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d023      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	4798      	blx	r3
 8003cc8:	e01e      	b.n	8003d08 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d10f      	bne.n	8003cf8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f022 0210 	bic.w	r2, r2, #16
 8003ce6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2201      	movs	r2, #1
 8003cec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d003      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d032      	beq.n	8003d76 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d14:	f003 0301 	and.w	r3, r3, #1
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d022      	beq.n	8003d62 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2205      	movs	r2, #5
 8003d20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f022 0201 	bic.w	r2, r2, #1
 8003d32:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	3301      	adds	r3, #1
 8003d38:	60bb      	str	r3, [r7, #8]
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d307      	bcc.n	8003d50 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0301 	and.w	r3, r3, #1
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d1f2      	bne.n	8003d34 <HAL_DMA_IRQHandler+0x2cc>
 8003d4e:	e000      	b.n	8003d52 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003d50:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2201      	movs	r2, #1
 8003d56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d005      	beq.n	8003d76 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	4798      	blx	r3
 8003d72:	e000      	b.n	8003d76 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003d74:	bf00      	nop
    }
  }
}
 8003d76:	3718      	adds	r7, #24
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b085      	sub	sp, #20
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	3b10      	subs	r3, #16
 8003d8c:	4a14      	ldr	r2, [pc, #80]	@ (8003de0 <DMA_CalcBaseAndBitshift+0x64>)
 8003d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d92:	091b      	lsrs	r3, r3, #4
 8003d94:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d96:	4a13      	ldr	r2, [pc, #76]	@ (8003de4 <DMA_CalcBaseAndBitshift+0x68>)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	4413      	add	r3, r2
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	461a      	mov	r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2b03      	cmp	r3, #3
 8003da8:	d909      	bls.n	8003dbe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003db2:	f023 0303 	bic.w	r3, r3, #3
 8003db6:	1d1a      	adds	r2, r3, #4
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	659a      	str	r2, [r3, #88]	@ 0x58
 8003dbc:	e007      	b.n	8003dce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003dc6:	f023 0303 	bic.w	r3, r3, #3
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3714      	adds	r7, #20
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	aaaaaaab 	.word	0xaaaaaaab
 8003de4:	08008dfc 	.word	0x08008dfc

08003de8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003df0:	2300      	movs	r3, #0
 8003df2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	699b      	ldr	r3, [r3, #24]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d11f      	bne.n	8003e42 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	2b03      	cmp	r3, #3
 8003e06:	d856      	bhi.n	8003eb6 <DMA_CheckFifoParam+0xce>
 8003e08:	a201      	add	r2, pc, #4	@ (adr r2, 8003e10 <DMA_CheckFifoParam+0x28>)
 8003e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e0e:	bf00      	nop
 8003e10:	08003e21 	.word	0x08003e21
 8003e14:	08003e33 	.word	0x08003e33
 8003e18:	08003e21 	.word	0x08003e21
 8003e1c:	08003eb7 	.word	0x08003eb7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d046      	beq.n	8003eba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e30:	e043      	b.n	8003eba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e36:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003e3a:	d140      	bne.n	8003ebe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e40:	e03d      	b.n	8003ebe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e4a:	d121      	bne.n	8003e90 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	2b03      	cmp	r3, #3
 8003e50:	d837      	bhi.n	8003ec2 <DMA_CheckFifoParam+0xda>
 8003e52:	a201      	add	r2, pc, #4	@ (adr r2, 8003e58 <DMA_CheckFifoParam+0x70>)
 8003e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e58:	08003e69 	.word	0x08003e69
 8003e5c:	08003e6f 	.word	0x08003e6f
 8003e60:	08003e69 	.word	0x08003e69
 8003e64:	08003e81 	.word	0x08003e81
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e6c:	e030      	b.n	8003ed0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e72:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d025      	beq.n	8003ec6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e7e:	e022      	b.n	8003ec6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e84:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003e88:	d11f      	bne.n	8003eca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003e8e:	e01c      	b.n	8003eca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d903      	bls.n	8003e9e <DMA_CheckFifoParam+0xb6>
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	2b03      	cmp	r3, #3
 8003e9a:	d003      	beq.n	8003ea4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003e9c:	e018      	b.n	8003ed0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	73fb      	strb	r3, [r7, #15]
      break;
 8003ea2:	e015      	b.n	8003ed0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ea8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d00e      	beq.n	8003ece <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	73fb      	strb	r3, [r7, #15]
      break;
 8003eb4:	e00b      	b.n	8003ece <DMA_CheckFifoParam+0xe6>
      break;
 8003eb6:	bf00      	nop
 8003eb8:	e00a      	b.n	8003ed0 <DMA_CheckFifoParam+0xe8>
      break;
 8003eba:	bf00      	nop
 8003ebc:	e008      	b.n	8003ed0 <DMA_CheckFifoParam+0xe8>
      break;
 8003ebe:	bf00      	nop
 8003ec0:	e006      	b.n	8003ed0 <DMA_CheckFifoParam+0xe8>
      break;
 8003ec2:	bf00      	nop
 8003ec4:	e004      	b.n	8003ed0 <DMA_CheckFifoParam+0xe8>
      break;
 8003ec6:	bf00      	nop
 8003ec8:	e002      	b.n	8003ed0 <DMA_CheckFifoParam+0xe8>
      break;   
 8003eca:	bf00      	nop
 8003ecc:	e000      	b.n	8003ed0 <DMA_CheckFifoParam+0xe8>
      break;
 8003ece:	bf00      	nop
    }
  } 
  
  return status; 
 8003ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3714      	adds	r7, #20
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop

08003ee0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b089      	sub	sp, #36	@ 0x24
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003eea:	2300      	movs	r3, #0
 8003eec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	61fb      	str	r3, [r7, #28]
 8003efa:	e159      	b.n	80041b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003efc:	2201      	movs	r2, #1
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	fa02 f303 	lsl.w	r3, r2, r3
 8003f04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	697a      	ldr	r2, [r7, #20]
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	f040 8148 	bne.w	80041aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f003 0303 	and.w	r3, r3, #3
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d005      	beq.n	8003f32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d130      	bne.n	8003f94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	005b      	lsls	r3, r3, #1
 8003f3c:	2203      	movs	r2, #3
 8003f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f42:	43db      	mvns	r3, r3
 8003f44:	69ba      	ldr	r2, [r7, #24]
 8003f46:	4013      	ands	r3, r2
 8003f48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	68da      	ldr	r2, [r3, #12]
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	69ba      	ldr	r2, [r7, #24]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	69ba      	ldr	r2, [r7, #24]
 8003f60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f68:	2201      	movs	r2, #1
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f70:	43db      	mvns	r3, r3
 8003f72:	69ba      	ldr	r2, [r7, #24]
 8003f74:	4013      	ands	r3, r2
 8003f76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	091b      	lsrs	r3, r3, #4
 8003f7e:	f003 0201 	and.w	r2, r3, #1
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	fa02 f303 	lsl.w	r3, r2, r3
 8003f88:	69ba      	ldr	r2, [r7, #24]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f003 0303 	and.w	r3, r3, #3
 8003f9c:	2b03      	cmp	r3, #3
 8003f9e:	d017      	beq.n	8003fd0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	005b      	lsls	r3, r3, #1
 8003faa:	2203      	movs	r2, #3
 8003fac:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb0:	43db      	mvns	r3, r3
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	689a      	ldr	r2, [r3, #8]
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	005b      	lsls	r3, r3, #1
 8003fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc4:	69ba      	ldr	r2, [r7, #24]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	69ba      	ldr	r2, [r7, #24]
 8003fce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	f003 0303 	and.w	r3, r3, #3
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d123      	bne.n	8004024 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	08da      	lsrs	r2, r3, #3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	3208      	adds	r2, #8
 8003fe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	f003 0307 	and.w	r3, r3, #7
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	220f      	movs	r2, #15
 8003ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff8:	43db      	mvns	r3, r3
 8003ffa:	69ba      	ldr	r2, [r7, #24]
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	691a      	ldr	r2, [r3, #16]
 8004004:	69fb      	ldr	r3, [r7, #28]
 8004006:	f003 0307 	and.w	r3, r3, #7
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	fa02 f303 	lsl.w	r3, r2, r3
 8004010:	69ba      	ldr	r2, [r7, #24]
 8004012:	4313      	orrs	r3, r2
 8004014:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	08da      	lsrs	r2, r3, #3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	3208      	adds	r2, #8
 800401e:	69b9      	ldr	r1, [r7, #24]
 8004020:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	2203      	movs	r2, #3
 8004030:	fa02 f303 	lsl.w	r3, r2, r3
 8004034:	43db      	mvns	r3, r3
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	4013      	ands	r3, r2
 800403a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f003 0203 	and.w	r2, r3, #3
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	005b      	lsls	r3, r3, #1
 8004048:	fa02 f303 	lsl.w	r3, r2, r3
 800404c:	69ba      	ldr	r2, [r7, #24]
 800404e:	4313      	orrs	r3, r2
 8004050:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	69ba      	ldr	r2, [r7, #24]
 8004056:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004060:	2b00      	cmp	r3, #0
 8004062:	f000 80a2 	beq.w	80041aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004066:	2300      	movs	r3, #0
 8004068:	60fb      	str	r3, [r7, #12]
 800406a:	4b57      	ldr	r3, [pc, #348]	@ (80041c8 <HAL_GPIO_Init+0x2e8>)
 800406c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800406e:	4a56      	ldr	r2, [pc, #344]	@ (80041c8 <HAL_GPIO_Init+0x2e8>)
 8004070:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004074:	6453      	str	r3, [r2, #68]	@ 0x44
 8004076:	4b54      	ldr	r3, [pc, #336]	@ (80041c8 <HAL_GPIO_Init+0x2e8>)
 8004078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800407a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800407e:	60fb      	str	r3, [r7, #12]
 8004080:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004082:	4a52      	ldr	r2, [pc, #328]	@ (80041cc <HAL_GPIO_Init+0x2ec>)
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	089b      	lsrs	r3, r3, #2
 8004088:	3302      	adds	r3, #2
 800408a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800408e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	f003 0303 	and.w	r3, r3, #3
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	220f      	movs	r2, #15
 800409a:	fa02 f303 	lsl.w	r3, r2, r3
 800409e:	43db      	mvns	r3, r3
 80040a0:	69ba      	ldr	r2, [r7, #24]
 80040a2:	4013      	ands	r3, r2
 80040a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a49      	ldr	r2, [pc, #292]	@ (80041d0 <HAL_GPIO_Init+0x2f0>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d019      	beq.n	80040e2 <HAL_GPIO_Init+0x202>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	4a48      	ldr	r2, [pc, #288]	@ (80041d4 <HAL_GPIO_Init+0x2f4>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d013      	beq.n	80040de <HAL_GPIO_Init+0x1fe>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a47      	ldr	r2, [pc, #284]	@ (80041d8 <HAL_GPIO_Init+0x2f8>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d00d      	beq.n	80040da <HAL_GPIO_Init+0x1fa>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a46      	ldr	r2, [pc, #280]	@ (80041dc <HAL_GPIO_Init+0x2fc>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d007      	beq.n	80040d6 <HAL_GPIO_Init+0x1f6>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a45      	ldr	r2, [pc, #276]	@ (80041e0 <HAL_GPIO_Init+0x300>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d101      	bne.n	80040d2 <HAL_GPIO_Init+0x1f2>
 80040ce:	2304      	movs	r3, #4
 80040d0:	e008      	b.n	80040e4 <HAL_GPIO_Init+0x204>
 80040d2:	2307      	movs	r3, #7
 80040d4:	e006      	b.n	80040e4 <HAL_GPIO_Init+0x204>
 80040d6:	2303      	movs	r3, #3
 80040d8:	e004      	b.n	80040e4 <HAL_GPIO_Init+0x204>
 80040da:	2302      	movs	r3, #2
 80040dc:	e002      	b.n	80040e4 <HAL_GPIO_Init+0x204>
 80040de:	2301      	movs	r3, #1
 80040e0:	e000      	b.n	80040e4 <HAL_GPIO_Init+0x204>
 80040e2:	2300      	movs	r3, #0
 80040e4:	69fa      	ldr	r2, [r7, #28]
 80040e6:	f002 0203 	and.w	r2, r2, #3
 80040ea:	0092      	lsls	r2, r2, #2
 80040ec:	4093      	lsls	r3, r2
 80040ee:	69ba      	ldr	r2, [r7, #24]
 80040f0:	4313      	orrs	r3, r2
 80040f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040f4:	4935      	ldr	r1, [pc, #212]	@ (80041cc <HAL_GPIO_Init+0x2ec>)
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	089b      	lsrs	r3, r3, #2
 80040fa:	3302      	adds	r3, #2
 80040fc:	69ba      	ldr	r2, [r7, #24]
 80040fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004102:	4b38      	ldr	r3, [pc, #224]	@ (80041e4 <HAL_GPIO_Init+0x304>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	43db      	mvns	r3, r3
 800410c:	69ba      	ldr	r2, [r7, #24]
 800410e:	4013      	ands	r3, r2
 8004110:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800411e:	69ba      	ldr	r2, [r7, #24]
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	4313      	orrs	r3, r2
 8004124:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004126:	4a2f      	ldr	r2, [pc, #188]	@ (80041e4 <HAL_GPIO_Init+0x304>)
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800412c:	4b2d      	ldr	r3, [pc, #180]	@ (80041e4 <HAL_GPIO_Init+0x304>)
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	43db      	mvns	r3, r3
 8004136:	69ba      	ldr	r2, [r7, #24]
 8004138:	4013      	ands	r3, r2
 800413a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004144:	2b00      	cmp	r3, #0
 8004146:	d003      	beq.n	8004150 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004148:	69ba      	ldr	r2, [r7, #24]
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	4313      	orrs	r3, r2
 800414e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004150:	4a24      	ldr	r2, [pc, #144]	@ (80041e4 <HAL_GPIO_Init+0x304>)
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004156:	4b23      	ldr	r3, [pc, #140]	@ (80041e4 <HAL_GPIO_Init+0x304>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	43db      	mvns	r3, r3
 8004160:	69ba      	ldr	r2, [r7, #24]
 8004162:	4013      	ands	r3, r2
 8004164:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d003      	beq.n	800417a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004172:	69ba      	ldr	r2, [r7, #24]
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	4313      	orrs	r3, r2
 8004178:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800417a:	4a1a      	ldr	r2, [pc, #104]	@ (80041e4 <HAL_GPIO_Init+0x304>)
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004180:	4b18      	ldr	r3, [pc, #96]	@ (80041e4 <HAL_GPIO_Init+0x304>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	43db      	mvns	r3, r3
 800418a:	69ba      	ldr	r2, [r7, #24]
 800418c:	4013      	ands	r3, r2
 800418e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d003      	beq.n	80041a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80041a4:	4a0f      	ldr	r2, [pc, #60]	@ (80041e4 <HAL_GPIO_Init+0x304>)
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	3301      	adds	r3, #1
 80041ae:	61fb      	str	r3, [r7, #28]
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	2b0f      	cmp	r3, #15
 80041b4:	f67f aea2 	bls.w	8003efc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80041b8:	bf00      	nop
 80041ba:	bf00      	nop
 80041bc:	3724      	adds	r7, #36	@ 0x24
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	40023800 	.word	0x40023800
 80041cc:	40013800 	.word	0x40013800
 80041d0:	40020000 	.word	0x40020000
 80041d4:	40020400 	.word	0x40020400
 80041d8:	40020800 	.word	0x40020800
 80041dc:	40020c00 	.word	0x40020c00
 80041e0:	40021000 	.word	0x40021000
 80041e4:	40013c00 	.word	0x40013c00

080041e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	460b      	mov	r3, r1
 80041f2:	807b      	strh	r3, [r7, #2]
 80041f4:	4613      	mov	r3, r2
 80041f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041f8:	787b      	ldrb	r3, [r7, #1]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d003      	beq.n	8004206 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041fe:	887a      	ldrh	r2, [r7, #2]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004204:	e003      	b.n	800420e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004206:	887b      	ldrh	r3, [r7, #2]
 8004208:	041a      	lsls	r2, r3, #16
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	619a      	str	r2, [r3, #24]
}
 800420e:	bf00      	nop
 8004210:	370c      	adds	r7, #12
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
	...

0800421c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d101      	bne.n	800422e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e12b      	b.n	8004486 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004234:	b2db      	uxtb	r3, r3
 8004236:	2b00      	cmp	r3, #0
 8004238:	d106      	bne.n	8004248 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f7fe fa80 	bl	8002748 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2224      	movs	r2, #36	@ 0x24
 800424c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f022 0201 	bic.w	r2, r2, #1
 800425e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800426e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800427e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004280:	f001 fc20 	bl	8005ac4 <HAL_RCC_GetPCLK1Freq>
 8004284:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	4a81      	ldr	r2, [pc, #516]	@ (8004490 <HAL_I2C_Init+0x274>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d807      	bhi.n	80042a0 <HAL_I2C_Init+0x84>
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	4a80      	ldr	r2, [pc, #512]	@ (8004494 <HAL_I2C_Init+0x278>)
 8004294:	4293      	cmp	r3, r2
 8004296:	bf94      	ite	ls
 8004298:	2301      	movls	r3, #1
 800429a:	2300      	movhi	r3, #0
 800429c:	b2db      	uxtb	r3, r3
 800429e:	e006      	b.n	80042ae <HAL_I2C_Init+0x92>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	4a7d      	ldr	r2, [pc, #500]	@ (8004498 <HAL_I2C_Init+0x27c>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	bf94      	ite	ls
 80042a8:	2301      	movls	r3, #1
 80042aa:	2300      	movhi	r3, #0
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d001      	beq.n	80042b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e0e7      	b.n	8004486 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	4a78      	ldr	r2, [pc, #480]	@ (800449c <HAL_I2C_Init+0x280>)
 80042ba:	fba2 2303 	umull	r2, r3, r2, r3
 80042be:	0c9b      	lsrs	r3, r3, #18
 80042c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68ba      	ldr	r2, [r7, #8]
 80042d2:	430a      	orrs	r2, r1
 80042d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	6a1b      	ldr	r3, [r3, #32]
 80042dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	4a6a      	ldr	r2, [pc, #424]	@ (8004490 <HAL_I2C_Init+0x274>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d802      	bhi.n	80042f0 <HAL_I2C_Init+0xd4>
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	3301      	adds	r3, #1
 80042ee:	e009      	b.n	8004304 <HAL_I2C_Init+0xe8>
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80042f6:	fb02 f303 	mul.w	r3, r2, r3
 80042fa:	4a69      	ldr	r2, [pc, #420]	@ (80044a0 <HAL_I2C_Init+0x284>)
 80042fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004300:	099b      	lsrs	r3, r3, #6
 8004302:	3301      	adds	r3, #1
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	6812      	ldr	r2, [r2, #0]
 8004308:	430b      	orrs	r3, r1
 800430a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	69db      	ldr	r3, [r3, #28]
 8004312:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004316:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	495c      	ldr	r1, [pc, #368]	@ (8004490 <HAL_I2C_Init+0x274>)
 8004320:	428b      	cmp	r3, r1
 8004322:	d819      	bhi.n	8004358 <HAL_I2C_Init+0x13c>
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	1e59      	subs	r1, r3, #1
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	005b      	lsls	r3, r3, #1
 800432e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004332:	1c59      	adds	r1, r3, #1
 8004334:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004338:	400b      	ands	r3, r1
 800433a:	2b00      	cmp	r3, #0
 800433c:	d00a      	beq.n	8004354 <HAL_I2C_Init+0x138>
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	1e59      	subs	r1, r3, #1
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	005b      	lsls	r3, r3, #1
 8004348:	fbb1 f3f3 	udiv	r3, r1, r3
 800434c:	3301      	adds	r3, #1
 800434e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004352:	e051      	b.n	80043f8 <HAL_I2C_Init+0x1dc>
 8004354:	2304      	movs	r3, #4
 8004356:	e04f      	b.n	80043f8 <HAL_I2C_Init+0x1dc>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d111      	bne.n	8004384 <HAL_I2C_Init+0x168>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	1e58      	subs	r0, r3, #1
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6859      	ldr	r1, [r3, #4]
 8004368:	460b      	mov	r3, r1
 800436a:	005b      	lsls	r3, r3, #1
 800436c:	440b      	add	r3, r1
 800436e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004372:	3301      	adds	r3, #1
 8004374:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004378:	2b00      	cmp	r3, #0
 800437a:	bf0c      	ite	eq
 800437c:	2301      	moveq	r3, #1
 800437e:	2300      	movne	r3, #0
 8004380:	b2db      	uxtb	r3, r3
 8004382:	e012      	b.n	80043aa <HAL_I2C_Init+0x18e>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	1e58      	subs	r0, r3, #1
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6859      	ldr	r1, [r3, #4]
 800438c:	460b      	mov	r3, r1
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	440b      	add	r3, r1
 8004392:	0099      	lsls	r1, r3, #2
 8004394:	440b      	add	r3, r1
 8004396:	fbb0 f3f3 	udiv	r3, r0, r3
 800439a:	3301      	adds	r3, #1
 800439c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	bf0c      	ite	eq
 80043a4:	2301      	moveq	r3, #1
 80043a6:	2300      	movne	r3, #0
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d001      	beq.n	80043b2 <HAL_I2C_Init+0x196>
 80043ae:	2301      	movs	r3, #1
 80043b0:	e022      	b.n	80043f8 <HAL_I2C_Init+0x1dc>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d10e      	bne.n	80043d8 <HAL_I2C_Init+0x1bc>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	1e58      	subs	r0, r3, #1
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6859      	ldr	r1, [r3, #4]
 80043c2:	460b      	mov	r3, r1
 80043c4:	005b      	lsls	r3, r3, #1
 80043c6:	440b      	add	r3, r1
 80043c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80043cc:	3301      	adds	r3, #1
 80043ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043d6:	e00f      	b.n	80043f8 <HAL_I2C_Init+0x1dc>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	1e58      	subs	r0, r3, #1
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6859      	ldr	r1, [r3, #4]
 80043e0:	460b      	mov	r3, r1
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	440b      	add	r3, r1
 80043e6:	0099      	lsls	r1, r3, #2
 80043e8:	440b      	add	r3, r1
 80043ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80043ee:	3301      	adds	r3, #1
 80043f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80043f8:	6879      	ldr	r1, [r7, #4]
 80043fa:	6809      	ldr	r1, [r1, #0]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	69da      	ldr	r2, [r3, #28]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a1b      	ldr	r3, [r3, #32]
 8004412:	431a      	orrs	r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	430a      	orrs	r2, r1
 800441a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004426:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	6911      	ldr	r1, [r2, #16]
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	68d2      	ldr	r2, [r2, #12]
 8004432:	4311      	orrs	r1, r2
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	6812      	ldr	r2, [r2, #0]
 8004438:	430b      	orrs	r3, r1
 800443a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	695a      	ldr	r2, [r3, #20]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	699b      	ldr	r3, [r3, #24]
 800444e:	431a      	orrs	r2, r3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	430a      	orrs	r2, r1
 8004456:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f042 0201 	orr.w	r2, r2, #1
 8004466:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2220      	movs	r2, #32
 8004472:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004484:	2300      	movs	r3, #0
}
 8004486:	4618      	mov	r0, r3
 8004488:	3710      	adds	r7, #16
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	000186a0 	.word	0x000186a0
 8004494:	001e847f 	.word	0x001e847f
 8004498:	003d08ff 	.word	0x003d08ff
 800449c:	431bde83 	.word	0x431bde83
 80044a0:	10624dd3 	.word	0x10624dd3

080044a4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b088      	sub	sp, #32
 80044a8:	af02      	add	r7, sp, #8
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	4608      	mov	r0, r1
 80044ae:	4611      	mov	r1, r2
 80044b0:	461a      	mov	r2, r3
 80044b2:	4603      	mov	r3, r0
 80044b4:	817b      	strh	r3, [r7, #10]
 80044b6:	460b      	mov	r3, r1
 80044b8:	813b      	strh	r3, [r7, #8]
 80044ba:	4613      	mov	r3, r2
 80044bc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80044be:	f7fe fe7f 	bl	80031c0 <HAL_GetTick>
 80044c2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	2b20      	cmp	r3, #32
 80044ce:	f040 80d9 	bne.w	8004684 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	9300      	str	r3, [sp, #0]
 80044d6:	2319      	movs	r3, #25
 80044d8:	2201      	movs	r2, #1
 80044da:	496d      	ldr	r1, [pc, #436]	@ (8004690 <HAL_I2C_Mem_Write+0x1ec>)
 80044dc:	68f8      	ldr	r0, [r7, #12]
 80044de:	f000 fc8b 	bl	8004df8 <I2C_WaitOnFlagUntilTimeout>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d001      	beq.n	80044ec <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80044e8:	2302      	movs	r3, #2
 80044ea:	e0cc      	b.n	8004686 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d101      	bne.n	80044fa <HAL_I2C_Mem_Write+0x56>
 80044f6:	2302      	movs	r3, #2
 80044f8:	e0c5      	b.n	8004686 <HAL_I2C_Mem_Write+0x1e2>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2201      	movs	r2, #1
 80044fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0301 	and.w	r3, r3, #1
 800450c:	2b01      	cmp	r3, #1
 800450e:	d007      	beq.n	8004520 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f042 0201 	orr.w	r2, r2, #1
 800451e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800452e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2221      	movs	r2, #33	@ 0x21
 8004534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2240      	movs	r2, #64	@ 0x40
 800453c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	6a3a      	ldr	r2, [r7, #32]
 800454a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004550:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004556:	b29a      	uxth	r2, r3
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	4a4d      	ldr	r2, [pc, #308]	@ (8004694 <HAL_I2C_Mem_Write+0x1f0>)
 8004560:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004562:	88f8      	ldrh	r0, [r7, #6]
 8004564:	893a      	ldrh	r2, [r7, #8]
 8004566:	8979      	ldrh	r1, [r7, #10]
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	9301      	str	r3, [sp, #4]
 800456c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800456e:	9300      	str	r3, [sp, #0]
 8004570:	4603      	mov	r3, r0
 8004572:	68f8      	ldr	r0, [r7, #12]
 8004574:	f000 fac2 	bl	8004afc <I2C_RequestMemoryWrite>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d052      	beq.n	8004624 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e081      	b.n	8004686 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004582:	697a      	ldr	r2, [r7, #20]
 8004584:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004586:	68f8      	ldr	r0, [r7, #12]
 8004588:	f000 fd50 	bl	800502c <I2C_WaitOnTXEFlagUntilTimeout>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d00d      	beq.n	80045ae <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004596:	2b04      	cmp	r3, #4
 8004598:	d107      	bne.n	80045aa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045a8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e06b      	b.n	8004686 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b2:	781a      	ldrb	r2, [r3, #0]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045be:	1c5a      	adds	r2, r3, #1
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045c8:	3b01      	subs	r3, #1
 80045ca:	b29a      	uxth	r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	3b01      	subs	r3, #1
 80045d8:	b29a      	uxth	r2, r3
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	695b      	ldr	r3, [r3, #20]
 80045e4:	f003 0304 	and.w	r3, r3, #4
 80045e8:	2b04      	cmp	r3, #4
 80045ea:	d11b      	bne.n	8004624 <HAL_I2C_Mem_Write+0x180>
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d017      	beq.n	8004624 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f8:	781a      	ldrb	r2, [r3, #0]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004604:	1c5a      	adds	r2, r3, #1
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800460e:	3b01      	subs	r3, #1
 8004610:	b29a      	uxth	r2, r3
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800461a:	b29b      	uxth	r3, r3
 800461c:	3b01      	subs	r3, #1
 800461e:	b29a      	uxth	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004628:	2b00      	cmp	r3, #0
 800462a:	d1aa      	bne.n	8004582 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800462c:	697a      	ldr	r2, [r7, #20]
 800462e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f000 fd43 	bl	80050bc <I2C_WaitOnBTFFlagUntilTimeout>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d00d      	beq.n	8004658 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004640:	2b04      	cmp	r3, #4
 8004642:	d107      	bne.n	8004654 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004652:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e016      	b.n	8004686 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004666:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2220      	movs	r2, #32
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2200      	movs	r2, #0
 8004674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004680:	2300      	movs	r3, #0
 8004682:	e000      	b.n	8004686 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004684:	2302      	movs	r3, #2
  }
}
 8004686:	4618      	mov	r0, r3
 8004688:	3718      	adds	r7, #24
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	00100002 	.word	0x00100002
 8004694:	ffff0000 	.word	0xffff0000

08004698 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b08c      	sub	sp, #48	@ 0x30
 800469c:	af02      	add	r7, sp, #8
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	4608      	mov	r0, r1
 80046a2:	4611      	mov	r1, r2
 80046a4:	461a      	mov	r2, r3
 80046a6:	4603      	mov	r3, r0
 80046a8:	817b      	strh	r3, [r7, #10]
 80046aa:	460b      	mov	r3, r1
 80046ac:	813b      	strh	r3, [r7, #8]
 80046ae:	4613      	mov	r3, r2
 80046b0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80046b2:	f7fe fd85 	bl	80031c0 <HAL_GetTick>
 80046b6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	2b20      	cmp	r3, #32
 80046c2:	f040 8214 	bne.w	8004aee <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c8:	9300      	str	r3, [sp, #0]
 80046ca:	2319      	movs	r3, #25
 80046cc:	2201      	movs	r2, #1
 80046ce:	497b      	ldr	r1, [pc, #492]	@ (80048bc <HAL_I2C_Mem_Read+0x224>)
 80046d0:	68f8      	ldr	r0, [r7, #12]
 80046d2:	f000 fb91 	bl	8004df8 <I2C_WaitOnFlagUntilTimeout>
 80046d6:	4603      	mov	r3, r0
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d001      	beq.n	80046e0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80046dc:	2302      	movs	r3, #2
 80046de:	e207      	b.n	8004af0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d101      	bne.n	80046ee <HAL_I2C_Mem_Read+0x56>
 80046ea:	2302      	movs	r3, #2
 80046ec:	e200      	b.n	8004af0 <HAL_I2C_Mem_Read+0x458>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2201      	movs	r2, #1
 80046f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 0301 	and.w	r3, r3, #1
 8004700:	2b01      	cmp	r3, #1
 8004702:	d007      	beq.n	8004714 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f042 0201 	orr.w	r2, r2, #1
 8004712:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004722:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2222      	movs	r2, #34	@ 0x22
 8004728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2240      	movs	r2, #64	@ 0x40
 8004730:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800473e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004744:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800474a:	b29a      	uxth	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	4a5b      	ldr	r2, [pc, #364]	@ (80048c0 <HAL_I2C_Mem_Read+0x228>)
 8004754:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004756:	88f8      	ldrh	r0, [r7, #6]
 8004758:	893a      	ldrh	r2, [r7, #8]
 800475a:	8979      	ldrh	r1, [r7, #10]
 800475c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475e:	9301      	str	r3, [sp, #4]
 8004760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004762:	9300      	str	r3, [sp, #0]
 8004764:	4603      	mov	r3, r0
 8004766:	68f8      	ldr	r0, [r7, #12]
 8004768:	f000 fa5e 	bl	8004c28 <I2C_RequestMemoryRead>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d001      	beq.n	8004776 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e1bc      	b.n	8004af0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800477a:	2b00      	cmp	r3, #0
 800477c:	d113      	bne.n	80047a6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800477e:	2300      	movs	r3, #0
 8004780:	623b      	str	r3, [r7, #32]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	695b      	ldr	r3, [r3, #20]
 8004788:	623b      	str	r3, [r7, #32]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	699b      	ldr	r3, [r3, #24]
 8004790:	623b      	str	r3, [r7, #32]
 8004792:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047a2:	601a      	str	r2, [r3, #0]
 80047a4:	e190      	b.n	8004ac8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d11b      	bne.n	80047e6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047be:	2300      	movs	r3, #0
 80047c0:	61fb      	str	r3, [r7, #28]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	61fb      	str	r3, [r7, #28]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	61fb      	str	r3, [r7, #28]
 80047d2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047e2:	601a      	str	r2, [r3, #0]
 80047e4:	e170      	b.n	8004ac8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d11b      	bne.n	8004826 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047fc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800480c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800480e:	2300      	movs	r3, #0
 8004810:	61bb      	str	r3, [r7, #24]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	695b      	ldr	r3, [r3, #20]
 8004818:	61bb      	str	r3, [r7, #24]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	61bb      	str	r3, [r7, #24]
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	e150      	b.n	8004ac8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004826:	2300      	movs	r3, #0
 8004828:	617b      	str	r3, [r7, #20]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	695b      	ldr	r3, [r3, #20]
 8004830:	617b      	str	r3, [r7, #20]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	617b      	str	r3, [r7, #20]
 800483a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800483c:	e144      	b.n	8004ac8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004842:	2b03      	cmp	r3, #3
 8004844:	f200 80f1 	bhi.w	8004a2a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800484c:	2b01      	cmp	r3, #1
 800484e:	d123      	bne.n	8004898 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004850:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004852:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004854:	68f8      	ldr	r0, [r7, #12]
 8004856:	f000 fc79 	bl	800514c <I2C_WaitOnRXNEFlagUntilTimeout>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d001      	beq.n	8004864 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e145      	b.n	8004af0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	691a      	ldr	r2, [r3, #16]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800486e:	b2d2      	uxtb	r2, r2
 8004870:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004876:	1c5a      	adds	r2, r3, #1
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004880:	3b01      	subs	r3, #1
 8004882:	b29a      	uxth	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800488c:	b29b      	uxth	r3, r3
 800488e:	3b01      	subs	r3, #1
 8004890:	b29a      	uxth	r2, r3
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004896:	e117      	b.n	8004ac8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800489c:	2b02      	cmp	r3, #2
 800489e:	d14e      	bne.n	800493e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a2:	9300      	str	r3, [sp, #0]
 80048a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048a6:	2200      	movs	r2, #0
 80048a8:	4906      	ldr	r1, [pc, #24]	@ (80048c4 <HAL_I2C_Mem_Read+0x22c>)
 80048aa:	68f8      	ldr	r0, [r7, #12]
 80048ac:	f000 faa4 	bl	8004df8 <I2C_WaitOnFlagUntilTimeout>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d008      	beq.n	80048c8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e11a      	b.n	8004af0 <HAL_I2C_Mem_Read+0x458>
 80048ba:	bf00      	nop
 80048bc:	00100002 	.word	0x00100002
 80048c0:	ffff0000 	.word	0xffff0000
 80048c4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	691a      	ldr	r2, [r3, #16]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e2:	b2d2      	uxtb	r2, r2
 80048e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ea:	1c5a      	adds	r2, r3, #1
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048f4:	3b01      	subs	r3, #1
 80048f6:	b29a      	uxth	r2, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004900:	b29b      	uxth	r3, r3
 8004902:	3b01      	subs	r3, #1
 8004904:	b29a      	uxth	r2, r3
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	691a      	ldr	r2, [r3, #16]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004914:	b2d2      	uxtb	r2, r2
 8004916:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800491c:	1c5a      	adds	r2, r3, #1
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004926:	3b01      	subs	r3, #1
 8004928:	b29a      	uxth	r2, r3
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004932:	b29b      	uxth	r3, r3
 8004934:	3b01      	subs	r3, #1
 8004936:	b29a      	uxth	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800493c:	e0c4      	b.n	8004ac8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800493e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004940:	9300      	str	r3, [sp, #0]
 8004942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004944:	2200      	movs	r2, #0
 8004946:	496c      	ldr	r1, [pc, #432]	@ (8004af8 <HAL_I2C_Mem_Read+0x460>)
 8004948:	68f8      	ldr	r0, [r7, #12]
 800494a:	f000 fa55 	bl	8004df8 <I2C_WaitOnFlagUntilTimeout>
 800494e:	4603      	mov	r3, r0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d001      	beq.n	8004958 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e0cb      	b.n	8004af0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004966:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	691a      	ldr	r2, [r3, #16]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004972:	b2d2      	uxtb	r2, r2
 8004974:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800497a:	1c5a      	adds	r2, r3, #1
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004984:	3b01      	subs	r3, #1
 8004986:	b29a      	uxth	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004990:	b29b      	uxth	r3, r3
 8004992:	3b01      	subs	r3, #1
 8004994:	b29a      	uxth	r2, r3
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800499a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499c:	9300      	str	r3, [sp, #0]
 800499e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049a0:	2200      	movs	r2, #0
 80049a2:	4955      	ldr	r1, [pc, #340]	@ (8004af8 <HAL_I2C_Mem_Read+0x460>)
 80049a4:	68f8      	ldr	r0, [r7, #12]
 80049a6:	f000 fa27 	bl	8004df8 <I2C_WaitOnFlagUntilTimeout>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d001      	beq.n	80049b4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e09d      	b.n	8004af0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	691a      	ldr	r2, [r3, #16]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ce:	b2d2      	uxtb	r2, r2
 80049d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d6:	1c5a      	adds	r2, r3, #1
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049e0:	3b01      	subs	r3, #1
 80049e2:	b29a      	uxth	r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	3b01      	subs	r3, #1
 80049f0:	b29a      	uxth	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	691a      	ldr	r2, [r3, #16]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a00:	b2d2      	uxtb	r2, r2
 8004a02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a08:	1c5a      	adds	r2, r3, #1
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a12:	3b01      	subs	r3, #1
 8004a14:	b29a      	uxth	r2, r3
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	3b01      	subs	r3, #1
 8004a22:	b29a      	uxth	r2, r3
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a28:	e04e      	b.n	8004ac8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a2c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004a2e:	68f8      	ldr	r0, [r7, #12]
 8004a30:	f000 fb8c 	bl	800514c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d001      	beq.n	8004a3e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e058      	b.n	8004af0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	691a      	ldr	r2, [r3, #16]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a48:	b2d2      	uxtb	r2, r2
 8004a4a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a50:	1c5a      	adds	r2, r3, #1
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a5a:	3b01      	subs	r3, #1
 8004a5c:	b29a      	uxth	r2, r3
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	f003 0304 	and.w	r3, r3, #4
 8004a7a:	2b04      	cmp	r3, #4
 8004a7c:	d124      	bne.n	8004ac8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a82:	2b03      	cmp	r3, #3
 8004a84:	d107      	bne.n	8004a96 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a94:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	691a      	ldr	r2, [r3, #16]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa0:	b2d2      	uxtb	r2, r2
 8004aa2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa8:	1c5a      	adds	r2, r3, #1
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	b29a      	uxth	r2, r3
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f47f aeb6 	bne.w	800483e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2220      	movs	r2, #32
 8004ad6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004aea:	2300      	movs	r3, #0
 8004aec:	e000      	b.n	8004af0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004aee:	2302      	movs	r3, #2
  }
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3728      	adds	r7, #40	@ 0x28
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	00010004 	.word	0x00010004

08004afc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b088      	sub	sp, #32
 8004b00:	af02      	add	r7, sp, #8
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	4608      	mov	r0, r1
 8004b06:	4611      	mov	r1, r2
 8004b08:	461a      	mov	r2, r3
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	817b      	strh	r3, [r7, #10]
 8004b0e:	460b      	mov	r3, r1
 8004b10:	813b      	strh	r3, [r7, #8]
 8004b12:	4613      	mov	r3, r2
 8004b14:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b24:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b28:	9300      	str	r3, [sp, #0]
 8004b2a:	6a3b      	ldr	r3, [r7, #32]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b32:	68f8      	ldr	r0, [r7, #12]
 8004b34:	f000 f960 	bl	8004df8 <I2C_WaitOnFlagUntilTimeout>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d00d      	beq.n	8004b5a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b4c:	d103      	bne.n	8004b56 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b54:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e05f      	b.n	8004c1a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004b5a:	897b      	ldrh	r3, [r7, #10]
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	461a      	mov	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004b68:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b6c:	6a3a      	ldr	r2, [r7, #32]
 8004b6e:	492d      	ldr	r1, [pc, #180]	@ (8004c24 <I2C_RequestMemoryWrite+0x128>)
 8004b70:	68f8      	ldr	r0, [r7, #12]
 8004b72:	f000 f9bb 	bl	8004eec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b76:	4603      	mov	r3, r0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d001      	beq.n	8004b80 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e04c      	b.n	8004c1a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b80:	2300      	movs	r3, #0
 8004b82:	617b      	str	r3, [r7, #20]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	695b      	ldr	r3, [r3, #20]
 8004b8a:	617b      	str	r3, [r7, #20]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	699b      	ldr	r3, [r3, #24]
 8004b92:	617b      	str	r3, [r7, #20]
 8004b94:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b98:	6a39      	ldr	r1, [r7, #32]
 8004b9a:	68f8      	ldr	r0, [r7, #12]
 8004b9c:	f000 fa46 	bl	800502c <I2C_WaitOnTXEFlagUntilTimeout>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00d      	beq.n	8004bc2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	d107      	bne.n	8004bbe <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bbc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e02b      	b.n	8004c1a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004bc2:	88fb      	ldrh	r3, [r7, #6]
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d105      	bne.n	8004bd4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004bc8:	893b      	ldrh	r3, [r7, #8]
 8004bca:	b2da      	uxtb	r2, r3
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	611a      	str	r2, [r3, #16]
 8004bd2:	e021      	b.n	8004c18 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004bd4:	893b      	ldrh	r3, [r7, #8]
 8004bd6:	0a1b      	lsrs	r3, r3, #8
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	b2da      	uxtb	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004be2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004be4:	6a39      	ldr	r1, [r7, #32]
 8004be6:	68f8      	ldr	r0, [r7, #12]
 8004be8:	f000 fa20 	bl	800502c <I2C_WaitOnTXEFlagUntilTimeout>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00d      	beq.n	8004c0e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf6:	2b04      	cmp	r3, #4
 8004bf8:	d107      	bne.n	8004c0a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c08:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e005      	b.n	8004c1a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c0e:	893b      	ldrh	r3, [r7, #8]
 8004c10:	b2da      	uxtb	r2, r3
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004c18:	2300      	movs	r3, #0
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3718      	adds	r7, #24
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	00010002 	.word	0x00010002

08004c28 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b088      	sub	sp, #32
 8004c2c:	af02      	add	r7, sp, #8
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	4608      	mov	r0, r1
 8004c32:	4611      	mov	r1, r2
 8004c34:	461a      	mov	r2, r3
 8004c36:	4603      	mov	r3, r0
 8004c38:	817b      	strh	r3, [r7, #10]
 8004c3a:	460b      	mov	r3, r1
 8004c3c:	813b      	strh	r3, [r7, #8]
 8004c3e:	4613      	mov	r3, r2
 8004c40:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c50:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c60:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c64:	9300      	str	r3, [sp, #0]
 8004c66:	6a3b      	ldr	r3, [r7, #32]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004c6e:	68f8      	ldr	r0, [r7, #12]
 8004c70:	f000 f8c2 	bl	8004df8 <I2C_WaitOnFlagUntilTimeout>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00d      	beq.n	8004c96 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c88:	d103      	bne.n	8004c92 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c90:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e0aa      	b.n	8004dec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c96:	897b      	ldrh	r3, [r7, #10]
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004ca4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca8:	6a3a      	ldr	r2, [r7, #32]
 8004caa:	4952      	ldr	r1, [pc, #328]	@ (8004df4 <I2C_RequestMemoryRead+0x1cc>)
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f000 f91d 	bl	8004eec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d001      	beq.n	8004cbc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e097      	b.n	8004dec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	617b      	str	r3, [r7, #20]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	617b      	str	r3, [r7, #20]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	699b      	ldr	r3, [r3, #24]
 8004cce:	617b      	str	r3, [r7, #20]
 8004cd0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cd4:	6a39      	ldr	r1, [r7, #32]
 8004cd6:	68f8      	ldr	r0, [r7, #12]
 8004cd8:	f000 f9a8 	bl	800502c <I2C_WaitOnTXEFlagUntilTimeout>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00d      	beq.n	8004cfe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce6:	2b04      	cmp	r3, #4
 8004ce8:	d107      	bne.n	8004cfa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cf8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e076      	b.n	8004dec <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004cfe:	88fb      	ldrh	r3, [r7, #6]
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d105      	bne.n	8004d10 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d04:	893b      	ldrh	r3, [r7, #8]
 8004d06:	b2da      	uxtb	r2, r3
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	611a      	str	r2, [r3, #16]
 8004d0e:	e021      	b.n	8004d54 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004d10:	893b      	ldrh	r3, [r7, #8]
 8004d12:	0a1b      	lsrs	r3, r3, #8
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	b2da      	uxtb	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d20:	6a39      	ldr	r1, [r7, #32]
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 f982 	bl	800502c <I2C_WaitOnTXEFlagUntilTimeout>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00d      	beq.n	8004d4a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d32:	2b04      	cmp	r3, #4
 8004d34:	d107      	bne.n	8004d46 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d44:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e050      	b.n	8004dec <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d4a:	893b      	ldrh	r3, [r7, #8]
 8004d4c:	b2da      	uxtb	r2, r3
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d56:	6a39      	ldr	r1, [r7, #32]
 8004d58:	68f8      	ldr	r0, [r7, #12]
 8004d5a:	f000 f967 	bl	800502c <I2C_WaitOnTXEFlagUntilTimeout>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d00d      	beq.n	8004d80 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d68:	2b04      	cmp	r3, #4
 8004d6a:	d107      	bne.n	8004d7c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d7a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e035      	b.n	8004dec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d8e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d92:	9300      	str	r3, [sp, #0]
 8004d94:	6a3b      	ldr	r3, [r7, #32]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f000 f82b 	bl	8004df8 <I2C_WaitOnFlagUntilTimeout>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d00d      	beq.n	8004dc4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004db2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004db6:	d103      	bne.n	8004dc0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004dbe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e013      	b.n	8004dec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004dc4:	897b      	ldrh	r3, [r7, #10]
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	f043 0301 	orr.w	r3, r3, #1
 8004dcc:	b2da      	uxtb	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd6:	6a3a      	ldr	r2, [r7, #32]
 8004dd8:	4906      	ldr	r1, [pc, #24]	@ (8004df4 <I2C_RequestMemoryRead+0x1cc>)
 8004dda:	68f8      	ldr	r0, [r7, #12]
 8004ddc:	f000 f886 	bl	8004eec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d001      	beq.n	8004dea <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e000      	b.n	8004dec <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004dea:	2300      	movs	r3, #0
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3718      	adds	r7, #24
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	00010002 	.word	0x00010002

08004df8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b084      	sub	sp, #16
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	603b      	str	r3, [r7, #0]
 8004e04:	4613      	mov	r3, r2
 8004e06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e08:	e048      	b.n	8004e9c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e10:	d044      	beq.n	8004e9c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e12:	f7fe f9d5 	bl	80031c0 <HAL_GetTick>
 8004e16:	4602      	mov	r2, r0
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	683a      	ldr	r2, [r7, #0]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d302      	bcc.n	8004e28 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d139      	bne.n	8004e9c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	0c1b      	lsrs	r3, r3, #16
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d10d      	bne.n	8004e4e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	695b      	ldr	r3, [r3, #20]
 8004e38:	43da      	mvns	r2, r3
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	bf0c      	ite	eq
 8004e44:	2301      	moveq	r3, #1
 8004e46:	2300      	movne	r3, #0
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	e00c      	b.n	8004e68 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	699b      	ldr	r3, [r3, #24]
 8004e54:	43da      	mvns	r2, r3
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	4013      	ands	r3, r2
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	bf0c      	ite	eq
 8004e60:	2301      	moveq	r3, #1
 8004e62:	2300      	movne	r3, #0
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	461a      	mov	r2, r3
 8004e68:	79fb      	ldrb	r3, [r7, #7]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d116      	bne.n	8004e9c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2200      	movs	r2, #0
 8004e72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2220      	movs	r2, #32
 8004e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e88:	f043 0220 	orr.w	r2, r3, #32
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2200      	movs	r2, #0
 8004e94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e023      	b.n	8004ee4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	0c1b      	lsrs	r3, r3, #16
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d10d      	bne.n	8004ec2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	695b      	ldr	r3, [r3, #20]
 8004eac:	43da      	mvns	r2, r3
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	bf0c      	ite	eq
 8004eb8:	2301      	moveq	r3, #1
 8004eba:	2300      	movne	r3, #0
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	e00c      	b.n	8004edc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	699b      	ldr	r3, [r3, #24]
 8004ec8:	43da      	mvns	r2, r3
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	4013      	ands	r3, r2
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	bf0c      	ite	eq
 8004ed4:	2301      	moveq	r3, #1
 8004ed6:	2300      	movne	r3, #0
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	461a      	mov	r2, r3
 8004edc:	79fb      	ldrb	r3, [r7, #7]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d093      	beq.n	8004e0a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3710      	adds	r7, #16
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	607a      	str	r2, [r7, #4]
 8004ef8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004efa:	e071      	b.n	8004fe0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	695b      	ldr	r3, [r3, #20]
 8004f02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f0a:	d123      	bne.n	8004f54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f1a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004f24:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2220      	movs	r2, #32
 8004f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f40:	f043 0204 	orr.w	r2, r3, #4
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e067      	b.n	8005024 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f5a:	d041      	beq.n	8004fe0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f5c:	f7fe f930 	bl	80031c0 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d302      	bcc.n	8004f72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d136      	bne.n	8004fe0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	0c1b      	lsrs	r3, r3, #16
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d10c      	bne.n	8004f96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	695b      	ldr	r3, [r3, #20]
 8004f82:	43da      	mvns	r2, r3
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	4013      	ands	r3, r2
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	bf14      	ite	ne
 8004f8e:	2301      	movne	r3, #1
 8004f90:	2300      	moveq	r3, #0
 8004f92:	b2db      	uxtb	r3, r3
 8004f94:	e00b      	b.n	8004fae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	699b      	ldr	r3, [r3, #24]
 8004f9c:	43da      	mvns	r2, r3
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	bf14      	ite	ne
 8004fa8:	2301      	movne	r3, #1
 8004faa:	2300      	moveq	r3, #0
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d016      	beq.n	8004fe0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2220      	movs	r2, #32
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fcc:	f043 0220 	orr.w	r2, r3, #32
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e021      	b.n	8005024 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	0c1b      	lsrs	r3, r3, #16
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d10c      	bne.n	8005004 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	695b      	ldr	r3, [r3, #20]
 8004ff0:	43da      	mvns	r2, r3
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	bf14      	ite	ne
 8004ffc:	2301      	movne	r3, #1
 8004ffe:	2300      	moveq	r3, #0
 8005000:	b2db      	uxtb	r3, r3
 8005002:	e00b      	b.n	800501c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	43da      	mvns	r2, r3
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	4013      	ands	r3, r2
 8005010:	b29b      	uxth	r3, r3
 8005012:	2b00      	cmp	r3, #0
 8005014:	bf14      	ite	ne
 8005016:	2301      	movne	r3, #1
 8005018:	2300      	moveq	r3, #0
 800501a:	b2db      	uxtb	r3, r3
 800501c:	2b00      	cmp	r3, #0
 800501e:	f47f af6d 	bne.w	8004efc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005022:	2300      	movs	r3, #0
}
 8005024:	4618      	mov	r0, r3
 8005026:	3710      	adds	r7, #16
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}

0800502c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	60b9      	str	r1, [r7, #8]
 8005036:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005038:	e034      	b.n	80050a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800503a:	68f8      	ldr	r0, [r7, #12]
 800503c:	f000 f8e3 	bl	8005206 <I2C_IsAcknowledgeFailed>
 8005040:	4603      	mov	r3, r0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d001      	beq.n	800504a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e034      	b.n	80050b4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005050:	d028      	beq.n	80050a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005052:	f7fe f8b5 	bl	80031c0 <HAL_GetTick>
 8005056:	4602      	mov	r2, r0
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	1ad3      	subs	r3, r2, r3
 800505c:	68ba      	ldr	r2, [r7, #8]
 800505e:	429a      	cmp	r2, r3
 8005060:	d302      	bcc.n	8005068 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d11d      	bne.n	80050a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	695b      	ldr	r3, [r3, #20]
 800506e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005072:	2b80      	cmp	r3, #128	@ 0x80
 8005074:	d016      	beq.n	80050a4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2200      	movs	r2, #0
 800507a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2220      	movs	r2, #32
 8005080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2200      	movs	r2, #0
 8005088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005090:	f043 0220 	orr.w	r2, r3, #32
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e007      	b.n	80050b4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050ae:	2b80      	cmp	r3, #128	@ 0x80
 80050b0:	d1c3      	bne.n	800503a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80050b2:	2300      	movs	r3, #0
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3710      	adds	r7, #16
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80050c8:	e034      	b.n	8005134 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80050ca:	68f8      	ldr	r0, [r7, #12]
 80050cc:	f000 f89b 	bl	8005206 <I2C_IsAcknowledgeFailed>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d001      	beq.n	80050da <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e034      	b.n	8005144 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050e0:	d028      	beq.n	8005134 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050e2:	f7fe f86d 	bl	80031c0 <HAL_GetTick>
 80050e6:	4602      	mov	r2, r0
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	1ad3      	subs	r3, r2, r3
 80050ec:	68ba      	ldr	r2, [r7, #8]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d302      	bcc.n	80050f8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d11d      	bne.n	8005134 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	695b      	ldr	r3, [r3, #20]
 80050fe:	f003 0304 	and.w	r3, r3, #4
 8005102:	2b04      	cmp	r3, #4
 8005104:	d016      	beq.n	8005134 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2200      	movs	r2, #0
 800510a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2220      	movs	r2, #32
 8005110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005120:	f043 0220 	orr.w	r2, r3, #32
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e007      	b.n	8005144 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	f003 0304 	and.w	r3, r3, #4
 800513e:	2b04      	cmp	r3, #4
 8005140:	d1c3      	bne.n	80050ca <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005142:	2300      	movs	r3, #0
}
 8005144:	4618      	mov	r0, r3
 8005146:	3710      	adds	r7, #16
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}

0800514c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b084      	sub	sp, #16
 8005150:	af00      	add	r7, sp, #0
 8005152:	60f8      	str	r0, [r7, #12]
 8005154:	60b9      	str	r1, [r7, #8]
 8005156:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005158:	e049      	b.n	80051ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	695b      	ldr	r3, [r3, #20]
 8005160:	f003 0310 	and.w	r3, r3, #16
 8005164:	2b10      	cmp	r3, #16
 8005166:	d119      	bne.n	800519c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f06f 0210 	mvn.w	r2, #16
 8005170:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2220      	movs	r2, #32
 800517c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2200      	movs	r2, #0
 8005184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2200      	movs	r2, #0
 8005194:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e030      	b.n	80051fe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800519c:	f7fe f810 	bl	80031c0 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	68ba      	ldr	r2, [r7, #8]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d302      	bcc.n	80051b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d11d      	bne.n	80051ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	695b      	ldr	r3, [r3, #20]
 80051b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051bc:	2b40      	cmp	r3, #64	@ 0x40
 80051be:	d016      	beq.n	80051ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2200      	movs	r2, #0
 80051c4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2220      	movs	r2, #32
 80051ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051da:	f043 0220 	orr.w	r2, r3, #32
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e007      	b.n	80051fe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	695b      	ldr	r3, [r3, #20]
 80051f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051f8:	2b40      	cmp	r3, #64	@ 0x40
 80051fa:	d1ae      	bne.n	800515a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3710      	adds	r7, #16
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}

08005206 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005206:	b480      	push	{r7}
 8005208:	b083      	sub	sp, #12
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	695b      	ldr	r3, [r3, #20]
 8005214:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005218:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800521c:	d11b      	bne.n	8005256 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005226:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2220      	movs	r2, #32
 8005232:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005242:	f043 0204 	orr.w	r2, r3, #4
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e000      	b.n	8005258 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	370c      	adds	r7, #12
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b086      	sub	sp, #24
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d101      	bne.n	8005276 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e267      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b00      	cmp	r3, #0
 8005280:	d075      	beq.n	800536e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005282:	4b88      	ldr	r3, [pc, #544]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	f003 030c 	and.w	r3, r3, #12
 800528a:	2b04      	cmp	r3, #4
 800528c:	d00c      	beq.n	80052a8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800528e:	4b85      	ldr	r3, [pc, #532]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005296:	2b08      	cmp	r3, #8
 8005298:	d112      	bne.n	80052c0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800529a:	4b82      	ldr	r3, [pc, #520]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80052a6:	d10b      	bne.n	80052c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052a8:	4b7e      	ldr	r3, [pc, #504]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d05b      	beq.n	800536c <HAL_RCC_OscConfig+0x108>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d157      	bne.n	800536c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e242      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052c8:	d106      	bne.n	80052d8 <HAL_RCC_OscConfig+0x74>
 80052ca:	4b76      	ldr	r3, [pc, #472]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a75      	ldr	r2, [pc, #468]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052d4:	6013      	str	r3, [r2, #0]
 80052d6:	e01d      	b.n	8005314 <HAL_RCC_OscConfig+0xb0>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80052e0:	d10c      	bne.n	80052fc <HAL_RCC_OscConfig+0x98>
 80052e2:	4b70      	ldr	r3, [pc, #448]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a6f      	ldr	r2, [pc, #444]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80052ec:	6013      	str	r3, [r2, #0]
 80052ee:	4b6d      	ldr	r3, [pc, #436]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a6c      	ldr	r2, [pc, #432]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052f8:	6013      	str	r3, [r2, #0]
 80052fa:	e00b      	b.n	8005314 <HAL_RCC_OscConfig+0xb0>
 80052fc:	4b69      	ldr	r3, [pc, #420]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a68      	ldr	r2, [pc, #416]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005302:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005306:	6013      	str	r3, [r2, #0]
 8005308:	4b66      	ldr	r3, [pc, #408]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a65      	ldr	r2, [pc, #404]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 800530e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005312:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d013      	beq.n	8005344 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800531c:	f7fd ff50 	bl	80031c0 <HAL_GetTick>
 8005320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005322:	e008      	b.n	8005336 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005324:	f7fd ff4c 	bl	80031c0 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b64      	cmp	r3, #100	@ 0x64
 8005330:	d901      	bls.n	8005336 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e207      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005336:	4b5b      	ldr	r3, [pc, #364]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d0f0      	beq.n	8005324 <HAL_RCC_OscConfig+0xc0>
 8005342:	e014      	b.n	800536e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005344:	f7fd ff3c 	bl	80031c0 <HAL_GetTick>
 8005348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800534a:	e008      	b.n	800535e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800534c:	f7fd ff38 	bl	80031c0 <HAL_GetTick>
 8005350:	4602      	mov	r2, r0
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	1ad3      	subs	r3, r2, r3
 8005356:	2b64      	cmp	r3, #100	@ 0x64
 8005358:	d901      	bls.n	800535e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e1f3      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800535e:	4b51      	ldr	r3, [pc, #324]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1f0      	bne.n	800534c <HAL_RCC_OscConfig+0xe8>
 800536a:	e000      	b.n	800536e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800536c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f003 0302 	and.w	r3, r3, #2
 8005376:	2b00      	cmp	r3, #0
 8005378:	d063      	beq.n	8005442 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800537a:	4b4a      	ldr	r3, [pc, #296]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	f003 030c 	and.w	r3, r3, #12
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00b      	beq.n	800539e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005386:	4b47      	ldr	r3, [pc, #284]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800538e:	2b08      	cmp	r3, #8
 8005390:	d11c      	bne.n	80053cc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005392:	4b44      	ldr	r3, [pc, #272]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d116      	bne.n	80053cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800539e:	4b41      	ldr	r3, [pc, #260]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 0302 	and.w	r3, r3, #2
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d005      	beq.n	80053b6 <HAL_RCC_OscConfig+0x152>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d001      	beq.n	80053b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e1c7      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053b6:	4b3b      	ldr	r3, [pc, #236]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	691b      	ldr	r3, [r3, #16]
 80053c2:	00db      	lsls	r3, r3, #3
 80053c4:	4937      	ldr	r1, [pc, #220]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053ca:	e03a      	b.n	8005442 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d020      	beq.n	8005416 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053d4:	4b34      	ldr	r3, [pc, #208]	@ (80054a8 <HAL_RCC_OscConfig+0x244>)
 80053d6:	2201      	movs	r2, #1
 80053d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053da:	f7fd fef1 	bl	80031c0 <HAL_GetTick>
 80053de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053e0:	e008      	b.n	80053f4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053e2:	f7fd feed 	bl	80031c0 <HAL_GetTick>
 80053e6:	4602      	mov	r2, r0
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	2b02      	cmp	r3, #2
 80053ee:	d901      	bls.n	80053f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e1a8      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053f4:	4b2b      	ldr	r3, [pc, #172]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f003 0302 	and.w	r3, r3, #2
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d0f0      	beq.n	80053e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005400:	4b28      	ldr	r3, [pc, #160]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	691b      	ldr	r3, [r3, #16]
 800540c:	00db      	lsls	r3, r3, #3
 800540e:	4925      	ldr	r1, [pc, #148]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005410:	4313      	orrs	r3, r2
 8005412:	600b      	str	r3, [r1, #0]
 8005414:	e015      	b.n	8005442 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005416:	4b24      	ldr	r3, [pc, #144]	@ (80054a8 <HAL_RCC_OscConfig+0x244>)
 8005418:	2200      	movs	r2, #0
 800541a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800541c:	f7fd fed0 	bl	80031c0 <HAL_GetTick>
 8005420:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005422:	e008      	b.n	8005436 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005424:	f7fd fecc 	bl	80031c0 <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	2b02      	cmp	r3, #2
 8005430:	d901      	bls.n	8005436 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005432:	2303      	movs	r3, #3
 8005434:	e187      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005436:	4b1b      	ldr	r3, [pc, #108]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0302 	and.w	r3, r3, #2
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1f0      	bne.n	8005424 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 0308 	and.w	r3, r3, #8
 800544a:	2b00      	cmp	r3, #0
 800544c:	d036      	beq.n	80054bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	695b      	ldr	r3, [r3, #20]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d016      	beq.n	8005484 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005456:	4b15      	ldr	r3, [pc, #84]	@ (80054ac <HAL_RCC_OscConfig+0x248>)
 8005458:	2201      	movs	r2, #1
 800545a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800545c:	f7fd feb0 	bl	80031c0 <HAL_GetTick>
 8005460:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005462:	e008      	b.n	8005476 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005464:	f7fd feac 	bl	80031c0 <HAL_GetTick>
 8005468:	4602      	mov	r2, r0
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	1ad3      	subs	r3, r2, r3
 800546e:	2b02      	cmp	r3, #2
 8005470:	d901      	bls.n	8005476 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005472:	2303      	movs	r3, #3
 8005474:	e167      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005476:	4b0b      	ldr	r3, [pc, #44]	@ (80054a4 <HAL_RCC_OscConfig+0x240>)
 8005478:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800547a:	f003 0302 	and.w	r3, r3, #2
 800547e:	2b00      	cmp	r3, #0
 8005480:	d0f0      	beq.n	8005464 <HAL_RCC_OscConfig+0x200>
 8005482:	e01b      	b.n	80054bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005484:	4b09      	ldr	r3, [pc, #36]	@ (80054ac <HAL_RCC_OscConfig+0x248>)
 8005486:	2200      	movs	r2, #0
 8005488:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800548a:	f7fd fe99 	bl	80031c0 <HAL_GetTick>
 800548e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005490:	e00e      	b.n	80054b0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005492:	f7fd fe95 	bl	80031c0 <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	2b02      	cmp	r3, #2
 800549e:	d907      	bls.n	80054b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e150      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
 80054a4:	40023800 	.word	0x40023800
 80054a8:	42470000 	.word	0x42470000
 80054ac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054b0:	4b88      	ldr	r3, [pc, #544]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 80054b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054b4:	f003 0302 	and.w	r3, r3, #2
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d1ea      	bne.n	8005492 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 0304 	and.w	r3, r3, #4
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	f000 8097 	beq.w	80055f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054ca:	2300      	movs	r3, #0
 80054cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054ce:	4b81      	ldr	r3, [pc, #516]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 80054d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10f      	bne.n	80054fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054da:	2300      	movs	r3, #0
 80054dc:	60bb      	str	r3, [r7, #8]
 80054de:	4b7d      	ldr	r3, [pc, #500]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 80054e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e2:	4a7c      	ldr	r2, [pc, #496]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 80054e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80054ea:	4b7a      	ldr	r3, [pc, #488]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 80054ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054f2:	60bb      	str	r3, [r7, #8]
 80054f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054f6:	2301      	movs	r3, #1
 80054f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054fa:	4b77      	ldr	r3, [pc, #476]	@ (80056d8 <HAL_RCC_OscConfig+0x474>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005502:	2b00      	cmp	r3, #0
 8005504:	d118      	bne.n	8005538 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005506:	4b74      	ldr	r3, [pc, #464]	@ (80056d8 <HAL_RCC_OscConfig+0x474>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a73      	ldr	r2, [pc, #460]	@ (80056d8 <HAL_RCC_OscConfig+0x474>)
 800550c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005510:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005512:	f7fd fe55 	bl	80031c0 <HAL_GetTick>
 8005516:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005518:	e008      	b.n	800552c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800551a:	f7fd fe51 	bl	80031c0 <HAL_GetTick>
 800551e:	4602      	mov	r2, r0
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	2b02      	cmp	r3, #2
 8005526:	d901      	bls.n	800552c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005528:	2303      	movs	r3, #3
 800552a:	e10c      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800552c:	4b6a      	ldr	r3, [pc, #424]	@ (80056d8 <HAL_RCC_OscConfig+0x474>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005534:	2b00      	cmp	r3, #0
 8005536:	d0f0      	beq.n	800551a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	2b01      	cmp	r3, #1
 800553e:	d106      	bne.n	800554e <HAL_RCC_OscConfig+0x2ea>
 8005540:	4b64      	ldr	r3, [pc, #400]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005542:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005544:	4a63      	ldr	r2, [pc, #396]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005546:	f043 0301 	orr.w	r3, r3, #1
 800554a:	6713      	str	r3, [r2, #112]	@ 0x70
 800554c:	e01c      	b.n	8005588 <HAL_RCC_OscConfig+0x324>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	2b05      	cmp	r3, #5
 8005554:	d10c      	bne.n	8005570 <HAL_RCC_OscConfig+0x30c>
 8005556:	4b5f      	ldr	r3, [pc, #380]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005558:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800555a:	4a5e      	ldr	r2, [pc, #376]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 800555c:	f043 0304 	orr.w	r3, r3, #4
 8005560:	6713      	str	r3, [r2, #112]	@ 0x70
 8005562:	4b5c      	ldr	r3, [pc, #368]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005566:	4a5b      	ldr	r2, [pc, #364]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005568:	f043 0301 	orr.w	r3, r3, #1
 800556c:	6713      	str	r3, [r2, #112]	@ 0x70
 800556e:	e00b      	b.n	8005588 <HAL_RCC_OscConfig+0x324>
 8005570:	4b58      	ldr	r3, [pc, #352]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005572:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005574:	4a57      	ldr	r2, [pc, #348]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005576:	f023 0301 	bic.w	r3, r3, #1
 800557a:	6713      	str	r3, [r2, #112]	@ 0x70
 800557c:	4b55      	ldr	r3, [pc, #340]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 800557e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005580:	4a54      	ldr	r2, [pc, #336]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005582:	f023 0304 	bic.w	r3, r3, #4
 8005586:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d015      	beq.n	80055bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005590:	f7fd fe16 	bl	80031c0 <HAL_GetTick>
 8005594:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005596:	e00a      	b.n	80055ae <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005598:	f7fd fe12 	bl	80031c0 <HAL_GetTick>
 800559c:	4602      	mov	r2, r0
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d901      	bls.n	80055ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	e0cb      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055ae:	4b49      	ldr	r3, [pc, #292]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 80055b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d0ee      	beq.n	8005598 <HAL_RCC_OscConfig+0x334>
 80055ba:	e014      	b.n	80055e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055bc:	f7fd fe00 	bl	80031c0 <HAL_GetTick>
 80055c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055c2:	e00a      	b.n	80055da <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055c4:	f7fd fdfc 	bl	80031c0 <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d901      	bls.n	80055da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e0b5      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055da:	4b3e      	ldr	r3, [pc, #248]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 80055dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055de:	f003 0302 	and.w	r3, r3, #2
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d1ee      	bne.n	80055c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80055e6:	7dfb      	ldrb	r3, [r7, #23]
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d105      	bne.n	80055f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055ec:	4b39      	ldr	r3, [pc, #228]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 80055ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f0:	4a38      	ldr	r2, [pc, #224]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 80055f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055f6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	699b      	ldr	r3, [r3, #24]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	f000 80a1 	beq.w	8005744 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005602:	4b34      	ldr	r3, [pc, #208]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	f003 030c 	and.w	r3, r3, #12
 800560a:	2b08      	cmp	r3, #8
 800560c:	d05c      	beq.n	80056c8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	699b      	ldr	r3, [r3, #24]
 8005612:	2b02      	cmp	r3, #2
 8005614:	d141      	bne.n	800569a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005616:	4b31      	ldr	r3, [pc, #196]	@ (80056dc <HAL_RCC_OscConfig+0x478>)
 8005618:	2200      	movs	r2, #0
 800561a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800561c:	f7fd fdd0 	bl	80031c0 <HAL_GetTick>
 8005620:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005622:	e008      	b.n	8005636 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005624:	f7fd fdcc 	bl	80031c0 <HAL_GetTick>
 8005628:	4602      	mov	r2, r0
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	1ad3      	subs	r3, r2, r3
 800562e:	2b02      	cmp	r3, #2
 8005630:	d901      	bls.n	8005636 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005632:	2303      	movs	r3, #3
 8005634:	e087      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005636:	4b27      	ldr	r3, [pc, #156]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1f0      	bne.n	8005624 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	69da      	ldr	r2, [r3, #28]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6a1b      	ldr	r3, [r3, #32]
 800564a:	431a      	orrs	r2, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005650:	019b      	lsls	r3, r3, #6
 8005652:	431a      	orrs	r2, r3
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005658:	085b      	lsrs	r3, r3, #1
 800565a:	3b01      	subs	r3, #1
 800565c:	041b      	lsls	r3, r3, #16
 800565e:	431a      	orrs	r2, r3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005664:	061b      	lsls	r3, r3, #24
 8005666:	491b      	ldr	r1, [pc, #108]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 8005668:	4313      	orrs	r3, r2
 800566a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800566c:	4b1b      	ldr	r3, [pc, #108]	@ (80056dc <HAL_RCC_OscConfig+0x478>)
 800566e:	2201      	movs	r2, #1
 8005670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005672:	f7fd fda5 	bl	80031c0 <HAL_GetTick>
 8005676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005678:	e008      	b.n	800568c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800567a:	f7fd fda1 	bl	80031c0 <HAL_GetTick>
 800567e:	4602      	mov	r2, r0
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	1ad3      	subs	r3, r2, r3
 8005684:	2b02      	cmp	r3, #2
 8005686:	d901      	bls.n	800568c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005688:	2303      	movs	r3, #3
 800568a:	e05c      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800568c:	4b11      	ldr	r3, [pc, #68]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005694:	2b00      	cmp	r3, #0
 8005696:	d0f0      	beq.n	800567a <HAL_RCC_OscConfig+0x416>
 8005698:	e054      	b.n	8005744 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800569a:	4b10      	ldr	r3, [pc, #64]	@ (80056dc <HAL_RCC_OscConfig+0x478>)
 800569c:	2200      	movs	r2, #0
 800569e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a0:	f7fd fd8e 	bl	80031c0 <HAL_GetTick>
 80056a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056a6:	e008      	b.n	80056ba <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056a8:	f7fd fd8a 	bl	80031c0 <HAL_GetTick>
 80056ac:	4602      	mov	r2, r0
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	2b02      	cmp	r3, #2
 80056b4:	d901      	bls.n	80056ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e045      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056ba:	4b06      	ldr	r3, [pc, #24]	@ (80056d4 <HAL_RCC_OscConfig+0x470>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d1f0      	bne.n	80056a8 <HAL_RCC_OscConfig+0x444>
 80056c6:	e03d      	b.n	8005744 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	699b      	ldr	r3, [r3, #24]
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d107      	bne.n	80056e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e038      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
 80056d4:	40023800 	.word	0x40023800
 80056d8:	40007000 	.word	0x40007000
 80056dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80056e0:	4b1b      	ldr	r3, [pc, #108]	@ (8005750 <HAL_RCC_OscConfig+0x4ec>)
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	699b      	ldr	r3, [r3, #24]
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d028      	beq.n	8005740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d121      	bne.n	8005740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005706:	429a      	cmp	r2, r3
 8005708:	d11a      	bne.n	8005740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005710:	4013      	ands	r3, r2
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005716:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005718:	4293      	cmp	r3, r2
 800571a:	d111      	bne.n	8005740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005726:	085b      	lsrs	r3, r3, #1
 8005728:	3b01      	subs	r3, #1
 800572a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800572c:	429a      	cmp	r2, r3
 800572e:	d107      	bne.n	8005740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800573a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800573c:	429a      	cmp	r2, r3
 800573e:	d001      	beq.n	8005744 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e000      	b.n	8005746 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3718      	adds	r7, #24
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}
 800574e:	bf00      	nop
 8005750:	40023800 	.word	0x40023800

08005754 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d101      	bne.n	8005768 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	e0cc      	b.n	8005902 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005768:	4b68      	ldr	r3, [pc, #416]	@ (800590c <HAL_RCC_ClockConfig+0x1b8>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0307 	and.w	r3, r3, #7
 8005770:	683a      	ldr	r2, [r7, #0]
 8005772:	429a      	cmp	r2, r3
 8005774:	d90c      	bls.n	8005790 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005776:	4b65      	ldr	r3, [pc, #404]	@ (800590c <HAL_RCC_ClockConfig+0x1b8>)
 8005778:	683a      	ldr	r2, [r7, #0]
 800577a:	b2d2      	uxtb	r2, r2
 800577c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800577e:	4b63      	ldr	r3, [pc, #396]	@ (800590c <HAL_RCC_ClockConfig+0x1b8>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 0307 	and.w	r3, r3, #7
 8005786:	683a      	ldr	r2, [r7, #0]
 8005788:	429a      	cmp	r2, r3
 800578a:	d001      	beq.n	8005790 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e0b8      	b.n	8005902 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0302 	and.w	r3, r3, #2
 8005798:	2b00      	cmp	r3, #0
 800579a:	d020      	beq.n	80057de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0304 	and.w	r3, r3, #4
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d005      	beq.n	80057b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057a8:	4b59      	ldr	r3, [pc, #356]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	4a58      	ldr	r2, [pc, #352]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80057ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80057b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 0308 	and.w	r3, r3, #8
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d005      	beq.n	80057cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057c0:	4b53      	ldr	r3, [pc, #332]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	4a52      	ldr	r2, [pc, #328]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80057c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80057ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057cc:	4b50      	ldr	r3, [pc, #320]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	494d      	ldr	r1, [pc, #308]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80057da:	4313      	orrs	r3, r2
 80057dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0301 	and.w	r3, r3, #1
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d044      	beq.n	8005874 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d107      	bne.n	8005802 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057f2:	4b47      	ldr	r3, [pc, #284]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d119      	bne.n	8005832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e07f      	b.n	8005902 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	2b02      	cmp	r3, #2
 8005808:	d003      	beq.n	8005812 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800580e:	2b03      	cmp	r3, #3
 8005810:	d107      	bne.n	8005822 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005812:	4b3f      	ldr	r3, [pc, #252]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800581a:	2b00      	cmp	r3, #0
 800581c:	d109      	bne.n	8005832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e06f      	b.n	8005902 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005822:	4b3b      	ldr	r3, [pc, #236]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 0302 	and.w	r3, r3, #2
 800582a:	2b00      	cmp	r3, #0
 800582c:	d101      	bne.n	8005832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e067      	b.n	8005902 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005832:	4b37      	ldr	r3, [pc, #220]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	f023 0203 	bic.w	r2, r3, #3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	4934      	ldr	r1, [pc, #208]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 8005840:	4313      	orrs	r3, r2
 8005842:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005844:	f7fd fcbc 	bl	80031c0 <HAL_GetTick>
 8005848:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800584a:	e00a      	b.n	8005862 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800584c:	f7fd fcb8 	bl	80031c0 <HAL_GetTick>
 8005850:	4602      	mov	r2, r0
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	1ad3      	subs	r3, r2, r3
 8005856:	f241 3288 	movw	r2, #5000	@ 0x1388
 800585a:	4293      	cmp	r3, r2
 800585c:	d901      	bls.n	8005862 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	e04f      	b.n	8005902 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005862:	4b2b      	ldr	r3, [pc, #172]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	f003 020c 	and.w	r2, r3, #12
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	429a      	cmp	r2, r3
 8005872:	d1eb      	bne.n	800584c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005874:	4b25      	ldr	r3, [pc, #148]	@ (800590c <HAL_RCC_ClockConfig+0x1b8>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 0307 	and.w	r3, r3, #7
 800587c:	683a      	ldr	r2, [r7, #0]
 800587e:	429a      	cmp	r2, r3
 8005880:	d20c      	bcs.n	800589c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005882:	4b22      	ldr	r3, [pc, #136]	@ (800590c <HAL_RCC_ClockConfig+0x1b8>)
 8005884:	683a      	ldr	r2, [r7, #0]
 8005886:	b2d2      	uxtb	r2, r2
 8005888:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800588a:	4b20      	ldr	r3, [pc, #128]	@ (800590c <HAL_RCC_ClockConfig+0x1b8>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0307 	and.w	r3, r3, #7
 8005892:	683a      	ldr	r2, [r7, #0]
 8005894:	429a      	cmp	r2, r3
 8005896:	d001      	beq.n	800589c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e032      	b.n	8005902 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 0304 	and.w	r3, r3, #4
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d008      	beq.n	80058ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058a8:	4b19      	ldr	r3, [pc, #100]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	4916      	ldr	r1, [pc, #88]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80058b6:	4313      	orrs	r3, r2
 80058b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f003 0308 	and.w	r3, r3, #8
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d009      	beq.n	80058da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058c6:	4b12      	ldr	r3, [pc, #72]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	00db      	lsls	r3, r3, #3
 80058d4:	490e      	ldr	r1, [pc, #56]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80058d6:	4313      	orrs	r3, r2
 80058d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80058da:	f000 f821 	bl	8005920 <HAL_RCC_GetSysClockFreq>
 80058de:	4602      	mov	r2, r0
 80058e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005910 <HAL_RCC_ClockConfig+0x1bc>)
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	091b      	lsrs	r3, r3, #4
 80058e6:	f003 030f 	and.w	r3, r3, #15
 80058ea:	490a      	ldr	r1, [pc, #40]	@ (8005914 <HAL_RCC_ClockConfig+0x1c0>)
 80058ec:	5ccb      	ldrb	r3, [r1, r3]
 80058ee:	fa22 f303 	lsr.w	r3, r2, r3
 80058f2:	4a09      	ldr	r2, [pc, #36]	@ (8005918 <HAL_RCC_ClockConfig+0x1c4>)
 80058f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80058f6:	4b09      	ldr	r3, [pc, #36]	@ (800591c <HAL_RCC_ClockConfig+0x1c8>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4618      	mov	r0, r3
 80058fc:	f7fd fa72 	bl	8002de4 <HAL_InitTick>

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3710      	adds	r7, #16
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	40023c00 	.word	0x40023c00
 8005910:	40023800 	.word	0x40023800
 8005914:	08008de4 	.word	0x08008de4
 8005918:	20000000 	.word	0x20000000
 800591c:	20000004 	.word	0x20000004

08005920 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005920:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005924:	b090      	sub	sp, #64	@ 0x40
 8005926:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005928:	2300      	movs	r3, #0
 800592a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800592c:	2300      	movs	r3, #0
 800592e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005930:	2300      	movs	r3, #0
 8005932:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005934:	2300      	movs	r3, #0
 8005936:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005938:	4b59      	ldr	r3, [pc, #356]	@ (8005aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	f003 030c 	and.w	r3, r3, #12
 8005940:	2b08      	cmp	r3, #8
 8005942:	d00d      	beq.n	8005960 <HAL_RCC_GetSysClockFreq+0x40>
 8005944:	2b08      	cmp	r3, #8
 8005946:	f200 80a1 	bhi.w	8005a8c <HAL_RCC_GetSysClockFreq+0x16c>
 800594a:	2b00      	cmp	r3, #0
 800594c:	d002      	beq.n	8005954 <HAL_RCC_GetSysClockFreq+0x34>
 800594e:	2b04      	cmp	r3, #4
 8005950:	d003      	beq.n	800595a <HAL_RCC_GetSysClockFreq+0x3a>
 8005952:	e09b      	b.n	8005a8c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005954:	4b53      	ldr	r3, [pc, #332]	@ (8005aa4 <HAL_RCC_GetSysClockFreq+0x184>)
 8005956:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005958:	e09b      	b.n	8005a92 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800595a:	4b53      	ldr	r3, [pc, #332]	@ (8005aa8 <HAL_RCC_GetSysClockFreq+0x188>)
 800595c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800595e:	e098      	b.n	8005a92 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005960:	4b4f      	ldr	r3, [pc, #316]	@ (8005aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005968:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800596a:	4b4d      	ldr	r3, [pc, #308]	@ (8005aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d028      	beq.n	80059c8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005976:	4b4a      	ldr	r3, [pc, #296]	@ (8005aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	099b      	lsrs	r3, r3, #6
 800597c:	2200      	movs	r2, #0
 800597e:	623b      	str	r3, [r7, #32]
 8005980:	627a      	str	r2, [r7, #36]	@ 0x24
 8005982:	6a3b      	ldr	r3, [r7, #32]
 8005984:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005988:	2100      	movs	r1, #0
 800598a:	4b47      	ldr	r3, [pc, #284]	@ (8005aa8 <HAL_RCC_GetSysClockFreq+0x188>)
 800598c:	fb03 f201 	mul.w	r2, r3, r1
 8005990:	2300      	movs	r3, #0
 8005992:	fb00 f303 	mul.w	r3, r0, r3
 8005996:	4413      	add	r3, r2
 8005998:	4a43      	ldr	r2, [pc, #268]	@ (8005aa8 <HAL_RCC_GetSysClockFreq+0x188>)
 800599a:	fba0 1202 	umull	r1, r2, r0, r2
 800599e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059a0:	460a      	mov	r2, r1
 80059a2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80059a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059a6:	4413      	add	r3, r2
 80059a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ac:	2200      	movs	r2, #0
 80059ae:	61bb      	str	r3, [r7, #24]
 80059b0:	61fa      	str	r2, [r7, #28]
 80059b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059b6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80059ba:	f7fb f93d 	bl	8000c38 <__aeabi_uldivmod>
 80059be:	4602      	mov	r2, r0
 80059c0:	460b      	mov	r3, r1
 80059c2:	4613      	mov	r3, r2
 80059c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059c6:	e053      	b.n	8005a70 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059c8:	4b35      	ldr	r3, [pc, #212]	@ (8005aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	099b      	lsrs	r3, r3, #6
 80059ce:	2200      	movs	r2, #0
 80059d0:	613b      	str	r3, [r7, #16]
 80059d2:	617a      	str	r2, [r7, #20]
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80059da:	f04f 0b00 	mov.w	fp, #0
 80059de:	4652      	mov	r2, sl
 80059e0:	465b      	mov	r3, fp
 80059e2:	f04f 0000 	mov.w	r0, #0
 80059e6:	f04f 0100 	mov.w	r1, #0
 80059ea:	0159      	lsls	r1, r3, #5
 80059ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059f0:	0150      	lsls	r0, r2, #5
 80059f2:	4602      	mov	r2, r0
 80059f4:	460b      	mov	r3, r1
 80059f6:	ebb2 080a 	subs.w	r8, r2, sl
 80059fa:	eb63 090b 	sbc.w	r9, r3, fp
 80059fe:	f04f 0200 	mov.w	r2, #0
 8005a02:	f04f 0300 	mov.w	r3, #0
 8005a06:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005a0a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005a0e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005a12:	ebb2 0408 	subs.w	r4, r2, r8
 8005a16:	eb63 0509 	sbc.w	r5, r3, r9
 8005a1a:	f04f 0200 	mov.w	r2, #0
 8005a1e:	f04f 0300 	mov.w	r3, #0
 8005a22:	00eb      	lsls	r3, r5, #3
 8005a24:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a28:	00e2      	lsls	r2, r4, #3
 8005a2a:	4614      	mov	r4, r2
 8005a2c:	461d      	mov	r5, r3
 8005a2e:	eb14 030a 	adds.w	r3, r4, sl
 8005a32:	603b      	str	r3, [r7, #0]
 8005a34:	eb45 030b 	adc.w	r3, r5, fp
 8005a38:	607b      	str	r3, [r7, #4]
 8005a3a:	f04f 0200 	mov.w	r2, #0
 8005a3e:	f04f 0300 	mov.w	r3, #0
 8005a42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a46:	4629      	mov	r1, r5
 8005a48:	028b      	lsls	r3, r1, #10
 8005a4a:	4621      	mov	r1, r4
 8005a4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a50:	4621      	mov	r1, r4
 8005a52:	028a      	lsls	r2, r1, #10
 8005a54:	4610      	mov	r0, r2
 8005a56:	4619      	mov	r1, r3
 8005a58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	60bb      	str	r3, [r7, #8]
 8005a5e:	60fa      	str	r2, [r7, #12]
 8005a60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a64:	f7fb f8e8 	bl	8000c38 <__aeabi_uldivmod>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	460b      	mov	r3, r1
 8005a6c:	4613      	mov	r3, r2
 8005a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005a70:	4b0b      	ldr	r3, [pc, #44]	@ (8005aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	0c1b      	lsrs	r3, r3, #16
 8005a76:	f003 0303 	and.w	r3, r3, #3
 8005a7a:	3301      	adds	r3, #1
 8005a7c:	005b      	lsls	r3, r3, #1
 8005a7e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005a80:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a88:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005a8a:	e002      	b.n	8005a92 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a8c:	4b05      	ldr	r3, [pc, #20]	@ (8005aa4 <HAL_RCC_GetSysClockFreq+0x184>)
 8005a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005a90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3740      	adds	r7, #64	@ 0x40
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a9e:	bf00      	nop
 8005aa0:	40023800 	.word	0x40023800
 8005aa4:	00f42400 	.word	0x00f42400
 8005aa8:	017d7840 	.word	0x017d7840

08005aac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005aac:	b480      	push	{r7}
 8005aae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ab0:	4b03      	ldr	r3, [pc, #12]	@ (8005ac0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr
 8005abe:	bf00      	nop
 8005ac0:	20000000 	.word	0x20000000

08005ac4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005ac8:	f7ff fff0 	bl	8005aac <HAL_RCC_GetHCLKFreq>
 8005acc:	4602      	mov	r2, r0
 8005ace:	4b05      	ldr	r3, [pc, #20]	@ (8005ae4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	0a9b      	lsrs	r3, r3, #10
 8005ad4:	f003 0307 	and.w	r3, r3, #7
 8005ad8:	4903      	ldr	r1, [pc, #12]	@ (8005ae8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ada:	5ccb      	ldrb	r3, [r1, r3]
 8005adc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	bd80      	pop	{r7, pc}
 8005ae4:	40023800 	.word	0x40023800
 8005ae8:	08008df4 	.word	0x08008df4

08005aec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005af0:	f7ff ffdc 	bl	8005aac <HAL_RCC_GetHCLKFreq>
 8005af4:	4602      	mov	r2, r0
 8005af6:	4b05      	ldr	r3, [pc, #20]	@ (8005b0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	0b5b      	lsrs	r3, r3, #13
 8005afc:	f003 0307 	and.w	r3, r3, #7
 8005b00:	4903      	ldr	r1, [pc, #12]	@ (8005b10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b02:	5ccb      	ldrb	r3, [r1, r3]
 8005b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	bd80      	pop	{r7, pc}
 8005b0c:	40023800 	.word	0x40023800
 8005b10:	08008df4 	.word	0x08008df4

08005b14 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	220f      	movs	r2, #15
 8005b22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005b24:	4b12      	ldr	r3, [pc, #72]	@ (8005b70 <HAL_RCC_GetClockConfig+0x5c>)
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	f003 0203 	and.w	r2, r3, #3
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005b30:	4b0f      	ldr	r3, [pc, #60]	@ (8005b70 <HAL_RCC_GetClockConfig+0x5c>)
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8005b70 <HAL_RCC_GetClockConfig+0x5c>)
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005b48:	4b09      	ldr	r3, [pc, #36]	@ (8005b70 <HAL_RCC_GetClockConfig+0x5c>)
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	08db      	lsrs	r3, r3, #3
 8005b4e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005b56:	4b07      	ldr	r3, [pc, #28]	@ (8005b74 <HAL_RCC_GetClockConfig+0x60>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 0207 	and.w	r2, r3, #7
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	601a      	str	r2, [r3, #0]
}
 8005b62:	bf00      	nop
 8005b64:	370c      	adds	r7, #12
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr
 8005b6e:	bf00      	nop
 8005b70:	40023800 	.word	0x40023800
 8005b74:	40023c00 	.word	0x40023c00

08005b78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b082      	sub	sp, #8
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d101      	bne.n	8005b8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e07b      	b.n	8005c82 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d108      	bne.n	8005ba4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b9a:	d009      	beq.n	8005bb0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	61da      	str	r2, [r3, #28]
 8005ba2:	e005      	b.n	8005bb0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d106      	bne.n	8005bd0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f7fc ffe2 	bl	8002b94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005be6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005bf8:	431a      	orrs	r2, r3
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c02:	431a      	orrs	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	691b      	ldr	r3, [r3, #16]
 8005c08:	f003 0302 	and.w	r3, r3, #2
 8005c0c:	431a      	orrs	r2, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	f003 0301 	and.w	r3, r3, #1
 8005c16:	431a      	orrs	r2, r3
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	699b      	ldr	r3, [r3, #24]
 8005c1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c20:	431a      	orrs	r2, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	69db      	ldr	r3, [r3, #28]
 8005c26:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c2a:	431a      	orrs	r2, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6a1b      	ldr	r3, [r3, #32]
 8005c30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c34:	ea42 0103 	orr.w	r1, r2, r3
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c3c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	430a      	orrs	r2, r1
 8005c46:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	699b      	ldr	r3, [r3, #24]
 8005c4c:	0c1b      	lsrs	r3, r3, #16
 8005c4e:	f003 0104 	and.w	r1, r3, #4
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c56:	f003 0210 	and.w	r2, r3, #16
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	430a      	orrs	r2, r1
 8005c60:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	69da      	ldr	r2, [r3, #28]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2200      	movs	r2, #0
 8005c76:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005c80:	2300      	movs	r3, #0
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3708      	adds	r7, #8
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}

08005c8a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c8a:	b580      	push	{r7, lr}
 8005c8c:	b088      	sub	sp, #32
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	60f8      	str	r0, [r7, #12]
 8005c92:	60b9      	str	r1, [r7, #8]
 8005c94:	603b      	str	r3, [r7, #0]
 8005c96:	4613      	mov	r3, r2
 8005c98:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c9a:	f7fd fa91 	bl	80031c0 <HAL_GetTick>
 8005c9e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005ca0:	88fb      	ldrh	r3, [r7, #6]
 8005ca2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d001      	beq.n	8005cb4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005cb0:	2302      	movs	r3, #2
 8005cb2:	e12a      	b.n	8005f0a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d002      	beq.n	8005cc0 <HAL_SPI_Transmit+0x36>
 8005cba:	88fb      	ldrh	r3, [r7, #6]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d101      	bne.n	8005cc4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e122      	b.n	8005f0a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d101      	bne.n	8005cd2 <HAL_SPI_Transmit+0x48>
 8005cce:	2302      	movs	r3, #2
 8005cd0:	e11b      	b.n	8005f0a <HAL_SPI_Transmit+0x280>
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2203      	movs	r2, #3
 8005cde:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	68ba      	ldr	r2, [r7, #8]
 8005cec:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	88fa      	ldrh	r2, [r7, #6]
 8005cf2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	88fa      	ldrh	r2, [r7, #6]
 8005cf8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2200      	movs	r2, #0
 8005d04:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2200      	movs	r2, #0
 8005d16:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d20:	d10f      	bne.n	8005d42 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d30:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d40:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d4c:	2b40      	cmp	r3, #64	@ 0x40
 8005d4e:	d007      	beq.n	8005d60 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d5e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	68db      	ldr	r3, [r3, #12]
 8005d64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d68:	d152      	bne.n	8005e10 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d002      	beq.n	8005d78 <HAL_SPI_Transmit+0xee>
 8005d72:	8b7b      	ldrh	r3, [r7, #26]
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d145      	bne.n	8005e04 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d7c:	881a      	ldrh	r2, [r3, #0]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d88:	1c9a      	adds	r2, r3, #2
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	3b01      	subs	r3, #1
 8005d96:	b29a      	uxth	r2, r3
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005d9c:	e032      	b.n	8005e04 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	f003 0302 	and.w	r3, r3, #2
 8005da8:	2b02      	cmp	r3, #2
 8005daa:	d112      	bne.n	8005dd2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005db0:	881a      	ldrh	r2, [r3, #0]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dbc:	1c9a      	adds	r2, r3, #2
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	3b01      	subs	r3, #1
 8005dca:	b29a      	uxth	r2, r3
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005dd0:	e018      	b.n	8005e04 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dd2:	f7fd f9f5 	bl	80031c0 <HAL_GetTick>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	69fb      	ldr	r3, [r7, #28]
 8005dda:	1ad3      	subs	r3, r2, r3
 8005ddc:	683a      	ldr	r2, [r7, #0]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d803      	bhi.n	8005dea <HAL_SPI_Transmit+0x160>
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005de8:	d102      	bne.n	8005df0 <HAL_SPI_Transmit+0x166>
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d109      	bne.n	8005e04 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005e00:	2303      	movs	r3, #3
 8005e02:	e082      	b.n	8005f0a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d1c7      	bne.n	8005d9e <HAL_SPI_Transmit+0x114>
 8005e0e:	e053      	b.n	8005eb8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d002      	beq.n	8005e1e <HAL_SPI_Transmit+0x194>
 8005e18:	8b7b      	ldrh	r3, [r7, #26]
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d147      	bne.n	8005eae <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	330c      	adds	r3, #12
 8005e28:	7812      	ldrb	r2, [r2, #0]
 8005e2a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e30:	1c5a      	adds	r2, r3, #1
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	3b01      	subs	r3, #1
 8005e3e:	b29a      	uxth	r2, r3
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005e44:	e033      	b.n	8005eae <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	f003 0302 	and.w	r3, r3, #2
 8005e50:	2b02      	cmp	r3, #2
 8005e52:	d113      	bne.n	8005e7c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	330c      	adds	r3, #12
 8005e5e:	7812      	ldrb	r2, [r2, #0]
 8005e60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e66:	1c5a      	adds	r2, r3, #1
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	3b01      	subs	r3, #1
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005e7a:	e018      	b.n	8005eae <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e7c:	f7fd f9a0 	bl	80031c0 <HAL_GetTick>
 8005e80:	4602      	mov	r2, r0
 8005e82:	69fb      	ldr	r3, [r7, #28]
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	683a      	ldr	r2, [r7, #0]
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d803      	bhi.n	8005e94 <HAL_SPI_Transmit+0x20a>
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e92:	d102      	bne.n	8005e9a <HAL_SPI_Transmit+0x210>
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d109      	bne.n	8005eae <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005eaa:	2303      	movs	r3, #3
 8005eac:	e02d      	b.n	8005f0a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d1c6      	bne.n	8005e46 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005eb8:	69fa      	ldr	r2, [r7, #28]
 8005eba:	6839      	ldr	r1, [r7, #0]
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f000 fceb 	bl	8006898 <SPI_EndRxTxTransaction>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d002      	beq.n	8005ece <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2220      	movs	r2, #32
 8005ecc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d10a      	bne.n	8005eec <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	617b      	str	r3, [r7, #20]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	617b      	str	r3, [r7, #20]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	617b      	str	r3, [r7, #20]
 8005eea:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d001      	beq.n	8005f08 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e000      	b.n	8005f0a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005f08:	2300      	movs	r3, #0
  }
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3720      	adds	r7, #32
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}

08005f12 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f12:	b580      	push	{r7, lr}
 8005f14:	b088      	sub	sp, #32
 8005f16:	af02      	add	r7, sp, #8
 8005f18:	60f8      	str	r0, [r7, #12]
 8005f1a:	60b9      	str	r1, [r7, #8]
 8005f1c:	603b      	str	r3, [r7, #0]
 8005f1e:	4613      	mov	r3, r2
 8005f20:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d001      	beq.n	8005f32 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005f2e:	2302      	movs	r3, #2
 8005f30:	e104      	b.n	800613c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f3a:	d112      	bne.n	8005f62 <HAL_SPI_Receive+0x50>
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d10e      	bne.n	8005f62 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2204      	movs	r2, #4
 8005f48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005f4c:	88fa      	ldrh	r2, [r7, #6]
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	9300      	str	r3, [sp, #0]
 8005f52:	4613      	mov	r3, r2
 8005f54:	68ba      	ldr	r2, [r7, #8]
 8005f56:	68b9      	ldr	r1, [r7, #8]
 8005f58:	68f8      	ldr	r0, [r7, #12]
 8005f5a:	f000 f8f3 	bl	8006144 <HAL_SPI_TransmitReceive>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	e0ec      	b.n	800613c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f62:	f7fd f92d 	bl	80031c0 <HAL_GetTick>
 8005f66:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d002      	beq.n	8005f74 <HAL_SPI_Receive+0x62>
 8005f6e:	88fb      	ldrh	r3, [r7, #6]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d101      	bne.n	8005f78 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e0e1      	b.n	800613c <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d101      	bne.n	8005f86 <HAL_SPI_Receive+0x74>
 8005f82:	2302      	movs	r3, #2
 8005f84:	e0da      	b.n	800613c <HAL_SPI_Receive+0x22a>
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2204      	movs	r2, #4
 8005f92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	68ba      	ldr	r2, [r7, #8]
 8005fa0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	88fa      	ldrh	r2, [r7, #6]
 8005fa6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	88fa      	ldrh	r2, [r7, #6]
 8005fac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fd4:	d10f      	bne.n	8005ff6 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fe4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005ff4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006000:	2b40      	cmp	r3, #64	@ 0x40
 8006002:	d007      	beq.n	8006014 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006012:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d170      	bne.n	80060fe <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800601c:	e035      	b.n	800608a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	f003 0301 	and.w	r3, r3, #1
 8006028:	2b01      	cmp	r3, #1
 800602a:	d115      	bne.n	8006058 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f103 020c 	add.w	r2, r3, #12
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006038:	7812      	ldrb	r2, [r2, #0]
 800603a:	b2d2      	uxtb	r2, r2
 800603c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006042:	1c5a      	adds	r2, r3, #1
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800604c:	b29b      	uxth	r3, r3
 800604e:	3b01      	subs	r3, #1
 8006050:	b29a      	uxth	r2, r3
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006056:	e018      	b.n	800608a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006058:	f7fd f8b2 	bl	80031c0 <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	683a      	ldr	r2, [r7, #0]
 8006064:	429a      	cmp	r2, r3
 8006066:	d803      	bhi.n	8006070 <HAL_SPI_Receive+0x15e>
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800606e:	d102      	bne.n	8006076 <HAL_SPI_Receive+0x164>
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d109      	bne.n	800608a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2201      	movs	r2, #1
 800607a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2200      	movs	r2, #0
 8006082:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006086:	2303      	movs	r3, #3
 8006088:	e058      	b.n	800613c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800608e:	b29b      	uxth	r3, r3
 8006090:	2b00      	cmp	r3, #0
 8006092:	d1c4      	bne.n	800601e <HAL_SPI_Receive+0x10c>
 8006094:	e038      	b.n	8006108 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	f003 0301 	and.w	r3, r3, #1
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d113      	bne.n	80060cc <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	68da      	ldr	r2, [r3, #12]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ae:	b292      	uxth	r2, r2
 80060b0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060b6:	1c9a      	adds	r2, r3, #2
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060c0:	b29b      	uxth	r3, r3
 80060c2:	3b01      	subs	r3, #1
 80060c4:	b29a      	uxth	r2, r3
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80060ca:	e018      	b.n	80060fe <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80060cc:	f7fd f878 	bl	80031c0 <HAL_GetTick>
 80060d0:	4602      	mov	r2, r0
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	1ad3      	subs	r3, r2, r3
 80060d6:	683a      	ldr	r2, [r7, #0]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d803      	bhi.n	80060e4 <HAL_SPI_Receive+0x1d2>
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060e2:	d102      	bne.n	80060ea <HAL_SPI_Receive+0x1d8>
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d109      	bne.n	80060fe <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80060fa:	2303      	movs	r3, #3
 80060fc:	e01e      	b.n	800613c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006102:	b29b      	uxth	r3, r3
 8006104:	2b00      	cmp	r3, #0
 8006106:	d1c6      	bne.n	8006096 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006108:	697a      	ldr	r2, [r7, #20]
 800610a:	6839      	ldr	r1, [r7, #0]
 800610c:	68f8      	ldr	r0, [r7, #12]
 800610e:	f000 fb5d 	bl	80067cc <SPI_EndRxTransaction>
 8006112:	4603      	mov	r3, r0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d002      	beq.n	800611e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2220      	movs	r2, #32
 800611c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2201      	movs	r2, #1
 8006122:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2200      	movs	r2, #0
 800612a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006132:	2b00      	cmp	r3, #0
 8006134:	d001      	beq.n	800613a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e000      	b.n	800613c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800613a:	2300      	movs	r3, #0
  }
}
 800613c:	4618      	mov	r0, r3
 800613e:	3718      	adds	r7, #24
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}

08006144 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b08a      	sub	sp, #40	@ 0x28
 8006148:	af00      	add	r7, sp, #0
 800614a:	60f8      	str	r0, [r7, #12]
 800614c:	60b9      	str	r1, [r7, #8]
 800614e:	607a      	str	r2, [r7, #4]
 8006150:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006152:	2301      	movs	r3, #1
 8006154:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006156:	f7fd f833 	bl	80031c0 <HAL_GetTick>
 800615a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006162:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800616a:	887b      	ldrh	r3, [r7, #2]
 800616c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800616e:	7ffb      	ldrb	r3, [r7, #31]
 8006170:	2b01      	cmp	r3, #1
 8006172:	d00c      	beq.n	800618e <HAL_SPI_TransmitReceive+0x4a>
 8006174:	69bb      	ldr	r3, [r7, #24]
 8006176:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800617a:	d106      	bne.n	800618a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d102      	bne.n	800618a <HAL_SPI_TransmitReceive+0x46>
 8006184:	7ffb      	ldrb	r3, [r7, #31]
 8006186:	2b04      	cmp	r3, #4
 8006188:	d001      	beq.n	800618e <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800618a:	2302      	movs	r3, #2
 800618c:	e17f      	b.n	800648e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d005      	beq.n	80061a0 <HAL_SPI_TransmitReceive+0x5c>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d002      	beq.n	80061a0 <HAL_SPI_TransmitReceive+0x5c>
 800619a:	887b      	ldrh	r3, [r7, #2]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d101      	bne.n	80061a4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	e174      	b.n	800648e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d101      	bne.n	80061b2 <HAL_SPI_TransmitReceive+0x6e>
 80061ae:	2302      	movs	r3, #2
 80061b0:	e16d      	b.n	800648e <HAL_SPI_TransmitReceive+0x34a>
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2201      	movs	r2, #1
 80061b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	2b04      	cmp	r3, #4
 80061c4:	d003      	beq.n	80061ce <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2205      	movs	r2, #5
 80061ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2200      	movs	r2, #0
 80061d2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	887a      	ldrh	r2, [r7, #2]
 80061de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	887a      	ldrh	r2, [r7, #2]
 80061e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	68ba      	ldr	r2, [r7, #8]
 80061ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	887a      	ldrh	r2, [r7, #2]
 80061f0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	887a      	ldrh	r2, [r7, #2]
 80061f6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2200      	movs	r2, #0
 80061fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2200      	movs	r2, #0
 8006202:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800620e:	2b40      	cmp	r3, #64	@ 0x40
 8006210:	d007      	beq.n	8006222 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006220:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800622a:	d17e      	bne.n	800632a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d002      	beq.n	800623a <HAL_SPI_TransmitReceive+0xf6>
 8006234:	8afb      	ldrh	r3, [r7, #22]
 8006236:	2b01      	cmp	r3, #1
 8006238:	d16c      	bne.n	8006314 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800623e:	881a      	ldrh	r2, [r3, #0]
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800624a:	1c9a      	adds	r2, r3, #2
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006254:	b29b      	uxth	r3, r3
 8006256:	3b01      	subs	r3, #1
 8006258:	b29a      	uxth	r2, r3
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800625e:	e059      	b.n	8006314 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	f003 0302 	and.w	r3, r3, #2
 800626a:	2b02      	cmp	r3, #2
 800626c:	d11b      	bne.n	80062a6 <HAL_SPI_TransmitReceive+0x162>
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006272:	b29b      	uxth	r3, r3
 8006274:	2b00      	cmp	r3, #0
 8006276:	d016      	beq.n	80062a6 <HAL_SPI_TransmitReceive+0x162>
 8006278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800627a:	2b01      	cmp	r3, #1
 800627c:	d113      	bne.n	80062a6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006282:	881a      	ldrh	r2, [r3, #0]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800628e:	1c9a      	adds	r2, r3, #2
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006298:	b29b      	uxth	r3, r3
 800629a:	3b01      	subs	r3, #1
 800629c:	b29a      	uxth	r2, r3
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80062a2:	2300      	movs	r3, #0
 80062a4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	f003 0301 	and.w	r3, r3, #1
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d119      	bne.n	80062e8 <HAL_SPI_TransmitReceive+0x1a4>
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d014      	beq.n	80062e8 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	68da      	ldr	r2, [r3, #12]
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062c8:	b292      	uxth	r2, r2
 80062ca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062d0:	1c9a      	adds	r2, r3, #2
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062da:	b29b      	uxth	r3, r3
 80062dc:	3b01      	subs	r3, #1
 80062de:	b29a      	uxth	r2, r3
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80062e4:	2301      	movs	r3, #1
 80062e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80062e8:	f7fc ff6a 	bl	80031c0 <HAL_GetTick>
 80062ec:	4602      	mov	r2, r0
 80062ee:	6a3b      	ldr	r3, [r7, #32]
 80062f0:	1ad3      	subs	r3, r2, r3
 80062f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d80d      	bhi.n	8006314 <HAL_SPI_TransmitReceive+0x1d0>
 80062f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062fe:	d009      	beq.n	8006314 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2200      	movs	r2, #0
 800630c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006310:	2303      	movs	r3, #3
 8006312:	e0bc      	b.n	800648e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006318:	b29b      	uxth	r3, r3
 800631a:	2b00      	cmp	r3, #0
 800631c:	d1a0      	bne.n	8006260 <HAL_SPI_TransmitReceive+0x11c>
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006322:	b29b      	uxth	r3, r3
 8006324:	2b00      	cmp	r3, #0
 8006326:	d19b      	bne.n	8006260 <HAL_SPI_TransmitReceive+0x11c>
 8006328:	e082      	b.n	8006430 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d002      	beq.n	8006338 <HAL_SPI_TransmitReceive+0x1f4>
 8006332:	8afb      	ldrh	r3, [r7, #22]
 8006334:	2b01      	cmp	r3, #1
 8006336:	d171      	bne.n	800641c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	330c      	adds	r3, #12
 8006342:	7812      	ldrb	r2, [r2, #0]
 8006344:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800634a:	1c5a      	adds	r2, r3, #1
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006354:	b29b      	uxth	r3, r3
 8006356:	3b01      	subs	r3, #1
 8006358:	b29a      	uxth	r2, r3
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800635e:	e05d      	b.n	800641c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	f003 0302 	and.w	r3, r3, #2
 800636a:	2b02      	cmp	r3, #2
 800636c:	d11c      	bne.n	80063a8 <HAL_SPI_TransmitReceive+0x264>
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006372:	b29b      	uxth	r3, r3
 8006374:	2b00      	cmp	r3, #0
 8006376:	d017      	beq.n	80063a8 <HAL_SPI_TransmitReceive+0x264>
 8006378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800637a:	2b01      	cmp	r3, #1
 800637c:	d114      	bne.n	80063a8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	330c      	adds	r3, #12
 8006388:	7812      	ldrb	r2, [r2, #0]
 800638a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006390:	1c5a      	adds	r2, r3, #1
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800639a:	b29b      	uxth	r3, r3
 800639c:	3b01      	subs	r3, #1
 800639e:	b29a      	uxth	r2, r3
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80063a4:	2300      	movs	r3, #0
 80063a6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	f003 0301 	and.w	r3, r3, #1
 80063b2:	2b01      	cmp	r3, #1
 80063b4:	d119      	bne.n	80063ea <HAL_SPI_TransmitReceive+0x2a6>
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d014      	beq.n	80063ea <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68da      	ldr	r2, [r3, #12]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ca:	b2d2      	uxtb	r2, r2
 80063cc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d2:	1c5a      	adds	r2, r3, #1
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063dc:	b29b      	uxth	r3, r3
 80063de:	3b01      	subs	r3, #1
 80063e0:	b29a      	uxth	r2, r3
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80063e6:	2301      	movs	r3, #1
 80063e8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80063ea:	f7fc fee9 	bl	80031c0 <HAL_GetTick>
 80063ee:	4602      	mov	r2, r0
 80063f0:	6a3b      	ldr	r3, [r7, #32]
 80063f2:	1ad3      	subs	r3, r2, r3
 80063f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d803      	bhi.n	8006402 <HAL_SPI_TransmitReceive+0x2be>
 80063fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006400:	d102      	bne.n	8006408 <HAL_SPI_TransmitReceive+0x2c4>
 8006402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006404:	2b00      	cmp	r3, #0
 8006406:	d109      	bne.n	800641c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2200      	movs	r2, #0
 8006414:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006418:	2303      	movs	r3, #3
 800641a:	e038      	b.n	800648e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006420:	b29b      	uxth	r3, r3
 8006422:	2b00      	cmp	r3, #0
 8006424:	d19c      	bne.n	8006360 <HAL_SPI_TransmitReceive+0x21c>
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800642a:	b29b      	uxth	r3, r3
 800642c:	2b00      	cmp	r3, #0
 800642e:	d197      	bne.n	8006360 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006430:	6a3a      	ldr	r2, [r7, #32]
 8006432:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006434:	68f8      	ldr	r0, [r7, #12]
 8006436:	f000 fa2f 	bl	8006898 <SPI_EndRxTxTransaction>
 800643a:	4603      	mov	r3, r0
 800643c:	2b00      	cmp	r3, #0
 800643e:	d008      	beq.n	8006452 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2220      	movs	r2, #32
 8006444:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e01d      	b.n	800648e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d10a      	bne.n	8006470 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800645a:	2300      	movs	r3, #0
 800645c:	613b      	str	r3, [r7, #16]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	613b      	str	r3, [r7, #16]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	613b      	str	r3, [r7, #16]
 800646e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2200      	movs	r2, #0
 800647c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006484:	2b00      	cmp	r3, #0
 8006486:	d001      	beq.n	800648c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e000      	b.n	800648e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800648c:	2300      	movs	r3, #0
  }
}
 800648e:	4618      	mov	r0, r3
 8006490:	3728      	adds	r7, #40	@ 0x28
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
	...

08006498 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b088      	sub	sp, #32
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80064b0:	69bb      	ldr	r3, [r7, #24]
 80064b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d10e      	bne.n	80064d8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80064ba:	69bb      	ldr	r3, [r7, #24]
 80064bc:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d009      	beq.n	80064d8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80064c4:	69fb      	ldr	r3, [r7, #28]
 80064c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d004      	beq.n	80064d8 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	4798      	blx	r3
    return;
 80064d6:	e0ce      	b.n	8006676 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80064d8:	69bb      	ldr	r3, [r7, #24]
 80064da:	f003 0302 	and.w	r3, r3, #2
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d009      	beq.n	80064f6 <HAL_SPI_IRQHandler+0x5e>
 80064e2:	69fb      	ldr	r3, [r7, #28]
 80064e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d004      	beq.n	80064f6 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	4798      	blx	r3
    return;
 80064f4:	e0bf      	b.n	8006676 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80064f6:	69bb      	ldr	r3, [r7, #24]
 80064f8:	f003 0320 	and.w	r3, r3, #32
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d10a      	bne.n	8006516 <HAL_SPI_IRQHandler+0x7e>
 8006500:	69bb      	ldr	r3, [r7, #24]
 8006502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006506:	2b00      	cmp	r3, #0
 8006508:	d105      	bne.n	8006516 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006510:	2b00      	cmp	r3, #0
 8006512:	f000 80b0 	beq.w	8006676 <HAL_SPI_IRQHandler+0x1de>
 8006516:	69fb      	ldr	r3, [r7, #28]
 8006518:	f003 0320 	and.w	r3, r3, #32
 800651c:	2b00      	cmp	r3, #0
 800651e:	f000 80aa 	beq.w	8006676 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006522:	69bb      	ldr	r3, [r7, #24]
 8006524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006528:	2b00      	cmp	r3, #0
 800652a:	d023      	beq.n	8006574 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006532:	b2db      	uxtb	r3, r3
 8006534:	2b03      	cmp	r3, #3
 8006536:	d011      	beq.n	800655c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800653c:	f043 0204 	orr.w	r2, r3, #4
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006544:	2300      	movs	r3, #0
 8006546:	617b      	str	r3, [r7, #20]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	68db      	ldr	r3, [r3, #12]
 800654e:	617b      	str	r3, [r7, #20]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	617b      	str	r3, [r7, #20]
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	e00b      	b.n	8006574 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800655c:	2300      	movs	r3, #0
 800655e:	613b      	str	r3, [r7, #16]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	613b      	str	r3, [r7, #16]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	613b      	str	r3, [r7, #16]
 8006570:	693b      	ldr	r3, [r7, #16]
        return;
 8006572:	e080      	b.n	8006676 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006574:	69bb      	ldr	r3, [r7, #24]
 8006576:	f003 0320 	and.w	r3, r3, #32
 800657a:	2b00      	cmp	r3, #0
 800657c:	d014      	beq.n	80065a8 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006582:	f043 0201 	orr.w	r2, r3, #1
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800658a:	2300      	movs	r3, #0
 800658c:	60fb      	str	r3, [r7, #12]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	60fb      	str	r3, [r7, #12]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065a4:	601a      	str	r2, [r3, #0]
 80065a6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00c      	beq.n	80065cc <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065b6:	f043 0208 	orr.w	r2, r3, #8
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80065be:	2300      	movs	r3, #0
 80065c0:	60bb      	str	r3, [r7, #8]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	60bb      	str	r3, [r7, #8]
 80065ca:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d04f      	beq.n	8006674 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	685a      	ldr	r2, [r3, #4]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80065e2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80065ec:	69fb      	ldr	r3, [r7, #28]
 80065ee:	f003 0302 	and.w	r3, r3, #2
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d104      	bne.n	8006600 <HAL_SPI_IRQHandler+0x168>
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	f003 0301 	and.w	r3, r3, #1
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d034      	beq.n	800666a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	685a      	ldr	r2, [r3, #4]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f022 0203 	bic.w	r2, r2, #3
 800660e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006614:	2b00      	cmp	r3, #0
 8006616:	d011      	beq.n	800663c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800661c:	4a17      	ldr	r2, [pc, #92]	@ (800667c <HAL_SPI_IRQHandler+0x1e4>)
 800661e:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006624:	4618      	mov	r0, r3
 8006626:	f7fd f9fd 	bl	8003a24 <HAL_DMA_Abort_IT>
 800662a:	4603      	mov	r3, r0
 800662c:	2b00      	cmp	r3, #0
 800662e:	d005      	beq.n	800663c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006634:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006640:	2b00      	cmp	r3, #0
 8006642:	d016      	beq.n	8006672 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006648:	4a0c      	ldr	r2, [pc, #48]	@ (800667c <HAL_SPI_IRQHandler+0x1e4>)
 800664a:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006650:	4618      	mov	r0, r3
 8006652:	f7fd f9e7 	bl	8003a24 <HAL_DMA_Abort_IT>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d00a      	beq.n	8006672 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006660:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8006668:	e003      	b.n	8006672 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f000 f808 	bl	8006680 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006670:	e000      	b.n	8006674 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8006672:	bf00      	nop
    return;
 8006674:	bf00      	nop
  }
}
 8006676:	3720      	adds	r7, #32
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}
 800667c:	08006695 	.word	0x08006695

08006680 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006680:	b480      	push	{r7}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006688:	bf00      	nop
 800668a:	370c      	adds	r7, #12
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr

08006694 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b084      	sub	sp, #16
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066a0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2200      	movs	r2, #0
 80066a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2200      	movs	r2, #0
 80066ac:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80066ae:	68f8      	ldr	r0, [r7, #12]
 80066b0:	f7ff ffe6 	bl	8006680 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80066b4:	bf00      	nop
 80066b6:	3710      	adds	r7, #16
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b088      	sub	sp, #32
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	60f8      	str	r0, [r7, #12]
 80066c4:	60b9      	str	r1, [r7, #8]
 80066c6:	603b      	str	r3, [r7, #0]
 80066c8:	4613      	mov	r3, r2
 80066ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80066cc:	f7fc fd78 	bl	80031c0 <HAL_GetTick>
 80066d0:	4602      	mov	r2, r0
 80066d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066d4:	1a9b      	subs	r3, r3, r2
 80066d6:	683a      	ldr	r2, [r7, #0]
 80066d8:	4413      	add	r3, r2
 80066da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80066dc:	f7fc fd70 	bl	80031c0 <HAL_GetTick>
 80066e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80066e2:	4b39      	ldr	r3, [pc, #228]	@ (80067c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	015b      	lsls	r3, r3, #5
 80066e8:	0d1b      	lsrs	r3, r3, #20
 80066ea:	69fa      	ldr	r2, [r7, #28]
 80066ec:	fb02 f303 	mul.w	r3, r2, r3
 80066f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066f2:	e054      	b.n	800679e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066fa:	d050      	beq.n	800679e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80066fc:	f7fc fd60 	bl	80031c0 <HAL_GetTick>
 8006700:	4602      	mov	r2, r0
 8006702:	69bb      	ldr	r3, [r7, #24]
 8006704:	1ad3      	subs	r3, r2, r3
 8006706:	69fa      	ldr	r2, [r7, #28]
 8006708:	429a      	cmp	r2, r3
 800670a:	d902      	bls.n	8006712 <SPI_WaitFlagStateUntilTimeout+0x56>
 800670c:	69fb      	ldr	r3, [r7, #28]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d13d      	bne.n	800678e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	685a      	ldr	r2, [r3, #4]
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006720:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800672a:	d111      	bne.n	8006750 <SPI_WaitFlagStateUntilTimeout+0x94>
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006734:	d004      	beq.n	8006740 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800673e:	d107      	bne.n	8006750 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800674e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006754:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006758:	d10f      	bne.n	800677a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006768:	601a      	str	r2, [r3, #0]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006778:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2201      	movs	r2, #1
 800677e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2200      	movs	r2, #0
 8006786:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800678a:	2303      	movs	r3, #3
 800678c:	e017      	b.n	80067be <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d101      	bne.n	8006798 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006794:	2300      	movs	r3, #0
 8006796:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	3b01      	subs	r3, #1
 800679c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	689a      	ldr	r2, [r3, #8]
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	4013      	ands	r3, r2
 80067a8:	68ba      	ldr	r2, [r7, #8]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	bf0c      	ite	eq
 80067ae:	2301      	moveq	r3, #1
 80067b0:	2300      	movne	r3, #0
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	461a      	mov	r2, r3
 80067b6:	79fb      	ldrb	r3, [r7, #7]
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d19b      	bne.n	80066f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80067bc:	2300      	movs	r3, #0
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3720      	adds	r7, #32
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	20000000 	.word	0x20000000

080067cc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b086      	sub	sp, #24
 80067d0:	af02      	add	r7, sp, #8
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	60b9      	str	r1, [r7, #8]
 80067d6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067e0:	d111      	bne.n	8006806 <SPI_EndRxTransaction+0x3a>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067ea:	d004      	beq.n	80067f6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067f4:	d107      	bne.n	8006806 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	681a      	ldr	r2, [r3, #0]
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006804:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800680e:	d12a      	bne.n	8006866 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006818:	d012      	beq.n	8006840 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	9300      	str	r3, [sp, #0]
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	2200      	movs	r2, #0
 8006822:	2180      	movs	r1, #128	@ 0x80
 8006824:	68f8      	ldr	r0, [r7, #12]
 8006826:	f7ff ff49 	bl	80066bc <SPI_WaitFlagStateUntilTimeout>
 800682a:	4603      	mov	r3, r0
 800682c:	2b00      	cmp	r3, #0
 800682e:	d02d      	beq.n	800688c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006834:	f043 0220 	orr.w	r2, r3, #32
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800683c:	2303      	movs	r3, #3
 800683e:	e026      	b.n	800688e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	9300      	str	r3, [sp, #0]
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	2200      	movs	r2, #0
 8006848:	2101      	movs	r1, #1
 800684a:	68f8      	ldr	r0, [r7, #12]
 800684c:	f7ff ff36 	bl	80066bc <SPI_WaitFlagStateUntilTimeout>
 8006850:	4603      	mov	r3, r0
 8006852:	2b00      	cmp	r3, #0
 8006854:	d01a      	beq.n	800688c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800685a:	f043 0220 	orr.w	r2, r3, #32
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006862:	2303      	movs	r3, #3
 8006864:	e013      	b.n	800688e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	9300      	str	r3, [sp, #0]
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	2200      	movs	r2, #0
 800686e:	2101      	movs	r1, #1
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f7ff ff23 	bl	80066bc <SPI_WaitFlagStateUntilTimeout>
 8006876:	4603      	mov	r3, r0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d007      	beq.n	800688c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006880:	f043 0220 	orr.w	r2, r3, #32
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006888:	2303      	movs	r3, #3
 800688a:	e000      	b.n	800688e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800688c:	2300      	movs	r3, #0
}
 800688e:	4618      	mov	r0, r3
 8006890:	3710      	adds	r7, #16
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}
	...

08006898 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b088      	sub	sp, #32
 800689c:	af02      	add	r7, sp, #8
 800689e:	60f8      	str	r0, [r7, #12]
 80068a0:	60b9      	str	r1, [r7, #8]
 80068a2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	9300      	str	r3, [sp, #0]
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	2201      	movs	r2, #1
 80068ac:	2102      	movs	r1, #2
 80068ae:	68f8      	ldr	r0, [r7, #12]
 80068b0:	f7ff ff04 	bl	80066bc <SPI_WaitFlagStateUntilTimeout>
 80068b4:	4603      	mov	r3, r0
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d007      	beq.n	80068ca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068be:	f043 0220 	orr.w	r2, r3, #32
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80068c6:	2303      	movs	r3, #3
 80068c8:	e032      	b.n	8006930 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80068ca:	4b1b      	ldr	r3, [pc, #108]	@ (8006938 <SPI_EndRxTxTransaction+0xa0>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a1b      	ldr	r2, [pc, #108]	@ (800693c <SPI_EndRxTxTransaction+0xa4>)
 80068d0:	fba2 2303 	umull	r2, r3, r2, r3
 80068d4:	0d5b      	lsrs	r3, r3, #21
 80068d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80068da:	fb02 f303 	mul.w	r3, r2, r3
 80068de:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80068e8:	d112      	bne.n	8006910 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	9300      	str	r3, [sp, #0]
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	2200      	movs	r2, #0
 80068f2:	2180      	movs	r1, #128	@ 0x80
 80068f4:	68f8      	ldr	r0, [r7, #12]
 80068f6:	f7ff fee1 	bl	80066bc <SPI_WaitFlagStateUntilTimeout>
 80068fa:	4603      	mov	r3, r0
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d016      	beq.n	800692e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006904:	f043 0220 	orr.w	r2, r3, #32
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800690c:	2303      	movs	r3, #3
 800690e:	e00f      	b.n	8006930 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d00a      	beq.n	800692c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	3b01      	subs	r3, #1
 800691a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	689b      	ldr	r3, [r3, #8]
 8006922:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006926:	2b80      	cmp	r3, #128	@ 0x80
 8006928:	d0f2      	beq.n	8006910 <SPI_EndRxTxTransaction+0x78>
 800692a:	e000      	b.n	800692e <SPI_EndRxTxTransaction+0x96>
        break;
 800692c:	bf00      	nop
  }

  return HAL_OK;
 800692e:	2300      	movs	r3, #0
}
 8006930:	4618      	mov	r0, r3
 8006932:	3718      	adds	r7, #24
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}
 8006938:	20000000 	.word	0x20000000
 800693c:	165e9f81 	.word	0x165e9f81

08006940 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b082      	sub	sp, #8
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d101      	bne.n	8006952 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	e041      	b.n	80069d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006958:	b2db      	uxtb	r3, r3
 800695a:	2b00      	cmp	r3, #0
 800695c:	d106      	bne.n	800696c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f000 f839 	bl	80069de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2202      	movs	r2, #2
 8006970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681a      	ldr	r2, [r3, #0]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	3304      	adds	r3, #4
 800697c:	4619      	mov	r1, r3
 800697e:	4610      	mov	r0, r2
 8006980:	f000 f9b2 	bl	8006ce8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2201      	movs	r2, #1
 8006988:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2201      	movs	r2, #1
 8006990:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2201      	movs	r2, #1
 8006998:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2201      	movs	r2, #1
 80069a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2201      	movs	r2, #1
 80069a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2201      	movs	r2, #1
 80069b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2201      	movs	r2, #1
 80069c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2201      	movs	r2, #1
 80069d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80069d4:	2300      	movs	r3, #0
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3708      	adds	r7, #8
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}

080069de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80069de:	b480      	push	{r7}
 80069e0:	b083      	sub	sp, #12
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80069e6:	bf00      	nop
 80069e8:	370c      	adds	r7, #12
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr
	...

080069f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b085      	sub	sp, #20
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d001      	beq.n	8006a0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e044      	b.n	8006a96 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2202      	movs	r2, #2
 8006a10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	68da      	ldr	r2, [r3, #12]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f042 0201 	orr.w	r2, r2, #1
 8006a22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a1e      	ldr	r2, [pc, #120]	@ (8006aa4 <HAL_TIM_Base_Start_IT+0xb0>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d018      	beq.n	8006a60 <HAL_TIM_Base_Start_IT+0x6c>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a36:	d013      	beq.n	8006a60 <HAL_TIM_Base_Start_IT+0x6c>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a1a      	ldr	r2, [pc, #104]	@ (8006aa8 <HAL_TIM_Base_Start_IT+0xb4>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d00e      	beq.n	8006a60 <HAL_TIM_Base_Start_IT+0x6c>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a19      	ldr	r2, [pc, #100]	@ (8006aac <HAL_TIM_Base_Start_IT+0xb8>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d009      	beq.n	8006a60 <HAL_TIM_Base_Start_IT+0x6c>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a17      	ldr	r2, [pc, #92]	@ (8006ab0 <HAL_TIM_Base_Start_IT+0xbc>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d004      	beq.n	8006a60 <HAL_TIM_Base_Start_IT+0x6c>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a16      	ldr	r2, [pc, #88]	@ (8006ab4 <HAL_TIM_Base_Start_IT+0xc0>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d111      	bne.n	8006a84 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	f003 0307 	and.w	r3, r3, #7
 8006a6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2b06      	cmp	r3, #6
 8006a70:	d010      	beq.n	8006a94 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f042 0201 	orr.w	r2, r2, #1
 8006a80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a82:	e007      	b.n	8006a94 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f042 0201 	orr.w	r2, r2, #1
 8006a92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a94:	2300      	movs	r3, #0
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3714      	adds	r7, #20
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr
 8006aa2:	bf00      	nop
 8006aa4:	40010000 	.word	0x40010000
 8006aa8:	40000400 	.word	0x40000400
 8006aac:	40000800 	.word	0x40000800
 8006ab0:	40000c00 	.word	0x40000c00
 8006ab4:	40014000 	.word	0x40014000

08006ab8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	691b      	ldr	r3, [r3, #16]
 8006ace:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	f003 0302 	and.w	r3, r3, #2
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d020      	beq.n	8006b1c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	f003 0302 	and.w	r3, r3, #2
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d01b      	beq.n	8006b1c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f06f 0202 	mvn.w	r2, #2
 8006aec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2201      	movs	r2, #1
 8006af2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	699b      	ldr	r3, [r3, #24]
 8006afa:	f003 0303 	and.w	r3, r3, #3
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d003      	beq.n	8006b0a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 f8d2 	bl	8006cac <HAL_TIM_IC_CaptureCallback>
 8006b08:	e005      	b.n	8006b16 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 f8c4 	bl	8006c98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 f8d5 	bl	8006cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	f003 0304 	and.w	r3, r3, #4
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d020      	beq.n	8006b68 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f003 0304 	and.w	r3, r3, #4
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d01b      	beq.n	8006b68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f06f 0204 	mvn.w	r2, #4
 8006b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2202      	movs	r2, #2
 8006b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	699b      	ldr	r3, [r3, #24]
 8006b46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d003      	beq.n	8006b56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f000 f8ac 	bl	8006cac <HAL_TIM_IC_CaptureCallback>
 8006b54:	e005      	b.n	8006b62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f000 f89e 	bl	8006c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f000 f8af 	bl	8006cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2200      	movs	r2, #0
 8006b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	f003 0308 	and.w	r3, r3, #8
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d020      	beq.n	8006bb4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f003 0308 	and.w	r3, r3, #8
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d01b      	beq.n	8006bb4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f06f 0208 	mvn.w	r2, #8
 8006b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2204      	movs	r2, #4
 8006b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	69db      	ldr	r3, [r3, #28]
 8006b92:	f003 0303 	and.w	r3, r3, #3
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d003      	beq.n	8006ba2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 f886 	bl	8006cac <HAL_TIM_IC_CaptureCallback>
 8006ba0:	e005      	b.n	8006bae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f000 f878 	bl	8006c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	f000 f889 	bl	8006cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	f003 0310 	and.w	r3, r3, #16
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d020      	beq.n	8006c00 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	f003 0310 	and.w	r3, r3, #16
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d01b      	beq.n	8006c00 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f06f 0210 	mvn.w	r2, #16
 8006bd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2208      	movs	r2, #8
 8006bd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	69db      	ldr	r3, [r3, #28]
 8006bde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d003      	beq.n	8006bee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f000 f860 	bl	8006cac <HAL_TIM_IC_CaptureCallback>
 8006bec:	e005      	b.n	8006bfa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 f852 	bl	8006c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f000 f863 	bl	8006cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	f003 0301 	and.w	r3, r3, #1
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d00c      	beq.n	8006c24 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f003 0301 	and.w	r3, r3, #1
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d007      	beq.n	8006c24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f06f 0201 	mvn.w	r2, #1
 8006c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f7fb fefe 	bl	8002a20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00c      	beq.n	8006c48 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d007      	beq.n	8006c48 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006c40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 f8e6 	bl	8006e14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00c      	beq.n	8006c6c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d007      	beq.n	8006c6c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006c64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f000 f834 	bl	8006cd4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	f003 0320 	and.w	r3, r3, #32
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d00c      	beq.n	8006c90 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	f003 0320 	and.w	r3, r3, #32
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d007      	beq.n	8006c90 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f06f 0220 	mvn.w	r2, #32
 8006c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f000 f8b8 	bl	8006e00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c90:	bf00      	nop
 8006c92:	3710      	adds	r7, #16
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ca0:	bf00      	nop
 8006ca2:	370c      	adds	r7, #12
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b083      	sub	sp, #12
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006cb4:	bf00      	nop
 8006cb6:	370c      	adds	r7, #12
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr

08006cc0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b083      	sub	sp, #12
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006cc8:	bf00      	nop
 8006cca:	370c      	adds	r7, #12
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr

08006cd4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b083      	sub	sp, #12
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006cdc:	bf00      	nop
 8006cde:	370c      	adds	r7, #12
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr

08006ce8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b085      	sub	sp, #20
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	4a3a      	ldr	r2, [pc, #232]	@ (8006de4 <TIM_Base_SetConfig+0xfc>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d00f      	beq.n	8006d20 <TIM_Base_SetConfig+0x38>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d06:	d00b      	beq.n	8006d20 <TIM_Base_SetConfig+0x38>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	4a37      	ldr	r2, [pc, #220]	@ (8006de8 <TIM_Base_SetConfig+0x100>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d007      	beq.n	8006d20 <TIM_Base_SetConfig+0x38>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	4a36      	ldr	r2, [pc, #216]	@ (8006dec <TIM_Base_SetConfig+0x104>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d003      	beq.n	8006d20 <TIM_Base_SetConfig+0x38>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	4a35      	ldr	r2, [pc, #212]	@ (8006df0 <TIM_Base_SetConfig+0x108>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d108      	bne.n	8006d32 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4a2b      	ldr	r2, [pc, #172]	@ (8006de4 <TIM_Base_SetConfig+0xfc>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d01b      	beq.n	8006d72 <TIM_Base_SetConfig+0x8a>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d40:	d017      	beq.n	8006d72 <TIM_Base_SetConfig+0x8a>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	4a28      	ldr	r2, [pc, #160]	@ (8006de8 <TIM_Base_SetConfig+0x100>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d013      	beq.n	8006d72 <TIM_Base_SetConfig+0x8a>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	4a27      	ldr	r2, [pc, #156]	@ (8006dec <TIM_Base_SetConfig+0x104>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d00f      	beq.n	8006d72 <TIM_Base_SetConfig+0x8a>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a26      	ldr	r2, [pc, #152]	@ (8006df0 <TIM_Base_SetConfig+0x108>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d00b      	beq.n	8006d72 <TIM_Base_SetConfig+0x8a>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4a25      	ldr	r2, [pc, #148]	@ (8006df4 <TIM_Base_SetConfig+0x10c>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d007      	beq.n	8006d72 <TIM_Base_SetConfig+0x8a>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a24      	ldr	r2, [pc, #144]	@ (8006df8 <TIM_Base_SetConfig+0x110>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d003      	beq.n	8006d72 <TIM_Base_SetConfig+0x8a>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a23      	ldr	r2, [pc, #140]	@ (8006dfc <TIM_Base_SetConfig+0x114>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d108      	bne.n	8006d84 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	68fa      	ldr	r2, [r7, #12]
 8006d80:	4313      	orrs	r3, r2
 8006d82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	695b      	ldr	r3, [r3, #20]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	68fa      	ldr	r2, [r7, #12]
 8006d96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	689a      	ldr	r2, [r3, #8]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a0e      	ldr	r2, [pc, #56]	@ (8006de4 <TIM_Base_SetConfig+0xfc>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d103      	bne.n	8006db8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	691a      	ldr	r2, [r3, #16]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	691b      	ldr	r3, [r3, #16]
 8006dc2:	f003 0301 	and.w	r3, r3, #1
 8006dc6:	2b01      	cmp	r3, #1
 8006dc8:	d105      	bne.n	8006dd6 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	691b      	ldr	r3, [r3, #16]
 8006dce:	f023 0201 	bic.w	r2, r3, #1
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	611a      	str	r2, [r3, #16]
  }
}
 8006dd6:	bf00      	nop
 8006dd8:	3714      	adds	r7, #20
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de0:	4770      	bx	lr
 8006de2:	bf00      	nop
 8006de4:	40010000 	.word	0x40010000
 8006de8:	40000400 	.word	0x40000400
 8006dec:	40000800 	.word	0x40000800
 8006df0:	40000c00 	.word	0x40000c00
 8006df4:	40014000 	.word	0x40014000
 8006df8:	40014400 	.word	0x40014400
 8006dfc:	40014800 	.word	0x40014800

08006e00 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e08:	bf00      	nop
 8006e0a:	370c      	adds	r7, #12
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b083      	sub	sp, #12
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e1c:	bf00      	nop
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr

08006e28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b082      	sub	sp, #8
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d101      	bne.n	8006e3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e042      	b.n	8006ec0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d106      	bne.n	8006e54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f7fc f8da 	bl	8003008 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2224      	movs	r2, #36	@ 0x24
 8006e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68da      	ldr	r2, [r3, #12]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006e6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f000 f82b 	bl	8006ec8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	691a      	ldr	r2, [r3, #16]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	695a      	ldr	r2, [r3, #20]
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68da      	ldr	r2, [r3, #12]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006ea0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2220      	movs	r2, #32
 8006eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2220      	movs	r2, #32
 8006eb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006ebe:	2300      	movs	r3, #0
}
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	3708      	adds	r7, #8
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}

08006ec8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ec8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ecc:	b0c0      	sub	sp, #256	@ 0x100
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ee4:	68d9      	ldr	r1, [r3, #12]
 8006ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	ea40 0301 	orr.w	r3, r0, r1
 8006ef0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ef6:	689a      	ldr	r2, [r3, #8]
 8006ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006efc:	691b      	ldr	r3, [r3, #16]
 8006efe:	431a      	orrs	r2, r3
 8006f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f04:	695b      	ldr	r3, [r3, #20]
 8006f06:	431a      	orrs	r2, r3
 8006f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f0c:	69db      	ldr	r3, [r3, #28]
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	68db      	ldr	r3, [r3, #12]
 8006f1c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006f20:	f021 010c 	bic.w	r1, r1, #12
 8006f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f28:	681a      	ldr	r2, [r3, #0]
 8006f2a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006f2e:	430b      	orrs	r3, r1
 8006f30:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	695b      	ldr	r3, [r3, #20]
 8006f3a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f42:	6999      	ldr	r1, [r3, #24]
 8006f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	ea40 0301 	orr.w	r3, r0, r1
 8006f4e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	4b8f      	ldr	r3, [pc, #572]	@ (8007194 <UART_SetConfig+0x2cc>)
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d005      	beq.n	8006f68 <UART_SetConfig+0xa0>
 8006f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f60:	681a      	ldr	r2, [r3, #0]
 8006f62:	4b8d      	ldr	r3, [pc, #564]	@ (8007198 <UART_SetConfig+0x2d0>)
 8006f64:	429a      	cmp	r2, r3
 8006f66:	d104      	bne.n	8006f72 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006f68:	f7fe fdc0 	bl	8005aec <HAL_RCC_GetPCLK2Freq>
 8006f6c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006f70:	e003      	b.n	8006f7a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006f72:	f7fe fda7 	bl	8005ac4 <HAL_RCC_GetPCLK1Freq>
 8006f76:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f7e:	69db      	ldr	r3, [r3, #28]
 8006f80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f84:	f040 810c 	bne.w	80071a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006f88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006f92:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006f96:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006f9a:	4622      	mov	r2, r4
 8006f9c:	462b      	mov	r3, r5
 8006f9e:	1891      	adds	r1, r2, r2
 8006fa0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006fa2:	415b      	adcs	r3, r3
 8006fa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006fa6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006faa:	4621      	mov	r1, r4
 8006fac:	eb12 0801 	adds.w	r8, r2, r1
 8006fb0:	4629      	mov	r1, r5
 8006fb2:	eb43 0901 	adc.w	r9, r3, r1
 8006fb6:	f04f 0200 	mov.w	r2, #0
 8006fba:	f04f 0300 	mov.w	r3, #0
 8006fbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006fc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006fc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006fca:	4690      	mov	r8, r2
 8006fcc:	4699      	mov	r9, r3
 8006fce:	4623      	mov	r3, r4
 8006fd0:	eb18 0303 	adds.w	r3, r8, r3
 8006fd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006fd8:	462b      	mov	r3, r5
 8006fda:	eb49 0303 	adc.w	r3, r9, r3
 8006fde:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006fee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006ff2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006ff6:	460b      	mov	r3, r1
 8006ff8:	18db      	adds	r3, r3, r3
 8006ffa:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ffc:	4613      	mov	r3, r2
 8006ffe:	eb42 0303 	adc.w	r3, r2, r3
 8007002:	657b      	str	r3, [r7, #84]	@ 0x54
 8007004:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007008:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800700c:	f7f9 fe14 	bl	8000c38 <__aeabi_uldivmod>
 8007010:	4602      	mov	r2, r0
 8007012:	460b      	mov	r3, r1
 8007014:	4b61      	ldr	r3, [pc, #388]	@ (800719c <UART_SetConfig+0x2d4>)
 8007016:	fba3 2302 	umull	r2, r3, r3, r2
 800701a:	095b      	lsrs	r3, r3, #5
 800701c:	011c      	lsls	r4, r3, #4
 800701e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007022:	2200      	movs	r2, #0
 8007024:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007028:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800702c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007030:	4642      	mov	r2, r8
 8007032:	464b      	mov	r3, r9
 8007034:	1891      	adds	r1, r2, r2
 8007036:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007038:	415b      	adcs	r3, r3
 800703a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800703c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007040:	4641      	mov	r1, r8
 8007042:	eb12 0a01 	adds.w	sl, r2, r1
 8007046:	4649      	mov	r1, r9
 8007048:	eb43 0b01 	adc.w	fp, r3, r1
 800704c:	f04f 0200 	mov.w	r2, #0
 8007050:	f04f 0300 	mov.w	r3, #0
 8007054:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007058:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800705c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007060:	4692      	mov	sl, r2
 8007062:	469b      	mov	fp, r3
 8007064:	4643      	mov	r3, r8
 8007066:	eb1a 0303 	adds.w	r3, sl, r3
 800706a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800706e:	464b      	mov	r3, r9
 8007070:	eb4b 0303 	adc.w	r3, fp, r3
 8007074:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007084:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007088:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800708c:	460b      	mov	r3, r1
 800708e:	18db      	adds	r3, r3, r3
 8007090:	643b      	str	r3, [r7, #64]	@ 0x40
 8007092:	4613      	mov	r3, r2
 8007094:	eb42 0303 	adc.w	r3, r2, r3
 8007098:	647b      	str	r3, [r7, #68]	@ 0x44
 800709a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800709e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80070a2:	f7f9 fdc9 	bl	8000c38 <__aeabi_uldivmod>
 80070a6:	4602      	mov	r2, r0
 80070a8:	460b      	mov	r3, r1
 80070aa:	4611      	mov	r1, r2
 80070ac:	4b3b      	ldr	r3, [pc, #236]	@ (800719c <UART_SetConfig+0x2d4>)
 80070ae:	fba3 2301 	umull	r2, r3, r3, r1
 80070b2:	095b      	lsrs	r3, r3, #5
 80070b4:	2264      	movs	r2, #100	@ 0x64
 80070b6:	fb02 f303 	mul.w	r3, r2, r3
 80070ba:	1acb      	subs	r3, r1, r3
 80070bc:	00db      	lsls	r3, r3, #3
 80070be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80070c2:	4b36      	ldr	r3, [pc, #216]	@ (800719c <UART_SetConfig+0x2d4>)
 80070c4:	fba3 2302 	umull	r2, r3, r3, r2
 80070c8:	095b      	lsrs	r3, r3, #5
 80070ca:	005b      	lsls	r3, r3, #1
 80070cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80070d0:	441c      	add	r4, r3
 80070d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070d6:	2200      	movs	r2, #0
 80070d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80070dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80070e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80070e4:	4642      	mov	r2, r8
 80070e6:	464b      	mov	r3, r9
 80070e8:	1891      	adds	r1, r2, r2
 80070ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80070ec:	415b      	adcs	r3, r3
 80070ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80070f4:	4641      	mov	r1, r8
 80070f6:	1851      	adds	r1, r2, r1
 80070f8:	6339      	str	r1, [r7, #48]	@ 0x30
 80070fa:	4649      	mov	r1, r9
 80070fc:	414b      	adcs	r3, r1
 80070fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007100:	f04f 0200 	mov.w	r2, #0
 8007104:	f04f 0300 	mov.w	r3, #0
 8007108:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800710c:	4659      	mov	r1, fp
 800710e:	00cb      	lsls	r3, r1, #3
 8007110:	4651      	mov	r1, sl
 8007112:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007116:	4651      	mov	r1, sl
 8007118:	00ca      	lsls	r2, r1, #3
 800711a:	4610      	mov	r0, r2
 800711c:	4619      	mov	r1, r3
 800711e:	4603      	mov	r3, r0
 8007120:	4642      	mov	r2, r8
 8007122:	189b      	adds	r3, r3, r2
 8007124:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007128:	464b      	mov	r3, r9
 800712a:	460a      	mov	r2, r1
 800712c:	eb42 0303 	adc.w	r3, r2, r3
 8007130:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007138:	685b      	ldr	r3, [r3, #4]
 800713a:	2200      	movs	r2, #0
 800713c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007140:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007144:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007148:	460b      	mov	r3, r1
 800714a:	18db      	adds	r3, r3, r3
 800714c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800714e:	4613      	mov	r3, r2
 8007150:	eb42 0303 	adc.w	r3, r2, r3
 8007154:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007156:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800715a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800715e:	f7f9 fd6b 	bl	8000c38 <__aeabi_uldivmod>
 8007162:	4602      	mov	r2, r0
 8007164:	460b      	mov	r3, r1
 8007166:	4b0d      	ldr	r3, [pc, #52]	@ (800719c <UART_SetConfig+0x2d4>)
 8007168:	fba3 1302 	umull	r1, r3, r3, r2
 800716c:	095b      	lsrs	r3, r3, #5
 800716e:	2164      	movs	r1, #100	@ 0x64
 8007170:	fb01 f303 	mul.w	r3, r1, r3
 8007174:	1ad3      	subs	r3, r2, r3
 8007176:	00db      	lsls	r3, r3, #3
 8007178:	3332      	adds	r3, #50	@ 0x32
 800717a:	4a08      	ldr	r2, [pc, #32]	@ (800719c <UART_SetConfig+0x2d4>)
 800717c:	fba2 2303 	umull	r2, r3, r2, r3
 8007180:	095b      	lsrs	r3, r3, #5
 8007182:	f003 0207 	and.w	r2, r3, #7
 8007186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4422      	add	r2, r4
 800718e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007190:	e106      	b.n	80073a0 <UART_SetConfig+0x4d8>
 8007192:	bf00      	nop
 8007194:	40011000 	.word	0x40011000
 8007198:	40011400 	.word	0x40011400
 800719c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80071a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071a4:	2200      	movs	r2, #0
 80071a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80071aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80071ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80071b2:	4642      	mov	r2, r8
 80071b4:	464b      	mov	r3, r9
 80071b6:	1891      	adds	r1, r2, r2
 80071b8:	6239      	str	r1, [r7, #32]
 80071ba:	415b      	adcs	r3, r3
 80071bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80071be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80071c2:	4641      	mov	r1, r8
 80071c4:	1854      	adds	r4, r2, r1
 80071c6:	4649      	mov	r1, r9
 80071c8:	eb43 0501 	adc.w	r5, r3, r1
 80071cc:	f04f 0200 	mov.w	r2, #0
 80071d0:	f04f 0300 	mov.w	r3, #0
 80071d4:	00eb      	lsls	r3, r5, #3
 80071d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80071da:	00e2      	lsls	r2, r4, #3
 80071dc:	4614      	mov	r4, r2
 80071de:	461d      	mov	r5, r3
 80071e0:	4643      	mov	r3, r8
 80071e2:	18e3      	adds	r3, r4, r3
 80071e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80071e8:	464b      	mov	r3, r9
 80071ea:	eb45 0303 	adc.w	r3, r5, r3
 80071ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80071f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	2200      	movs	r2, #0
 80071fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80071fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007202:	f04f 0200 	mov.w	r2, #0
 8007206:	f04f 0300 	mov.w	r3, #0
 800720a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800720e:	4629      	mov	r1, r5
 8007210:	008b      	lsls	r3, r1, #2
 8007212:	4621      	mov	r1, r4
 8007214:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007218:	4621      	mov	r1, r4
 800721a:	008a      	lsls	r2, r1, #2
 800721c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007220:	f7f9 fd0a 	bl	8000c38 <__aeabi_uldivmod>
 8007224:	4602      	mov	r2, r0
 8007226:	460b      	mov	r3, r1
 8007228:	4b60      	ldr	r3, [pc, #384]	@ (80073ac <UART_SetConfig+0x4e4>)
 800722a:	fba3 2302 	umull	r2, r3, r3, r2
 800722e:	095b      	lsrs	r3, r3, #5
 8007230:	011c      	lsls	r4, r3, #4
 8007232:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007236:	2200      	movs	r2, #0
 8007238:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800723c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007240:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007244:	4642      	mov	r2, r8
 8007246:	464b      	mov	r3, r9
 8007248:	1891      	adds	r1, r2, r2
 800724a:	61b9      	str	r1, [r7, #24]
 800724c:	415b      	adcs	r3, r3
 800724e:	61fb      	str	r3, [r7, #28]
 8007250:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007254:	4641      	mov	r1, r8
 8007256:	1851      	adds	r1, r2, r1
 8007258:	6139      	str	r1, [r7, #16]
 800725a:	4649      	mov	r1, r9
 800725c:	414b      	adcs	r3, r1
 800725e:	617b      	str	r3, [r7, #20]
 8007260:	f04f 0200 	mov.w	r2, #0
 8007264:	f04f 0300 	mov.w	r3, #0
 8007268:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800726c:	4659      	mov	r1, fp
 800726e:	00cb      	lsls	r3, r1, #3
 8007270:	4651      	mov	r1, sl
 8007272:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007276:	4651      	mov	r1, sl
 8007278:	00ca      	lsls	r2, r1, #3
 800727a:	4610      	mov	r0, r2
 800727c:	4619      	mov	r1, r3
 800727e:	4603      	mov	r3, r0
 8007280:	4642      	mov	r2, r8
 8007282:	189b      	adds	r3, r3, r2
 8007284:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007288:	464b      	mov	r3, r9
 800728a:	460a      	mov	r2, r1
 800728c:	eb42 0303 	adc.w	r3, r2, r3
 8007290:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800729e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80072a0:	f04f 0200 	mov.w	r2, #0
 80072a4:	f04f 0300 	mov.w	r3, #0
 80072a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80072ac:	4649      	mov	r1, r9
 80072ae:	008b      	lsls	r3, r1, #2
 80072b0:	4641      	mov	r1, r8
 80072b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80072b6:	4641      	mov	r1, r8
 80072b8:	008a      	lsls	r2, r1, #2
 80072ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80072be:	f7f9 fcbb 	bl	8000c38 <__aeabi_uldivmod>
 80072c2:	4602      	mov	r2, r0
 80072c4:	460b      	mov	r3, r1
 80072c6:	4611      	mov	r1, r2
 80072c8:	4b38      	ldr	r3, [pc, #224]	@ (80073ac <UART_SetConfig+0x4e4>)
 80072ca:	fba3 2301 	umull	r2, r3, r3, r1
 80072ce:	095b      	lsrs	r3, r3, #5
 80072d0:	2264      	movs	r2, #100	@ 0x64
 80072d2:	fb02 f303 	mul.w	r3, r2, r3
 80072d6:	1acb      	subs	r3, r1, r3
 80072d8:	011b      	lsls	r3, r3, #4
 80072da:	3332      	adds	r3, #50	@ 0x32
 80072dc:	4a33      	ldr	r2, [pc, #204]	@ (80073ac <UART_SetConfig+0x4e4>)
 80072de:	fba2 2303 	umull	r2, r3, r2, r3
 80072e2:	095b      	lsrs	r3, r3, #5
 80072e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80072e8:	441c      	add	r4, r3
 80072ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072ee:	2200      	movs	r2, #0
 80072f0:	673b      	str	r3, [r7, #112]	@ 0x70
 80072f2:	677a      	str	r2, [r7, #116]	@ 0x74
 80072f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80072f8:	4642      	mov	r2, r8
 80072fa:	464b      	mov	r3, r9
 80072fc:	1891      	adds	r1, r2, r2
 80072fe:	60b9      	str	r1, [r7, #8]
 8007300:	415b      	adcs	r3, r3
 8007302:	60fb      	str	r3, [r7, #12]
 8007304:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007308:	4641      	mov	r1, r8
 800730a:	1851      	adds	r1, r2, r1
 800730c:	6039      	str	r1, [r7, #0]
 800730e:	4649      	mov	r1, r9
 8007310:	414b      	adcs	r3, r1
 8007312:	607b      	str	r3, [r7, #4]
 8007314:	f04f 0200 	mov.w	r2, #0
 8007318:	f04f 0300 	mov.w	r3, #0
 800731c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007320:	4659      	mov	r1, fp
 8007322:	00cb      	lsls	r3, r1, #3
 8007324:	4651      	mov	r1, sl
 8007326:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800732a:	4651      	mov	r1, sl
 800732c:	00ca      	lsls	r2, r1, #3
 800732e:	4610      	mov	r0, r2
 8007330:	4619      	mov	r1, r3
 8007332:	4603      	mov	r3, r0
 8007334:	4642      	mov	r2, r8
 8007336:	189b      	adds	r3, r3, r2
 8007338:	66bb      	str	r3, [r7, #104]	@ 0x68
 800733a:	464b      	mov	r3, r9
 800733c:	460a      	mov	r2, r1
 800733e:	eb42 0303 	adc.w	r3, r2, r3
 8007342:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	2200      	movs	r2, #0
 800734c:	663b      	str	r3, [r7, #96]	@ 0x60
 800734e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007350:	f04f 0200 	mov.w	r2, #0
 8007354:	f04f 0300 	mov.w	r3, #0
 8007358:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800735c:	4649      	mov	r1, r9
 800735e:	008b      	lsls	r3, r1, #2
 8007360:	4641      	mov	r1, r8
 8007362:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007366:	4641      	mov	r1, r8
 8007368:	008a      	lsls	r2, r1, #2
 800736a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800736e:	f7f9 fc63 	bl	8000c38 <__aeabi_uldivmod>
 8007372:	4602      	mov	r2, r0
 8007374:	460b      	mov	r3, r1
 8007376:	4b0d      	ldr	r3, [pc, #52]	@ (80073ac <UART_SetConfig+0x4e4>)
 8007378:	fba3 1302 	umull	r1, r3, r3, r2
 800737c:	095b      	lsrs	r3, r3, #5
 800737e:	2164      	movs	r1, #100	@ 0x64
 8007380:	fb01 f303 	mul.w	r3, r1, r3
 8007384:	1ad3      	subs	r3, r2, r3
 8007386:	011b      	lsls	r3, r3, #4
 8007388:	3332      	adds	r3, #50	@ 0x32
 800738a:	4a08      	ldr	r2, [pc, #32]	@ (80073ac <UART_SetConfig+0x4e4>)
 800738c:	fba2 2303 	umull	r2, r3, r2, r3
 8007390:	095b      	lsrs	r3, r3, #5
 8007392:	f003 020f 	and.w	r2, r3, #15
 8007396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4422      	add	r2, r4
 800739e:	609a      	str	r2, [r3, #8]
}
 80073a0:	bf00      	nop
 80073a2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80073a6:	46bd      	mov	sp, r7
 80073a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80073ac:	51eb851f 	.word	0x51eb851f

080073b0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b085      	sub	sp, #20
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	4603      	mov	r3, r0
 80073b8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80073ba:	2300      	movs	r3, #0
 80073bc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80073be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80073c2:	2b84      	cmp	r3, #132	@ 0x84
 80073c4:	d005      	beq.n	80073d2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80073c6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	4413      	add	r3, r2
 80073ce:	3303      	adds	r3, #3
 80073d0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80073d2:	68fb      	ldr	r3, [r7, #12]
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	3714      	adds	r7, #20
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr

080073e0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80073e4:	f000 fae4 	bl	80079b0 <vTaskStartScheduler>
  
  return osOK;
 80073e8:	2300      	movs	r3, #0
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	bd80      	pop	{r7, pc}

080073ee <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80073ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073f0:	b089      	sub	sp, #36	@ 0x24
 80073f2:	af04      	add	r7, sp, #16
 80073f4:	6078      	str	r0, [r7, #4]
 80073f6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	695b      	ldr	r3, [r3, #20]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d020      	beq.n	8007442 <osThreadCreate+0x54>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	699b      	ldr	r3, [r3, #24]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d01c      	beq.n	8007442 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	685c      	ldr	r4, [r3, #4]
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	691e      	ldr	r6, [r3, #16]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800741a:	4618      	mov	r0, r3
 800741c:	f7ff ffc8 	bl	80073b0 <makeFreeRtosPriority>
 8007420:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	695b      	ldr	r3, [r3, #20]
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800742a:	9202      	str	r2, [sp, #8]
 800742c:	9301      	str	r3, [sp, #4]
 800742e:	9100      	str	r1, [sp, #0]
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	4632      	mov	r2, r6
 8007434:	4629      	mov	r1, r5
 8007436:	4620      	mov	r0, r4
 8007438:	f000 f8ed 	bl	8007616 <xTaskCreateStatic>
 800743c:	4603      	mov	r3, r0
 800743e:	60fb      	str	r3, [r7, #12]
 8007440:	e01c      	b.n	800747c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	685c      	ldr	r4, [r3, #4]
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800744e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007456:	4618      	mov	r0, r3
 8007458:	f7ff ffaa 	bl	80073b0 <makeFreeRtosPriority>
 800745c:	4602      	mov	r2, r0
 800745e:	f107 030c 	add.w	r3, r7, #12
 8007462:	9301      	str	r3, [sp, #4]
 8007464:	9200      	str	r2, [sp, #0]
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	4632      	mov	r2, r6
 800746a:	4629      	mov	r1, r5
 800746c:	4620      	mov	r0, r4
 800746e:	f000 f932 	bl	80076d6 <xTaskCreate>
 8007472:	4603      	mov	r3, r0
 8007474:	2b01      	cmp	r3, #1
 8007476:	d001      	beq.n	800747c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007478:	2300      	movs	r3, #0
 800747a:	e000      	b.n	800747e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800747c:	68fb      	ldr	r3, [r7, #12]
}
 800747e:	4618      	mov	r0, r3
 8007480:	3714      	adds	r7, #20
 8007482:	46bd      	mov	sp, r7
 8007484:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007486 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007486:	b580      	push	{r7, lr}
 8007488:	b084      	sub	sp, #16
 800748a:	af00      	add	r7, sp, #0
 800748c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d001      	beq.n	800749c <osDelay+0x16>
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	e000      	b.n	800749e <osDelay+0x18>
 800749c:	2301      	movs	r3, #1
 800749e:	4618      	mov	r0, r3
 80074a0:	f000 fa50 	bl	8007944 <vTaskDelay>
  
  return osOK;
 80074a4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3710      	adds	r7, #16
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}

080074ae <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80074ae:	b480      	push	{r7}
 80074b0:	b083      	sub	sp, #12
 80074b2:	af00      	add	r7, sp, #0
 80074b4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f103 0208 	add.w	r2, r3, #8
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f04f 32ff 	mov.w	r2, #4294967295
 80074c6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f103 0208 	add.w	r2, r3, #8
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f103 0208 	add.w	r2, r3, #8
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2200      	movs	r2, #0
 80074e0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80074e2:	bf00      	nop
 80074e4:	370c      	adds	r7, #12
 80074e6:	46bd      	mov	sp, r7
 80074e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ec:	4770      	bx	lr

080074ee <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80074ee:	b480      	push	{r7}
 80074f0:	b083      	sub	sp, #12
 80074f2:	af00      	add	r7, sp, #0
 80074f4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2200      	movs	r2, #0
 80074fa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80074fc:	bf00      	nop
 80074fe:	370c      	adds	r7, #12
 8007500:	46bd      	mov	sp, r7
 8007502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007506:	4770      	bx	lr

08007508 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007508:	b480      	push	{r7}
 800750a:	b085      	sub	sp, #20
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
 8007510:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	68fa      	ldr	r2, [r7, #12]
 800751c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	689a      	ldr	r2, [r3, #8]
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	689b      	ldr	r3, [r3, #8]
 800752a:	683a      	ldr	r2, [r7, #0]
 800752c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	683a      	ldr	r2, [r7, #0]
 8007532:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	687a      	ldr	r2, [r7, #4]
 8007538:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	1c5a      	adds	r2, r3, #1
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	601a      	str	r2, [r3, #0]
}
 8007544:	bf00      	nop
 8007546:	3714      	adds	r7, #20
 8007548:	46bd      	mov	sp, r7
 800754a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754e:	4770      	bx	lr

08007550 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007550:	b480      	push	{r7}
 8007552:	b085      	sub	sp, #20
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
 8007558:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007566:	d103      	bne.n	8007570 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	691b      	ldr	r3, [r3, #16]
 800756c:	60fb      	str	r3, [r7, #12]
 800756e:	e00c      	b.n	800758a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	3308      	adds	r3, #8
 8007574:	60fb      	str	r3, [r7, #12]
 8007576:	e002      	b.n	800757e <vListInsert+0x2e>
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	60fb      	str	r3, [r7, #12]
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	68ba      	ldr	r2, [r7, #8]
 8007586:	429a      	cmp	r2, r3
 8007588:	d2f6      	bcs.n	8007578 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	685a      	ldr	r2, [r3, #4]
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	683a      	ldr	r2, [r7, #0]
 8007598:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	68fa      	ldr	r2, [r7, #12]
 800759e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	683a      	ldr	r2, [r7, #0]
 80075a4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	687a      	ldr	r2, [r7, #4]
 80075aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	1c5a      	adds	r2, r3, #1
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	601a      	str	r2, [r3, #0]
}
 80075b6:	bf00      	nop
 80075b8:	3714      	adds	r7, #20
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr

080075c2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80075c2:	b480      	push	{r7}
 80075c4:	b085      	sub	sp, #20
 80075c6:	af00      	add	r7, sp, #0
 80075c8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	6892      	ldr	r2, [r2, #8]
 80075d8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	687a      	ldr	r2, [r7, #4]
 80075e0:	6852      	ldr	r2, [r2, #4]
 80075e2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	687a      	ldr	r2, [r7, #4]
 80075ea:	429a      	cmp	r2, r3
 80075ec:	d103      	bne.n	80075f6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	689a      	ldr	r2, [r3, #8]
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	1e5a      	subs	r2, r3, #1
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
}
 800760a:	4618      	mov	r0, r3
 800760c:	3714      	adds	r7, #20
 800760e:	46bd      	mov	sp, r7
 8007610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007614:	4770      	bx	lr

08007616 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007616:	b580      	push	{r7, lr}
 8007618:	b08e      	sub	sp, #56	@ 0x38
 800761a:	af04      	add	r7, sp, #16
 800761c:	60f8      	str	r0, [r7, #12]
 800761e:	60b9      	str	r1, [r7, #8]
 8007620:	607a      	str	r2, [r7, #4]
 8007622:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007626:	2b00      	cmp	r3, #0
 8007628:	d10b      	bne.n	8007642 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800762a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800762e:	f383 8811 	msr	BASEPRI, r3
 8007632:	f3bf 8f6f 	isb	sy
 8007636:	f3bf 8f4f 	dsb	sy
 800763a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800763c:	bf00      	nop
 800763e:	bf00      	nop
 8007640:	e7fd      	b.n	800763e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007644:	2b00      	cmp	r3, #0
 8007646:	d10b      	bne.n	8007660 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800764c:	f383 8811 	msr	BASEPRI, r3
 8007650:	f3bf 8f6f 	isb	sy
 8007654:	f3bf 8f4f 	dsb	sy
 8007658:	61fb      	str	r3, [r7, #28]
}
 800765a:	bf00      	nop
 800765c:	bf00      	nop
 800765e:	e7fd      	b.n	800765c <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007660:	2354      	movs	r3, #84	@ 0x54
 8007662:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	2b54      	cmp	r3, #84	@ 0x54
 8007668:	d00b      	beq.n	8007682 <xTaskCreateStatic+0x6c>
	__asm volatile
 800766a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800766e:	f383 8811 	msr	BASEPRI, r3
 8007672:	f3bf 8f6f 	isb	sy
 8007676:	f3bf 8f4f 	dsb	sy
 800767a:	61bb      	str	r3, [r7, #24]
}
 800767c:	bf00      	nop
 800767e:	bf00      	nop
 8007680:	e7fd      	b.n	800767e <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007682:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007686:	2b00      	cmp	r3, #0
 8007688:	d01e      	beq.n	80076c8 <xTaskCreateStatic+0xb2>
 800768a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800768c:	2b00      	cmp	r3, #0
 800768e:	d01b      	beq.n	80076c8 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007692:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007696:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007698:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800769a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800769c:	2202      	movs	r2, #2
 800769e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80076a2:	2300      	movs	r3, #0
 80076a4:	9303      	str	r3, [sp, #12]
 80076a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a8:	9302      	str	r3, [sp, #8]
 80076aa:	f107 0314 	add.w	r3, r7, #20
 80076ae:	9301      	str	r3, [sp, #4]
 80076b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b2:	9300      	str	r3, [sp, #0]
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	687a      	ldr	r2, [r7, #4]
 80076b8:	68b9      	ldr	r1, [r7, #8]
 80076ba:	68f8      	ldr	r0, [r7, #12]
 80076bc:	f000 f850 	bl	8007760 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80076c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80076c2:	f000 f8d5 	bl	8007870 <prvAddNewTaskToReadyList>
 80076c6:	e001      	b.n	80076cc <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80076c8:	2300      	movs	r3, #0
 80076ca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80076cc:	697b      	ldr	r3, [r7, #20]
	}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3728      	adds	r7, #40	@ 0x28
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}

080076d6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80076d6:	b580      	push	{r7, lr}
 80076d8:	b08c      	sub	sp, #48	@ 0x30
 80076da:	af04      	add	r7, sp, #16
 80076dc:	60f8      	str	r0, [r7, #12]
 80076de:	60b9      	str	r1, [r7, #8]
 80076e0:	603b      	str	r3, [r7, #0]
 80076e2:	4613      	mov	r3, r2
 80076e4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80076e6:	88fb      	ldrh	r3, [r7, #6]
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	4618      	mov	r0, r3
 80076ec:	f000 fed4 	bl	8008498 <pvPortMalloc>
 80076f0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d00e      	beq.n	8007716 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80076f8:	2054      	movs	r0, #84	@ 0x54
 80076fa:	f000 fecd 	bl	8008498 <pvPortMalloc>
 80076fe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007700:	69fb      	ldr	r3, [r7, #28]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d003      	beq.n	800770e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007706:	69fb      	ldr	r3, [r7, #28]
 8007708:	697a      	ldr	r2, [r7, #20]
 800770a:	631a      	str	r2, [r3, #48]	@ 0x30
 800770c:	e005      	b.n	800771a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800770e:	6978      	ldr	r0, [r7, #20]
 8007710:	f000 ff90 	bl	8008634 <vPortFree>
 8007714:	e001      	b.n	800771a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007716:	2300      	movs	r3, #0
 8007718:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800771a:	69fb      	ldr	r3, [r7, #28]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d017      	beq.n	8007750 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007720:	69fb      	ldr	r3, [r7, #28]
 8007722:	2200      	movs	r2, #0
 8007724:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007728:	88fa      	ldrh	r2, [r7, #6]
 800772a:	2300      	movs	r3, #0
 800772c:	9303      	str	r3, [sp, #12]
 800772e:	69fb      	ldr	r3, [r7, #28]
 8007730:	9302      	str	r3, [sp, #8]
 8007732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007734:	9301      	str	r3, [sp, #4]
 8007736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007738:	9300      	str	r3, [sp, #0]
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	68b9      	ldr	r1, [r7, #8]
 800773e:	68f8      	ldr	r0, [r7, #12]
 8007740:	f000 f80e 	bl	8007760 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007744:	69f8      	ldr	r0, [r7, #28]
 8007746:	f000 f893 	bl	8007870 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800774a:	2301      	movs	r3, #1
 800774c:	61bb      	str	r3, [r7, #24]
 800774e:	e002      	b.n	8007756 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007750:	f04f 33ff 	mov.w	r3, #4294967295
 8007754:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007756:	69bb      	ldr	r3, [r7, #24]
	}
 8007758:	4618      	mov	r0, r3
 800775a:	3720      	adds	r7, #32
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}

08007760 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b088      	sub	sp, #32
 8007764:	af00      	add	r7, sp, #0
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	60b9      	str	r1, [r7, #8]
 800776a:	607a      	str	r2, [r7, #4]
 800776c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800776e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007770:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007778:	3b01      	subs	r3, #1
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	4413      	add	r3, r2
 800777e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007780:	69bb      	ldr	r3, [r7, #24]
 8007782:	f023 0307 	bic.w	r3, r3, #7
 8007786:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007788:	69bb      	ldr	r3, [r7, #24]
 800778a:	f003 0307 	and.w	r3, r3, #7
 800778e:	2b00      	cmp	r3, #0
 8007790:	d00b      	beq.n	80077aa <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007796:	f383 8811 	msr	BASEPRI, r3
 800779a:	f3bf 8f6f 	isb	sy
 800779e:	f3bf 8f4f 	dsb	sy
 80077a2:	617b      	str	r3, [r7, #20]
}
 80077a4:	bf00      	nop
 80077a6:	bf00      	nop
 80077a8:	e7fd      	b.n	80077a6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d01f      	beq.n	80077f0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077b0:	2300      	movs	r3, #0
 80077b2:	61fb      	str	r3, [r7, #28]
 80077b4:	e012      	b.n	80077dc <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80077b6:	68ba      	ldr	r2, [r7, #8]
 80077b8:	69fb      	ldr	r3, [r7, #28]
 80077ba:	4413      	add	r3, r2
 80077bc:	7819      	ldrb	r1, [r3, #0]
 80077be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	4413      	add	r3, r2
 80077c4:	3334      	adds	r3, #52	@ 0x34
 80077c6:	460a      	mov	r2, r1
 80077c8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80077ca:	68ba      	ldr	r2, [r7, #8]
 80077cc:	69fb      	ldr	r3, [r7, #28]
 80077ce:	4413      	add	r3, r2
 80077d0:	781b      	ldrb	r3, [r3, #0]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d006      	beq.n	80077e4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077d6:	69fb      	ldr	r3, [r7, #28]
 80077d8:	3301      	adds	r3, #1
 80077da:	61fb      	str	r3, [r7, #28]
 80077dc:	69fb      	ldr	r3, [r7, #28]
 80077de:	2b0f      	cmp	r3, #15
 80077e0:	d9e9      	bls.n	80077b6 <prvInitialiseNewTask+0x56>
 80077e2:	e000      	b.n	80077e6 <prvInitialiseNewTask+0x86>
			{
				break;
 80077e4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80077e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077e8:	2200      	movs	r2, #0
 80077ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80077ee:	e003      	b.n	80077f8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80077f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f2:	2200      	movs	r2, #0
 80077f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80077f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077fa:	2b06      	cmp	r3, #6
 80077fc:	d901      	bls.n	8007802 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80077fe:	2306      	movs	r3, #6
 8007800:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007804:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007806:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800780a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800780c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800780e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007810:	2200      	movs	r2, #0
 8007812:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007816:	3304      	adds	r3, #4
 8007818:	4618      	mov	r0, r3
 800781a:	f7ff fe68 	bl	80074ee <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800781e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007820:	3318      	adds	r3, #24
 8007822:	4618      	mov	r0, r3
 8007824:	f7ff fe63 	bl	80074ee <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800782a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800782c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800782e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007830:	f1c3 0207 	rsb	r2, r3, #7
 8007834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007836:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800783a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800783c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800783e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007840:	2200      	movs	r2, #0
 8007842:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007846:	2200      	movs	r2, #0
 8007848:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800784c:	683a      	ldr	r2, [r7, #0]
 800784e:	68f9      	ldr	r1, [r7, #12]
 8007850:	69b8      	ldr	r0, [r7, #24]
 8007852:	f000 fc0d 	bl	8008070 <pxPortInitialiseStack>
 8007856:	4602      	mov	r2, r0
 8007858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800785a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800785c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800785e:	2b00      	cmp	r3, #0
 8007860:	d002      	beq.n	8007868 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007864:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007866:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007868:	bf00      	nop
 800786a:	3720      	adds	r7, #32
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}

08007870 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b082      	sub	sp, #8
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007878:	f000 fd2e 	bl	80082d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800787c:	4b2a      	ldr	r3, [pc, #168]	@ (8007928 <prvAddNewTaskToReadyList+0xb8>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	3301      	adds	r3, #1
 8007882:	4a29      	ldr	r2, [pc, #164]	@ (8007928 <prvAddNewTaskToReadyList+0xb8>)
 8007884:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007886:	4b29      	ldr	r3, [pc, #164]	@ (800792c <prvAddNewTaskToReadyList+0xbc>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d109      	bne.n	80078a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800788e:	4a27      	ldr	r2, [pc, #156]	@ (800792c <prvAddNewTaskToReadyList+0xbc>)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007894:	4b24      	ldr	r3, [pc, #144]	@ (8007928 <prvAddNewTaskToReadyList+0xb8>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	2b01      	cmp	r3, #1
 800789a:	d110      	bne.n	80078be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800789c:	f000 fac4 	bl	8007e28 <prvInitialiseTaskLists>
 80078a0:	e00d      	b.n	80078be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80078a2:	4b23      	ldr	r3, [pc, #140]	@ (8007930 <prvAddNewTaskToReadyList+0xc0>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d109      	bne.n	80078be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80078aa:	4b20      	ldr	r3, [pc, #128]	@ (800792c <prvAddNewTaskToReadyList+0xbc>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d802      	bhi.n	80078be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80078b8:	4a1c      	ldr	r2, [pc, #112]	@ (800792c <prvAddNewTaskToReadyList+0xbc>)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80078be:	4b1d      	ldr	r3, [pc, #116]	@ (8007934 <prvAddNewTaskToReadyList+0xc4>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	3301      	adds	r3, #1
 80078c4:	4a1b      	ldr	r2, [pc, #108]	@ (8007934 <prvAddNewTaskToReadyList+0xc4>)
 80078c6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078cc:	2201      	movs	r2, #1
 80078ce:	409a      	lsls	r2, r3
 80078d0:	4b19      	ldr	r3, [pc, #100]	@ (8007938 <prvAddNewTaskToReadyList+0xc8>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4313      	orrs	r3, r2
 80078d6:	4a18      	ldr	r2, [pc, #96]	@ (8007938 <prvAddNewTaskToReadyList+0xc8>)
 80078d8:	6013      	str	r3, [r2, #0]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078de:	4613      	mov	r3, r2
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	4413      	add	r3, r2
 80078e4:	009b      	lsls	r3, r3, #2
 80078e6:	4a15      	ldr	r2, [pc, #84]	@ (800793c <prvAddNewTaskToReadyList+0xcc>)
 80078e8:	441a      	add	r2, r3
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	3304      	adds	r3, #4
 80078ee:	4619      	mov	r1, r3
 80078f0:	4610      	mov	r0, r2
 80078f2:	f7ff fe09 	bl	8007508 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80078f6:	f000 fd21 	bl	800833c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80078fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007930 <prvAddNewTaskToReadyList+0xc0>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00e      	beq.n	8007920 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007902:	4b0a      	ldr	r3, [pc, #40]	@ (800792c <prvAddNewTaskToReadyList+0xbc>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800790c:	429a      	cmp	r2, r3
 800790e:	d207      	bcs.n	8007920 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007910:	4b0b      	ldr	r3, [pc, #44]	@ (8007940 <prvAddNewTaskToReadyList+0xd0>)
 8007912:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007916:	601a      	str	r2, [r3, #0]
 8007918:	f3bf 8f4f 	dsb	sy
 800791c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007920:	bf00      	nop
 8007922:	3708      	adds	r7, #8
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}
 8007928:	200007f4 	.word	0x200007f4
 800792c:	200006f4 	.word	0x200006f4
 8007930:	20000800 	.word	0x20000800
 8007934:	20000810 	.word	0x20000810
 8007938:	200007fc 	.word	0x200007fc
 800793c:	200006f8 	.word	0x200006f8
 8007940:	e000ed04 	.word	0xe000ed04

08007944 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007944:	b580      	push	{r7, lr}
 8007946:	b084      	sub	sp, #16
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800794c:	2300      	movs	r3, #0
 800794e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d018      	beq.n	8007988 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007956:	4b14      	ldr	r3, [pc, #80]	@ (80079a8 <vTaskDelay+0x64>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00b      	beq.n	8007976 <vTaskDelay+0x32>
	__asm volatile
 800795e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007962:	f383 8811 	msr	BASEPRI, r3
 8007966:	f3bf 8f6f 	isb	sy
 800796a:	f3bf 8f4f 	dsb	sy
 800796e:	60bb      	str	r3, [r7, #8]
}
 8007970:	bf00      	nop
 8007972:	bf00      	nop
 8007974:	e7fd      	b.n	8007972 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007976:	f000 f87d 	bl	8007a74 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800797a:	2100      	movs	r1, #0
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f000 fb11 	bl	8007fa4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007982:	f000 f885 	bl	8007a90 <xTaskResumeAll>
 8007986:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d107      	bne.n	800799e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800798e:	4b07      	ldr	r3, [pc, #28]	@ (80079ac <vTaskDelay+0x68>)
 8007990:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007994:	601a      	str	r2, [r3, #0]
 8007996:	f3bf 8f4f 	dsb	sy
 800799a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800799e:	bf00      	nop
 80079a0:	3710      	adds	r7, #16
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop
 80079a8:	2000081c 	.word	0x2000081c
 80079ac:	e000ed04 	.word	0xe000ed04

080079b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b08a      	sub	sp, #40	@ 0x28
 80079b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80079b6:	2300      	movs	r3, #0
 80079b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80079ba:	2300      	movs	r3, #0
 80079bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80079be:	463a      	mov	r2, r7
 80079c0:	1d39      	adds	r1, r7, #4
 80079c2:	f107 0308 	add.w	r3, r7, #8
 80079c6:	4618      	mov	r0, r3
 80079c8:	f7fa fc86 	bl	80022d8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80079cc:	6839      	ldr	r1, [r7, #0]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	68ba      	ldr	r2, [r7, #8]
 80079d2:	9202      	str	r2, [sp, #8]
 80079d4:	9301      	str	r3, [sp, #4]
 80079d6:	2300      	movs	r3, #0
 80079d8:	9300      	str	r3, [sp, #0]
 80079da:	2300      	movs	r3, #0
 80079dc:	460a      	mov	r2, r1
 80079de:	491f      	ldr	r1, [pc, #124]	@ (8007a5c <vTaskStartScheduler+0xac>)
 80079e0:	481f      	ldr	r0, [pc, #124]	@ (8007a60 <vTaskStartScheduler+0xb0>)
 80079e2:	f7ff fe18 	bl	8007616 <xTaskCreateStatic>
 80079e6:	4603      	mov	r3, r0
 80079e8:	4a1e      	ldr	r2, [pc, #120]	@ (8007a64 <vTaskStartScheduler+0xb4>)
 80079ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80079ec:	4b1d      	ldr	r3, [pc, #116]	@ (8007a64 <vTaskStartScheduler+0xb4>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d002      	beq.n	80079fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80079f4:	2301      	movs	r3, #1
 80079f6:	617b      	str	r3, [r7, #20]
 80079f8:	e001      	b.n	80079fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80079fa:	2300      	movs	r3, #0
 80079fc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d116      	bne.n	8007a32 <vTaskStartScheduler+0x82>
	__asm volatile
 8007a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a08:	f383 8811 	msr	BASEPRI, r3
 8007a0c:	f3bf 8f6f 	isb	sy
 8007a10:	f3bf 8f4f 	dsb	sy
 8007a14:	613b      	str	r3, [r7, #16]
}
 8007a16:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007a18:	4b13      	ldr	r3, [pc, #76]	@ (8007a68 <vTaskStartScheduler+0xb8>)
 8007a1a:	f04f 32ff 	mov.w	r2, #4294967295
 8007a1e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007a20:	4b12      	ldr	r3, [pc, #72]	@ (8007a6c <vTaskStartScheduler+0xbc>)
 8007a22:	2201      	movs	r2, #1
 8007a24:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007a26:	4b12      	ldr	r3, [pc, #72]	@ (8007a70 <vTaskStartScheduler+0xc0>)
 8007a28:	2200      	movs	r2, #0
 8007a2a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007a2c:	f000 fbb0 	bl	8008190 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007a30:	e00f      	b.n	8007a52 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a38:	d10b      	bne.n	8007a52 <vTaskStartScheduler+0xa2>
	__asm volatile
 8007a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a3e:	f383 8811 	msr	BASEPRI, r3
 8007a42:	f3bf 8f6f 	isb	sy
 8007a46:	f3bf 8f4f 	dsb	sy
 8007a4a:	60fb      	str	r3, [r7, #12]
}
 8007a4c:	bf00      	nop
 8007a4e:	bf00      	nop
 8007a50:	e7fd      	b.n	8007a4e <vTaskStartScheduler+0x9e>
}
 8007a52:	bf00      	nop
 8007a54:	3718      	adds	r7, #24
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
 8007a5a:	bf00      	nop
 8007a5c:	08008ddc 	.word	0x08008ddc
 8007a60:	08007df9 	.word	0x08007df9
 8007a64:	20000818 	.word	0x20000818
 8007a68:	20000814 	.word	0x20000814
 8007a6c:	20000800 	.word	0x20000800
 8007a70:	200007f8 	.word	0x200007f8

08007a74 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007a74:	b480      	push	{r7}
 8007a76:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007a78:	4b04      	ldr	r3, [pc, #16]	@ (8007a8c <vTaskSuspendAll+0x18>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	3301      	adds	r3, #1
 8007a7e:	4a03      	ldr	r2, [pc, #12]	@ (8007a8c <vTaskSuspendAll+0x18>)
 8007a80:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007a82:	bf00      	nop
 8007a84:	46bd      	mov	sp, r7
 8007a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8a:	4770      	bx	lr
 8007a8c:	2000081c 	.word	0x2000081c

08007a90 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b084      	sub	sp, #16
 8007a94:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007a96:	2300      	movs	r3, #0
 8007a98:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007a9e:	4b42      	ldr	r3, [pc, #264]	@ (8007ba8 <xTaskResumeAll+0x118>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d10b      	bne.n	8007abe <xTaskResumeAll+0x2e>
	__asm volatile
 8007aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aaa:	f383 8811 	msr	BASEPRI, r3
 8007aae:	f3bf 8f6f 	isb	sy
 8007ab2:	f3bf 8f4f 	dsb	sy
 8007ab6:	603b      	str	r3, [r7, #0]
}
 8007ab8:	bf00      	nop
 8007aba:	bf00      	nop
 8007abc:	e7fd      	b.n	8007aba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007abe:	f000 fc0b 	bl	80082d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007ac2:	4b39      	ldr	r3, [pc, #228]	@ (8007ba8 <xTaskResumeAll+0x118>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	3b01      	subs	r3, #1
 8007ac8:	4a37      	ldr	r2, [pc, #220]	@ (8007ba8 <xTaskResumeAll+0x118>)
 8007aca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007acc:	4b36      	ldr	r3, [pc, #216]	@ (8007ba8 <xTaskResumeAll+0x118>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d161      	bne.n	8007b98 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007ad4:	4b35      	ldr	r3, [pc, #212]	@ (8007bac <xTaskResumeAll+0x11c>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d05d      	beq.n	8007b98 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007adc:	e02e      	b.n	8007b3c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ade:	4b34      	ldr	r3, [pc, #208]	@ (8007bb0 <xTaskResumeAll+0x120>)
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	68db      	ldr	r3, [r3, #12]
 8007ae4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	3318      	adds	r3, #24
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7ff fd69 	bl	80075c2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	3304      	adds	r3, #4
 8007af4:	4618      	mov	r0, r3
 8007af6:	f7ff fd64 	bl	80075c2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007afe:	2201      	movs	r2, #1
 8007b00:	409a      	lsls	r2, r3
 8007b02:	4b2c      	ldr	r3, [pc, #176]	@ (8007bb4 <xTaskResumeAll+0x124>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4313      	orrs	r3, r2
 8007b08:	4a2a      	ldr	r2, [pc, #168]	@ (8007bb4 <xTaskResumeAll+0x124>)
 8007b0a:	6013      	str	r3, [r2, #0]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b10:	4613      	mov	r3, r2
 8007b12:	009b      	lsls	r3, r3, #2
 8007b14:	4413      	add	r3, r2
 8007b16:	009b      	lsls	r3, r3, #2
 8007b18:	4a27      	ldr	r2, [pc, #156]	@ (8007bb8 <xTaskResumeAll+0x128>)
 8007b1a:	441a      	add	r2, r3
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	3304      	adds	r3, #4
 8007b20:	4619      	mov	r1, r3
 8007b22:	4610      	mov	r0, r2
 8007b24:	f7ff fcf0 	bl	8007508 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b2c:	4b23      	ldr	r3, [pc, #140]	@ (8007bbc <xTaskResumeAll+0x12c>)
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b32:	429a      	cmp	r2, r3
 8007b34:	d302      	bcc.n	8007b3c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007b36:	4b22      	ldr	r3, [pc, #136]	@ (8007bc0 <xTaskResumeAll+0x130>)
 8007b38:	2201      	movs	r2, #1
 8007b3a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8007bb0 <xTaskResumeAll+0x120>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d1cc      	bne.n	8007ade <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d001      	beq.n	8007b4e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007b4a:	f000 fa0b 	bl	8007f64 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007b4e:	4b1d      	ldr	r3, [pc, #116]	@ (8007bc4 <xTaskResumeAll+0x134>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d010      	beq.n	8007b7c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007b5a:	f000 f837 	bl	8007bcc <xTaskIncrementTick>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d002      	beq.n	8007b6a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007b64:	4b16      	ldr	r3, [pc, #88]	@ (8007bc0 <xTaskResumeAll+0x130>)
 8007b66:	2201      	movs	r2, #1
 8007b68:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	3b01      	subs	r3, #1
 8007b6e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d1f1      	bne.n	8007b5a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007b76:	4b13      	ldr	r3, [pc, #76]	@ (8007bc4 <xTaskResumeAll+0x134>)
 8007b78:	2200      	movs	r2, #0
 8007b7a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007b7c:	4b10      	ldr	r3, [pc, #64]	@ (8007bc0 <xTaskResumeAll+0x130>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d009      	beq.n	8007b98 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007b84:	2301      	movs	r3, #1
 8007b86:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007b88:	4b0f      	ldr	r3, [pc, #60]	@ (8007bc8 <xTaskResumeAll+0x138>)
 8007b8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b8e:	601a      	str	r2, [r3, #0]
 8007b90:	f3bf 8f4f 	dsb	sy
 8007b94:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007b98:	f000 fbd0 	bl	800833c <vPortExitCritical>

	return xAlreadyYielded;
 8007b9c:	68bb      	ldr	r3, [r7, #8]
}
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	3710      	adds	r7, #16
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}
 8007ba6:	bf00      	nop
 8007ba8:	2000081c 	.word	0x2000081c
 8007bac:	200007f4 	.word	0x200007f4
 8007bb0:	200007b4 	.word	0x200007b4
 8007bb4:	200007fc 	.word	0x200007fc
 8007bb8:	200006f8 	.word	0x200006f8
 8007bbc:	200006f4 	.word	0x200006f4
 8007bc0:	20000808 	.word	0x20000808
 8007bc4:	20000804 	.word	0x20000804
 8007bc8:	e000ed04 	.word	0xe000ed04

08007bcc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b086      	sub	sp, #24
 8007bd0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bd6:	4b4f      	ldr	r3, [pc, #316]	@ (8007d14 <xTaskIncrementTick+0x148>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	f040 808f 	bne.w	8007cfe <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007be0:	4b4d      	ldr	r3, [pc, #308]	@ (8007d18 <xTaskIncrementTick+0x14c>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	3301      	adds	r3, #1
 8007be6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007be8:	4a4b      	ldr	r2, [pc, #300]	@ (8007d18 <xTaskIncrementTick+0x14c>)
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d121      	bne.n	8007c38 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007bf4:	4b49      	ldr	r3, [pc, #292]	@ (8007d1c <xTaskIncrementTick+0x150>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d00b      	beq.n	8007c16 <xTaskIncrementTick+0x4a>
	__asm volatile
 8007bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c02:	f383 8811 	msr	BASEPRI, r3
 8007c06:	f3bf 8f6f 	isb	sy
 8007c0a:	f3bf 8f4f 	dsb	sy
 8007c0e:	603b      	str	r3, [r7, #0]
}
 8007c10:	bf00      	nop
 8007c12:	bf00      	nop
 8007c14:	e7fd      	b.n	8007c12 <xTaskIncrementTick+0x46>
 8007c16:	4b41      	ldr	r3, [pc, #260]	@ (8007d1c <xTaskIncrementTick+0x150>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	60fb      	str	r3, [r7, #12]
 8007c1c:	4b40      	ldr	r3, [pc, #256]	@ (8007d20 <xTaskIncrementTick+0x154>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a3e      	ldr	r2, [pc, #248]	@ (8007d1c <xTaskIncrementTick+0x150>)
 8007c22:	6013      	str	r3, [r2, #0]
 8007c24:	4a3e      	ldr	r2, [pc, #248]	@ (8007d20 <xTaskIncrementTick+0x154>)
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	6013      	str	r3, [r2, #0]
 8007c2a:	4b3e      	ldr	r3, [pc, #248]	@ (8007d24 <xTaskIncrementTick+0x158>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	3301      	adds	r3, #1
 8007c30:	4a3c      	ldr	r2, [pc, #240]	@ (8007d24 <xTaskIncrementTick+0x158>)
 8007c32:	6013      	str	r3, [r2, #0]
 8007c34:	f000 f996 	bl	8007f64 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007c38:	4b3b      	ldr	r3, [pc, #236]	@ (8007d28 <xTaskIncrementTick+0x15c>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	693a      	ldr	r2, [r7, #16]
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	d348      	bcc.n	8007cd4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c42:	4b36      	ldr	r3, [pc, #216]	@ (8007d1c <xTaskIncrementTick+0x150>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d104      	bne.n	8007c56 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c4c:	4b36      	ldr	r3, [pc, #216]	@ (8007d28 <xTaskIncrementTick+0x15c>)
 8007c4e:	f04f 32ff 	mov.w	r2, #4294967295
 8007c52:	601a      	str	r2, [r3, #0]
					break;
 8007c54:	e03e      	b.n	8007cd4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c56:	4b31      	ldr	r3, [pc, #196]	@ (8007d1c <xTaskIncrementTick+0x150>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	68db      	ldr	r3, [r3, #12]
 8007c5c:	68db      	ldr	r3, [r3, #12]
 8007c5e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	685b      	ldr	r3, [r3, #4]
 8007c64:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007c66:	693a      	ldr	r2, [r7, #16]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d203      	bcs.n	8007c76 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007c6e:	4a2e      	ldr	r2, [pc, #184]	@ (8007d28 <xTaskIncrementTick+0x15c>)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007c74:	e02e      	b.n	8007cd4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	3304      	adds	r3, #4
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f7ff fca1 	bl	80075c2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d004      	beq.n	8007c92 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	3318      	adds	r3, #24
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	f7ff fc98 	bl	80075c2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c96:	2201      	movs	r2, #1
 8007c98:	409a      	lsls	r2, r3
 8007c9a:	4b24      	ldr	r3, [pc, #144]	@ (8007d2c <xTaskIncrementTick+0x160>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	4a22      	ldr	r2, [pc, #136]	@ (8007d2c <xTaskIncrementTick+0x160>)
 8007ca2:	6013      	str	r3, [r2, #0]
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ca8:	4613      	mov	r3, r2
 8007caa:	009b      	lsls	r3, r3, #2
 8007cac:	4413      	add	r3, r2
 8007cae:	009b      	lsls	r3, r3, #2
 8007cb0:	4a1f      	ldr	r2, [pc, #124]	@ (8007d30 <xTaskIncrementTick+0x164>)
 8007cb2:	441a      	add	r2, r3
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	3304      	adds	r3, #4
 8007cb8:	4619      	mov	r1, r3
 8007cba:	4610      	mov	r0, r2
 8007cbc:	f7ff fc24 	bl	8007508 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cc4:	4b1b      	ldr	r3, [pc, #108]	@ (8007d34 <xTaskIncrementTick+0x168>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cca:	429a      	cmp	r2, r3
 8007ccc:	d3b9      	bcc.n	8007c42 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007cd2:	e7b6      	b.n	8007c42 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007cd4:	4b17      	ldr	r3, [pc, #92]	@ (8007d34 <xTaskIncrementTick+0x168>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cda:	4915      	ldr	r1, [pc, #84]	@ (8007d30 <xTaskIncrementTick+0x164>)
 8007cdc:	4613      	mov	r3, r2
 8007cde:	009b      	lsls	r3, r3, #2
 8007ce0:	4413      	add	r3, r2
 8007ce2:	009b      	lsls	r3, r3, #2
 8007ce4:	440b      	add	r3, r1
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d901      	bls.n	8007cf0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007cec:	2301      	movs	r3, #1
 8007cee:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007cf0:	4b11      	ldr	r3, [pc, #68]	@ (8007d38 <xTaskIncrementTick+0x16c>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d007      	beq.n	8007d08 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	617b      	str	r3, [r7, #20]
 8007cfc:	e004      	b.n	8007d08 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007cfe:	4b0f      	ldr	r3, [pc, #60]	@ (8007d3c <xTaskIncrementTick+0x170>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	3301      	adds	r3, #1
 8007d04:	4a0d      	ldr	r2, [pc, #52]	@ (8007d3c <xTaskIncrementTick+0x170>)
 8007d06:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007d08:	697b      	ldr	r3, [r7, #20]
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3718      	adds	r7, #24
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	bf00      	nop
 8007d14:	2000081c 	.word	0x2000081c
 8007d18:	200007f8 	.word	0x200007f8
 8007d1c:	200007ac 	.word	0x200007ac
 8007d20:	200007b0 	.word	0x200007b0
 8007d24:	2000080c 	.word	0x2000080c
 8007d28:	20000814 	.word	0x20000814
 8007d2c:	200007fc 	.word	0x200007fc
 8007d30:	200006f8 	.word	0x200006f8
 8007d34:	200006f4 	.word	0x200006f4
 8007d38:	20000808 	.word	0x20000808
 8007d3c:	20000804 	.word	0x20000804

08007d40 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007d40:	b480      	push	{r7}
 8007d42:	b087      	sub	sp, #28
 8007d44:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007d46:	4b27      	ldr	r3, [pc, #156]	@ (8007de4 <vTaskSwitchContext+0xa4>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d003      	beq.n	8007d56 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007d4e:	4b26      	ldr	r3, [pc, #152]	@ (8007de8 <vTaskSwitchContext+0xa8>)
 8007d50:	2201      	movs	r2, #1
 8007d52:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007d54:	e040      	b.n	8007dd8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8007d56:	4b24      	ldr	r3, [pc, #144]	@ (8007de8 <vTaskSwitchContext+0xa8>)
 8007d58:	2200      	movs	r2, #0
 8007d5a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d5c:	4b23      	ldr	r3, [pc, #140]	@ (8007dec <vTaskSwitchContext+0xac>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	fab3 f383 	clz	r3, r3
 8007d68:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007d6a:	7afb      	ldrb	r3, [r7, #11]
 8007d6c:	f1c3 031f 	rsb	r3, r3, #31
 8007d70:	617b      	str	r3, [r7, #20]
 8007d72:	491f      	ldr	r1, [pc, #124]	@ (8007df0 <vTaskSwitchContext+0xb0>)
 8007d74:	697a      	ldr	r2, [r7, #20]
 8007d76:	4613      	mov	r3, r2
 8007d78:	009b      	lsls	r3, r3, #2
 8007d7a:	4413      	add	r3, r2
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	440b      	add	r3, r1
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d10b      	bne.n	8007d9e <vTaskSwitchContext+0x5e>
	__asm volatile
 8007d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d8a:	f383 8811 	msr	BASEPRI, r3
 8007d8e:	f3bf 8f6f 	isb	sy
 8007d92:	f3bf 8f4f 	dsb	sy
 8007d96:	607b      	str	r3, [r7, #4]
}
 8007d98:	bf00      	nop
 8007d9a:	bf00      	nop
 8007d9c:	e7fd      	b.n	8007d9a <vTaskSwitchContext+0x5a>
 8007d9e:	697a      	ldr	r2, [r7, #20]
 8007da0:	4613      	mov	r3, r2
 8007da2:	009b      	lsls	r3, r3, #2
 8007da4:	4413      	add	r3, r2
 8007da6:	009b      	lsls	r3, r3, #2
 8007da8:	4a11      	ldr	r2, [pc, #68]	@ (8007df0 <vTaskSwitchContext+0xb0>)
 8007daa:	4413      	add	r3, r2
 8007dac:	613b      	str	r3, [r7, #16]
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	685a      	ldr	r2, [r3, #4]
 8007db4:	693b      	ldr	r3, [r7, #16]
 8007db6:	605a      	str	r2, [r3, #4]
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	685a      	ldr	r2, [r3, #4]
 8007dbc:	693b      	ldr	r3, [r7, #16]
 8007dbe:	3308      	adds	r3, #8
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	d104      	bne.n	8007dce <vTaskSwitchContext+0x8e>
 8007dc4:	693b      	ldr	r3, [r7, #16]
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	685a      	ldr	r2, [r3, #4]
 8007dca:	693b      	ldr	r3, [r7, #16]
 8007dcc:	605a      	str	r2, [r3, #4]
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	685b      	ldr	r3, [r3, #4]
 8007dd2:	68db      	ldr	r3, [r3, #12]
 8007dd4:	4a07      	ldr	r2, [pc, #28]	@ (8007df4 <vTaskSwitchContext+0xb4>)
 8007dd6:	6013      	str	r3, [r2, #0]
}
 8007dd8:	bf00      	nop
 8007dda:	371c      	adds	r7, #28
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de2:	4770      	bx	lr
 8007de4:	2000081c 	.word	0x2000081c
 8007de8:	20000808 	.word	0x20000808
 8007dec:	200007fc 	.word	0x200007fc
 8007df0:	200006f8 	.word	0x200006f8
 8007df4:	200006f4 	.word	0x200006f4

08007df8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b082      	sub	sp, #8
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007e00:	f000 f852 	bl	8007ea8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007e04:	4b06      	ldr	r3, [pc, #24]	@ (8007e20 <prvIdleTask+0x28>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d9f9      	bls.n	8007e00 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007e0c:	4b05      	ldr	r3, [pc, #20]	@ (8007e24 <prvIdleTask+0x2c>)
 8007e0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e12:	601a      	str	r2, [r3, #0]
 8007e14:	f3bf 8f4f 	dsb	sy
 8007e18:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007e1c:	e7f0      	b.n	8007e00 <prvIdleTask+0x8>
 8007e1e:	bf00      	nop
 8007e20:	200006f8 	.word	0x200006f8
 8007e24:	e000ed04 	.word	0xe000ed04

08007e28 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007e2e:	2300      	movs	r3, #0
 8007e30:	607b      	str	r3, [r7, #4]
 8007e32:	e00c      	b.n	8007e4e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007e34:	687a      	ldr	r2, [r7, #4]
 8007e36:	4613      	mov	r3, r2
 8007e38:	009b      	lsls	r3, r3, #2
 8007e3a:	4413      	add	r3, r2
 8007e3c:	009b      	lsls	r3, r3, #2
 8007e3e:	4a12      	ldr	r2, [pc, #72]	@ (8007e88 <prvInitialiseTaskLists+0x60>)
 8007e40:	4413      	add	r3, r2
 8007e42:	4618      	mov	r0, r3
 8007e44:	f7ff fb33 	bl	80074ae <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	607b      	str	r3, [r7, #4]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2b06      	cmp	r3, #6
 8007e52:	d9ef      	bls.n	8007e34 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007e54:	480d      	ldr	r0, [pc, #52]	@ (8007e8c <prvInitialiseTaskLists+0x64>)
 8007e56:	f7ff fb2a 	bl	80074ae <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007e5a:	480d      	ldr	r0, [pc, #52]	@ (8007e90 <prvInitialiseTaskLists+0x68>)
 8007e5c:	f7ff fb27 	bl	80074ae <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007e60:	480c      	ldr	r0, [pc, #48]	@ (8007e94 <prvInitialiseTaskLists+0x6c>)
 8007e62:	f7ff fb24 	bl	80074ae <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007e66:	480c      	ldr	r0, [pc, #48]	@ (8007e98 <prvInitialiseTaskLists+0x70>)
 8007e68:	f7ff fb21 	bl	80074ae <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007e6c:	480b      	ldr	r0, [pc, #44]	@ (8007e9c <prvInitialiseTaskLists+0x74>)
 8007e6e:	f7ff fb1e 	bl	80074ae <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007e72:	4b0b      	ldr	r3, [pc, #44]	@ (8007ea0 <prvInitialiseTaskLists+0x78>)
 8007e74:	4a05      	ldr	r2, [pc, #20]	@ (8007e8c <prvInitialiseTaskLists+0x64>)
 8007e76:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007e78:	4b0a      	ldr	r3, [pc, #40]	@ (8007ea4 <prvInitialiseTaskLists+0x7c>)
 8007e7a:	4a05      	ldr	r2, [pc, #20]	@ (8007e90 <prvInitialiseTaskLists+0x68>)
 8007e7c:	601a      	str	r2, [r3, #0]
}
 8007e7e:	bf00      	nop
 8007e80:	3708      	adds	r7, #8
 8007e82:	46bd      	mov	sp, r7
 8007e84:	bd80      	pop	{r7, pc}
 8007e86:	bf00      	nop
 8007e88:	200006f8 	.word	0x200006f8
 8007e8c:	20000784 	.word	0x20000784
 8007e90:	20000798 	.word	0x20000798
 8007e94:	200007b4 	.word	0x200007b4
 8007e98:	200007c8 	.word	0x200007c8
 8007e9c:	200007e0 	.word	0x200007e0
 8007ea0:	200007ac 	.word	0x200007ac
 8007ea4:	200007b0 	.word	0x200007b0

08007ea8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b082      	sub	sp, #8
 8007eac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007eae:	e019      	b.n	8007ee4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007eb0:	f000 fa12 	bl	80082d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007eb4:	4b10      	ldr	r3, [pc, #64]	@ (8007ef8 <prvCheckTasksWaitingTermination+0x50>)
 8007eb6:	68db      	ldr	r3, [r3, #12]
 8007eb8:	68db      	ldr	r3, [r3, #12]
 8007eba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	3304      	adds	r3, #4
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f7ff fb7e 	bl	80075c2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8007efc <prvCheckTasksWaitingTermination+0x54>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	3b01      	subs	r3, #1
 8007ecc:	4a0b      	ldr	r2, [pc, #44]	@ (8007efc <prvCheckTasksWaitingTermination+0x54>)
 8007ece:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8007f00 <prvCheckTasksWaitingTermination+0x58>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	3b01      	subs	r3, #1
 8007ed6:	4a0a      	ldr	r2, [pc, #40]	@ (8007f00 <prvCheckTasksWaitingTermination+0x58>)
 8007ed8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007eda:	f000 fa2f 	bl	800833c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007ede:	6878      	ldr	r0, [r7, #4]
 8007ee0:	f000 f810 	bl	8007f04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007ee4:	4b06      	ldr	r3, [pc, #24]	@ (8007f00 <prvCheckTasksWaitingTermination+0x58>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d1e1      	bne.n	8007eb0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007eec:	bf00      	nop
 8007eee:	bf00      	nop
 8007ef0:	3708      	adds	r7, #8
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}
 8007ef6:	bf00      	nop
 8007ef8:	200007c8 	.word	0x200007c8
 8007efc:	200007f4 	.word	0x200007f4
 8007f00:	200007dc 	.word	0x200007dc

08007f04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b084      	sub	sp, #16
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d108      	bne.n	8007f28 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f000 fb8a 	bl	8008634 <vPortFree>
				vPortFree( pxTCB );
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f000 fb87 	bl	8008634 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007f26:	e019      	b.n	8007f5c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007f2e:	2b01      	cmp	r3, #1
 8007f30:	d103      	bne.n	8007f3a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	f000 fb7e 	bl	8008634 <vPortFree>
	}
 8007f38:	e010      	b.n	8007f5c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007f40:	2b02      	cmp	r3, #2
 8007f42:	d00b      	beq.n	8007f5c <prvDeleteTCB+0x58>
	__asm volatile
 8007f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f48:	f383 8811 	msr	BASEPRI, r3
 8007f4c:	f3bf 8f6f 	isb	sy
 8007f50:	f3bf 8f4f 	dsb	sy
 8007f54:	60fb      	str	r3, [r7, #12]
}
 8007f56:	bf00      	nop
 8007f58:	bf00      	nop
 8007f5a:	e7fd      	b.n	8007f58 <prvDeleteTCB+0x54>
	}
 8007f5c:	bf00      	nop
 8007f5e:	3710      	adds	r7, #16
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8007f9c <prvResetNextTaskUnblockTime+0x38>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d104      	bne.n	8007f7e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007f74:	4b0a      	ldr	r3, [pc, #40]	@ (8007fa0 <prvResetNextTaskUnblockTime+0x3c>)
 8007f76:	f04f 32ff 	mov.w	r2, #4294967295
 8007f7a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007f7c:	e008      	b.n	8007f90 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f7e:	4b07      	ldr	r3, [pc, #28]	@ (8007f9c <prvResetNextTaskUnblockTime+0x38>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	68db      	ldr	r3, [r3, #12]
 8007f84:	68db      	ldr	r3, [r3, #12]
 8007f86:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	4a04      	ldr	r2, [pc, #16]	@ (8007fa0 <prvResetNextTaskUnblockTime+0x3c>)
 8007f8e:	6013      	str	r3, [r2, #0]
}
 8007f90:	bf00      	nop
 8007f92:	370c      	adds	r7, #12
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr
 8007f9c:	200007ac 	.word	0x200007ac
 8007fa0:	20000814 	.word	0x20000814

08007fa4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b084      	sub	sp, #16
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007fae:	4b29      	ldr	r3, [pc, #164]	@ (8008054 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007fb4:	4b28      	ldr	r3, [pc, #160]	@ (8008058 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	3304      	adds	r3, #4
 8007fba:	4618      	mov	r0, r3
 8007fbc:	f7ff fb01 	bl	80075c2 <uxListRemove>
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d10b      	bne.n	8007fde <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007fc6:	4b24      	ldr	r3, [pc, #144]	@ (8008058 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fcc:	2201      	movs	r2, #1
 8007fce:	fa02 f303 	lsl.w	r3, r2, r3
 8007fd2:	43da      	mvns	r2, r3
 8007fd4:	4b21      	ldr	r3, [pc, #132]	@ (800805c <prvAddCurrentTaskToDelayedList+0xb8>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4013      	ands	r3, r2
 8007fda:	4a20      	ldr	r2, [pc, #128]	@ (800805c <prvAddCurrentTaskToDelayedList+0xb8>)
 8007fdc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fe4:	d10a      	bne.n	8007ffc <prvAddCurrentTaskToDelayedList+0x58>
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d007      	beq.n	8007ffc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fec:	4b1a      	ldr	r3, [pc, #104]	@ (8008058 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	3304      	adds	r3, #4
 8007ff2:	4619      	mov	r1, r3
 8007ff4:	481a      	ldr	r0, [pc, #104]	@ (8008060 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007ff6:	f7ff fa87 	bl	8007508 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007ffa:	e026      	b.n	800804a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007ffc:	68fa      	ldr	r2, [r7, #12]
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	4413      	add	r3, r2
 8008002:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008004:	4b14      	ldr	r3, [pc, #80]	@ (8008058 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	68ba      	ldr	r2, [r7, #8]
 800800a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800800c:	68ba      	ldr	r2, [r7, #8]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	429a      	cmp	r2, r3
 8008012:	d209      	bcs.n	8008028 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008014:	4b13      	ldr	r3, [pc, #76]	@ (8008064 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008016:	681a      	ldr	r2, [r3, #0]
 8008018:	4b0f      	ldr	r3, [pc, #60]	@ (8008058 <prvAddCurrentTaskToDelayedList+0xb4>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	3304      	adds	r3, #4
 800801e:	4619      	mov	r1, r3
 8008020:	4610      	mov	r0, r2
 8008022:	f7ff fa95 	bl	8007550 <vListInsert>
}
 8008026:	e010      	b.n	800804a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008028:	4b0f      	ldr	r3, [pc, #60]	@ (8008068 <prvAddCurrentTaskToDelayedList+0xc4>)
 800802a:	681a      	ldr	r2, [r3, #0]
 800802c:	4b0a      	ldr	r3, [pc, #40]	@ (8008058 <prvAddCurrentTaskToDelayedList+0xb4>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	3304      	adds	r3, #4
 8008032:	4619      	mov	r1, r3
 8008034:	4610      	mov	r0, r2
 8008036:	f7ff fa8b 	bl	8007550 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800803a:	4b0c      	ldr	r3, [pc, #48]	@ (800806c <prvAddCurrentTaskToDelayedList+0xc8>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	68ba      	ldr	r2, [r7, #8]
 8008040:	429a      	cmp	r2, r3
 8008042:	d202      	bcs.n	800804a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008044:	4a09      	ldr	r2, [pc, #36]	@ (800806c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	6013      	str	r3, [r2, #0]
}
 800804a:	bf00      	nop
 800804c:	3710      	adds	r7, #16
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
 8008052:	bf00      	nop
 8008054:	200007f8 	.word	0x200007f8
 8008058:	200006f4 	.word	0x200006f4
 800805c:	200007fc 	.word	0x200007fc
 8008060:	200007e0 	.word	0x200007e0
 8008064:	200007b0 	.word	0x200007b0
 8008068:	200007ac 	.word	0x200007ac
 800806c:	20000814 	.word	0x20000814

08008070 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008070:	b480      	push	{r7}
 8008072:	b085      	sub	sp, #20
 8008074:	af00      	add	r7, sp, #0
 8008076:	60f8      	str	r0, [r7, #12]
 8008078:	60b9      	str	r1, [r7, #8]
 800807a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	3b04      	subs	r3, #4
 8008080:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008088:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	3b04      	subs	r3, #4
 800808e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	f023 0201 	bic.w	r2, r3, #1
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	3b04      	subs	r3, #4
 800809e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80080a0:	4a0c      	ldr	r2, [pc, #48]	@ (80080d4 <pxPortInitialiseStack+0x64>)
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	3b14      	subs	r3, #20
 80080aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	3b04      	subs	r3, #4
 80080b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	f06f 0202 	mvn.w	r2, #2
 80080be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	3b20      	subs	r3, #32
 80080c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80080c6:	68fb      	ldr	r3, [r7, #12]
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3714      	adds	r7, #20
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr
 80080d4:	080080d9 	.word	0x080080d9

080080d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80080d8:	b480      	push	{r7}
 80080da:	b085      	sub	sp, #20
 80080dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80080de:	2300      	movs	r3, #0
 80080e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80080e2:	4b13      	ldr	r3, [pc, #76]	@ (8008130 <prvTaskExitError+0x58>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ea:	d00b      	beq.n	8008104 <prvTaskExitError+0x2c>
	__asm volatile
 80080ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080f0:	f383 8811 	msr	BASEPRI, r3
 80080f4:	f3bf 8f6f 	isb	sy
 80080f8:	f3bf 8f4f 	dsb	sy
 80080fc:	60fb      	str	r3, [r7, #12]
}
 80080fe:	bf00      	nop
 8008100:	bf00      	nop
 8008102:	e7fd      	b.n	8008100 <prvTaskExitError+0x28>
	__asm volatile
 8008104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008108:	f383 8811 	msr	BASEPRI, r3
 800810c:	f3bf 8f6f 	isb	sy
 8008110:	f3bf 8f4f 	dsb	sy
 8008114:	60bb      	str	r3, [r7, #8]
}
 8008116:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008118:	bf00      	nop
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d0fc      	beq.n	800811a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008120:	bf00      	nop
 8008122:	bf00      	nop
 8008124:	3714      	adds	r7, #20
 8008126:	46bd      	mov	sp, r7
 8008128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812c:	4770      	bx	lr
 800812e:	bf00      	nop
 8008130:	2000000c 	.word	0x2000000c
	...

08008140 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008140:	4b07      	ldr	r3, [pc, #28]	@ (8008160 <pxCurrentTCBConst2>)
 8008142:	6819      	ldr	r1, [r3, #0]
 8008144:	6808      	ldr	r0, [r1, #0]
 8008146:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800814a:	f380 8809 	msr	PSP, r0
 800814e:	f3bf 8f6f 	isb	sy
 8008152:	f04f 0000 	mov.w	r0, #0
 8008156:	f380 8811 	msr	BASEPRI, r0
 800815a:	4770      	bx	lr
 800815c:	f3af 8000 	nop.w

08008160 <pxCurrentTCBConst2>:
 8008160:	200006f4 	.word	0x200006f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008164:	bf00      	nop
 8008166:	bf00      	nop

08008168 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008168:	4808      	ldr	r0, [pc, #32]	@ (800818c <prvPortStartFirstTask+0x24>)
 800816a:	6800      	ldr	r0, [r0, #0]
 800816c:	6800      	ldr	r0, [r0, #0]
 800816e:	f380 8808 	msr	MSP, r0
 8008172:	f04f 0000 	mov.w	r0, #0
 8008176:	f380 8814 	msr	CONTROL, r0
 800817a:	b662      	cpsie	i
 800817c:	b661      	cpsie	f
 800817e:	f3bf 8f4f 	dsb	sy
 8008182:	f3bf 8f6f 	isb	sy
 8008186:	df00      	svc	0
 8008188:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800818a:	bf00      	nop
 800818c:	e000ed08 	.word	0xe000ed08

08008190 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b086      	sub	sp, #24
 8008194:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008196:	4b47      	ldr	r3, [pc, #284]	@ (80082b4 <xPortStartScheduler+0x124>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a47      	ldr	r2, [pc, #284]	@ (80082b8 <xPortStartScheduler+0x128>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d10b      	bne.n	80081b8 <xPortStartScheduler+0x28>
	__asm volatile
 80081a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081a4:	f383 8811 	msr	BASEPRI, r3
 80081a8:	f3bf 8f6f 	isb	sy
 80081ac:	f3bf 8f4f 	dsb	sy
 80081b0:	613b      	str	r3, [r7, #16]
}
 80081b2:	bf00      	nop
 80081b4:	bf00      	nop
 80081b6:	e7fd      	b.n	80081b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80081b8:	4b3e      	ldr	r3, [pc, #248]	@ (80082b4 <xPortStartScheduler+0x124>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a3f      	ldr	r2, [pc, #252]	@ (80082bc <xPortStartScheduler+0x12c>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d10b      	bne.n	80081da <xPortStartScheduler+0x4a>
	__asm volatile
 80081c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081c6:	f383 8811 	msr	BASEPRI, r3
 80081ca:	f3bf 8f6f 	isb	sy
 80081ce:	f3bf 8f4f 	dsb	sy
 80081d2:	60fb      	str	r3, [r7, #12]
}
 80081d4:	bf00      	nop
 80081d6:	bf00      	nop
 80081d8:	e7fd      	b.n	80081d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80081da:	4b39      	ldr	r3, [pc, #228]	@ (80082c0 <xPortStartScheduler+0x130>)
 80081dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	b2db      	uxtb	r3, r3
 80081e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80081e6:	697b      	ldr	r3, [r7, #20]
 80081e8:	22ff      	movs	r2, #255	@ 0xff
 80081ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80081ec:	697b      	ldr	r3, [r7, #20]
 80081ee:	781b      	ldrb	r3, [r3, #0]
 80081f0:	b2db      	uxtb	r3, r3
 80081f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80081f4:	78fb      	ldrb	r3, [r7, #3]
 80081f6:	b2db      	uxtb	r3, r3
 80081f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80081fc:	b2da      	uxtb	r2, r3
 80081fe:	4b31      	ldr	r3, [pc, #196]	@ (80082c4 <xPortStartScheduler+0x134>)
 8008200:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008202:	4b31      	ldr	r3, [pc, #196]	@ (80082c8 <xPortStartScheduler+0x138>)
 8008204:	2207      	movs	r2, #7
 8008206:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008208:	e009      	b.n	800821e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800820a:	4b2f      	ldr	r3, [pc, #188]	@ (80082c8 <xPortStartScheduler+0x138>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	3b01      	subs	r3, #1
 8008210:	4a2d      	ldr	r2, [pc, #180]	@ (80082c8 <xPortStartScheduler+0x138>)
 8008212:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008214:	78fb      	ldrb	r3, [r7, #3]
 8008216:	b2db      	uxtb	r3, r3
 8008218:	005b      	lsls	r3, r3, #1
 800821a:	b2db      	uxtb	r3, r3
 800821c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800821e:	78fb      	ldrb	r3, [r7, #3]
 8008220:	b2db      	uxtb	r3, r3
 8008222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008226:	2b80      	cmp	r3, #128	@ 0x80
 8008228:	d0ef      	beq.n	800820a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800822a:	4b27      	ldr	r3, [pc, #156]	@ (80082c8 <xPortStartScheduler+0x138>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f1c3 0307 	rsb	r3, r3, #7
 8008232:	2b04      	cmp	r3, #4
 8008234:	d00b      	beq.n	800824e <xPortStartScheduler+0xbe>
	__asm volatile
 8008236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800823a:	f383 8811 	msr	BASEPRI, r3
 800823e:	f3bf 8f6f 	isb	sy
 8008242:	f3bf 8f4f 	dsb	sy
 8008246:	60bb      	str	r3, [r7, #8]
}
 8008248:	bf00      	nop
 800824a:	bf00      	nop
 800824c:	e7fd      	b.n	800824a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800824e:	4b1e      	ldr	r3, [pc, #120]	@ (80082c8 <xPortStartScheduler+0x138>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	021b      	lsls	r3, r3, #8
 8008254:	4a1c      	ldr	r2, [pc, #112]	@ (80082c8 <xPortStartScheduler+0x138>)
 8008256:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008258:	4b1b      	ldr	r3, [pc, #108]	@ (80082c8 <xPortStartScheduler+0x138>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008260:	4a19      	ldr	r2, [pc, #100]	@ (80082c8 <xPortStartScheduler+0x138>)
 8008262:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	b2da      	uxtb	r2, r3
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800826c:	4b17      	ldr	r3, [pc, #92]	@ (80082cc <xPortStartScheduler+0x13c>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a16      	ldr	r2, [pc, #88]	@ (80082cc <xPortStartScheduler+0x13c>)
 8008272:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008276:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008278:	4b14      	ldr	r3, [pc, #80]	@ (80082cc <xPortStartScheduler+0x13c>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4a13      	ldr	r2, [pc, #76]	@ (80082cc <xPortStartScheduler+0x13c>)
 800827e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008282:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008284:	f000 f8da 	bl	800843c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008288:	4b11      	ldr	r3, [pc, #68]	@ (80082d0 <xPortStartScheduler+0x140>)
 800828a:	2200      	movs	r2, #0
 800828c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800828e:	f000 f8f9 	bl	8008484 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008292:	4b10      	ldr	r3, [pc, #64]	@ (80082d4 <xPortStartScheduler+0x144>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a0f      	ldr	r2, [pc, #60]	@ (80082d4 <xPortStartScheduler+0x144>)
 8008298:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800829c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800829e:	f7ff ff63 	bl	8008168 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80082a2:	f7ff fd4d 	bl	8007d40 <vTaskSwitchContext>
	prvTaskExitError();
 80082a6:	f7ff ff17 	bl	80080d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80082aa:	2300      	movs	r3, #0
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3718      	adds	r7, #24
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}
 80082b4:	e000ed00 	.word	0xe000ed00
 80082b8:	410fc271 	.word	0x410fc271
 80082bc:	410fc270 	.word	0x410fc270
 80082c0:	e000e400 	.word	0xe000e400
 80082c4:	20000820 	.word	0x20000820
 80082c8:	20000824 	.word	0x20000824
 80082cc:	e000ed20 	.word	0xe000ed20
 80082d0:	2000000c 	.word	0x2000000c
 80082d4:	e000ef34 	.word	0xe000ef34

080082d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80082d8:	b480      	push	{r7}
 80082da:	b083      	sub	sp, #12
 80082dc:	af00      	add	r7, sp, #0
	__asm volatile
 80082de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082e2:	f383 8811 	msr	BASEPRI, r3
 80082e6:	f3bf 8f6f 	isb	sy
 80082ea:	f3bf 8f4f 	dsb	sy
 80082ee:	607b      	str	r3, [r7, #4]
}
 80082f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80082f2:	4b10      	ldr	r3, [pc, #64]	@ (8008334 <vPortEnterCritical+0x5c>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	3301      	adds	r3, #1
 80082f8:	4a0e      	ldr	r2, [pc, #56]	@ (8008334 <vPortEnterCritical+0x5c>)
 80082fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80082fc:	4b0d      	ldr	r3, [pc, #52]	@ (8008334 <vPortEnterCritical+0x5c>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	2b01      	cmp	r3, #1
 8008302:	d110      	bne.n	8008326 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008304:	4b0c      	ldr	r3, [pc, #48]	@ (8008338 <vPortEnterCritical+0x60>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	b2db      	uxtb	r3, r3
 800830a:	2b00      	cmp	r3, #0
 800830c:	d00b      	beq.n	8008326 <vPortEnterCritical+0x4e>
	__asm volatile
 800830e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008312:	f383 8811 	msr	BASEPRI, r3
 8008316:	f3bf 8f6f 	isb	sy
 800831a:	f3bf 8f4f 	dsb	sy
 800831e:	603b      	str	r3, [r7, #0]
}
 8008320:	bf00      	nop
 8008322:	bf00      	nop
 8008324:	e7fd      	b.n	8008322 <vPortEnterCritical+0x4a>
	}
}
 8008326:	bf00      	nop
 8008328:	370c      	adds	r7, #12
 800832a:	46bd      	mov	sp, r7
 800832c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008330:	4770      	bx	lr
 8008332:	bf00      	nop
 8008334:	2000000c 	.word	0x2000000c
 8008338:	e000ed04 	.word	0xe000ed04

0800833c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800833c:	b480      	push	{r7}
 800833e:	b083      	sub	sp, #12
 8008340:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008342:	4b12      	ldr	r3, [pc, #72]	@ (800838c <vPortExitCritical+0x50>)
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d10b      	bne.n	8008362 <vPortExitCritical+0x26>
	__asm volatile
 800834a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800834e:	f383 8811 	msr	BASEPRI, r3
 8008352:	f3bf 8f6f 	isb	sy
 8008356:	f3bf 8f4f 	dsb	sy
 800835a:	607b      	str	r3, [r7, #4]
}
 800835c:	bf00      	nop
 800835e:	bf00      	nop
 8008360:	e7fd      	b.n	800835e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008362:	4b0a      	ldr	r3, [pc, #40]	@ (800838c <vPortExitCritical+0x50>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	3b01      	subs	r3, #1
 8008368:	4a08      	ldr	r2, [pc, #32]	@ (800838c <vPortExitCritical+0x50>)
 800836a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800836c:	4b07      	ldr	r3, [pc, #28]	@ (800838c <vPortExitCritical+0x50>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d105      	bne.n	8008380 <vPortExitCritical+0x44>
 8008374:	2300      	movs	r3, #0
 8008376:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800837e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008380:	bf00      	nop
 8008382:	370c      	adds	r7, #12
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr
 800838c:	2000000c 	.word	0x2000000c

08008390 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008390:	f3ef 8009 	mrs	r0, PSP
 8008394:	f3bf 8f6f 	isb	sy
 8008398:	4b15      	ldr	r3, [pc, #84]	@ (80083f0 <pxCurrentTCBConst>)
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	f01e 0f10 	tst.w	lr, #16
 80083a0:	bf08      	it	eq
 80083a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80083a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083aa:	6010      	str	r0, [r2, #0]
 80083ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80083b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80083b4:	f380 8811 	msr	BASEPRI, r0
 80083b8:	f3bf 8f4f 	dsb	sy
 80083bc:	f3bf 8f6f 	isb	sy
 80083c0:	f7ff fcbe 	bl	8007d40 <vTaskSwitchContext>
 80083c4:	f04f 0000 	mov.w	r0, #0
 80083c8:	f380 8811 	msr	BASEPRI, r0
 80083cc:	bc09      	pop	{r0, r3}
 80083ce:	6819      	ldr	r1, [r3, #0]
 80083d0:	6808      	ldr	r0, [r1, #0]
 80083d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d6:	f01e 0f10 	tst.w	lr, #16
 80083da:	bf08      	it	eq
 80083dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80083e0:	f380 8809 	msr	PSP, r0
 80083e4:	f3bf 8f6f 	isb	sy
 80083e8:	4770      	bx	lr
 80083ea:	bf00      	nop
 80083ec:	f3af 8000 	nop.w

080083f0 <pxCurrentTCBConst>:
 80083f0:	200006f4 	.word	0x200006f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80083f4:	bf00      	nop
 80083f6:	bf00      	nop

080083f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b082      	sub	sp, #8
 80083fc:	af00      	add	r7, sp, #0
	__asm volatile
 80083fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008402:	f383 8811 	msr	BASEPRI, r3
 8008406:	f3bf 8f6f 	isb	sy
 800840a:	f3bf 8f4f 	dsb	sy
 800840e:	607b      	str	r3, [r7, #4]
}
 8008410:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008412:	f7ff fbdb 	bl	8007bcc <xTaskIncrementTick>
 8008416:	4603      	mov	r3, r0
 8008418:	2b00      	cmp	r3, #0
 800841a:	d003      	beq.n	8008424 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800841c:	4b06      	ldr	r3, [pc, #24]	@ (8008438 <SysTick_Handler+0x40>)
 800841e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008422:	601a      	str	r2, [r3, #0]
 8008424:	2300      	movs	r3, #0
 8008426:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	f383 8811 	msr	BASEPRI, r3
}
 800842e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008430:	bf00      	nop
 8008432:	3708      	adds	r7, #8
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}
 8008438:	e000ed04 	.word	0xe000ed04

0800843c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800843c:	b480      	push	{r7}
 800843e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008440:	4b0b      	ldr	r3, [pc, #44]	@ (8008470 <vPortSetupTimerInterrupt+0x34>)
 8008442:	2200      	movs	r2, #0
 8008444:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008446:	4b0b      	ldr	r3, [pc, #44]	@ (8008474 <vPortSetupTimerInterrupt+0x38>)
 8008448:	2200      	movs	r2, #0
 800844a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800844c:	4b0a      	ldr	r3, [pc, #40]	@ (8008478 <vPortSetupTimerInterrupt+0x3c>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a0a      	ldr	r2, [pc, #40]	@ (800847c <vPortSetupTimerInterrupt+0x40>)
 8008452:	fba2 2303 	umull	r2, r3, r2, r3
 8008456:	099b      	lsrs	r3, r3, #6
 8008458:	4a09      	ldr	r2, [pc, #36]	@ (8008480 <vPortSetupTimerInterrupt+0x44>)
 800845a:	3b01      	subs	r3, #1
 800845c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800845e:	4b04      	ldr	r3, [pc, #16]	@ (8008470 <vPortSetupTimerInterrupt+0x34>)
 8008460:	2207      	movs	r2, #7
 8008462:	601a      	str	r2, [r3, #0]
}
 8008464:	bf00      	nop
 8008466:	46bd      	mov	sp, r7
 8008468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846c:	4770      	bx	lr
 800846e:	bf00      	nop
 8008470:	e000e010 	.word	0xe000e010
 8008474:	e000e018 	.word	0xe000e018
 8008478:	20000000 	.word	0x20000000
 800847c:	10624dd3 	.word	0x10624dd3
 8008480:	e000e014 	.word	0xe000e014

08008484 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008484:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008494 <vPortEnableVFP+0x10>
 8008488:	6801      	ldr	r1, [r0, #0]
 800848a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800848e:	6001      	str	r1, [r0, #0]
 8008490:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008492:	bf00      	nop
 8008494:	e000ed88 	.word	0xe000ed88

08008498 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b08a      	sub	sp, #40	@ 0x28
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80084a0:	2300      	movs	r3, #0
 80084a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80084a4:	f7ff fae6 	bl	8007a74 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80084a8:	4b5c      	ldr	r3, [pc, #368]	@ (800861c <pvPortMalloc+0x184>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d101      	bne.n	80084b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80084b0:	f000 f924 	bl	80086fc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80084b4:	4b5a      	ldr	r3, [pc, #360]	@ (8008620 <pvPortMalloc+0x188>)
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	4013      	ands	r3, r2
 80084bc:	2b00      	cmp	r3, #0
 80084be:	f040 8095 	bne.w	80085ec <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d01e      	beq.n	8008506 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80084c8:	2208      	movs	r2, #8
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	4413      	add	r3, r2
 80084ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f003 0307 	and.w	r3, r3, #7
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d015      	beq.n	8008506 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f023 0307 	bic.w	r3, r3, #7
 80084e0:	3308      	adds	r3, #8
 80084e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f003 0307 	and.w	r3, r3, #7
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d00b      	beq.n	8008506 <pvPortMalloc+0x6e>
	__asm volatile
 80084ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f2:	f383 8811 	msr	BASEPRI, r3
 80084f6:	f3bf 8f6f 	isb	sy
 80084fa:	f3bf 8f4f 	dsb	sy
 80084fe:	617b      	str	r3, [r7, #20]
}
 8008500:	bf00      	nop
 8008502:	bf00      	nop
 8008504:	e7fd      	b.n	8008502 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d06f      	beq.n	80085ec <pvPortMalloc+0x154>
 800850c:	4b45      	ldr	r3, [pc, #276]	@ (8008624 <pvPortMalloc+0x18c>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	687a      	ldr	r2, [r7, #4]
 8008512:	429a      	cmp	r2, r3
 8008514:	d86a      	bhi.n	80085ec <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008516:	4b44      	ldr	r3, [pc, #272]	@ (8008628 <pvPortMalloc+0x190>)
 8008518:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800851a:	4b43      	ldr	r3, [pc, #268]	@ (8008628 <pvPortMalloc+0x190>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008520:	e004      	b.n	800852c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008524:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800852c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800852e:	685b      	ldr	r3, [r3, #4]
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	429a      	cmp	r2, r3
 8008534:	d903      	bls.n	800853e <pvPortMalloc+0xa6>
 8008536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d1f1      	bne.n	8008522 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800853e:	4b37      	ldr	r3, [pc, #220]	@ (800861c <pvPortMalloc+0x184>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008544:	429a      	cmp	r2, r3
 8008546:	d051      	beq.n	80085ec <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008548:	6a3b      	ldr	r3, [r7, #32]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	2208      	movs	r2, #8
 800854e:	4413      	add	r3, r2
 8008550:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	6a3b      	ldr	r3, [r7, #32]
 8008558:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800855a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800855c:	685a      	ldr	r2, [r3, #4]
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	1ad2      	subs	r2, r2, r3
 8008562:	2308      	movs	r3, #8
 8008564:	005b      	lsls	r3, r3, #1
 8008566:	429a      	cmp	r2, r3
 8008568:	d920      	bls.n	80085ac <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800856a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	4413      	add	r3, r2
 8008570:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008572:	69bb      	ldr	r3, [r7, #24]
 8008574:	f003 0307 	and.w	r3, r3, #7
 8008578:	2b00      	cmp	r3, #0
 800857a:	d00b      	beq.n	8008594 <pvPortMalloc+0xfc>
	__asm volatile
 800857c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008580:	f383 8811 	msr	BASEPRI, r3
 8008584:	f3bf 8f6f 	isb	sy
 8008588:	f3bf 8f4f 	dsb	sy
 800858c:	613b      	str	r3, [r7, #16]
}
 800858e:	bf00      	nop
 8008590:	bf00      	nop
 8008592:	e7fd      	b.n	8008590 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008596:	685a      	ldr	r2, [r3, #4]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	1ad2      	subs	r2, r2, r3
 800859c:	69bb      	ldr	r3, [r7, #24]
 800859e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80085a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80085a6:	69b8      	ldr	r0, [r7, #24]
 80085a8:	f000 f90a 	bl	80087c0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80085ac:	4b1d      	ldr	r3, [pc, #116]	@ (8008624 <pvPortMalloc+0x18c>)
 80085ae:	681a      	ldr	r2, [r3, #0]
 80085b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	1ad3      	subs	r3, r2, r3
 80085b6:	4a1b      	ldr	r2, [pc, #108]	@ (8008624 <pvPortMalloc+0x18c>)
 80085b8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80085ba:	4b1a      	ldr	r3, [pc, #104]	@ (8008624 <pvPortMalloc+0x18c>)
 80085bc:	681a      	ldr	r2, [r3, #0]
 80085be:	4b1b      	ldr	r3, [pc, #108]	@ (800862c <pvPortMalloc+0x194>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	429a      	cmp	r2, r3
 80085c4:	d203      	bcs.n	80085ce <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80085c6:	4b17      	ldr	r3, [pc, #92]	@ (8008624 <pvPortMalloc+0x18c>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a18      	ldr	r2, [pc, #96]	@ (800862c <pvPortMalloc+0x194>)
 80085cc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80085ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d0:	685a      	ldr	r2, [r3, #4]
 80085d2:	4b13      	ldr	r3, [pc, #76]	@ (8008620 <pvPortMalloc+0x188>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	431a      	orrs	r2, r3
 80085d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085da:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80085dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085de:	2200      	movs	r2, #0
 80085e0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80085e2:	4b13      	ldr	r3, [pc, #76]	@ (8008630 <pvPortMalloc+0x198>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	3301      	adds	r3, #1
 80085e8:	4a11      	ldr	r2, [pc, #68]	@ (8008630 <pvPortMalloc+0x198>)
 80085ea:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80085ec:	f7ff fa50 	bl	8007a90 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80085f0:	69fb      	ldr	r3, [r7, #28]
 80085f2:	f003 0307 	and.w	r3, r3, #7
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d00b      	beq.n	8008612 <pvPortMalloc+0x17a>
	__asm volatile
 80085fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085fe:	f383 8811 	msr	BASEPRI, r3
 8008602:	f3bf 8f6f 	isb	sy
 8008606:	f3bf 8f4f 	dsb	sy
 800860a:	60fb      	str	r3, [r7, #12]
}
 800860c:	bf00      	nop
 800860e:	bf00      	nop
 8008610:	e7fd      	b.n	800860e <pvPortMalloc+0x176>
	return pvReturn;
 8008612:	69fb      	ldr	r3, [r7, #28]
}
 8008614:	4618      	mov	r0, r3
 8008616:	3728      	adds	r7, #40	@ 0x28
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	20004430 	.word	0x20004430
 8008620:	20004444 	.word	0x20004444
 8008624:	20004434 	.word	0x20004434
 8008628:	20004428 	.word	0x20004428
 800862c:	20004438 	.word	0x20004438
 8008630:	2000443c 	.word	0x2000443c

08008634 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b086      	sub	sp, #24
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d04f      	beq.n	80086e6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008646:	2308      	movs	r3, #8
 8008648:	425b      	negs	r3, r3
 800864a:	697a      	ldr	r2, [r7, #20]
 800864c:	4413      	add	r3, r2
 800864e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	685a      	ldr	r2, [r3, #4]
 8008658:	4b25      	ldr	r3, [pc, #148]	@ (80086f0 <vPortFree+0xbc>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4013      	ands	r3, r2
 800865e:	2b00      	cmp	r3, #0
 8008660:	d10b      	bne.n	800867a <vPortFree+0x46>
	__asm volatile
 8008662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008666:	f383 8811 	msr	BASEPRI, r3
 800866a:	f3bf 8f6f 	isb	sy
 800866e:	f3bf 8f4f 	dsb	sy
 8008672:	60fb      	str	r3, [r7, #12]
}
 8008674:	bf00      	nop
 8008676:	bf00      	nop
 8008678:	e7fd      	b.n	8008676 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800867a:	693b      	ldr	r3, [r7, #16]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d00b      	beq.n	800869a <vPortFree+0x66>
	__asm volatile
 8008682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008686:	f383 8811 	msr	BASEPRI, r3
 800868a:	f3bf 8f6f 	isb	sy
 800868e:	f3bf 8f4f 	dsb	sy
 8008692:	60bb      	str	r3, [r7, #8]
}
 8008694:	bf00      	nop
 8008696:	bf00      	nop
 8008698:	e7fd      	b.n	8008696 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	685a      	ldr	r2, [r3, #4]
 800869e:	4b14      	ldr	r3, [pc, #80]	@ (80086f0 <vPortFree+0xbc>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4013      	ands	r3, r2
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d01e      	beq.n	80086e6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d11a      	bne.n	80086e6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80086b0:	693b      	ldr	r3, [r7, #16]
 80086b2:	685a      	ldr	r2, [r3, #4]
 80086b4:	4b0e      	ldr	r3, [pc, #56]	@ (80086f0 <vPortFree+0xbc>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	43db      	mvns	r3, r3
 80086ba:	401a      	ands	r2, r3
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80086c0:	f7ff f9d8 	bl	8007a74 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	685a      	ldr	r2, [r3, #4]
 80086c8:	4b0a      	ldr	r3, [pc, #40]	@ (80086f4 <vPortFree+0xc0>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4413      	add	r3, r2
 80086ce:	4a09      	ldr	r2, [pc, #36]	@ (80086f4 <vPortFree+0xc0>)
 80086d0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80086d2:	6938      	ldr	r0, [r7, #16]
 80086d4:	f000 f874 	bl	80087c0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80086d8:	4b07      	ldr	r3, [pc, #28]	@ (80086f8 <vPortFree+0xc4>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	3301      	adds	r3, #1
 80086de:	4a06      	ldr	r2, [pc, #24]	@ (80086f8 <vPortFree+0xc4>)
 80086e0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80086e2:	f7ff f9d5 	bl	8007a90 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80086e6:	bf00      	nop
 80086e8:	3718      	adds	r7, #24
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}
 80086ee:	bf00      	nop
 80086f0:	20004444 	.word	0x20004444
 80086f4:	20004434 	.word	0x20004434
 80086f8:	20004440 	.word	0x20004440

080086fc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80086fc:	b480      	push	{r7}
 80086fe:	b085      	sub	sp, #20
 8008700:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008702:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008706:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008708:	4b27      	ldr	r3, [pc, #156]	@ (80087a8 <prvHeapInit+0xac>)
 800870a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f003 0307 	and.w	r3, r3, #7
 8008712:	2b00      	cmp	r3, #0
 8008714:	d00c      	beq.n	8008730 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	3307      	adds	r3, #7
 800871a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	f023 0307 	bic.w	r3, r3, #7
 8008722:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008724:	68ba      	ldr	r2, [r7, #8]
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	1ad3      	subs	r3, r2, r3
 800872a:	4a1f      	ldr	r2, [pc, #124]	@ (80087a8 <prvHeapInit+0xac>)
 800872c:	4413      	add	r3, r2
 800872e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008734:	4a1d      	ldr	r2, [pc, #116]	@ (80087ac <prvHeapInit+0xb0>)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800873a:	4b1c      	ldr	r3, [pc, #112]	@ (80087ac <prvHeapInit+0xb0>)
 800873c:	2200      	movs	r2, #0
 800873e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	68ba      	ldr	r2, [r7, #8]
 8008744:	4413      	add	r3, r2
 8008746:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008748:	2208      	movs	r2, #8
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	1a9b      	subs	r3, r3, r2
 800874e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	f023 0307 	bic.w	r3, r3, #7
 8008756:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	4a15      	ldr	r2, [pc, #84]	@ (80087b0 <prvHeapInit+0xb4>)
 800875c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800875e:	4b14      	ldr	r3, [pc, #80]	@ (80087b0 <prvHeapInit+0xb4>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	2200      	movs	r2, #0
 8008764:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008766:	4b12      	ldr	r3, [pc, #72]	@ (80087b0 <prvHeapInit+0xb4>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	2200      	movs	r2, #0
 800876c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	68fa      	ldr	r2, [r7, #12]
 8008776:	1ad2      	subs	r2, r2, r3
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800877c:	4b0c      	ldr	r3, [pc, #48]	@ (80087b0 <prvHeapInit+0xb4>)
 800877e:	681a      	ldr	r2, [r3, #0]
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	4a0a      	ldr	r2, [pc, #40]	@ (80087b4 <prvHeapInit+0xb8>)
 800878a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	4a09      	ldr	r2, [pc, #36]	@ (80087b8 <prvHeapInit+0xbc>)
 8008792:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008794:	4b09      	ldr	r3, [pc, #36]	@ (80087bc <prvHeapInit+0xc0>)
 8008796:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800879a:	601a      	str	r2, [r3, #0]
}
 800879c:	bf00      	nop
 800879e:	3714      	adds	r7, #20
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr
 80087a8:	20000828 	.word	0x20000828
 80087ac:	20004428 	.word	0x20004428
 80087b0:	20004430 	.word	0x20004430
 80087b4:	20004438 	.word	0x20004438
 80087b8:	20004434 	.word	0x20004434
 80087bc:	20004444 	.word	0x20004444

080087c0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80087c0:	b480      	push	{r7}
 80087c2:	b085      	sub	sp, #20
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80087c8:	4b28      	ldr	r3, [pc, #160]	@ (800886c <prvInsertBlockIntoFreeList+0xac>)
 80087ca:	60fb      	str	r3, [r7, #12]
 80087cc:	e002      	b.n	80087d4 <prvInsertBlockIntoFreeList+0x14>
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	60fb      	str	r3, [r7, #12]
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	687a      	ldr	r2, [r7, #4]
 80087da:	429a      	cmp	r2, r3
 80087dc:	d8f7      	bhi.n	80087ce <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	68ba      	ldr	r2, [r7, #8]
 80087e8:	4413      	add	r3, r2
 80087ea:	687a      	ldr	r2, [r7, #4]
 80087ec:	429a      	cmp	r2, r3
 80087ee:	d108      	bne.n	8008802 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	685a      	ldr	r2, [r3, #4]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	441a      	add	r2, r3
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	68ba      	ldr	r2, [r7, #8]
 800880c:	441a      	add	r2, r3
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	429a      	cmp	r2, r3
 8008814:	d118      	bne.n	8008848 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681a      	ldr	r2, [r3, #0]
 800881a:	4b15      	ldr	r3, [pc, #84]	@ (8008870 <prvInsertBlockIntoFreeList+0xb0>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	429a      	cmp	r2, r3
 8008820:	d00d      	beq.n	800883e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	685a      	ldr	r2, [r3, #4]
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	441a      	add	r2, r3
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	681a      	ldr	r2, [r3, #0]
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	601a      	str	r2, [r3, #0]
 800883c:	e008      	b.n	8008850 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800883e:	4b0c      	ldr	r3, [pc, #48]	@ (8008870 <prvInsertBlockIntoFreeList+0xb0>)
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	601a      	str	r2, [r3, #0]
 8008846:	e003      	b.n	8008850 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681a      	ldr	r2, [r3, #0]
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008850:	68fa      	ldr	r2, [r7, #12]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	429a      	cmp	r2, r3
 8008856:	d002      	beq.n	800885e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	687a      	ldr	r2, [r7, #4]
 800885c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800885e:	bf00      	nop
 8008860:	3714      	adds	r7, #20
 8008862:	46bd      	mov	sp, r7
 8008864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008868:	4770      	bx	lr
 800886a:	bf00      	nop
 800886c:	20004428 	.word	0x20004428
 8008870:	20004430 	.word	0x20004430

08008874 <memset>:
 8008874:	4402      	add	r2, r0
 8008876:	4603      	mov	r3, r0
 8008878:	4293      	cmp	r3, r2
 800887a:	d100      	bne.n	800887e <memset+0xa>
 800887c:	4770      	bx	lr
 800887e:	f803 1b01 	strb.w	r1, [r3], #1
 8008882:	e7f9      	b.n	8008878 <memset+0x4>

08008884 <__errno>:
 8008884:	4b01      	ldr	r3, [pc, #4]	@ (800888c <__errno+0x8>)
 8008886:	6818      	ldr	r0, [r3, #0]
 8008888:	4770      	bx	lr
 800888a:	bf00      	nop
 800888c:	20000010 	.word	0x20000010

08008890 <__libc_init_array>:
 8008890:	b570      	push	{r4, r5, r6, lr}
 8008892:	4d0d      	ldr	r5, [pc, #52]	@ (80088c8 <__libc_init_array+0x38>)
 8008894:	4c0d      	ldr	r4, [pc, #52]	@ (80088cc <__libc_init_array+0x3c>)
 8008896:	1b64      	subs	r4, r4, r5
 8008898:	10a4      	asrs	r4, r4, #2
 800889a:	2600      	movs	r6, #0
 800889c:	42a6      	cmp	r6, r4
 800889e:	d109      	bne.n	80088b4 <__libc_init_array+0x24>
 80088a0:	4d0b      	ldr	r5, [pc, #44]	@ (80088d0 <__libc_init_array+0x40>)
 80088a2:	4c0c      	ldr	r4, [pc, #48]	@ (80088d4 <__libc_init_array+0x44>)
 80088a4:	f000 fa16 	bl	8008cd4 <_init>
 80088a8:	1b64      	subs	r4, r4, r5
 80088aa:	10a4      	asrs	r4, r4, #2
 80088ac:	2600      	movs	r6, #0
 80088ae:	42a6      	cmp	r6, r4
 80088b0:	d105      	bne.n	80088be <__libc_init_array+0x2e>
 80088b2:	bd70      	pop	{r4, r5, r6, pc}
 80088b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80088b8:	4798      	blx	r3
 80088ba:	3601      	adds	r6, #1
 80088bc:	e7ee      	b.n	800889c <__libc_init_array+0xc>
 80088be:	f855 3b04 	ldr.w	r3, [r5], #4
 80088c2:	4798      	blx	r3
 80088c4:	3601      	adds	r6, #1
 80088c6:	e7f2      	b.n	80088ae <__libc_init_array+0x1e>
 80088c8:	08008e10 	.word	0x08008e10
 80088cc:	08008e10 	.word	0x08008e10
 80088d0:	08008e10 	.word	0x08008e10
 80088d4:	08008e14 	.word	0x08008e14

080088d8 <log>:
 80088d8:	b538      	push	{r3, r4, r5, lr}
 80088da:	ed2d 8b02 	vpush	{d8}
 80088de:	ec55 4b10 	vmov	r4, r5, d0
 80088e2:	f000 f841 	bl	8008968 <__ieee754_log>
 80088e6:	4622      	mov	r2, r4
 80088e8:	462b      	mov	r3, r5
 80088ea:	4620      	mov	r0, r4
 80088ec:	4629      	mov	r1, r5
 80088ee:	eeb0 8a40 	vmov.f32	s16, s0
 80088f2:	eef0 8a60 	vmov.f32	s17, s1
 80088f6:	f7f8 f8c9 	bl	8000a8c <__aeabi_dcmpun>
 80088fa:	b998      	cbnz	r0, 8008924 <log+0x4c>
 80088fc:	2200      	movs	r2, #0
 80088fe:	2300      	movs	r3, #0
 8008900:	4620      	mov	r0, r4
 8008902:	4629      	mov	r1, r5
 8008904:	f7f8 f8b8 	bl	8000a78 <__aeabi_dcmpgt>
 8008908:	b960      	cbnz	r0, 8008924 <log+0x4c>
 800890a:	2200      	movs	r2, #0
 800890c:	2300      	movs	r3, #0
 800890e:	4620      	mov	r0, r4
 8008910:	4629      	mov	r1, r5
 8008912:	f7f8 f889 	bl	8000a28 <__aeabi_dcmpeq>
 8008916:	b160      	cbz	r0, 8008932 <log+0x5a>
 8008918:	f7ff ffb4 	bl	8008884 <__errno>
 800891c:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 8008948 <log+0x70>
 8008920:	2322      	movs	r3, #34	@ 0x22
 8008922:	6003      	str	r3, [r0, #0]
 8008924:	eeb0 0a48 	vmov.f32	s0, s16
 8008928:	eef0 0a68 	vmov.f32	s1, s17
 800892c:	ecbd 8b02 	vpop	{d8}
 8008930:	bd38      	pop	{r3, r4, r5, pc}
 8008932:	f7ff ffa7 	bl	8008884 <__errno>
 8008936:	ecbd 8b02 	vpop	{d8}
 800893a:	2321      	movs	r3, #33	@ 0x21
 800893c:	6003      	str	r3, [r0, #0]
 800893e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008942:	4803      	ldr	r0, [pc, #12]	@ (8008950 <log+0x78>)
 8008944:	f000 b808 	b.w	8008958 <nan>
 8008948:	00000000 	.word	0x00000000
 800894c:	fff00000 	.word	0xfff00000
 8008950:	08008e04 	.word	0x08008e04
 8008954:	00000000 	.word	0x00000000

08008958 <nan>:
 8008958:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008960 <nan+0x8>
 800895c:	4770      	bx	lr
 800895e:	bf00      	nop
 8008960:	00000000 	.word	0x00000000
 8008964:	7ff80000 	.word	0x7ff80000

08008968 <__ieee754_log>:
 8008968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800896c:	ec51 0b10 	vmov	r0, r1, d0
 8008970:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8008974:	b087      	sub	sp, #28
 8008976:	460d      	mov	r5, r1
 8008978:	da26      	bge.n	80089c8 <__ieee754_log+0x60>
 800897a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800897e:	4303      	orrs	r3, r0
 8008980:	4602      	mov	r2, r0
 8008982:	d10a      	bne.n	800899a <__ieee754_log+0x32>
 8008984:	49ce      	ldr	r1, [pc, #824]	@ (8008cc0 <__ieee754_log+0x358>)
 8008986:	2200      	movs	r2, #0
 8008988:	2300      	movs	r3, #0
 800898a:	2000      	movs	r0, #0
 800898c:	f7f7 ff0e 	bl	80007ac <__aeabi_ddiv>
 8008990:	ec41 0b10 	vmov	d0, r0, r1
 8008994:	b007      	add	sp, #28
 8008996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800899a:	2900      	cmp	r1, #0
 800899c:	da05      	bge.n	80089aa <__ieee754_log+0x42>
 800899e:	460b      	mov	r3, r1
 80089a0:	f7f7 fc22 	bl	80001e8 <__aeabi_dsub>
 80089a4:	2200      	movs	r2, #0
 80089a6:	2300      	movs	r3, #0
 80089a8:	e7f0      	b.n	800898c <__ieee754_log+0x24>
 80089aa:	4bc6      	ldr	r3, [pc, #792]	@ (8008cc4 <__ieee754_log+0x35c>)
 80089ac:	2200      	movs	r2, #0
 80089ae:	f7f7 fdd3 	bl	8000558 <__aeabi_dmul>
 80089b2:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 80089b6:	460d      	mov	r5, r1
 80089b8:	4ac3      	ldr	r2, [pc, #780]	@ (8008cc8 <__ieee754_log+0x360>)
 80089ba:	4295      	cmp	r5, r2
 80089bc:	dd06      	ble.n	80089cc <__ieee754_log+0x64>
 80089be:	4602      	mov	r2, r0
 80089c0:	460b      	mov	r3, r1
 80089c2:	f7f7 fc13 	bl	80001ec <__adddf3>
 80089c6:	e7e3      	b.n	8008990 <__ieee754_log+0x28>
 80089c8:	2300      	movs	r3, #0
 80089ca:	e7f5      	b.n	80089b8 <__ieee754_log+0x50>
 80089cc:	152c      	asrs	r4, r5, #20
 80089ce:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 80089d2:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80089d6:	441c      	add	r4, r3
 80089d8:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 80089dc:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 80089e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80089e4:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 80089e8:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 80089ec:	ea42 0105 	orr.w	r1, r2, r5
 80089f0:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 80089f4:	2200      	movs	r2, #0
 80089f6:	4bb5      	ldr	r3, [pc, #724]	@ (8008ccc <__ieee754_log+0x364>)
 80089f8:	f7f7 fbf6 	bl	80001e8 <__aeabi_dsub>
 80089fc:	1cab      	adds	r3, r5, #2
 80089fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a02:	2b02      	cmp	r3, #2
 8008a04:	4682      	mov	sl, r0
 8008a06:	468b      	mov	fp, r1
 8008a08:	f04f 0200 	mov.w	r2, #0
 8008a0c:	dc53      	bgt.n	8008ab6 <__ieee754_log+0x14e>
 8008a0e:	2300      	movs	r3, #0
 8008a10:	f7f8 f80a 	bl	8000a28 <__aeabi_dcmpeq>
 8008a14:	b1d0      	cbz	r0, 8008a4c <__ieee754_log+0xe4>
 8008a16:	2c00      	cmp	r4, #0
 8008a18:	f000 8120 	beq.w	8008c5c <__ieee754_log+0x2f4>
 8008a1c:	4620      	mov	r0, r4
 8008a1e:	f7f7 fd31 	bl	8000484 <__aeabi_i2d>
 8008a22:	a391      	add	r3, pc, #580	@ (adr r3, 8008c68 <__ieee754_log+0x300>)
 8008a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a28:	4606      	mov	r6, r0
 8008a2a:	460f      	mov	r7, r1
 8008a2c:	f7f7 fd94 	bl	8000558 <__aeabi_dmul>
 8008a30:	a38f      	add	r3, pc, #572	@ (adr r3, 8008c70 <__ieee754_log+0x308>)
 8008a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a36:	4604      	mov	r4, r0
 8008a38:	460d      	mov	r5, r1
 8008a3a:	4630      	mov	r0, r6
 8008a3c:	4639      	mov	r1, r7
 8008a3e:	f7f7 fd8b 	bl	8000558 <__aeabi_dmul>
 8008a42:	4602      	mov	r2, r0
 8008a44:	460b      	mov	r3, r1
 8008a46:	4620      	mov	r0, r4
 8008a48:	4629      	mov	r1, r5
 8008a4a:	e7ba      	b.n	80089c2 <__ieee754_log+0x5a>
 8008a4c:	a38a      	add	r3, pc, #552	@ (adr r3, 8008c78 <__ieee754_log+0x310>)
 8008a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a52:	4650      	mov	r0, sl
 8008a54:	4659      	mov	r1, fp
 8008a56:	f7f7 fd7f 	bl	8000558 <__aeabi_dmul>
 8008a5a:	4602      	mov	r2, r0
 8008a5c:	460b      	mov	r3, r1
 8008a5e:	2000      	movs	r0, #0
 8008a60:	499b      	ldr	r1, [pc, #620]	@ (8008cd0 <__ieee754_log+0x368>)
 8008a62:	f7f7 fbc1 	bl	80001e8 <__aeabi_dsub>
 8008a66:	4652      	mov	r2, sl
 8008a68:	4606      	mov	r6, r0
 8008a6a:	460f      	mov	r7, r1
 8008a6c:	465b      	mov	r3, fp
 8008a6e:	4650      	mov	r0, sl
 8008a70:	4659      	mov	r1, fp
 8008a72:	f7f7 fd71 	bl	8000558 <__aeabi_dmul>
 8008a76:	4602      	mov	r2, r0
 8008a78:	460b      	mov	r3, r1
 8008a7a:	4630      	mov	r0, r6
 8008a7c:	4639      	mov	r1, r7
 8008a7e:	f7f7 fd6b 	bl	8000558 <__aeabi_dmul>
 8008a82:	4606      	mov	r6, r0
 8008a84:	460f      	mov	r7, r1
 8008a86:	b914      	cbnz	r4, 8008a8e <__ieee754_log+0x126>
 8008a88:	4632      	mov	r2, r6
 8008a8a:	463b      	mov	r3, r7
 8008a8c:	e0a0      	b.n	8008bd0 <__ieee754_log+0x268>
 8008a8e:	4620      	mov	r0, r4
 8008a90:	f7f7 fcf8 	bl	8000484 <__aeabi_i2d>
 8008a94:	a374      	add	r3, pc, #464	@ (adr r3, 8008c68 <__ieee754_log+0x300>)
 8008a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a9a:	4680      	mov	r8, r0
 8008a9c:	4689      	mov	r9, r1
 8008a9e:	f7f7 fd5b 	bl	8000558 <__aeabi_dmul>
 8008aa2:	a373      	add	r3, pc, #460	@ (adr r3, 8008c70 <__ieee754_log+0x308>)
 8008aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa8:	4604      	mov	r4, r0
 8008aaa:	460d      	mov	r5, r1
 8008aac:	4640      	mov	r0, r8
 8008aae:	4649      	mov	r1, r9
 8008ab0:	f7f7 fd52 	bl	8000558 <__aeabi_dmul>
 8008ab4:	e0a5      	b.n	8008c02 <__ieee754_log+0x29a>
 8008ab6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008aba:	f7f7 fb97 	bl	80001ec <__adddf3>
 8008abe:	4602      	mov	r2, r0
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	4650      	mov	r0, sl
 8008ac4:	4659      	mov	r1, fp
 8008ac6:	f7f7 fe71 	bl	80007ac <__aeabi_ddiv>
 8008aca:	e9cd 0100 	strd	r0, r1, [sp]
 8008ace:	4620      	mov	r0, r4
 8008ad0:	f7f7 fcd8 	bl	8000484 <__aeabi_i2d>
 8008ad4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ad8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008adc:	4610      	mov	r0, r2
 8008ade:	4619      	mov	r1, r3
 8008ae0:	f7f7 fd3a 	bl	8000558 <__aeabi_dmul>
 8008ae4:	4602      	mov	r2, r0
 8008ae6:	460b      	mov	r3, r1
 8008ae8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008aec:	f7f7 fd34 	bl	8000558 <__aeabi_dmul>
 8008af0:	a363      	add	r3, pc, #396	@ (adr r3, 8008c80 <__ieee754_log+0x318>)
 8008af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008af6:	4680      	mov	r8, r0
 8008af8:	4689      	mov	r9, r1
 8008afa:	f7f7 fd2d 	bl	8000558 <__aeabi_dmul>
 8008afe:	a362      	add	r3, pc, #392	@ (adr r3, 8008c88 <__ieee754_log+0x320>)
 8008b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b04:	f7f7 fb72 	bl	80001ec <__adddf3>
 8008b08:	4642      	mov	r2, r8
 8008b0a:	464b      	mov	r3, r9
 8008b0c:	f7f7 fd24 	bl	8000558 <__aeabi_dmul>
 8008b10:	a35f      	add	r3, pc, #380	@ (adr r3, 8008c90 <__ieee754_log+0x328>)
 8008b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b16:	f7f7 fb69 	bl	80001ec <__adddf3>
 8008b1a:	4642      	mov	r2, r8
 8008b1c:	464b      	mov	r3, r9
 8008b1e:	f7f7 fd1b 	bl	8000558 <__aeabi_dmul>
 8008b22:	a35d      	add	r3, pc, #372	@ (adr r3, 8008c98 <__ieee754_log+0x330>)
 8008b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b28:	f7f7 fb60 	bl	80001ec <__adddf3>
 8008b2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b30:	f7f7 fd12 	bl	8000558 <__aeabi_dmul>
 8008b34:	a35a      	add	r3, pc, #360	@ (adr r3, 8008ca0 <__ieee754_log+0x338>)
 8008b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b3e:	4640      	mov	r0, r8
 8008b40:	4649      	mov	r1, r9
 8008b42:	f7f7 fd09 	bl	8000558 <__aeabi_dmul>
 8008b46:	a358      	add	r3, pc, #352	@ (adr r3, 8008ca8 <__ieee754_log+0x340>)
 8008b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b4c:	f7f7 fb4e 	bl	80001ec <__adddf3>
 8008b50:	4642      	mov	r2, r8
 8008b52:	464b      	mov	r3, r9
 8008b54:	f7f7 fd00 	bl	8000558 <__aeabi_dmul>
 8008b58:	a355      	add	r3, pc, #340	@ (adr r3, 8008cb0 <__ieee754_log+0x348>)
 8008b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b5e:	f7f7 fb45 	bl	80001ec <__adddf3>
 8008b62:	4642      	mov	r2, r8
 8008b64:	464b      	mov	r3, r9
 8008b66:	f7f7 fcf7 	bl	8000558 <__aeabi_dmul>
 8008b6a:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 8008b6e:	4602      	mov	r2, r0
 8008b70:	460b      	mov	r3, r1
 8008b72:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 8008b76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b7a:	f7f7 fb37 	bl	80001ec <__adddf3>
 8008b7e:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 8008b82:	3551      	adds	r5, #81	@ 0x51
 8008b84:	4335      	orrs	r5, r6
 8008b86:	2d00      	cmp	r5, #0
 8008b88:	4680      	mov	r8, r0
 8008b8a:	4689      	mov	r9, r1
 8008b8c:	dd48      	ble.n	8008c20 <__ieee754_log+0x2b8>
 8008b8e:	4b50      	ldr	r3, [pc, #320]	@ (8008cd0 <__ieee754_log+0x368>)
 8008b90:	2200      	movs	r2, #0
 8008b92:	4650      	mov	r0, sl
 8008b94:	4659      	mov	r1, fp
 8008b96:	f7f7 fcdf 	bl	8000558 <__aeabi_dmul>
 8008b9a:	4652      	mov	r2, sl
 8008b9c:	465b      	mov	r3, fp
 8008b9e:	f7f7 fcdb 	bl	8000558 <__aeabi_dmul>
 8008ba2:	4602      	mov	r2, r0
 8008ba4:	460b      	mov	r3, r1
 8008ba6:	4606      	mov	r6, r0
 8008ba8:	460f      	mov	r7, r1
 8008baa:	4640      	mov	r0, r8
 8008bac:	4649      	mov	r1, r9
 8008bae:	f7f7 fb1d 	bl	80001ec <__adddf3>
 8008bb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008bb6:	f7f7 fccf 	bl	8000558 <__aeabi_dmul>
 8008bba:	4680      	mov	r8, r0
 8008bbc:	4689      	mov	r9, r1
 8008bbe:	b964      	cbnz	r4, 8008bda <__ieee754_log+0x272>
 8008bc0:	4602      	mov	r2, r0
 8008bc2:	460b      	mov	r3, r1
 8008bc4:	4630      	mov	r0, r6
 8008bc6:	4639      	mov	r1, r7
 8008bc8:	f7f7 fb0e 	bl	80001e8 <__aeabi_dsub>
 8008bcc:	4602      	mov	r2, r0
 8008bce:	460b      	mov	r3, r1
 8008bd0:	4650      	mov	r0, sl
 8008bd2:	4659      	mov	r1, fp
 8008bd4:	f7f7 fb08 	bl	80001e8 <__aeabi_dsub>
 8008bd8:	e6da      	b.n	8008990 <__ieee754_log+0x28>
 8008bda:	a323      	add	r3, pc, #140	@ (adr r3, 8008c68 <__ieee754_log+0x300>)
 8008bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008be4:	f7f7 fcb8 	bl	8000558 <__aeabi_dmul>
 8008be8:	a321      	add	r3, pc, #132	@ (adr r3, 8008c70 <__ieee754_log+0x308>)
 8008bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bee:	4604      	mov	r4, r0
 8008bf0:	460d      	mov	r5, r1
 8008bf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bf6:	f7f7 fcaf 	bl	8000558 <__aeabi_dmul>
 8008bfa:	4642      	mov	r2, r8
 8008bfc:	464b      	mov	r3, r9
 8008bfe:	f7f7 faf5 	bl	80001ec <__adddf3>
 8008c02:	4602      	mov	r2, r0
 8008c04:	460b      	mov	r3, r1
 8008c06:	4630      	mov	r0, r6
 8008c08:	4639      	mov	r1, r7
 8008c0a:	f7f7 faed 	bl	80001e8 <__aeabi_dsub>
 8008c0e:	4652      	mov	r2, sl
 8008c10:	465b      	mov	r3, fp
 8008c12:	f7f7 fae9 	bl	80001e8 <__aeabi_dsub>
 8008c16:	4602      	mov	r2, r0
 8008c18:	460b      	mov	r3, r1
 8008c1a:	4620      	mov	r0, r4
 8008c1c:	4629      	mov	r1, r5
 8008c1e:	e7d9      	b.n	8008bd4 <__ieee754_log+0x26c>
 8008c20:	4602      	mov	r2, r0
 8008c22:	460b      	mov	r3, r1
 8008c24:	4650      	mov	r0, sl
 8008c26:	4659      	mov	r1, fp
 8008c28:	f7f7 fade 	bl	80001e8 <__aeabi_dsub>
 8008c2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c30:	f7f7 fc92 	bl	8000558 <__aeabi_dmul>
 8008c34:	4606      	mov	r6, r0
 8008c36:	460f      	mov	r7, r1
 8008c38:	2c00      	cmp	r4, #0
 8008c3a:	f43f af25 	beq.w	8008a88 <__ieee754_log+0x120>
 8008c3e:	a30a      	add	r3, pc, #40	@ (adr r3, 8008c68 <__ieee754_log+0x300>)
 8008c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c48:	f7f7 fc86 	bl	8000558 <__aeabi_dmul>
 8008c4c:	a308      	add	r3, pc, #32	@ (adr r3, 8008c70 <__ieee754_log+0x308>)
 8008c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c52:	4604      	mov	r4, r0
 8008c54:	460d      	mov	r5, r1
 8008c56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c5a:	e729      	b.n	8008ab0 <__ieee754_log+0x148>
 8008c5c:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8008cb8 <__ieee754_log+0x350>
 8008c60:	e698      	b.n	8008994 <__ieee754_log+0x2c>
 8008c62:	bf00      	nop
 8008c64:	f3af 8000 	nop.w
 8008c68:	fee00000 	.word	0xfee00000
 8008c6c:	3fe62e42 	.word	0x3fe62e42
 8008c70:	35793c76 	.word	0x35793c76
 8008c74:	3dea39ef 	.word	0x3dea39ef
 8008c78:	55555555 	.word	0x55555555
 8008c7c:	3fd55555 	.word	0x3fd55555
 8008c80:	df3e5244 	.word	0xdf3e5244
 8008c84:	3fc2f112 	.word	0x3fc2f112
 8008c88:	96cb03de 	.word	0x96cb03de
 8008c8c:	3fc74664 	.word	0x3fc74664
 8008c90:	94229359 	.word	0x94229359
 8008c94:	3fd24924 	.word	0x3fd24924
 8008c98:	55555593 	.word	0x55555593
 8008c9c:	3fe55555 	.word	0x3fe55555
 8008ca0:	d078c69f 	.word	0xd078c69f
 8008ca4:	3fc39a09 	.word	0x3fc39a09
 8008ca8:	1d8e78af 	.word	0x1d8e78af
 8008cac:	3fcc71c5 	.word	0x3fcc71c5
 8008cb0:	9997fa04 	.word	0x9997fa04
 8008cb4:	3fd99999 	.word	0x3fd99999
	...
 8008cc0:	c3500000 	.word	0xc3500000
 8008cc4:	43500000 	.word	0x43500000
 8008cc8:	7fefffff 	.word	0x7fefffff
 8008ccc:	3ff00000 	.word	0x3ff00000
 8008cd0:	3fe00000 	.word	0x3fe00000

08008cd4 <_init>:
 8008cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cd6:	bf00      	nop
 8008cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cda:	bc08      	pop	{r3}
 8008cdc:	469e      	mov	lr, r3
 8008cde:	4770      	bx	lr

08008ce0 <_fini>:
 8008ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ce2:	bf00      	nop
 8008ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ce6:	bc08      	pop	{r3}
 8008ce8:	469e      	mov	lr, r3
 8008cea:	4770      	bx	lr
