02:25:47 **** Incremental Build of configuration Nios II for project 1e_r ****
make all 
Info: Building ../1e_r_bsp/
C:/intelFPGA_lite/18.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../1e_r_bsp/
[BSP build complete]
Info: Compiling ../../HARD_PREP/1e/queue_wrapper.c to obj/default/queue_wrapper.o
nios2-elf-gcc -xc -MP -MMD -c -I../1e_r_bsp//HAL/inc -I../1e_r_bsp/ -I../1e_r_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default/queue_wrapper.o ../../HARD_PREP/1e/queue_wrapper.c
Info: Linking 1e_r.elf
nios2-elf-g++  -T'../1e_r_bsp//linker.x' -msys-crt0='../1e_r_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../1e_r_bsp/   -Wl,-Map=1e_r.map   -O0 -g -Wall   -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o 1e_r.elf obj/default/main.o obj/default/queue_wrapper.o obj/default/queue.o -lm -msys-lib=m
nios2-elf-insert 1e_r.elf --thread_model hal --cpu_name cpu_1e --qsys true --simulation_enabled false --id 30 --sidp 0x8001080 --timestamp 1718692765 --stderr_dev jtag_uart_1e --stdin_dev jtag_uart_1e --stdout_dev jtag_uart_1e --sopc_system_name SDR_MSOC --quartus_project_dir "D:/SEM6/CO503/Lab04/BASELINE_18" --jdi ../..//output_files/TopLevel.jdi --sopcinfo D:/SEM6/CO503/Lab04/BASELINE_18/software/1e_r_bsp/../../SDR_MSOC.sopcinfo
Info: (1e_r.elf) 36 KBytes program size (code + initialized data).
Info:            83 KBytes free for stack + heap.
Info: Creating 1e_r.objdump
nios2-elf-objdump --disassemble --syms --all-header --source 1e_r.elf >1e_r.objdump
[1e_r build complete]

02:25:50 Build Finished (took 2s.496ms)

