# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {.\collectCoverage.do}
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap work work 
# Modifying D:/modeltech64_2019.2/win64/modelsim.ini
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 11:22:36 on May 07,2022
# vlog -reportprogress 300 mux_4_1_kgoliya_buggy1.v "+cover=sbcet" -coveropt 1 
# -- Compiling module mux_4to1_case
# 
# Top level modules:
# 	mux_4to1_case
# End time: 11:22:36 on May 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 11:22:37 on May 07,2022
# vlog -reportprogress 300 mux_4_1_tb.v "+cover=sbcet" -coveropt 1 
# -- Compiling module tb_4to1_mux
# 
# Top level modules:
# 	tb_4to1_mux
# End time: 11:22:37 on May 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -coverage tb_4to1_mux 
# Start time: 11:22:37 on May 07,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: mux_4_1_tb.v(18): (vopt-2241) Connection width does not match width of port 'out'. The port definition is at: mux_4_1_kgoliya_buggy1.v(6).
# Loading work.tb_4to1_mux(fast)
# [0] sel=0x0 a=0x1 b=0x2 c=0x4 d=0x8 out=0xZ
# [100] sel=0x1 a=0x1 b=0x2 c=0x4 d=0x8 out=0xZ
# [200] sel=0x2 a=0x1 b=0x2 c=0x4 d=0x8 out=0xZ
# [300] sel=0x3 a=0x1 b=0x2 c=0x4 d=0x8 out=0xZ
# [400] sel=0x0 a=0x8 b=0x4 c=0x2 d=0x1 out=0xZ
# [500] sel=0x1 a=0x8 b=0x4 c=0x2 d=0x1 out=0xZ
# [600] sel=0x2 a=0x8 b=0x4 c=0x2 d=0x1 out=0xZ
# [700] sel=0x3 a=0x8 b=0x4 c=0x2 d=0x1 out=0xZ
# ** Note: $finish    : mux_4_1_tb.v(71)
#    Time: 1500 ns  Iteration: 0  Instance: /tb_4to1_mux
# 1
# Break in Module tb_4to1_mux at mux_4_1_tb.v line 71
# End time: 11:22:44 on May 07,2022, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
