// Seed: 2471196730
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_4;
  ;
  uwire id_5 = 1 != 1'b0;
  wire id_6;
  logic [7:0] id_7;
  assign id_7[1'b0] = 1;
  initial $signed(10);
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd95,
    parameter id_14 = 32'd33,
    parameter id_3  = 32'd28
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input logic [7:0] id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_6
  );
  inout wire id_5;
  inout wire id_4;
  input wire _id_3;
  input wire id_2;
  inout wire _id_1;
  logic id_11;
  wire [id_1  ==  -1 : id_3] id_12;
  assign id_12 = id_7;
  wire id_13;
  wire _id_14;
  for (genvar id_15 = 1; id_8; id_15 = 1 & id_7[-1'h0 : 1] < -1) begin : LABEL_0
    logic [id_14 : 1] id_16;
  end
  wire [id_3 : 1] id_17;
endmodule
