Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Aug  5 14:26:33 2023
| Host         : SY running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.779        0.000                      0                62276        0.054        0.000                      0                62276        3.000        0.000                       0                 19319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     8.408        0.000                       0                     3  
  cpu_clk_clk_pll          1.779        0.000                      0                62210        0.054        0.000                      0                62210        8.870        0.000                       0                 19214  
  timer_clk_clk_pll        6.909        0.000                      0                   66        0.118        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.780ns  (logic 4.056ns (22.812%)  route 13.724ns (77.188%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.130ns = ( 18.870 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.781ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.407    -1.781    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/cpu_clk
    SLICE_X95Y104        FDRE                                         r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDRE (Prop_fdre_C_Q)         0.379    -1.402 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/Q
                         net (fo=59, routed)          1.103    -0.299    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg_n_0_[0]
    SLICE_X92Y109        LUT6 (Prop_lut6_I3_O)        0.105    -0.194 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4/O
                         net (fo=2, routed)           0.608     0.414    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4_n_0
    SLICE_X93Y105        LUT3 (Prop_lut3_I2_O)        0.105     0.519 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_2__0/O
                         net (fo=209, routed)         1.218     1.737    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_24_0
    SLICE_X99Y84         LUT3 (Prop_lut3_I1_O)        0.124     1.861 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72/O
                         net (fo=2, routed)           1.023     2.884    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72_n_0
    SLICE_X105Y82        LUT6 (Prop_lut6_I5_O)        0.274     3.158 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44/O
                         net (fo=1, routed)           0.000     3.158    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.615 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.615    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.805 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_10/CO[2]
                         net (fo=1, routed)           0.549     4.354    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_4__0_0[0]
    SLICE_X105Y86        LUT4 (Prop_lut4_I0_O)        0.261     4.615 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_6/O
                         net (fo=67, routed)          0.804     5.419    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/inst_way1_cache_hit
    SLICE_X104Y89        LUT2 (Prop_lut2_I1_O)        0.118     5.537 f  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/r_cs[3]_i_3__0/O
                         net (fo=3, routed)           0.257     5.794    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/r_cs_reg[3]_0
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.283     6.077 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/to_now_obus[238]_i_2/O
                         net (fo=96, routed)          1.065     7.142    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/cpu_inst_data_ok
    SLICE_X98Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.247 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus[21]_i_9/O
                         net (fo=1, routed)           0.468     7.715    u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/line1_now_valid_o_reg
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.105     7.820 f  u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/to_now_signle_data_obus[21]_i_3/O
                         net (fo=9, routed)           0.750     8.570    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/line1_now_valid_o_reg_5
    SLICE_X84Y73         LUT4 (Prop_lut4_I0_O)        0.106     8.676 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6/O
                         net (fo=8, routed)           0.767     9.443    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6_n_0
    SLICE_X69Y74         LUT6 (Prop_lut6_I1_O)        0.268     9.711 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_3/O
                         net (fo=33, routed)          1.003    10.714    u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry
    SLICE_X76Y63         LUT4 (Prop_lut4_I0_O)        0.105    10.819 r  u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry_i_5/O
                         net (fo=1, routed)           0.000    10.819    u_cpu/mycpu_cache_item/cpu/PreIFI/S[0]
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.242 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry/CO[3]
                         net (fo=1, routed)           0.000    11.242    u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.342 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.342    u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__0_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.541 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__1/O[2]
                         net (fo=2, routed)           0.550    12.092    u_cpu/mycpu_cache_item/cpu/RFI/CsrI/data6[9]
    SLICE_X78Y66         LUT6 (Prop_lut6_I2_O)        0.244    12.336 r  u_cpu/mycpu_cache_item/cpu/RFI/CsrI/pc1_o[11]_i_1/O
                         net (fo=14, routed)          1.560    13.896    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_3[3]
    SLICE_X93Y98         LUT5 (Prop_lut5_I3_O)        0.105    14.001 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_i_3__0/O
                         net (fo=20, routed)          1.998    15.999    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X7Y30         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.537    18.870    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X7Y30         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.515    18.355    
                         clock uncertainty           -0.087    18.268    
    RAMB18_X7Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    17.778    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.778    
                         arrival time                         -15.999    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.780ns  (logic 4.056ns (22.812%)  route 13.724ns (77.188%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.130ns = ( 18.870 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.781ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.407    -1.781    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/cpu_clk
    SLICE_X95Y104        FDRE                                         r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDRE (Prop_fdre_C_Q)         0.379    -1.402 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/Q
                         net (fo=59, routed)          1.103    -0.299    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg_n_0_[0]
    SLICE_X92Y109        LUT6 (Prop_lut6_I3_O)        0.105    -0.194 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4/O
                         net (fo=2, routed)           0.608     0.414    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4_n_0
    SLICE_X93Y105        LUT3 (Prop_lut3_I2_O)        0.105     0.519 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_2__0/O
                         net (fo=209, routed)         1.218     1.737    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_24_0
    SLICE_X99Y84         LUT3 (Prop_lut3_I1_O)        0.124     1.861 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72/O
                         net (fo=2, routed)           1.023     2.884    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72_n_0
    SLICE_X105Y82        LUT6 (Prop_lut6_I5_O)        0.274     3.158 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44/O
                         net (fo=1, routed)           0.000     3.158    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.615 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.615    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.805 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_10/CO[2]
                         net (fo=1, routed)           0.549     4.354    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_4__0_0[0]
    SLICE_X105Y86        LUT4 (Prop_lut4_I0_O)        0.261     4.615 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_6/O
                         net (fo=67, routed)          0.804     5.419    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/inst_way1_cache_hit
    SLICE_X104Y89        LUT2 (Prop_lut2_I1_O)        0.118     5.537 f  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/r_cs[3]_i_3__0/O
                         net (fo=3, routed)           0.257     5.794    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/r_cs_reg[3]_0
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.283     6.077 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/to_now_obus[238]_i_2/O
                         net (fo=96, routed)          1.065     7.142    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/cpu_inst_data_ok
    SLICE_X98Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.247 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus[21]_i_9/O
                         net (fo=1, routed)           0.468     7.715    u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/line1_now_valid_o_reg
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.105     7.820 f  u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/to_now_signle_data_obus[21]_i_3/O
                         net (fo=9, routed)           0.750     8.570    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/line1_now_valid_o_reg_5
    SLICE_X84Y73         LUT4 (Prop_lut4_I0_O)        0.106     8.676 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6/O
                         net (fo=8, routed)           0.767     9.443    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6_n_0
    SLICE_X69Y74         LUT6 (Prop_lut6_I1_O)        0.268     9.711 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_3/O
                         net (fo=33, routed)          1.003    10.714    u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry
    SLICE_X76Y63         LUT4 (Prop_lut4_I0_O)        0.105    10.819 r  u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry_i_5/O
                         net (fo=1, routed)           0.000    10.819    u_cpu/mycpu_cache_item/cpu/PreIFI/S[0]
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.242 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry/CO[3]
                         net (fo=1, routed)           0.000    11.242    u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.342 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.342    u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__0_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.541 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__1/O[2]
                         net (fo=2, routed)           0.550    12.092    u_cpu/mycpu_cache_item/cpu/RFI/CsrI/data6[9]
    SLICE_X78Y66         LUT6 (Prop_lut6_I2_O)        0.244    12.336 r  u_cpu/mycpu_cache_item/cpu/RFI/CsrI/pc1_o[11]_i_1/O
                         net (fo=14, routed)          1.560    13.896    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_3[3]
    SLICE_X93Y98         LUT5 (Prop_lut5_I3_O)        0.105    14.001 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_i_3__0/O
                         net (fo=20, routed)          1.998    15.999    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X7Y31         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.537    18.870    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X7Y31         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.515    18.355    
                         clock uncertainty           -0.087    18.268    
    RAMB18_X7Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    17.778    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.778    
                         arrival time                         -15.999    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.781ns  (logic 4.056ns (22.810%)  route 13.725ns (77.190%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.128ns = ( 18.872 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.781ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.407    -1.781    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/cpu_clk
    SLICE_X95Y104        FDRE                                         r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDRE (Prop_fdre_C_Q)         0.379    -1.402 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/Q
                         net (fo=59, routed)          1.103    -0.299    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg_n_0_[0]
    SLICE_X92Y109        LUT6 (Prop_lut6_I3_O)        0.105    -0.194 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4/O
                         net (fo=2, routed)           0.608     0.414    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4_n_0
    SLICE_X93Y105        LUT3 (Prop_lut3_I2_O)        0.105     0.519 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_2__0/O
                         net (fo=209, routed)         1.218     1.737    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_24_0
    SLICE_X99Y84         LUT3 (Prop_lut3_I1_O)        0.124     1.861 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72/O
                         net (fo=2, routed)           1.023     2.884    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72_n_0
    SLICE_X105Y82        LUT6 (Prop_lut6_I5_O)        0.274     3.158 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44/O
                         net (fo=1, routed)           0.000     3.158    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.615 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.615    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.805 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_10/CO[2]
                         net (fo=1, routed)           0.549     4.354    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_4__0_0[0]
    SLICE_X105Y86        LUT4 (Prop_lut4_I0_O)        0.261     4.615 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_6/O
                         net (fo=67, routed)          0.804     5.419    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/inst_way1_cache_hit
    SLICE_X104Y89        LUT2 (Prop_lut2_I1_O)        0.118     5.537 f  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/r_cs[3]_i_3__0/O
                         net (fo=3, routed)           0.257     5.794    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/r_cs_reg[3]_0
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.283     6.077 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/to_now_obus[238]_i_2/O
                         net (fo=96, routed)          1.065     7.142    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/cpu_inst_data_ok
    SLICE_X98Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.247 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus[21]_i_9/O
                         net (fo=1, routed)           0.468     7.715    u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/line1_now_valid_o_reg
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.105     7.820 f  u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/to_now_signle_data_obus[21]_i_3/O
                         net (fo=9, routed)           0.750     8.570    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/line1_now_valid_o_reg_5
    SLICE_X84Y73         LUT4 (Prop_lut4_I0_O)        0.106     8.676 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6/O
                         net (fo=8, routed)           0.767     9.443    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6_n_0
    SLICE_X69Y74         LUT6 (Prop_lut6_I1_O)        0.268     9.711 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_3/O
                         net (fo=33, routed)          1.003    10.714    u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry
    SLICE_X76Y63         LUT4 (Prop_lut4_I0_O)        0.105    10.819 r  u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry_i_5/O
                         net (fo=1, routed)           0.000    10.819    u_cpu/mycpu_cache_item/cpu/PreIFI/S[0]
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.242 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry/CO[3]
                         net (fo=1, routed)           0.000    11.242    u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.342 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.342    u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__0_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.541 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__1/O[2]
                         net (fo=2, routed)           0.550    12.092    u_cpu/mycpu_cache_item/cpu/RFI/CsrI/data6[9]
    SLICE_X78Y66         LUT6 (Prop_lut6_I2_O)        0.244    12.336 r  u_cpu/mycpu_cache_item/cpu/RFI/CsrI/pc1_o[11]_i_1/O
                         net (fo=14, routed)          1.560    13.896    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_3[3]
    SLICE_X93Y98         LUT5 (Prop_lut5_I3_O)        0.105    14.001 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_i_3__0/O
                         net (fo=20, routed)          2.000    16.001    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X7Y30         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.539    18.872    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X7Y30         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.515    18.357    
                         clock uncertainty           -0.087    18.270    
    RAMB18_X7Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    17.780    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.780    
                         arrival time                         -16.001    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.781ns  (logic 4.056ns (22.810%)  route 13.725ns (77.190%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.128ns = ( 18.872 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.781ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.407    -1.781    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/cpu_clk
    SLICE_X95Y104        FDRE                                         r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDRE (Prop_fdre_C_Q)         0.379    -1.402 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/Q
                         net (fo=59, routed)          1.103    -0.299    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg_n_0_[0]
    SLICE_X92Y109        LUT6 (Prop_lut6_I3_O)        0.105    -0.194 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4/O
                         net (fo=2, routed)           0.608     0.414    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4_n_0
    SLICE_X93Y105        LUT3 (Prop_lut3_I2_O)        0.105     0.519 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_2__0/O
                         net (fo=209, routed)         1.218     1.737    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_24_0
    SLICE_X99Y84         LUT3 (Prop_lut3_I1_O)        0.124     1.861 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72/O
                         net (fo=2, routed)           1.023     2.884    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72_n_0
    SLICE_X105Y82        LUT6 (Prop_lut6_I5_O)        0.274     3.158 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44/O
                         net (fo=1, routed)           0.000     3.158    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.615 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.615    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.805 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_10/CO[2]
                         net (fo=1, routed)           0.549     4.354    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_4__0_0[0]
    SLICE_X105Y86        LUT4 (Prop_lut4_I0_O)        0.261     4.615 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_6/O
                         net (fo=67, routed)          0.804     5.419    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/inst_way1_cache_hit
    SLICE_X104Y89        LUT2 (Prop_lut2_I1_O)        0.118     5.537 f  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/r_cs[3]_i_3__0/O
                         net (fo=3, routed)           0.257     5.794    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/r_cs_reg[3]_0
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.283     6.077 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/to_now_obus[238]_i_2/O
                         net (fo=96, routed)          1.065     7.142    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/cpu_inst_data_ok
    SLICE_X98Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.247 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus[21]_i_9/O
                         net (fo=1, routed)           0.468     7.715    u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/line1_now_valid_o_reg
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.105     7.820 f  u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/to_now_signle_data_obus[21]_i_3/O
                         net (fo=9, routed)           0.750     8.570    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/line1_now_valid_o_reg_5
    SLICE_X84Y73         LUT4 (Prop_lut4_I0_O)        0.106     8.676 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6/O
                         net (fo=8, routed)           0.767     9.443    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6_n_0
    SLICE_X69Y74         LUT6 (Prop_lut6_I1_O)        0.268     9.711 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_3/O
                         net (fo=33, routed)          1.003    10.714    u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry
    SLICE_X76Y63         LUT4 (Prop_lut4_I0_O)        0.105    10.819 r  u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry_i_5/O
                         net (fo=1, routed)           0.000    10.819    u_cpu/mycpu_cache_item/cpu/PreIFI/S[0]
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.242 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry/CO[3]
                         net (fo=1, routed)           0.000    11.242    u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.342 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.342    u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__0_n_0
    SLICE_X76Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.541 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__1/O[2]
                         net (fo=2, routed)           0.550    12.092    u_cpu/mycpu_cache_item/cpu/RFI/CsrI/data6[9]
    SLICE_X78Y66         LUT6 (Prop_lut6_I2_O)        0.244    12.336 r  u_cpu/mycpu_cache_item/cpu/RFI/CsrI/pc1_o[11]_i_1/O
                         net (fo=14, routed)          1.560    13.896    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_3[3]
    SLICE_X93Y98         LUT5 (Prop_lut5_I3_O)        0.105    14.001 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_i_3__0/O
                         net (fo=20, routed)          2.000    16.001    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X7Y31         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.539    18.872    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X7Y31         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.515    18.357    
                         clock uncertainty           -0.087    18.270    
    RAMB18_X7Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    17.780    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.780    
                         arrival time                         -16.001    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.711ns  (logic 3.956ns (22.336%)  route 13.755ns (77.664%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.130ns = ( 18.870 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.781ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.407    -1.781    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/cpu_clk
    SLICE_X95Y104        FDRE                                         r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDRE (Prop_fdre_C_Q)         0.379    -1.402 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/Q
                         net (fo=59, routed)          1.103    -0.299    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg_n_0_[0]
    SLICE_X92Y109        LUT6 (Prop_lut6_I3_O)        0.105    -0.194 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4/O
                         net (fo=2, routed)           0.608     0.414    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4_n_0
    SLICE_X93Y105        LUT3 (Prop_lut3_I2_O)        0.105     0.519 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_2__0/O
                         net (fo=209, routed)         1.218     1.737    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_24_0
    SLICE_X99Y84         LUT3 (Prop_lut3_I1_O)        0.124     1.861 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72/O
                         net (fo=2, routed)           1.023     2.884    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72_n_0
    SLICE_X105Y82        LUT6 (Prop_lut6_I5_O)        0.274     3.158 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44/O
                         net (fo=1, routed)           0.000     3.158    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.615 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.615    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.805 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_10/CO[2]
                         net (fo=1, routed)           0.549     4.354    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_4__0_0[0]
    SLICE_X105Y86        LUT4 (Prop_lut4_I0_O)        0.261     4.615 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_6/O
                         net (fo=67, routed)          0.804     5.419    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/inst_way1_cache_hit
    SLICE_X104Y89        LUT2 (Prop_lut2_I1_O)        0.118     5.537 f  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/r_cs[3]_i_3__0/O
                         net (fo=3, routed)           0.257     5.794    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/r_cs_reg[3]_0
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.283     6.077 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/to_now_obus[238]_i_2/O
                         net (fo=96, routed)          1.065     7.142    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/cpu_inst_data_ok
    SLICE_X98Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.247 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus[21]_i_9/O
                         net (fo=1, routed)           0.468     7.715    u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/line1_now_valid_o_reg
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.105     7.820 f  u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/to_now_signle_data_obus[21]_i_3/O
                         net (fo=9, routed)           0.750     8.570    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/line1_now_valid_o_reg_5
    SLICE_X84Y73         LUT4 (Prop_lut4_I0_O)        0.106     8.676 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6/O
                         net (fo=8, routed)           0.767     9.443    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6_n_0
    SLICE_X69Y74         LUT6 (Prop_lut6_I1_O)        0.268     9.711 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_3/O
                         net (fo=33, routed)          1.003    10.714    u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry
    SLICE_X76Y63         LUT4 (Prop_lut4_I0_O)        0.105    10.819 r  u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry_i_5/O
                         net (fo=1, routed)           0.000    10.819    u_cpu/mycpu_cache_item/cpu/PreIFI/S[0]
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.242 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry/CO[3]
                         net (fo=1, routed)           0.000    11.242    u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.441 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__0/O[2]
                         net (fo=2, routed)           0.560    12.002    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/O[0]
    SLICE_X78Y65         LUT6 (Prop_lut6_I4_O)        0.244    12.246 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/pc1_o[7]_i_1/O
                         net (fo=16, routed)          1.635    13.881    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_3[2]
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.105    13.986 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_i_7__0/O
                         net (fo=20, routed)          1.945    15.931    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X7Y30         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.537    18.870    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X7Y30         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.515    18.355    
                         clock uncertainty           -0.087    18.268    
    RAMB18_X7Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    17.778    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.778    
                         arrival time                         -15.931    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.711ns  (logic 3.956ns (22.336%)  route 13.755ns (77.664%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.130ns = ( 18.870 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.781ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.407    -1.781    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/cpu_clk
    SLICE_X95Y104        FDRE                                         r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDRE (Prop_fdre_C_Q)         0.379    -1.402 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/Q
                         net (fo=59, routed)          1.103    -0.299    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg_n_0_[0]
    SLICE_X92Y109        LUT6 (Prop_lut6_I3_O)        0.105    -0.194 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4/O
                         net (fo=2, routed)           0.608     0.414    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4_n_0
    SLICE_X93Y105        LUT3 (Prop_lut3_I2_O)        0.105     0.519 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_2__0/O
                         net (fo=209, routed)         1.218     1.737    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_24_0
    SLICE_X99Y84         LUT3 (Prop_lut3_I1_O)        0.124     1.861 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72/O
                         net (fo=2, routed)           1.023     2.884    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72_n_0
    SLICE_X105Y82        LUT6 (Prop_lut6_I5_O)        0.274     3.158 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44/O
                         net (fo=1, routed)           0.000     3.158    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.615 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.615    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.805 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_10/CO[2]
                         net (fo=1, routed)           0.549     4.354    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_4__0_0[0]
    SLICE_X105Y86        LUT4 (Prop_lut4_I0_O)        0.261     4.615 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_6/O
                         net (fo=67, routed)          0.804     5.419    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/inst_way1_cache_hit
    SLICE_X104Y89        LUT2 (Prop_lut2_I1_O)        0.118     5.537 f  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/r_cs[3]_i_3__0/O
                         net (fo=3, routed)           0.257     5.794    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/r_cs_reg[3]_0
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.283     6.077 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/to_now_obus[238]_i_2/O
                         net (fo=96, routed)          1.065     7.142    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/cpu_inst_data_ok
    SLICE_X98Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.247 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus[21]_i_9/O
                         net (fo=1, routed)           0.468     7.715    u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/line1_now_valid_o_reg
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.105     7.820 f  u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/to_now_signle_data_obus[21]_i_3/O
                         net (fo=9, routed)           0.750     8.570    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/line1_now_valid_o_reg_5
    SLICE_X84Y73         LUT4 (Prop_lut4_I0_O)        0.106     8.676 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6/O
                         net (fo=8, routed)           0.767     9.443    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6_n_0
    SLICE_X69Y74         LUT6 (Prop_lut6_I1_O)        0.268     9.711 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_3/O
                         net (fo=33, routed)          1.003    10.714    u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry
    SLICE_X76Y63         LUT4 (Prop_lut4_I0_O)        0.105    10.819 r  u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry_i_5/O
                         net (fo=1, routed)           0.000    10.819    u_cpu/mycpu_cache_item/cpu/PreIFI/S[0]
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.242 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry/CO[3]
                         net (fo=1, routed)           0.000    11.242    u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.441 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__0/O[2]
                         net (fo=2, routed)           0.560    12.002    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/O[0]
    SLICE_X78Y65         LUT6 (Prop_lut6_I4_O)        0.244    12.246 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/pc1_o[7]_i_1/O
                         net (fo=16, routed)          1.635    13.881    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_3[2]
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.105    13.986 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_i_7__0/O
                         net (fo=20, routed)          1.945    15.931    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X7Y31         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.537    18.870    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X7Y31         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.515    18.355    
                         clock uncertainty           -0.087    18.268    
    RAMB18_X7Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    17.778    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.778    
                         arrival time                         -15.931    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.713ns  (logic 3.956ns (22.334%)  route 13.757ns (77.666%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.128ns = ( 18.872 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.781ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.407    -1.781    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/cpu_clk
    SLICE_X95Y104        FDRE                                         r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDRE (Prop_fdre_C_Q)         0.379    -1.402 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/Q
                         net (fo=59, routed)          1.103    -0.299    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg_n_0_[0]
    SLICE_X92Y109        LUT6 (Prop_lut6_I3_O)        0.105    -0.194 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4/O
                         net (fo=2, routed)           0.608     0.414    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4_n_0
    SLICE_X93Y105        LUT3 (Prop_lut3_I2_O)        0.105     0.519 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_2__0/O
                         net (fo=209, routed)         1.218     1.737    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_24_0
    SLICE_X99Y84         LUT3 (Prop_lut3_I1_O)        0.124     1.861 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72/O
                         net (fo=2, routed)           1.023     2.884    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72_n_0
    SLICE_X105Y82        LUT6 (Prop_lut6_I5_O)        0.274     3.158 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44/O
                         net (fo=1, routed)           0.000     3.158    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.615 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.615    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.805 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_10/CO[2]
                         net (fo=1, routed)           0.549     4.354    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_4__0_0[0]
    SLICE_X105Y86        LUT4 (Prop_lut4_I0_O)        0.261     4.615 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_6/O
                         net (fo=67, routed)          0.804     5.419    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/inst_way1_cache_hit
    SLICE_X104Y89        LUT2 (Prop_lut2_I1_O)        0.118     5.537 f  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/r_cs[3]_i_3__0/O
                         net (fo=3, routed)           0.257     5.794    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/r_cs_reg[3]_0
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.283     6.077 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/to_now_obus[238]_i_2/O
                         net (fo=96, routed)          1.065     7.142    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/cpu_inst_data_ok
    SLICE_X98Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.247 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus[21]_i_9/O
                         net (fo=1, routed)           0.468     7.715    u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/line1_now_valid_o_reg
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.105     7.820 f  u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/to_now_signle_data_obus[21]_i_3/O
                         net (fo=9, routed)           0.750     8.570    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/line1_now_valid_o_reg_5
    SLICE_X84Y73         LUT4 (Prop_lut4_I0_O)        0.106     8.676 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6/O
                         net (fo=8, routed)           0.767     9.443    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6_n_0
    SLICE_X69Y74         LUT6 (Prop_lut6_I1_O)        0.268     9.711 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_3/O
                         net (fo=33, routed)          1.003    10.714    u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry
    SLICE_X76Y63         LUT4 (Prop_lut4_I0_O)        0.105    10.819 r  u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry_i_5/O
                         net (fo=1, routed)           0.000    10.819    u_cpu/mycpu_cache_item/cpu/PreIFI/S[0]
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.242 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry/CO[3]
                         net (fo=1, routed)           0.000    11.242    u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.441 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__0/O[2]
                         net (fo=2, routed)           0.560    12.002    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/O[0]
    SLICE_X78Y65         LUT6 (Prop_lut6_I4_O)        0.244    12.246 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/pc1_o[7]_i_1/O
                         net (fo=16, routed)          1.635    13.881    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_3[2]
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.105    13.986 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_i_7__0/O
                         net (fo=20, routed)          1.946    15.932    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X7Y30         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.539    18.872    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X7Y30         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.515    18.357    
                         clock uncertainty           -0.087    18.270    
    RAMB18_X7Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    17.780    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.780    
                         arrival time                         -15.932    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.713ns  (logic 3.956ns (22.334%)  route 13.757ns (77.666%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.128ns = ( 18.872 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.781ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.407    -1.781    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/cpu_clk
    SLICE_X95Y104        FDRE                                         r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDRE (Prop_fdre_C_Q)         0.379    -1.402 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/Q
                         net (fo=59, routed)          1.103    -0.299    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg_n_0_[0]
    SLICE_X92Y109        LUT6 (Prop_lut6_I3_O)        0.105    -0.194 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4/O
                         net (fo=2, routed)           0.608     0.414    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4_n_0
    SLICE_X93Y105        LUT3 (Prop_lut3_I2_O)        0.105     0.519 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_2__0/O
                         net (fo=209, routed)         1.218     1.737    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_24_0
    SLICE_X99Y84         LUT3 (Prop_lut3_I1_O)        0.124     1.861 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72/O
                         net (fo=2, routed)           1.023     2.884    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72_n_0
    SLICE_X105Y82        LUT6 (Prop_lut6_I5_O)        0.274     3.158 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44/O
                         net (fo=1, routed)           0.000     3.158    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.615 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.615    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.805 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_10/CO[2]
                         net (fo=1, routed)           0.549     4.354    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_4__0_0[0]
    SLICE_X105Y86        LUT4 (Prop_lut4_I0_O)        0.261     4.615 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_6/O
                         net (fo=67, routed)          0.804     5.419    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/inst_way1_cache_hit
    SLICE_X104Y89        LUT2 (Prop_lut2_I1_O)        0.118     5.537 f  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/r_cs[3]_i_3__0/O
                         net (fo=3, routed)           0.257     5.794    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/r_cs_reg[3]_0
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.283     6.077 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/to_now_obus[238]_i_2/O
                         net (fo=96, routed)          1.065     7.142    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/cpu_inst_data_ok
    SLICE_X98Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.247 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus[21]_i_9/O
                         net (fo=1, routed)           0.468     7.715    u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/line1_now_valid_o_reg
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.105     7.820 f  u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/to_now_signle_data_obus[21]_i_3/O
                         net (fo=9, routed)           0.750     8.570    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/line1_now_valid_o_reg_5
    SLICE_X84Y73         LUT4 (Prop_lut4_I0_O)        0.106     8.676 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6/O
                         net (fo=8, routed)           0.767     9.443    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6_n_0
    SLICE_X69Y74         LUT6 (Prop_lut6_I1_O)        0.268     9.711 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_3/O
                         net (fo=33, routed)          1.003    10.714    u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry
    SLICE_X76Y63         LUT4 (Prop_lut4_I0_O)        0.105    10.819 r  u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry_i_5/O
                         net (fo=1, routed)           0.000    10.819    u_cpu/mycpu_cache_item/cpu/PreIFI/S[0]
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.242 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry/CO[3]
                         net (fo=1, routed)           0.000    11.242    u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    11.441 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__0/O[2]
                         net (fo=2, routed)           0.560    12.002    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/O[0]
    SLICE_X78Y65         LUT6 (Prop_lut6_I4_O)        0.244    12.246 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/pc1_o[7]_i_1/O
                         net (fo=16, routed)          1.635    13.881    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_3[2]
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.105    13.986 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_i_7__0/O
                         net (fo=20, routed)          1.946    15.932    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X7Y31         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.539    18.872    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X7Y31         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.515    18.357    
                         clock uncertainty           -0.087    18.270    
    RAMB18_X7Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    17.780    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.780    
                         arrival time                         -15.932    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.662ns  (logic 4.025ns (22.789%)  route 13.637ns (77.211%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.130ns = ( 18.870 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.781ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.407    -1.781    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/cpu_clk
    SLICE_X95Y104        FDRE                                         r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDRE (Prop_fdre_C_Q)         0.379    -1.402 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/Q
                         net (fo=59, routed)          1.103    -0.299    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg_n_0_[0]
    SLICE_X92Y109        LUT6 (Prop_lut6_I3_O)        0.105    -0.194 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4/O
                         net (fo=2, routed)           0.608     0.414    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4_n_0
    SLICE_X93Y105        LUT3 (Prop_lut3_I2_O)        0.105     0.519 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_2__0/O
                         net (fo=209, routed)         1.218     1.737    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_24_0
    SLICE_X99Y84         LUT3 (Prop_lut3_I1_O)        0.124     1.861 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72/O
                         net (fo=2, routed)           1.023     2.884    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72_n_0
    SLICE_X105Y82        LUT6 (Prop_lut6_I5_O)        0.274     3.158 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44/O
                         net (fo=1, routed)           0.000     3.158    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.615 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.615    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.805 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_10/CO[2]
                         net (fo=1, routed)           0.549     4.354    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_4__0_0[0]
    SLICE_X105Y86        LUT4 (Prop_lut4_I0_O)        0.261     4.615 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_6/O
                         net (fo=67, routed)          0.804     5.419    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/inst_way1_cache_hit
    SLICE_X104Y89        LUT2 (Prop_lut2_I1_O)        0.118     5.537 f  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/r_cs[3]_i_3__0/O
                         net (fo=3, routed)           0.257     5.794    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/r_cs_reg[3]_0
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.283     6.077 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/to_now_obus[238]_i_2/O
                         net (fo=96, routed)          1.065     7.142    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/cpu_inst_data_ok
    SLICE_X98Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.247 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus[21]_i_9/O
                         net (fo=1, routed)           0.468     7.715    u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/line1_now_valid_o_reg
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.105     7.820 f  u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/to_now_signle_data_obus[21]_i_3/O
                         net (fo=9, routed)           0.750     8.570    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/line1_now_valid_o_reg_5
    SLICE_X84Y73         LUT4 (Prop_lut4_I0_O)        0.106     8.676 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6/O
                         net (fo=8, routed)           0.767     9.443    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6_n_0
    SLICE_X69Y74         LUT6 (Prop_lut6_I1_O)        0.268     9.711 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_3/O
                         net (fo=33, routed)          1.003    10.714    u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry
    SLICE_X76Y63         LUT4 (Prop_lut4_I0_O)        0.105    10.819 r  u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry_i_5/O
                         net (fo=1, routed)           0.000    10.819    u_cpu/mycpu_cache_item/cpu/PreIFI/S[0]
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.242 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry/CO[3]
                         net (fo=1, routed)           0.000    11.242    u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.504 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__0/O[3]
                         net (fo=1, routed)           0.508    12.012    u_cpu/mycpu_cache_item/cpu/RFI/CsrI/data6[6]
    SLICE_X77Y64         LUT6 (Prop_lut6_I2_O)        0.250    12.262 r  u_cpu/mycpu_cache_item/cpu/RFI/CsrI/pc1_o[8]_i_2/O
                         net (fo=15, routed)          1.670    13.932    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item
    SLICE_X93Y99         LUT5 (Prop_lut5_I0_O)        0.105    14.037 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_i_6__0/O
                         net (fo=20, routed)          1.844    15.881    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X7Y30         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.537    18.870    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X7Y30         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.515    18.355    
                         clock uncertainty           -0.087    18.268    
    RAMB18_X7Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    17.778    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.778    
                         arrival time                         -15.881    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        17.662ns  (logic 4.025ns (22.789%)  route 13.637ns (77.211%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.130ns = ( 18.870 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.781ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.407    -1.781    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/cpu_clk
    SLICE_X95Y104        FDRE                                         r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDRE (Prop_fdre_C_Q)         0.379    -1.402 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg[0]/Q
                         net (fo=59, routed)          1.103    -0.299    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/queue_tail_reg_n_0_[0]
    SLICE_X92Y109        LUT6 (Prop_lut6_I3_O)        0.105    -0.194 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4/O
                         net (fo=2, routed)           0.608     0.414    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_4_n_0
    SLICE_X93Y105        LUT3 (Prop_lut3_I2_O)        0.105     0.519 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/data_loop[7].data_queue[7][19]_i_2__0/O
                         net (fo=209, routed)         1.218     1.737    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_24_0
    SLICE_X99Y84         LUT3 (Prop_lut3_I1_O)        0.124     1.861 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72/O
                         net (fo=2, routed)           1.023     2.884    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_72_n_0
    SLICE_X105Y82        LUT6 (Prop_lut6_I5_O)        0.274     3.158 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44/O
                         net (fo=1, routed)           0.000     3.158    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue[7][21]_i_44_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.615 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.615    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_17_n_0
    SLICE_X105Y83        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.805 r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/data_loop[7].data_queue_reg[7][21]_i_10/CO[2]
                         net (fo=1, routed)           0.549     4.354    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_4__0_0[0]
    SLICE_X105Y86        LUT4 (Prop_lut4_I0_O)        0.261     4.615 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/data_loop[7].data_queue[7][21]_i_6/O
                         net (fo=67, routed)          0.804     5.419    u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/inst_way1_cache_hit
    SLICE_X104Y89        LUT2 (Prop_lut2_I1_O)        0.118     5.537 f  u_cpu/mycpu_cache_item/temp_icache_item/cache_read_queue/r_cs[3]_i_3__0/O
                         net (fo=3, routed)           0.257     5.794    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/r_cs_reg[3]_0
    SLICE_X104Y90        LUT6 (Prop_lut6_I3_O)        0.283     6.077 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/to_now_obus[238]_i_2/O
                         net (fo=96, routed)          1.065     7.142    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/cpu_inst_data_ok
    SLICE_X98Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.247 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_signle_data_obus[21]_i_9/O
                         net (fo=1, routed)           0.468     7.715    u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/line1_now_valid_o_reg
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.105     7.820 f  u_cpu/mycpu_cache_item/cpu/IfTStage_item/Cdo_item/CdoSq_it/to_now_signle_data_obus[21]_i_3/O
                         net (fo=9, routed)           0.750     8.570    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/line1_now_valid_o_reg_5
    SLICE_X84Y73         LUT4 (Prop_lut4_I0_O)        0.106     8.676 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6/O
                         net (fo=8, routed)           0.767     9.443    u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_6_n_0
    SLICE_X69Y74         LUT6 (Prop_lut6_I1_O)        0.268     9.711 r  u_cpu/mycpu_cache_item/cpu/IfTStage_item/IfTSq_item/to_now_obus[144]_i_3/O
                         net (fo=33, routed)          1.003    10.714    u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry
    SLICE_X76Y63         LUT4 (Prop_lut4_I0_O)        0.105    10.819 r  u_cpu/mycpu_cache_item/cpu/IfStageI/Preif_IFI/pc1_o6_carry_i_5/O
                         net (fo=1, routed)           0.000    10.819    u_cpu/mycpu_cache_item/cpu/PreIFI/S[0]
    SLICE_X76Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.242 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry/CO[3]
                         net (fo=1, routed)           0.000    11.242    u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry_n_0
    SLICE_X76Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.504 r  u_cpu/mycpu_cache_item/cpu/PreIFI/pc1_o6_carry__0/O[3]
                         net (fo=1, routed)           0.508    12.012    u_cpu/mycpu_cache_item/cpu/RFI/CsrI/data6[6]
    SLICE_X77Y64         LUT6 (Prop_lut6_I2_O)        0.250    12.262 r  u_cpu/mycpu_cache_item/cpu/RFI/CsrI/pc1_o[8]_i_2/O
                         net (fo=15, routed)          1.670    13.932    u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item
    SLICE_X93Y99         LUT5 (Prop_lut5_I0_O)        0.105    14.037 r  u_cpu/mycpu_cache_item/temp_icache_item/cache_cpu_request_part1_Queue/tagv_ram_item_i_6__0/O
                         net (fo=20, routed)          1.844    15.881    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X7Y31         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       1.537    18.870    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X7Y31         RAMB18E1                                     r  u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.515    18.355    
                         clock uncertainty           -0.087    18.268    
    RAMB18_X7Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    17.778    u_cpu/mycpu_cache_item/temp_icache_item/cache_table_item/cache_way_item1/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.778    
                         arrival time                         -15.881    
  -------------------------------------------------------------------
                         slack                                  1.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[4].inst_data_queue_reg[4][120]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.283ns (57.345%)  route 0.211ns (42.655%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.587    -0.533    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/cpu_clk
    SLICE_X50Y100        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[4].inst_data_queue_reg[4][120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[4].inst_data_queue_reg[4][120]/Q
                         net (fo=2, routed)           0.211    -0.181    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[4].inst_data_queue_reg[4]_95[120]
    SLICE_X51Y99         LUT6 (Prop_lut6_I5_O)        0.045    -0.136 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[209]_i_5/O
                         net (fo=1, routed)           0.000    -0.136    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg[209]_i_5_n_0
    SLICE_X51Y99         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.062 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[209]_i_2/O
                         net (fo=1, routed)           0.000    -0.062    u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[209]_i_2_n_0
    SLICE_X51Y99         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.039 r  u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/now_data_reg_reg[209]_i_1/O
                         net (fo=1, routed)           0.000    -0.039    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[1024]_0[145]
    SLICE_X51Y99         FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.927    -0.224    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/cpu_clk
    SLICE_X51Y99         FDRE                                         r  u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[209]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/now_data_reg_reg[209]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_cpu/mycpu_cache_item/temp_dcache_item/exrt_axi_rdata_buffer1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[3].data1_queue_reg[3][59]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.586%)  route 0.222ns (54.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.660    -0.459    u_cpu/mycpu_cache_item/temp_dcache_item/cpu_clk
    SLICE_X119Y99        FDRE                                         r  u_cpu/mycpu_cache_item/temp_dcache_item/exrt_axi_rdata_buffer1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  u_cpu/mycpu_cache_item/temp_dcache_item/exrt_axi_rdata_buffer1_reg[26]/Q
                         net (fo=18, routed)          0.222    -0.096    u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[7].data0_queue_reg[7][64]_0[26]
    SLICE_X124Y100       LUT5 (Prop_lut5_I2_O)        0.045    -0.051 r  u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[3].data1_queue[3][59]_i_1/O
                         net (fo=1, routed)           0.000    -0.051    u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[3].data1_queue[3][59]_i_1_n_0
    SLICE_X124Y100       FDRE                                         r  u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[3].data1_queue_reg[3][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.866    -0.285    u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/cpu_clk
    SLICE_X124Y100       FDRE                                         r  u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[3].data1_queue_reg[3][59]/C
                         clock pessimism              0.026    -0.259    
    SLICE_X124Y100       FDRE (Hold_fdre_C_D)         0.121    -0.138    u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[3].data1_queue_reg[3][59]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_cpu/mycpu_cache_item/temp_dcache_item/exrt_axi_rdata_buffer1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[4].data1_queue_reg[4][59]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.603%)  route 0.205ns (52.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.660    -0.459    u_cpu/mycpu_cache_item/temp_dcache_item/cpu_clk
    SLICE_X119Y99        FDRE                                         r  u_cpu/mycpu_cache_item/temp_dcache_item/exrt_axi_rdata_buffer1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  u_cpu/mycpu_cache_item/temp_dcache_item/exrt_axi_rdata_buffer1_reg[26]/Q
                         net (fo=18, routed)          0.205    -0.114    u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[7].data0_queue_reg[7][64]_0[26]
    SLICE_X119Y100       LUT5 (Prop_lut5_I2_O)        0.045    -0.069 r  u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[4].data1_queue[4][59]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[4].data1_queue[4][59]_i_1_n_0
    SLICE_X119Y100       FDRE                                         r  u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[4].data1_queue_reg[4][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.865    -0.286    u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/cpu_clk
    SLICE_X119Y100       FDRE                                         r  u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[4].data1_queue_reg[4][59]/C
                         clock pessimism              0.026    -0.260    
    SLICE_X119Y100       FDRE (Hold_fdre_C_D)         0.092    -0.168    u_cpu/mycpu_cache_item/temp_dcache_item/cache_read_queue/data_loop[4].data1_queue_reg[4][59]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[1186]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[989]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.349%)  route 0.295ns (67.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.625    -0.494    u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/cpu_clk
    SLICE_X83Y82         FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[1186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[1186]/Q
                         net (fo=1, routed)           0.295    -0.058    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1491]_17[650]
    SLICE_X85Y77         FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[989]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.893    -0.258    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X85Y77         FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[989]/C
                         clock pessimism              0.023    -0.235    
    SLICE_X85Y77         FDRE (Hold_fdre_C_D)         0.072    -0.163    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[989]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[1583]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1351]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.184ns (44.757%)  route 0.227ns (55.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.633    -0.486    u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/cpu_clk
    SLICE_X87Y99         FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[1583]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[1583]/Q
                         net (fo=3, routed)           0.227    -0.118    u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/now_data_bus[1583]
    SLICE_X87Y101        LUT4 (Prop_lut4_I1_O)        0.043    -0.075 r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus[1351]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1491]_17[838]
    SLICE_X87Y101        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1351]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.837    -0.314    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X87Y101        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1351]/C
                         clock pessimism              0.026    -0.288    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.107    -0.181    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1351]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_cpu/simple_sram_axi_bridge_item/reg_axi_araddr_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.775%)  route 0.055ns (28.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.569    -0.551    u_cpu/simple_sram_axi_bridge_item/cpu_clk
    SLICE_X89Y116        FDRE                                         r  u_cpu/simple_sram_axi_bridge_item/reg_axi_araddr_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u_cpu/simple_sram_axi_bridge_item/reg_axi_araddr_o_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.354    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[10]
    SLICE_X88Y116        FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.837    -0.314    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X88Y116        FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[10]/C
                         clock pessimism             -0.224    -0.538    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.075    -0.463    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[1586]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1354]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.207ns (47.120%)  route 0.232ns (52.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.633    -0.486    u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/cpu_clk
    SLICE_X84Y98         FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[1586]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.322 r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[1586]/Q
                         net (fo=3, routed)           0.232    -0.090    u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/now_data_bus[1586]
    SLICE_X84Y100        LUT4 (Prop_lut4_I1_O)        0.043    -0.047 r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus[1354]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1491]_17[841]
    SLICE_X84Y100        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1354]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.837    -0.314    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X84Y100        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1354]/C
                         clock pessimism              0.026    -0.288    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.131    -0.157    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1354]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[1580]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1348]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.185ns (36.148%)  route 0.327ns (63.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.566    -0.554    u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/cpu_clk
    SLICE_X83Y102        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[1580]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[1580]/Q
                         net (fo=3, routed)           0.327    -0.086    u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/now_data_bus[1580]
    SLICE_X84Y102        LUT4 (Prop_lut4_I1_O)        0.044    -0.042 r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus[1348]_i_1/O
                         net (fo=1, routed)           0.000    -0.042    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1491]_17[835]
    SLICE_X84Y102        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1348]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.837    -0.314    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X84Y102        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1348]/C
                         clock pessimism              0.026    -0.288    
    SLICE_X84Y102        FDRE (Hold_fdre_C_D)         0.131    -0.157    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1348]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[850]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[687]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.520%)  route 0.348ns (62.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.582    -0.538    u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/cpu_clk
    SLICE_X62Y100        FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[850]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[850]/Q
                         net (fo=3, routed)           0.348    -0.026    u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/now_data_bus[850]
    SLICE_X65Y98         LUT4 (Prop_lut4_I1_O)        0.045     0.019 r  u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus[687]_i_1/O
                         net (fo=1, routed)           0.000     0.019    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[1491]_17[466]
    SLICE_X65Y98         FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[687]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.922    -0.229    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/cpu_clk
    SLICE_X65Y98         FDRE                                         r  u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[687]/C
                         clock pessimism              0.026    -0.203    
    SLICE_X65Y98         FDRE (Hold_fdre_C_D)         0.107    -0.096    u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[687]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_confreg/io_simu_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_rdata_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.455%)  route 0.285ns (60.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.555    -0.565    u_confreg/cpu_clk
    SLICE_X83Y128        FDRE                                         r  u_confreg/io_simu_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  u_confreg/io_simu_reg[18]/Q
                         net (fo=1, routed)           0.285    -0.139    u_confreg/io_simu[18]
    SLICE_X85Y128        LUT3 (Prop_lut3_I0_O)        0.045    -0.094 r  u_confreg/conf_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    u_confreg/conf_rdata_reg[18]_i_1_n_0
    SLICE_X85Y128        FDRE                                         r  u_confreg/conf_rdata_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=19212, routed)       0.824    -0.327    u_confreg/cpu_clk
    SLICE_X85Y128        FDRE                                         r  u_confreg/conf_rdata_reg_reg[18]/C
                         clock pessimism              0.026    -0.301    
    SLICE_X85Y128        FDRE (Hold_fdre_C_D)         0.092    -0.209    u_confreg/conf_rdata_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y36    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y36    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X7Y31    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X7Y31    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y19    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y19    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y41    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y41    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y12    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y12    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y128   u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 1.723ns (56.546%)  route 1.324ns (43.454%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.402    -1.786    u_confreg/timer_clk
    SLICE_X64Y139        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y139        FDRE (Prop_fdre_C_Q)         0.433    -1.353 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.324    -0.029    u_confreg/write_timer_begin_r3
    SLICE_X65Y133        LUT4 (Prop_lut4_I2_O)        0.105     0.076 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.076    u_confreg/timer[0]_i_3_n_0
    SLICE_X65Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.408 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.408    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X65Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.506 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.506    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.604 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.604    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.702 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.702    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.800 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.800    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.898 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.898    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.996 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.996    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X65Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.261 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.261    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X65Y140        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.293     8.626    u_confreg/timer_clk
    SLICE_X65Y140        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.438     8.188    
                         clock uncertainty           -0.077     8.111    
    SLICE_X65Y140        FDRE (Setup_fdre_C_D)        0.059     8.170    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 1.718ns (56.475%)  route 1.324ns (43.525%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.402    -1.786    u_confreg/timer_clk
    SLICE_X64Y139        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y139        FDRE (Prop_fdre_C_Q)         0.433    -1.353 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.324    -0.029    u_confreg/write_timer_begin_r3
    SLICE_X65Y133        LUT4 (Prop_lut4_I2_O)        0.105     0.076 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.076    u_confreg/timer[0]_i_3_n_0
    SLICE_X65Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.408 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.408    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X65Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.506 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.506    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.604 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.604    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.702 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.702    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.800 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.800    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.898 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.898    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.996 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.996    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X65Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.256 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.256    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X65Y140        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.293     8.626    u_confreg/timer_clk
    SLICE_X65Y140        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.438     8.188    
                         clock uncertainty           -0.077     8.111    
    SLICE_X65Y140        FDRE (Setup_fdre_C_D)        0.059     8.170    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             6.974ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 1.658ns (55.599%)  route 1.324ns (44.401%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.402    -1.786    u_confreg/timer_clk
    SLICE_X64Y139        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y139        FDRE (Prop_fdre_C_Q)         0.433    -1.353 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.324    -0.029    u_confreg/write_timer_begin_r3
    SLICE_X65Y133        LUT4 (Prop_lut4_I2_O)        0.105     0.076 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.076    u_confreg/timer[0]_i_3_n_0
    SLICE_X65Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.408 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.408    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X65Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.506 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.506    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.604 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.604    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.702 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.702    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.800 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.800    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.898 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.898    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.996 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.996    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X65Y140        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.196 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.196    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X65Y140        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.293     8.626    u_confreg/timer_clk
    SLICE_X65Y140        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.438     8.188    
                         clock uncertainty           -0.077     8.111    
    SLICE_X65Y140        FDRE (Setup_fdre_C_D)        0.059     8.170    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  6.974    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 1.639ns (55.314%)  route 1.324ns (44.686%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.402    -1.786    u_confreg/timer_clk
    SLICE_X64Y139        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y139        FDRE (Prop_fdre_C_Q)         0.433    -1.353 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.324    -0.029    u_confreg/write_timer_begin_r3
    SLICE_X65Y133        LUT4 (Prop_lut4_I2_O)        0.105     0.076 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.076    u_confreg/timer[0]_i_3_n_0
    SLICE_X65Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.408 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.408    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X65Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.506 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.506    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.604 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.604    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.702 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.702    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.800 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.800    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.898 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.898    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.996 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.996    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X65Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.177 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.177    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X65Y140        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.293     8.626    u_confreg/timer_clk
    SLICE_X65Y140        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.438     8.188    
                         clock uncertainty           -0.077     8.111    
    SLICE_X65Y140        FDRE (Setup_fdre_C_D)        0.059     8.170    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 1.625ns (55.102%)  route 1.324ns (44.898%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.402    -1.786    u_confreg/timer_clk
    SLICE_X64Y139        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y139        FDRE (Prop_fdre_C_Q)         0.433    -1.353 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.324    -0.029    u_confreg/write_timer_begin_r3
    SLICE_X65Y133        LUT4 (Prop_lut4_I2_O)        0.105     0.076 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.076    u_confreg/timer[0]_i_3_n_0
    SLICE_X65Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.408 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.408    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X65Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.506 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.506    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.604 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.604    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.702 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.702    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.800 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.800    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.898 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.898    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.163 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.163    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X65Y139        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.292     8.625    u_confreg/timer_clk
    SLICE_X65Y139        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.435     8.190    
                         clock uncertainty           -0.077     8.113    
    SLICE_X65Y139        FDRE (Setup_fdre_C_D)        0.059     8.172    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 1.620ns (55.026%)  route 1.324ns (44.974%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.402    -1.786    u_confreg/timer_clk
    SLICE_X64Y139        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y139        FDRE (Prop_fdre_C_Q)         0.433    -1.353 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.324    -0.029    u_confreg/write_timer_begin_r3
    SLICE_X65Y133        LUT4 (Prop_lut4_I2_O)        0.105     0.076 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.076    u_confreg/timer[0]_i_3_n_0
    SLICE_X65Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.408 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.408    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X65Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.506 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.506    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.604 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.604    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.702 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.702    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.800 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.800    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.898 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.898    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.158 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.158    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X65Y139        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.292     8.625    u_confreg/timer_clk
    SLICE_X65Y139        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.435     8.190    
                         clock uncertainty           -0.077     8.113    
    SLICE_X65Y139        FDRE (Setup_fdre_C_D)        0.059     8.172    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 1.560ns (54.090%)  route 1.324ns (45.910%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.402    -1.786    u_confreg/timer_clk
    SLICE_X64Y139        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y139        FDRE (Prop_fdre_C_Q)         0.433    -1.353 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.324    -0.029    u_confreg/write_timer_begin_r3
    SLICE_X65Y133        LUT4 (Prop_lut4_I2_O)        0.105     0.076 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.076    u_confreg/timer[0]_i_3_n_0
    SLICE_X65Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.408 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.408    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X65Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.506 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.506    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.604 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.604    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.702 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.702    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.800 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.800    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.898 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.898    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.098 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.098    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X65Y139        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.292     8.625    u_confreg/timer_clk
    SLICE_X65Y139        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.435     8.190    
                         clock uncertainty           -0.077     8.113    
    SLICE_X65Y139        FDRE (Setup_fdre_C_D)        0.059     8.172    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 1.541ns (53.786%)  route 1.324ns (46.214%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.402    -1.786    u_confreg/timer_clk
    SLICE_X64Y139        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y139        FDRE (Prop_fdre_C_Q)         0.433    -1.353 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.324    -0.029    u_confreg/write_timer_begin_r3
    SLICE_X65Y133        LUT4 (Prop_lut4_I2_O)        0.105     0.076 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.076    u_confreg/timer[0]_i_3_n_0
    SLICE_X65Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.408 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.408    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X65Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.506 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.506    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.604 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.604    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.702 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.702    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.800 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.800    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.898 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.898    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X65Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.079 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.079    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X65Y139        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.292     8.625    u_confreg/timer_clk
    SLICE_X65Y139        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.435     8.190    
                         clock uncertainty           -0.077     8.113    
    SLICE_X65Y139        FDRE (Setup_fdre_C_D)        0.059     8.172    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.103ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.527ns (53.559%)  route 1.324ns (46.441%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.402    -1.786    u_confreg/timer_clk
    SLICE_X64Y139        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y139        FDRE (Prop_fdre_C_Q)         0.433    -1.353 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.324    -0.029    u_confreg/write_timer_begin_r3
    SLICE_X65Y133        LUT4 (Prop_lut4_I2_O)        0.105     0.076 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.076    u_confreg/timer[0]_i_3_n_0
    SLICE_X65Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.408 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.408    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X65Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.506 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.506    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.604 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.604    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.702 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.702    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.800 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.800    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.065 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.065    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X65Y138        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.291     8.624    u_confreg/timer_clk
    SLICE_X65Y138        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.438     8.186    
                         clock uncertainty           -0.077     8.109    
    SLICE_X65Y138        FDRE (Setup_fdre_C_D)        0.059     8.168    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  7.103    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 1.522ns (53.477%)  route 1.324ns (46.523%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.402    -1.786    u_confreg/timer_clk
    SLICE_X64Y139        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y139        FDRE (Prop_fdre_C_Q)         0.433    -1.353 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.324    -0.029    u_confreg/write_timer_begin_r3
    SLICE_X65Y133        LUT4 (Prop_lut4_I2_O)        0.105     0.076 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.076    u_confreg/timer[0]_i_3_n_0
    SLICE_X65Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     0.408 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.408    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X65Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.506 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.506    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X65Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.604 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.604    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X65Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.702 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.702    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X65Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.800 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.800    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X65Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.060 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.060    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X65Y138        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.291     8.624    u_confreg/timer_clk
    SLICE_X65Y138        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.438     8.186    
                         clock uncertainty           -0.077     8.109    
    SLICE_X65Y138        FDRE (Setup_fdre_C_D)        0.059     8.168    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                  7.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.579    -0.541    u_confreg/timer_clk
    SLICE_X61Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/conf_wdata_r1_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.345    u_confreg/conf_wdata_r1[9]
    SLICE_X61Y134        FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.848    -0.303    u_confreg/timer_clk
    SLICE_X61Y134        FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/C
                         clock pessimism             -0.238    -0.541    
    SLICE_X61Y134        FDRE (Hold_fdre_C_D)         0.078    -0.463    u_confreg/conf_wdata_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.579    -0.541    u_confreg/timer_clk
    SLICE_X61Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/conf_wdata_r1_reg[5]/Q
                         net (fo=1, routed)           0.055    -0.345    u_confreg/conf_wdata_r1[5]
    SLICE_X61Y134        FDRE                                         r  u_confreg/conf_wdata_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.848    -0.303    u_confreg/timer_clk
    SLICE_X61Y134        FDRE                                         r  u_confreg/conf_wdata_r2_reg[5]/C
                         clock pessimism             -0.238    -0.541    
    SLICE_X61Y134        FDRE (Hold_fdre_C_D)         0.076    -0.465    u_confreg/conf_wdata_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.579    -0.541    u_confreg/timer_clk
    SLICE_X61Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/conf_wdata_r1_reg[10]/Q
                         net (fo=1, routed)           0.055    -0.345    u_confreg/conf_wdata_r1[10]
    SLICE_X61Y134        FDRE                                         r  u_confreg/conf_wdata_r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.848    -0.303    u_confreg/timer_clk
    SLICE_X61Y134        FDRE                                         r  u_confreg/conf_wdata_r2_reg[10]/C
                         clock pessimism             -0.238    -0.541    
    SLICE_X61Y134        FDRE (Hold_fdre_C_D)         0.075    -0.466    u_confreg/conf_wdata_r2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.579    -0.541    u_confreg/timer_clk
    SLICE_X61Y134        FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.055    -0.345    u_confreg/conf_wdata_r1[11]
    SLICE_X61Y134        FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.848    -0.303    u_confreg/timer_clk
    SLICE_X61Y134        FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.238    -0.541    
    SLICE_X61Y134        FDRE (Hold_fdre_C_D)         0.071    -0.470    u_confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.577    -0.543    u_confreg/timer_clk
    SLICE_X64Y137        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  u_confreg/conf_wdata_r1_reg[25]/Q
                         net (fo=1, routed)           0.055    -0.324    u_confreg/conf_wdata_r1[25]
    SLICE_X64Y137        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.847    -0.304    u_confreg/timer_clk
    SLICE_X64Y137        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/C
                         clock pessimism             -0.239    -0.543    
    SLICE_X64Y137        FDRE (Hold_fdre_C_D)         0.064    -0.479    u_confreg/conf_wdata_r2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.577    -0.543    u_confreg/timer_clk
    SLICE_X66Y140        FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  u_confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.055    -0.324    u_confreg/conf_wdata_r1[30]
    SLICE_X66Y140        FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.848    -0.303    u_confreg/timer_clk
    SLICE_X66Y140        FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.240    -0.543    
    SLICE_X66Y140        FDRE (Hold_fdre_C_D)         0.064    -0.479    u_confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.577    -0.543    u_confreg/timer_clk
    SLICE_X66Y140        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.055    -0.324    u_confreg/conf_wdata_r1[31]
    SLICE_X66Y140        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.848    -0.303    u_confreg/timer_clk
    SLICE_X66Y140        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.240    -0.543    
    SLICE_X66Y140        FDRE (Hold_fdre_C_D)         0.064    -0.479    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.577    -0.543    u_confreg/timer_clk
    SLICE_X64Y137        FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  u_confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.324    u_confreg/conf_wdata_r1[3]
    SLICE_X64Y137        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.847    -0.304    u_confreg/timer_clk
    SLICE_X64Y137        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.239    -0.543    
    SLICE_X64Y137        FDRE (Hold_fdre_C_D)         0.064    -0.479    u_confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.577    -0.543    u_confreg/timer_clk
    SLICE_X66Y140        FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  u_confreg/conf_wdata_r1_reg[28]/Q
                         net (fo=1, routed)           0.055    -0.324    u_confreg/conf_wdata_r1[28]
    SLICE_X66Y140        FDRE                                         r  u_confreg/conf_wdata_r2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.848    -0.303    u_confreg/timer_clk
    SLICE_X66Y140        FDRE                                         r  u_confreg/conf_wdata_r2_reg[28]/C
                         clock pessimism             -0.240    -0.543    
    SLICE_X66Y140        FDRE (Hold_fdre_C_D)         0.060    -0.483    u_confreg/conf_wdata_r2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.577    -0.543    u_confreg/timer_clk
    SLICE_X64Y137        FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  u_confreg/conf_wdata_r1_reg[18]/Q
                         net (fo=1, routed)           0.055    -0.324    u_confreg/conf_wdata_r1[18]
    SLICE_X64Y137        FDRE                                         r  u_confreg/conf_wdata_r2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.847    -0.304    u_confreg/timer_clk
    SLICE_X64Y137        FDRE                                         r  u_confreg/conf_wdata_r2_reg[18]/C
                         clock pessimism             -0.239    -0.543    
    SLICE_X64Y137        FDRE (Hold_fdre_C_D)         0.060    -0.483    u_confreg/conf_wdata_r2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y133   u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y134   u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y134   u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y137   u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X46Y139   u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y140   u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y137   u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y137   u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y137   u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y137   u_confreg/conf_wdata_r1_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y131   u_confreg/conf_wdata_r1_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y131   u_confreg/conf_wdata_r1_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X66Y138   u_confreg/conf_wdata_r1_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X67Y142   u_confreg/conf_wdata_r1_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X66Y138   u_confreg/conf_wdata_r1_reg[23]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X68Y139   u_confreg/conf_wdata_r1_reg[24]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X68Y139   u_confreg/conf_wdata_r1_reg[26]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y137   u_confreg/conf_wdata_r1_reg[27]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y133   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y133   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y134   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y134   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y137   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y139   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y137   u_confreg/conf_wdata_r1_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y131   u_confreg/conf_wdata_r1_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X66Y138   u_confreg/conf_wdata_r1_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X67Y142   u_confreg/conf_wdata_r1_reg[22]/C



