// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
// Date        : Wed May  7 21:46:29 2025
// Host        : DESKTOP-T5CR5M4 running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/VIVADO/DSP_in_VLSI_HW5_FFT32_pipeline_v1/DSP_in_VLSI_HW5_FFT32_pipeline_v1.sim/sim_1/synth/timing/xsim/testbench_time_synth.v
// Design      : FFT32_pipeline
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a200tfbg676-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

(* NotValidForBitStream *)
module FFT32_pipeline
   (clk,
    i_rst,
    FFTInRe,
    FFTInIm,
    in_valid,
    MDCOutUpRe,
    MDCOutUpIm,
    MDCOutDownRe,
    MDCOutDownIm,
    MDC_out_valid,
    FFTOutRe,
    FFTOutIm,
    FFT_out_valid);
  input clk;
  input i_rst;
  input [10:0]FFTInRe;
  input [10:0]FFTInIm;
  input in_valid;
  output [10:0]MDCOutUpRe;
  output [10:0]MDCOutUpIm;
  output [10:0]MDCOutDownRe;
  output [10:0]MDCOutDownIm;
  output MDC_out_valid;
  output [10:0]FFTOutRe;
  output [10:0]FFTOutIm;
  output FFT_out_valid;

  wire [10:0]FFTInIm;
  wire [10:0]FFTInIm_FF_r;
  wire [10:0]FFTInIm_IBUF;
  wire [10:0]FFTInRe;
  wire [10:0]FFTInRe_FF_r;
  wire [10:0]FFTInRe_IBUF;
  wire [10:0]FFTOutIm;
  wire [10:0]FFTOutIm_OBUF;
  wire [10:0]FFTOutRe;
  wire [10:0]FFTOutRe_OBUF;
  wire FFT_out_valid;
  wire FFT_out_valid_OBUF;
  wire [10:0]MDCOutDownIm;
  wire [10:0]MDCOutDownIm_OBUF;
  wire [10:0]MDCOutDownRe;
  wire [10:0]MDCOutDownRe_OBUF;
  wire [10:0]MDCOutUpIm;
  wire [10:0]MDCOutUpIm_OBUF;
  wire [10:0]MDCOutUpRe;
  wire [10:0]MDCOutUpRe_OBUF;
  wire MDC_out_valid;
  wire MDC_out_valid_FF_r0;
  wire MDC_out_valid_OBUF;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[0][0] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[0][10] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[0][1] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[0][2] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[0][3] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[0][4] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[0][5] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[0][6] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[0][7] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[0][8] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[0][9] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[1][0] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[1][10] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[1][1] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[1][2] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[1][3] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[1][4] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[1][5] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[1][6] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[1][7] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[1][8] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[1][9] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[2][0] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[2][10] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[2][1] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[2][2] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[2][3] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[2][4] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[2][5] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[2][6] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[2][7] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[2][8] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[2][9] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[3][0] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[3][10] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[3][1] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[3][2] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[3][3] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[3][4] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[3][5] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[3][6] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[3][7] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[3][8] ;
  wire \butterfly_UO_im_pipe_r_reg_n_0_[3][9] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[0][0] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[0][10] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[0][1] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[0][2] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[0][3] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[0][4] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[0][5] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[0][6] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[0][7] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[0][8] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[0][9] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[1][0] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[1][10] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[1][1] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[1][2] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[1][3] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[1][4] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[1][5] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[1][6] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[1][7] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[1][8] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[1][9] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[2][0] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[2][10] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[2][1] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[2][2] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[2][3] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[2][4] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[2][5] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[2][6] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[2][7] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[2][8] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[2][9] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[3][0] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[3][10] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[3][1] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[3][2] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[3][3] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[3][4] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[3][5] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[3][6] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[3][7] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[3][8] ;
  wire \butterfly_UO_re_pipe_r_reg_n_0_[3][9] ;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [4:0]cnt_r_reg;
  wire [3:1]cnt_r_reg__0;
  wire \commutator_LO_im_pipe_r_reg_n_0_[0][0] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[0][10] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[0][1] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[0][2] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[0][3] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[0][4] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[0][5] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[0][6] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[0][7] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[0][8] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[0][9] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[1][0] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[1][10] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[1][1] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[1][2] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[1][3] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[1][4] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[1][5] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[1][6] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[1][7] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[1][8] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[1][9] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[2][0] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[2][10] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[2][1] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[2][2] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[2][3] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[2][4] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[2][5] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[2][6] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[2][7] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[2][8] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[2][9] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[3][0] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[3][10] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[3][1] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[3][2] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[3][3] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[3][4] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[3][5] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[3][6] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[3][7] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[3][8] ;
  wire \commutator_LO_im_pipe_r_reg_n_0_[3][9] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[0][0] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[0][10] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[0][1] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[0][2] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[0][3] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[0][4] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[0][5] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[0][6] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[0][7] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[0][8] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[0][9] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[1][0] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[1][10] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[1][1] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[1][2] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[1][3] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[1][4] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[1][5] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[1][6] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[1][7] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[1][8] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[1][9] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[2][0] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[2][10] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[2][1] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[2][2] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[2][3] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[2][4] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[2][5] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[2][6] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[2][7] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[2][8] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[2][9] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[3][0] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[3][10] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[3][1] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[3][2] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[3][3] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[3][4] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[3][5] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[3][6] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[3][7] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[3][8] ;
  wire \commutator_LO_re_pipe_r_reg_n_0_[3][9] ;
  wire [10:0]\commutator_UO_im_pipe_r_reg[2] ;
  wire [10:0]\commutator_UO_im_pipe_r_reg[3] ;
  wire [10:0]\commutator_UO_re_pipe_r_reg[2] ;
  wire [10:0]\commutator_UO_re_pipe_r_reg[3] ;
  wire delay_element_U_stage1_n_0;
  wire delay_element_U_stage1_n_1;
  wire delay_element_U_stage1_n_2;
  wire delay_element_U_stage1_n_3;
  wire delay_element_U_stage2_n_0;
  wire delay_element_U_stage3_n_0;
  wire flag_start_cal_r;
  wire flag_start_out_r;
  wire flag_start_out_r_i_1_n_0;
  wire flag_start_out_r_i_2_n_0;
  wire i_rst;
  wire i_rst_IBUF;
  wire in_valid;
  wire in_valid_FF_r;
  wire in_valid_IBUF;
  wire [4:2]p_0_in;
  wire [21:0]w_MemOut;
  wire [2:2]\w_ROM_out_re_stage[2] ;
  wire [1:1]\w_addr_stage[1] ;
  wire [0:0]\w_addr_stage[3] ;
  wire [10:0]\w_butterfly_LO_im_stage[0] ;
  wire [10:0]\w_butterfly_LO_im_stage[1] ;
  wire [10:0]\w_butterfly_LO_im_stage[2] ;
  wire [10:0]\w_butterfly_LO_im_stage[3] ;
  wire [10:0]\w_butterfly_LO_im_stage[4] ;
  wire [10:0]\w_butterfly_LO_re_stage[0] ;
  wire [10:0]\w_butterfly_LO_re_stage[1] ;
  wire [10:0]\w_butterfly_LO_re_stage[2] ;
  wire [10:0]\w_butterfly_LO_re_stage[3] ;
  wire [10:0]\w_butterfly_LO_re_stage[4] ;
  wire [10:0]\w_butterfly_UO_im_stage[0] ;
  wire [10:0]\w_butterfly_UO_im_stage[1] ;
  wire [10:0]\w_butterfly_UO_im_stage[2] ;
  wire [10:0]\w_butterfly_UO_im_stage[3] ;
  wire [10:0]\w_butterfly_UO_im_stage[4] ;
  wire [10:0]\w_butterfly_UO_re_stage[0] ;
  wire [10:0]\w_butterfly_UO_re_stage[1] ;
  wire [10:0]\w_butterfly_UO_re_stage[2] ;
  wire [10:0]\w_butterfly_UO_re_stage[3] ;
  wire [10:0]\w_butterfly_UO_re_stage[4] ;
  wire [10:10]\w_commutator_LO_im_stage[0] ;
  wire [10:0]\w_commutator_LO_im_stage[1] ;
  wire [10:0]\w_commutator_LO_im_stage[2] ;
  wire [10:0]\w_commutator_LO_im_stage[3] ;
  wire [10:0]\w_commutator_LO_im_stage[4] ;
  wire [10:10]\w_commutator_LO_re_stage[0] ;
  wire [10:0]\w_commutator_LO_re_stage[1] ;
  wire [10:0]\w_commutator_LO_re_stage[2] ;
  wire [10:0]\w_commutator_LO_re_stage[3] ;
  wire [10:0]\w_commutator_LO_re_stage[4] ;
  wire [10:0]\w_commutator_UO_im_stage[1] ;
  wire [10:0]\w_commutator_UO_im_stage[2] ;
  wire [10:0]\w_commutator_UO_im_stage[3] ;
  wire [10:0]\w_commutator_UO_im_stage[4] ;
  wire [10:0]\w_commutator_UO_re_stage[1] ;
  wire [10:0]\w_commutator_UO_re_stage[2] ;
  wire [10:0]\w_commutator_UO_re_stage[3] ;
  wire [10:0]\w_commutator_UO_re_stage[4] ;
  wire w_out_valid;
  wire [10:0]\w_twiddle_mul_result_im_stage[0] ;
  wire [10:0]\w_twiddle_mul_result_im_stage[1] ;
  wire [10:0]\w_twiddle_mul_result_im_stage[2] ;
  wire [10:0]\w_twiddle_mul_result_im_stage[3] ;
  wire [10:0]\w_twiddle_mul_result_re_stage[0] ;
  wire [10:0]\w_twiddle_mul_result_re_stage[1] ;
  wire [10:0]\w_twiddle_mul_result_re_stage[2] ;
  wire [10:0]\w_twiddle_mul_result_re_stage[3] ;

initial begin
 $sdf_annotate("testbench_time_synth.sdf",,,,"tool_control");
end
  FDRE #(
    .INIT(1'b0)) 
    \FFTInIm_FF_r_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInIm_IBUF[0]),
        .Q(FFTInIm_FF_r[0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInIm_FF_r_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInIm_IBUF[10]),
        .Q(FFTInIm_FF_r[10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInIm_FF_r_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInIm_IBUF[1]),
        .Q(FFTInIm_FF_r[1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInIm_FF_r_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInIm_IBUF[2]),
        .Q(FFTInIm_FF_r[2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInIm_FF_r_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInIm_IBUF[3]),
        .Q(FFTInIm_FF_r[3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInIm_FF_r_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInIm_IBUF[4]),
        .Q(FFTInIm_FF_r[4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInIm_FF_r_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInIm_IBUF[5]),
        .Q(FFTInIm_FF_r[5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInIm_FF_r_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInIm_IBUF[6]),
        .Q(FFTInIm_FF_r[6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInIm_FF_r_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInIm_IBUF[7]),
        .Q(FFTInIm_FF_r[7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInIm_FF_r_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInIm_IBUF[8]),
        .Q(FFTInIm_FF_r[8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInIm_FF_r_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInIm_IBUF[9]),
        .Q(FFTInIm_FF_r[9]),
        .R(i_rst_IBUF));
  IBUF \FFTInIm_IBUF[0]_inst 
       (.I(FFTInIm[0]),
        .O(FFTInIm_IBUF[0]));
  IBUF \FFTInIm_IBUF[10]_inst 
       (.I(FFTInIm[10]),
        .O(FFTInIm_IBUF[10]));
  IBUF \FFTInIm_IBUF[1]_inst 
       (.I(FFTInIm[1]),
        .O(FFTInIm_IBUF[1]));
  IBUF \FFTInIm_IBUF[2]_inst 
       (.I(FFTInIm[2]),
        .O(FFTInIm_IBUF[2]));
  IBUF \FFTInIm_IBUF[3]_inst 
       (.I(FFTInIm[3]),
        .O(FFTInIm_IBUF[3]));
  IBUF \FFTInIm_IBUF[4]_inst 
       (.I(FFTInIm[4]),
        .O(FFTInIm_IBUF[4]));
  IBUF \FFTInIm_IBUF[5]_inst 
       (.I(FFTInIm[5]),
        .O(FFTInIm_IBUF[5]));
  IBUF \FFTInIm_IBUF[6]_inst 
       (.I(FFTInIm[6]),
        .O(FFTInIm_IBUF[6]));
  IBUF \FFTInIm_IBUF[7]_inst 
       (.I(FFTInIm[7]),
        .O(FFTInIm_IBUF[7]));
  IBUF \FFTInIm_IBUF[8]_inst 
       (.I(FFTInIm[8]),
        .O(FFTInIm_IBUF[8]));
  IBUF \FFTInIm_IBUF[9]_inst 
       (.I(FFTInIm[9]),
        .O(FFTInIm_IBUF[9]));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInRe_FF_r_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInRe_IBUF[0]),
        .Q(FFTInRe_FF_r[0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInRe_FF_r_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInRe_IBUF[10]),
        .Q(FFTInRe_FF_r[10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInRe_FF_r_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInRe_IBUF[1]),
        .Q(FFTInRe_FF_r[1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInRe_FF_r_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInRe_IBUF[2]),
        .Q(FFTInRe_FF_r[2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInRe_FF_r_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInRe_IBUF[3]),
        .Q(FFTInRe_FF_r[3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInRe_FF_r_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInRe_IBUF[4]),
        .Q(FFTInRe_FF_r[4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInRe_FF_r_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInRe_IBUF[5]),
        .Q(FFTInRe_FF_r[5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInRe_FF_r_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInRe_IBUF[6]),
        .Q(FFTInRe_FF_r[6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInRe_FF_r_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInRe_IBUF[7]),
        .Q(FFTInRe_FF_r[7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInRe_FF_r_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInRe_IBUF[8]),
        .Q(FFTInRe_FF_r[8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTInRe_FF_r_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(FFTInRe_IBUF[9]),
        .Q(FFTInRe_FF_r[9]),
        .R(i_rst_IBUF));
  IBUF \FFTInRe_IBUF[0]_inst 
       (.I(FFTInRe[0]),
        .O(FFTInRe_IBUF[0]));
  IBUF \FFTInRe_IBUF[10]_inst 
       (.I(FFTInRe[10]),
        .O(FFTInRe_IBUF[10]));
  IBUF \FFTInRe_IBUF[1]_inst 
       (.I(FFTInRe[1]),
        .O(FFTInRe_IBUF[1]));
  IBUF \FFTInRe_IBUF[2]_inst 
       (.I(FFTInRe[2]),
        .O(FFTInRe_IBUF[2]));
  IBUF \FFTInRe_IBUF[3]_inst 
       (.I(FFTInRe[3]),
        .O(FFTInRe_IBUF[3]));
  IBUF \FFTInRe_IBUF[4]_inst 
       (.I(FFTInRe[4]),
        .O(FFTInRe_IBUF[4]));
  IBUF \FFTInRe_IBUF[5]_inst 
       (.I(FFTInRe[5]),
        .O(FFTInRe_IBUF[5]));
  IBUF \FFTInRe_IBUF[6]_inst 
       (.I(FFTInRe[6]),
        .O(FFTInRe_IBUF[6]));
  IBUF \FFTInRe_IBUF[7]_inst 
       (.I(FFTInRe[7]),
        .O(FFTInRe_IBUF[7]));
  IBUF \FFTInRe_IBUF[8]_inst 
       (.I(FFTInRe[8]),
        .O(FFTInRe_IBUF[8]));
  IBUF \FFTInRe_IBUF[9]_inst 
       (.I(FFTInRe[9]),
        .O(FFTInRe_IBUF[9]));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutIm_FF_r_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[0]),
        .Q(FFTOutIm_OBUF[0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutIm_FF_r_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[10]),
        .Q(FFTOutIm_OBUF[10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutIm_FF_r_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[1]),
        .Q(FFTOutIm_OBUF[1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutIm_FF_r_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[2]),
        .Q(FFTOutIm_OBUF[2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutIm_FF_r_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[3]),
        .Q(FFTOutIm_OBUF[3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutIm_FF_r_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[4]),
        .Q(FFTOutIm_OBUF[4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutIm_FF_r_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[5]),
        .Q(FFTOutIm_OBUF[5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutIm_FF_r_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[6]),
        .Q(FFTOutIm_OBUF[6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutIm_FF_r_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[7]),
        .Q(FFTOutIm_OBUF[7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutIm_FF_r_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[8]),
        .Q(FFTOutIm_OBUF[8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutIm_FF_r_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[9]),
        .Q(FFTOutIm_OBUF[9]),
        .R(i_rst_IBUF));
  OBUF \FFTOutIm_OBUF[0]_inst 
       (.I(FFTOutIm_OBUF[0]),
        .O(FFTOutIm[0]));
  OBUF \FFTOutIm_OBUF[10]_inst 
       (.I(FFTOutIm_OBUF[10]),
        .O(FFTOutIm[10]));
  OBUF \FFTOutIm_OBUF[1]_inst 
       (.I(FFTOutIm_OBUF[1]),
        .O(FFTOutIm[1]));
  OBUF \FFTOutIm_OBUF[2]_inst 
       (.I(FFTOutIm_OBUF[2]),
        .O(FFTOutIm[2]));
  OBUF \FFTOutIm_OBUF[3]_inst 
       (.I(FFTOutIm_OBUF[3]),
        .O(FFTOutIm[3]));
  OBUF \FFTOutIm_OBUF[4]_inst 
       (.I(FFTOutIm_OBUF[4]),
        .O(FFTOutIm[4]));
  OBUF \FFTOutIm_OBUF[5]_inst 
       (.I(FFTOutIm_OBUF[5]),
        .O(FFTOutIm[5]));
  OBUF \FFTOutIm_OBUF[6]_inst 
       (.I(FFTOutIm_OBUF[6]),
        .O(FFTOutIm[6]));
  OBUF \FFTOutIm_OBUF[7]_inst 
       (.I(FFTOutIm_OBUF[7]),
        .O(FFTOutIm[7]));
  OBUF \FFTOutIm_OBUF[8]_inst 
       (.I(FFTOutIm_OBUF[8]),
        .O(FFTOutIm[8]));
  OBUF \FFTOutIm_OBUF[9]_inst 
       (.I(FFTOutIm_OBUF[9]),
        .O(FFTOutIm[9]));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutRe_FF_r_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[11]),
        .Q(FFTOutRe_OBUF[0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutRe_FF_r_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[21]),
        .Q(FFTOutRe_OBUF[10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutRe_FF_r_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[12]),
        .Q(FFTOutRe_OBUF[1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutRe_FF_r_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[13]),
        .Q(FFTOutRe_OBUF[2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutRe_FF_r_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[14]),
        .Q(FFTOutRe_OBUF[3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutRe_FF_r_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[15]),
        .Q(FFTOutRe_OBUF[4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutRe_FF_r_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[16]),
        .Q(FFTOutRe_OBUF[5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutRe_FF_r_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[17]),
        .Q(FFTOutRe_OBUF[6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutRe_FF_r_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[18]),
        .Q(FFTOutRe_OBUF[7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutRe_FF_r_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[19]),
        .Q(FFTOutRe_OBUF[8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \FFTOutRe_FF_r_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_MemOut[20]),
        .Q(FFTOutRe_OBUF[9]),
        .R(i_rst_IBUF));
  OBUF \FFTOutRe_OBUF[0]_inst 
       (.I(FFTOutRe_OBUF[0]),
        .O(FFTOutRe[0]));
  OBUF \FFTOutRe_OBUF[10]_inst 
       (.I(FFTOutRe_OBUF[10]),
        .O(FFTOutRe[10]));
  OBUF \FFTOutRe_OBUF[1]_inst 
       (.I(FFTOutRe_OBUF[1]),
        .O(FFTOutRe[1]));
  OBUF \FFTOutRe_OBUF[2]_inst 
       (.I(FFTOutRe_OBUF[2]),
        .O(FFTOutRe[2]));
  OBUF \FFTOutRe_OBUF[3]_inst 
       (.I(FFTOutRe_OBUF[3]),
        .O(FFTOutRe[3]));
  OBUF \FFTOutRe_OBUF[4]_inst 
       (.I(FFTOutRe_OBUF[4]),
        .O(FFTOutRe[4]));
  OBUF \FFTOutRe_OBUF[5]_inst 
       (.I(FFTOutRe_OBUF[5]),
        .O(FFTOutRe[5]));
  OBUF \FFTOutRe_OBUF[6]_inst 
       (.I(FFTOutRe_OBUF[6]),
        .O(FFTOutRe[6]));
  OBUF \FFTOutRe_OBUF[7]_inst 
       (.I(FFTOutRe_OBUF[7]),
        .O(FFTOutRe[7]));
  OBUF \FFTOutRe_OBUF[8]_inst 
       (.I(FFTOutRe_OBUF[8]),
        .O(FFTOutRe[8]));
  OBUF \FFTOutRe_OBUF[9]_inst 
       (.I(FFTOutRe_OBUF[9]),
        .O(FFTOutRe[9]));
  FDRE #(
    .INIT(1'b0)) 
    FFT_out_valid_FF_r_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(w_out_valid),
        .Q(FFT_out_valid_OBUF),
        .R(i_rst_IBUF));
  OBUF FFT_out_valid_OBUF_inst
       (.I(FFT_out_valid_OBUF),
        .O(FFT_out_valid));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownIm_FF_r_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_im_stage[4] [0]),
        .Q(MDCOutDownIm_OBUF[0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownIm_FF_r_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_im_stage[4] [10]),
        .Q(MDCOutDownIm_OBUF[10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownIm_FF_r_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_im_stage[4] [1]),
        .Q(MDCOutDownIm_OBUF[1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownIm_FF_r_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_im_stage[4] [2]),
        .Q(MDCOutDownIm_OBUF[2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownIm_FF_r_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_im_stage[4] [3]),
        .Q(MDCOutDownIm_OBUF[3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownIm_FF_r_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_im_stage[4] [4]),
        .Q(MDCOutDownIm_OBUF[4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownIm_FF_r_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_im_stage[4] [5]),
        .Q(MDCOutDownIm_OBUF[5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownIm_FF_r_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_im_stage[4] [6]),
        .Q(MDCOutDownIm_OBUF[6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownIm_FF_r_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_im_stage[4] [7]),
        .Q(MDCOutDownIm_OBUF[7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownIm_FF_r_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_im_stage[4] [8]),
        .Q(MDCOutDownIm_OBUF[8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownIm_FF_r_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_im_stage[4] [9]),
        .Q(MDCOutDownIm_OBUF[9]),
        .R(i_rst_IBUF));
  OBUF \MDCOutDownIm_OBUF[0]_inst 
       (.I(MDCOutDownIm_OBUF[0]),
        .O(MDCOutDownIm[0]));
  OBUF \MDCOutDownIm_OBUF[10]_inst 
       (.I(MDCOutDownIm_OBUF[10]),
        .O(MDCOutDownIm[10]));
  OBUF \MDCOutDownIm_OBUF[1]_inst 
       (.I(MDCOutDownIm_OBUF[1]),
        .O(MDCOutDownIm[1]));
  OBUF \MDCOutDownIm_OBUF[2]_inst 
       (.I(MDCOutDownIm_OBUF[2]),
        .O(MDCOutDownIm[2]));
  OBUF \MDCOutDownIm_OBUF[3]_inst 
       (.I(MDCOutDownIm_OBUF[3]),
        .O(MDCOutDownIm[3]));
  OBUF \MDCOutDownIm_OBUF[4]_inst 
       (.I(MDCOutDownIm_OBUF[4]),
        .O(MDCOutDownIm[4]));
  OBUF \MDCOutDownIm_OBUF[5]_inst 
       (.I(MDCOutDownIm_OBUF[5]),
        .O(MDCOutDownIm[5]));
  OBUF \MDCOutDownIm_OBUF[6]_inst 
       (.I(MDCOutDownIm_OBUF[6]),
        .O(MDCOutDownIm[6]));
  OBUF \MDCOutDownIm_OBUF[7]_inst 
       (.I(MDCOutDownIm_OBUF[7]),
        .O(MDCOutDownIm[7]));
  OBUF \MDCOutDownIm_OBUF[8]_inst 
       (.I(MDCOutDownIm_OBUF[8]),
        .O(MDCOutDownIm[8]));
  OBUF \MDCOutDownIm_OBUF[9]_inst 
       (.I(MDCOutDownIm_OBUF[9]),
        .O(MDCOutDownIm[9]));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownRe_FF_r_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_re_stage[4] [0]),
        .Q(MDCOutDownRe_OBUF[0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownRe_FF_r_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_re_stage[4] [10]),
        .Q(MDCOutDownRe_OBUF[10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownRe_FF_r_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_re_stage[4] [1]),
        .Q(MDCOutDownRe_OBUF[1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownRe_FF_r_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_re_stage[4] [2]),
        .Q(MDCOutDownRe_OBUF[2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownRe_FF_r_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_re_stage[4] [3]),
        .Q(MDCOutDownRe_OBUF[3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownRe_FF_r_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_re_stage[4] [4]),
        .Q(MDCOutDownRe_OBUF[4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownRe_FF_r_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_re_stage[4] [5]),
        .Q(MDCOutDownRe_OBUF[5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownRe_FF_r_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_re_stage[4] [6]),
        .Q(MDCOutDownRe_OBUF[6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownRe_FF_r_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_re_stage[4] [7]),
        .Q(MDCOutDownRe_OBUF[7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownRe_FF_r_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_re_stage[4] [8]),
        .Q(MDCOutDownRe_OBUF[8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutDownRe_FF_r_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_LO_re_stage[4] [9]),
        .Q(MDCOutDownRe_OBUF[9]),
        .R(i_rst_IBUF));
  OBUF \MDCOutDownRe_OBUF[0]_inst 
       (.I(MDCOutDownRe_OBUF[0]),
        .O(MDCOutDownRe[0]));
  OBUF \MDCOutDownRe_OBUF[10]_inst 
       (.I(MDCOutDownRe_OBUF[10]),
        .O(MDCOutDownRe[10]));
  OBUF \MDCOutDownRe_OBUF[1]_inst 
       (.I(MDCOutDownRe_OBUF[1]),
        .O(MDCOutDownRe[1]));
  OBUF \MDCOutDownRe_OBUF[2]_inst 
       (.I(MDCOutDownRe_OBUF[2]),
        .O(MDCOutDownRe[2]));
  OBUF \MDCOutDownRe_OBUF[3]_inst 
       (.I(MDCOutDownRe_OBUF[3]),
        .O(MDCOutDownRe[3]));
  OBUF \MDCOutDownRe_OBUF[4]_inst 
       (.I(MDCOutDownRe_OBUF[4]),
        .O(MDCOutDownRe[4]));
  OBUF \MDCOutDownRe_OBUF[5]_inst 
       (.I(MDCOutDownRe_OBUF[5]),
        .O(MDCOutDownRe[5]));
  OBUF \MDCOutDownRe_OBUF[6]_inst 
       (.I(MDCOutDownRe_OBUF[6]),
        .O(MDCOutDownRe[6]));
  OBUF \MDCOutDownRe_OBUF[7]_inst 
       (.I(MDCOutDownRe_OBUF[7]),
        .O(MDCOutDownRe[7]));
  OBUF \MDCOutDownRe_OBUF[8]_inst 
       (.I(MDCOutDownRe_OBUF[8]),
        .O(MDCOutDownRe[8]));
  OBUF \MDCOutDownRe_OBUF[9]_inst 
       (.I(MDCOutDownRe_OBUF[9]),
        .O(MDCOutDownRe[9]));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpIm_FF_r_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[4] [0]),
        .Q(MDCOutUpIm_OBUF[0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpIm_FF_r_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[4] [10]),
        .Q(MDCOutUpIm_OBUF[10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpIm_FF_r_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[4] [1]),
        .Q(MDCOutUpIm_OBUF[1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpIm_FF_r_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[4] [2]),
        .Q(MDCOutUpIm_OBUF[2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpIm_FF_r_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[4] [3]),
        .Q(MDCOutUpIm_OBUF[3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpIm_FF_r_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[4] [4]),
        .Q(MDCOutUpIm_OBUF[4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpIm_FF_r_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[4] [5]),
        .Q(MDCOutUpIm_OBUF[5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpIm_FF_r_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[4] [6]),
        .Q(MDCOutUpIm_OBUF[6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpIm_FF_r_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[4] [7]),
        .Q(MDCOutUpIm_OBUF[7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpIm_FF_r_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[4] [8]),
        .Q(MDCOutUpIm_OBUF[8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpIm_FF_r_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[4] [9]),
        .Q(MDCOutUpIm_OBUF[9]),
        .R(i_rst_IBUF));
  OBUF \MDCOutUpIm_OBUF[0]_inst 
       (.I(MDCOutUpIm_OBUF[0]),
        .O(MDCOutUpIm[0]));
  OBUF \MDCOutUpIm_OBUF[10]_inst 
       (.I(MDCOutUpIm_OBUF[10]),
        .O(MDCOutUpIm[10]));
  OBUF \MDCOutUpIm_OBUF[1]_inst 
       (.I(MDCOutUpIm_OBUF[1]),
        .O(MDCOutUpIm[1]));
  OBUF \MDCOutUpIm_OBUF[2]_inst 
       (.I(MDCOutUpIm_OBUF[2]),
        .O(MDCOutUpIm[2]));
  OBUF \MDCOutUpIm_OBUF[3]_inst 
       (.I(MDCOutUpIm_OBUF[3]),
        .O(MDCOutUpIm[3]));
  OBUF \MDCOutUpIm_OBUF[4]_inst 
       (.I(MDCOutUpIm_OBUF[4]),
        .O(MDCOutUpIm[4]));
  OBUF \MDCOutUpIm_OBUF[5]_inst 
       (.I(MDCOutUpIm_OBUF[5]),
        .O(MDCOutUpIm[5]));
  OBUF \MDCOutUpIm_OBUF[6]_inst 
       (.I(MDCOutUpIm_OBUF[6]),
        .O(MDCOutUpIm[6]));
  OBUF \MDCOutUpIm_OBUF[7]_inst 
       (.I(MDCOutUpIm_OBUF[7]),
        .O(MDCOutUpIm[7]));
  OBUF \MDCOutUpIm_OBUF[8]_inst 
       (.I(MDCOutUpIm_OBUF[8]),
        .O(MDCOutUpIm[8]));
  OBUF \MDCOutUpIm_OBUF[9]_inst 
       (.I(MDCOutUpIm_OBUF[9]),
        .O(MDCOutUpIm[9]));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpRe_FF_r_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[4] [0]),
        .Q(MDCOutUpRe_OBUF[0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpRe_FF_r_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[4] [10]),
        .Q(MDCOutUpRe_OBUF[10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpRe_FF_r_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[4] [1]),
        .Q(MDCOutUpRe_OBUF[1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpRe_FF_r_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[4] [2]),
        .Q(MDCOutUpRe_OBUF[2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpRe_FF_r_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[4] [3]),
        .Q(MDCOutUpRe_OBUF[3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpRe_FF_r_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[4] [4]),
        .Q(MDCOutUpRe_OBUF[4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpRe_FF_r_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[4] [5]),
        .Q(MDCOutUpRe_OBUF[5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpRe_FF_r_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[4] [6]),
        .Q(MDCOutUpRe_OBUF[6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpRe_FF_r_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[4] [7]),
        .Q(MDCOutUpRe_OBUF[7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpRe_FF_r_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[4] [8]),
        .Q(MDCOutUpRe_OBUF[8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \MDCOutUpRe_FF_r_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[4] [9]),
        .Q(MDCOutUpRe_OBUF[9]),
        .R(i_rst_IBUF));
  OBUF \MDCOutUpRe_OBUF[0]_inst 
       (.I(MDCOutUpRe_OBUF[0]),
        .O(MDCOutUpRe[0]));
  OBUF \MDCOutUpRe_OBUF[10]_inst 
       (.I(MDCOutUpRe_OBUF[10]),
        .O(MDCOutUpRe[10]));
  OBUF \MDCOutUpRe_OBUF[1]_inst 
       (.I(MDCOutUpRe_OBUF[1]),
        .O(MDCOutUpRe[1]));
  OBUF \MDCOutUpRe_OBUF[2]_inst 
       (.I(MDCOutUpRe_OBUF[2]),
        .O(MDCOutUpRe[2]));
  OBUF \MDCOutUpRe_OBUF[3]_inst 
       (.I(MDCOutUpRe_OBUF[3]),
        .O(MDCOutUpRe[3]));
  OBUF \MDCOutUpRe_OBUF[4]_inst 
       (.I(MDCOutUpRe_OBUF[4]),
        .O(MDCOutUpRe[4]));
  OBUF \MDCOutUpRe_OBUF[5]_inst 
       (.I(MDCOutUpRe_OBUF[5]),
        .O(MDCOutUpRe[5]));
  OBUF \MDCOutUpRe_OBUF[6]_inst 
       (.I(MDCOutUpRe_OBUF[6]),
        .O(MDCOutUpRe[6]));
  OBUF \MDCOutUpRe_OBUF[7]_inst 
       (.I(MDCOutUpRe_OBUF[7]),
        .O(MDCOutUpRe[7]));
  OBUF \MDCOutUpRe_OBUF[8]_inst 
       (.I(MDCOutUpRe_OBUF[8]),
        .O(MDCOutUpRe[8]));
  OBUF \MDCOutUpRe_OBUF[9]_inst 
       (.I(MDCOutUpRe_OBUF[9]),
        .O(MDCOutUpRe[9]));
  LUT6 #(
    .INIT(64'h02222222A8888888)) 
    MDC_out_valid_FF_r_i_1
       (.I0(flag_start_out_r),
        .I1(cnt_r_reg__0[3]),
        .I2(cnt_r_reg__0[2]),
        .I3(cnt_r_reg__0[1]),
        .I4(cnt_r_reg[0]),
        .I5(cnt_r_reg[4]),
        .O(MDC_out_valid_FF_r0));
  FDRE #(
    .INIT(1'b0)) 
    MDC_out_valid_FF_r_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(MDC_out_valid_FF_r0),
        .Q(MDC_out_valid_OBUF),
        .R(i_rst_IBUF));
  OBUF MDC_out_valid_OBUF_inst
       (.I(MDC_out_valid_OBUF),
        .O(MDC_out_valid));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[0] [0]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[0][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[0] [10]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[0][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[0] [1]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[0][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[0] [2]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[0][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[0] [3]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[0][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[0] [4]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[0][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[0] [5]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[0][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[0] [6]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[0][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[0] [7]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[0][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[0] [8]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[0][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[0] [9]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[0][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[1] [0]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[1][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[1][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[1] [10]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[1][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[1] [1]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[1][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[1] [2]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[1][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[1] [3]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[1][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[1] [4]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[1][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[1] [5]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[1][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[1] [6]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[1][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[1] [7]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[1][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[1][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[1] [8]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[1][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[1][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[1] [9]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[1][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[2][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[2] [0]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[2][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[2][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[2] [10]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[2][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[2][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[2] [1]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[2][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[2][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[2] [2]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[2][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[2][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[2] [3]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[2][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[2][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[2] [4]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[2][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[2][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[2] [5]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[2][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[2][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[2] [6]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[2][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[2][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[2] [7]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[2][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[2][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[2] [8]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[2][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[2][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[2] [9]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[2][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[3] [0]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[3][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[3] [10]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[3][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[3] [1]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[3][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[3] [2]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[3][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[3] [3]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[3][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[3] [4]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[3][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[3] [5]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[3][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[3] [6]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[3][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[3] [7]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[3][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[3] [8]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[3][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_im_pipe_r_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_im_stage[3] [9]),
        .Q(\butterfly_UO_im_pipe_r_reg_n_0_[3][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[0] [0]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[0][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[0] [10]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[0][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[0] [1]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[0][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[0] [2]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[0][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[0] [3]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[0][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[0] [4]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[0][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[0] [5]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[0][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[0] [6]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[0][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[0] [7]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[0][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[0] [8]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[0][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[0] [9]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[0][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[1] [0]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[1][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[1][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[1] [10]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[1][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[1] [1]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[1][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[1] [2]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[1][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[1] [3]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[1][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[1] [4]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[1][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[1] [5]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[1][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[1] [6]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[1][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[1] [7]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[1][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[1][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[1] [8]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[1][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[1][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[1] [9]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[1][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[2][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[2] [0]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[2][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[2][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[2] [10]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[2][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[2][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[2] [1]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[2][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[2][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[2] [2]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[2][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[2][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[2] [3]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[2][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[2][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[2] [4]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[2][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[2][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[2] [5]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[2][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[2][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[2] [6]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[2][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[2][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[2] [7]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[2][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[2][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[2] [8]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[2][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[2][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[2] [9]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[2][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[3] [0]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[3][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[3] [10]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[3][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[3] [1]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[3][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[3] [2]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[3][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[3] [3]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[3][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[3] [4]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[3][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[3] [5]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[3][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[3] [6]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[3][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[3] [7]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[3][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[3] [8]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[3][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \butterfly_UO_re_pipe_r_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_butterfly_UO_re_stage[3] [9]),
        .Q(\butterfly_UO_re_pipe_r_reg_n_0_[3][9] ),
        .R(i_rst_IBUF));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_r[1]_i_1 
       (.I0(cnt_r_reg[0]),
        .I1(cnt_r_reg__0[1]),
        .O(\w_addr_stage[1] ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cnt_r[3]_i_1 
       (.I0(cnt_r_reg__0[1]),
        .I1(cnt_r_reg[0]),
        .I2(cnt_r_reg__0[2]),
        .I3(cnt_r_reg__0[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cnt_r[4]_i_1 
       (.I0(cnt_r_reg__0[2]),
        .I1(cnt_r_reg[0]),
        .I2(cnt_r_reg__0[1]),
        .I3(cnt_r_reg__0[3]),
        .I4(cnt_r_reg[4]),
        .O(p_0_in[4]));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_r_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(flag_start_cal_r),
        .D(\w_addr_stage[3] ),
        .Q(cnt_r_reg[0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_r_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(flag_start_cal_r),
        .D(\w_addr_stage[1] ),
        .Q(cnt_r_reg__0[1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_r_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(flag_start_cal_r),
        .D(p_0_in[2]),
        .Q(cnt_r_reg__0[2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_r_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(flag_start_cal_r),
        .D(p_0_in[3]),
        .Q(cnt_r_reg__0[3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_r_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(flag_start_cal_r),
        .D(p_0_in[4]),
        .Q(cnt_r_reg[4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[1] [0]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[0][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[1] [10]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[0][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[1] [1]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[0][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[1] [2]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[0][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[1] [3]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[0][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[1] [4]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[0][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[1] [5]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[0][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[1] [6]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[0][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[1] [7]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[0][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[1] [8]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[0][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[1] [9]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[0][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[2] [0]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[1][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[1][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[2] [10]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[1][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[2] [1]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[1][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[2] [2]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[1][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[2] [3]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[1][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[2] [4]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[1][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[2] [5]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[1][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[2] [6]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[1][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[2] [7]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[1][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[1][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[2] [8]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[1][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[1][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[2] [9]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[1][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[2][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[3] [0]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[2][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[2][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[3] [10]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[2][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[2][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[3] [1]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[2][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[2][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[3] [2]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[2][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[2][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[3] [3]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[2][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[2][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[3] [4]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[2][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[2][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[3] [5]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[2][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[2][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[3] [6]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[2][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[2][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[3] [7]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[2][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[2][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[3] [8]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[2][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[2][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[3] [9]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[2][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[4] [0]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[3][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[4] [10]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[3][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[4] [1]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[3][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[4] [2]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[3][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[4] [3]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[3][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[4] [4]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[3][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[4] [5]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[3][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[4] [6]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[3][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[4] [7]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[3][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[4] [8]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[3][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_im_pipe_r_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_im_stage[4] [9]),
        .Q(\commutator_LO_im_pipe_r_reg_n_0_[3][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[1] [0]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[0][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[1] [10]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[0][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[1] [1]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[0][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[1] [2]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[0][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[1] [3]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[0][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[1] [4]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[0][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[1] [5]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[0][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[1] [6]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[0][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[1] [7]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[0][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[1] [8]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[0][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[1] [9]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[0][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[2] [0]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[1][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[1][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[2] [10]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[1][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[2] [1]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[1][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[2] [2]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[1][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[2] [3]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[1][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[2] [4]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[1][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[2] [5]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[1][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[2] [6]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[1][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[2] [7]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[1][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[1][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[2] [8]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[1][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[1][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[2] [9]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[1][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[2][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[3] [0]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[2][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[2][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[3] [10]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[2][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[2][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[3] [1]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[2][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[2][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[3] [2]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[2][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[2][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[3] [3]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[2][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[2][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[3] [4]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[2][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[2][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[3] [5]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[2][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[2][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[3] [6]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[2][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[2][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[3] [7]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[2][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[2][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[3] [8]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[2][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[2][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[3] [9]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[2][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[4] [0]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[3][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[4] [10]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[3][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[4] [1]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[3][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[4] [2]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[3][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[4] [3]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[3][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[4] [4]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[3][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[4] [5]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[3][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[4] [6]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[3][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[4] [7]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[3][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[4] [8]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[3][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_LO_re_pipe_r_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_LO_re_stage[4] [9]),
        .Q(\commutator_LO_re_pipe_r_reg_n_0_[3][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[2][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[3] [0]),
        .Q(\commutator_UO_im_pipe_r_reg[2] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[2][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[3] [10]),
        .Q(\commutator_UO_im_pipe_r_reg[2] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[2][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[3] [1]),
        .Q(\commutator_UO_im_pipe_r_reg[2] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[2][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[3] [2]),
        .Q(\commutator_UO_im_pipe_r_reg[2] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[2][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[3] [3]),
        .Q(\commutator_UO_im_pipe_r_reg[2] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[2][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[3] [4]),
        .Q(\commutator_UO_im_pipe_r_reg[2] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[2][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[3] [5]),
        .Q(\commutator_UO_im_pipe_r_reg[2] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[2][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[3] [6]),
        .Q(\commutator_UO_im_pipe_r_reg[2] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[2][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[3] [7]),
        .Q(\commutator_UO_im_pipe_r_reg[2] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[2][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[3] [8]),
        .Q(\commutator_UO_im_pipe_r_reg[2] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[2][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[3] [9]),
        .Q(\commutator_UO_im_pipe_r_reg[2] [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[4] [0]),
        .Q(\commutator_UO_im_pipe_r_reg[3] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[4] [10]),
        .Q(\commutator_UO_im_pipe_r_reg[3] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[4] [1]),
        .Q(\commutator_UO_im_pipe_r_reg[3] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[4] [2]),
        .Q(\commutator_UO_im_pipe_r_reg[3] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[4] [3]),
        .Q(\commutator_UO_im_pipe_r_reg[3] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[4] [4]),
        .Q(\commutator_UO_im_pipe_r_reg[3] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[4] [5]),
        .Q(\commutator_UO_im_pipe_r_reg[3] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[4] [6]),
        .Q(\commutator_UO_im_pipe_r_reg[3] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[4] [7]),
        .Q(\commutator_UO_im_pipe_r_reg[3] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[4] [8]),
        .Q(\commutator_UO_im_pipe_r_reg[3] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_im_pipe_r_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_im_stage[4] [9]),
        .Q(\commutator_UO_im_pipe_r_reg[3] [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[2][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[3] [0]),
        .Q(\commutator_UO_re_pipe_r_reg[2] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[2][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[3] [10]),
        .Q(\commutator_UO_re_pipe_r_reg[2] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[2][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[3] [1]),
        .Q(\commutator_UO_re_pipe_r_reg[2] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[2][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[3] [2]),
        .Q(\commutator_UO_re_pipe_r_reg[2] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[2][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[3] [3]),
        .Q(\commutator_UO_re_pipe_r_reg[2] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[2][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[3] [4]),
        .Q(\commutator_UO_re_pipe_r_reg[2] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[2][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[3] [5]),
        .Q(\commutator_UO_re_pipe_r_reg[2] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[2][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[3] [6]),
        .Q(\commutator_UO_re_pipe_r_reg[2] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[2][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[3] [7]),
        .Q(\commutator_UO_re_pipe_r_reg[2] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[2][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[3] [8]),
        .Q(\commutator_UO_re_pipe_r_reg[2] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[2][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[3] [9]),
        .Q(\commutator_UO_re_pipe_r_reg[2] [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[4] [0]),
        .Q(\commutator_UO_re_pipe_r_reg[3] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[4] [10]),
        .Q(\commutator_UO_re_pipe_r_reg[3] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[4] [1]),
        .Q(\commutator_UO_re_pipe_r_reg[3] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[4] [2]),
        .Q(\commutator_UO_re_pipe_r_reg[3] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[4] [3]),
        .Q(\commutator_UO_re_pipe_r_reg[3] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[4] [4]),
        .Q(\commutator_UO_re_pipe_r_reg[3] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[4] [5]),
        .Q(\commutator_UO_re_pipe_r_reg[3] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[4] [6]),
        .Q(\commutator_UO_re_pipe_r_reg[3] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[4] [7]),
        .Q(\commutator_UO_re_pipe_r_reg[3] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[4] [8]),
        .Q(\commutator_UO_re_pipe_r_reg[3] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \commutator_UO_re_pipe_r_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\w_commutator_UO_re_stage[4] [9]),
        .Q(\commutator_UO_re_pipe_r_reg[3] [9]),
        .R(i_rst_IBUF));
  delay_element__parameterized0 delay_element_L_stage2
       (.D(\w_commutator_LO_im_stage[1] ),
        .\DFF_re_r_reg[7][10]_0 (\w_commutator_LO_re_stage[1] ),
        .\DFF_re_r_reg[7][10]_1 (delay_element_U_stage1_n_2),
        .Q({\butterfly_UO_im_pipe_r_reg_n_0_[0][10] ,\butterfly_UO_im_pipe_r_reg_n_0_[0][9] ,\butterfly_UO_im_pipe_r_reg_n_0_[0][8] ,\butterfly_UO_im_pipe_r_reg_n_0_[0][7] ,\butterfly_UO_im_pipe_r_reg_n_0_[0][6] ,\butterfly_UO_im_pipe_r_reg_n_0_[0][5] ,\butterfly_UO_im_pipe_r_reg_n_0_[0][4] ,\butterfly_UO_im_pipe_r_reg_n_0_[0][3] ,\butterfly_UO_im_pipe_r_reg_n_0_[0][2] ,\butterfly_UO_im_pipe_r_reg_n_0_[0][1] ,\butterfly_UO_im_pipe_r_reg_n_0_[0][0] }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\commutator_LO_im_pipe_r_reg[0][0] (delay_element_U_stage2_n_0),
        .\commutator_LO_re_pipe_r_reg[0][10] ({\butterfly_UO_re_pipe_r_reg_n_0_[0][10] ,\butterfly_UO_re_pipe_r_reg_n_0_[0][9] ,\butterfly_UO_re_pipe_r_reg_n_0_[0][8] ,\butterfly_UO_re_pipe_r_reg_n_0_[0][7] ,\butterfly_UO_re_pipe_r_reg_n_0_[0][6] ,\butterfly_UO_re_pipe_r_reg_n_0_[0][5] ,\butterfly_UO_re_pipe_r_reg_n_0_[0][4] ,\butterfly_UO_re_pipe_r_reg_n_0_[0][3] ,\butterfly_UO_re_pipe_r_reg_n_0_[0][2] ,\butterfly_UO_re_pipe_r_reg_n_0_[0][1] ,\butterfly_UO_re_pipe_r_reg_n_0_[0][0] }),
        .i_rst_IBUF(i_rst_IBUF),
        .\w_commutator_UO_im_stage[1] (\w_commutator_UO_im_stage[1] ),
        .\w_commutator_UO_re_stage[1] (\w_commutator_UO_re_stage[1] ),
        .\w_twiddle_mul_result_im_stage[0] (\w_twiddle_mul_result_im_stage[0] ),
        .\w_twiddle_mul_result_re_stage[0] (\w_twiddle_mul_result_re_stage[0] ));
  delay_element__parameterized1 delay_element_L_stage3
       (.D(\w_commutator_LO_im_stage[2] ),
        .\DFF_re_r_reg[3][10]_0 (\w_commutator_LO_re_stage[2] ),
        .\DFF_re_r_reg[3][10]_1 (delay_element_U_stage1_n_0),
        .Q({\butterfly_UO_im_pipe_r_reg_n_0_[1][10] ,\butterfly_UO_im_pipe_r_reg_n_0_[1][9] ,\butterfly_UO_im_pipe_r_reg_n_0_[1][8] ,\butterfly_UO_im_pipe_r_reg_n_0_[1][7] ,\butterfly_UO_im_pipe_r_reg_n_0_[1][6] ,\butterfly_UO_im_pipe_r_reg_n_0_[1][5] ,\butterfly_UO_im_pipe_r_reg_n_0_[1][4] ,\butterfly_UO_im_pipe_r_reg_n_0_[1][3] ,\butterfly_UO_im_pipe_r_reg_n_0_[1][2] ,\butterfly_UO_im_pipe_r_reg_n_0_[1][1] ,\butterfly_UO_im_pipe_r_reg_n_0_[1][0] }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\commutator_LO_im_pipe_r_reg[1][0] (delay_element_U_stage3_n_0),
        .\commutator_LO_re_pipe_r_reg[1][10] ({\butterfly_UO_re_pipe_r_reg_n_0_[1][10] ,\butterfly_UO_re_pipe_r_reg_n_0_[1][9] ,\butterfly_UO_re_pipe_r_reg_n_0_[1][8] ,\butterfly_UO_re_pipe_r_reg_n_0_[1][7] ,\butterfly_UO_re_pipe_r_reg_n_0_[1][6] ,\butterfly_UO_re_pipe_r_reg_n_0_[1][5] ,\butterfly_UO_re_pipe_r_reg_n_0_[1][4] ,\butterfly_UO_re_pipe_r_reg_n_0_[1][3] ,\butterfly_UO_re_pipe_r_reg_n_0_[1][2] ,\butterfly_UO_re_pipe_r_reg_n_0_[1][1] ,\butterfly_UO_re_pipe_r_reg_n_0_[1][0] }),
        .i_rst_IBUF(i_rst_IBUF),
        .\w_commutator_UO_im_stage[2] (\w_commutator_UO_im_stage[2] ),
        .\w_commutator_UO_re_stage[2] (\w_commutator_UO_re_stage[2] ),
        .\w_twiddle_mul_result_im_stage[1] (\w_twiddle_mul_result_im_stage[1] ),
        .\w_twiddle_mul_result_re_stage[1] (\w_twiddle_mul_result_re_stage[1] ));
  delay_element__parameterized2 delay_element_L_stage4
       (.D(\w_twiddle_mul_result_re_stage[2] ),
        .\DFF_im_r_reg[0][10]_0 (\w_twiddle_mul_result_im_stage[2] ),
        .\DFF_im_r_reg[1][10]_0 (\w_commutator_LO_im_stage[3] ),
        .\DFF_re_r_reg[1][10]_0 (\w_commutator_LO_re_stage[3] ),
        .Q({cnt_r_reg[4],cnt_r_reg__0,cnt_r_reg[0]}),
        .\butterfly_UO_im_pipe_r_reg[2][10] (\w_commutator_UO_im_stage[3] ),
        .\butterfly_UO_re_pipe_r_reg[2][10] (\w_commutator_UO_re_stage[3] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\commutator_UO_im_pipe_r_reg[2][10] ({\butterfly_UO_im_pipe_r_reg_n_0_[2][10] ,\butterfly_UO_im_pipe_r_reg_n_0_[2][9] ,\butterfly_UO_im_pipe_r_reg_n_0_[2][8] ,\butterfly_UO_im_pipe_r_reg_n_0_[2][7] ,\butterfly_UO_im_pipe_r_reg_n_0_[2][6] ,\butterfly_UO_im_pipe_r_reg_n_0_[2][5] ,\butterfly_UO_im_pipe_r_reg_n_0_[2][4] ,\butterfly_UO_im_pipe_r_reg_n_0_[2][3] ,\butterfly_UO_im_pipe_r_reg_n_0_[2][2] ,\butterfly_UO_im_pipe_r_reg_n_0_[2][1] ,\butterfly_UO_im_pipe_r_reg_n_0_[2][0] }),
        .\commutator_UO_re_pipe_r_reg[2][10] ({\butterfly_UO_re_pipe_r_reg_n_0_[2][10] ,\butterfly_UO_re_pipe_r_reg_n_0_[2][9] ,\butterfly_UO_re_pipe_r_reg_n_0_[2][8] ,\butterfly_UO_re_pipe_r_reg_n_0_[2][7] ,\butterfly_UO_re_pipe_r_reg_n_0_[2][6] ,\butterfly_UO_re_pipe_r_reg_n_0_[2][5] ,\butterfly_UO_re_pipe_r_reg_n_0_[2][4] ,\butterfly_UO_re_pipe_r_reg_n_0_[2][3] ,\butterfly_UO_re_pipe_r_reg_n_0_[2][2] ,\butterfly_UO_re_pipe_r_reg_n_0_[2][1] ,\butterfly_UO_re_pipe_r_reg_n_0_[2][0] }),
        .i_rst_IBUF(i_rst_IBUF));
  delay_element__parameterized3 delay_element_L_stage5
       (.D(\w_twiddle_mul_result_re_stage[3] ),
        .\DFF_im_r_reg[0][10]_0 (\w_commutator_LO_im_stage[4] ),
        .\DFF_im_r_reg[0][10]_1 (\w_twiddle_mul_result_im_stage[3] ),
        .\DFF_re_r_reg[0][10]_0 (\w_commutator_LO_re_stage[4] ),
        .Q({cnt_r_reg[4],cnt_r_reg__0,cnt_r_reg[0]}),
        .\butterfly_UO_im_pipe_r_reg[3][10] (\w_commutator_UO_im_stage[4] ),
        .\butterfly_UO_re_pipe_r_reg[3][10] (\w_commutator_UO_re_stage[4] ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\commutator_UO_im_pipe_r_reg[3][10] ({\butterfly_UO_im_pipe_r_reg_n_0_[3][10] ,\butterfly_UO_im_pipe_r_reg_n_0_[3][9] ,\butterfly_UO_im_pipe_r_reg_n_0_[3][8] ,\butterfly_UO_im_pipe_r_reg_n_0_[3][7] ,\butterfly_UO_im_pipe_r_reg_n_0_[3][6] ,\butterfly_UO_im_pipe_r_reg_n_0_[3][5] ,\butterfly_UO_im_pipe_r_reg_n_0_[3][4] ,\butterfly_UO_im_pipe_r_reg_n_0_[3][3] ,\butterfly_UO_im_pipe_r_reg_n_0_[3][2] ,\butterfly_UO_im_pipe_r_reg_n_0_[3][1] ,\butterfly_UO_im_pipe_r_reg_n_0_[3][0] }),
        .\commutator_UO_re_pipe_r_reg[3][10] ({\butterfly_UO_re_pipe_r_reg_n_0_[3][10] ,\butterfly_UO_re_pipe_r_reg_n_0_[3][9] ,\butterfly_UO_re_pipe_r_reg_n_0_[3][8] ,\butterfly_UO_re_pipe_r_reg_n_0_[3][7] ,\butterfly_UO_re_pipe_r_reg_n_0_[3][6] ,\butterfly_UO_re_pipe_r_reg_n_0_[3][5] ,\butterfly_UO_re_pipe_r_reg_n_0_[3][4] ,\butterfly_UO_re_pipe_r_reg_n_0_[3][3] ,\butterfly_UO_re_pipe_r_reg_n_0_[3][2] ,\butterfly_UO_re_pipe_r_reg_n_0_[3][1] ,\butterfly_UO_re_pipe_r_reg_n_0_[3][0] }),
        .i_rst_IBUF(i_rst_IBUF));
  delay_element delay_element_U_stage1
       (.D(\w_butterfly_UO_re_stage[0] ),
        .\DFF_im_r_reg[15][9]_0 (\w_butterfly_UO_im_stage[0] ),
        .\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 (cnt_r_reg[4]),
        .\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 (FFTInRe_FF_r),
        .DFF_re_r_reg_r_1_0(delay_element_U_stage1_n_0),
        .DFF_re_r_reg_r_2_0(delay_element_U_stage1_n_1),
        .DFF_re_r_reg_r_5_0(delay_element_U_stage1_n_2),
        .DFF_re_r_reg_r_6_0(delay_element_U_stage1_n_3),
        .Q(FFTInIm_FF_r),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_butterfly_LI_im(\w_commutator_LO_im_stage[0] ),
        .i_butterfly_LI_re(\w_commutator_LO_re_stage[0] ),
        .i_butterfly_LO_im(\w_butterfly_LO_im_stage[0] ),
        .i_butterfly_LO_re(\w_butterfly_LO_re_stage[0] ),
        .i_rst_IBUF(i_rst_IBUF));
  delay_element__parameterized0_0 delay_element_U_stage2
       (.D(\w_butterfly_UO_re_stage[1] ),
        .\DFF_im_r_reg[7][9]_0 (\w_butterfly_UO_im_stage[1] ),
        .\DFF_re_r_reg[7][10]_0 (delay_element_U_stage1_n_3),
        .Q({cnt_r_reg[4],cnt_r_reg__0,cnt_r_reg[0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\cnt_r_reg[1] (delay_element_U_stage2_n_0),
        .i_butterfly_LO_im(\w_butterfly_LO_im_stage[1] ),
        .i_butterfly_LO_re(\w_butterfly_LO_re_stage[1] ),
        .i_rst_IBUF(i_rst_IBUF),
        .prod_arbr({\commutator_LO_re_pipe_r_reg_n_0_[0][10] ,\commutator_LO_re_pipe_r_reg_n_0_[0][9] ,\commutator_LO_re_pipe_r_reg_n_0_[0][8] ,\commutator_LO_re_pipe_r_reg_n_0_[0][7] ,\commutator_LO_re_pipe_r_reg_n_0_[0][6] ,\commutator_LO_re_pipe_r_reg_n_0_[0][5] ,\commutator_LO_re_pipe_r_reg_n_0_[0][4] ,\commutator_LO_re_pipe_r_reg_n_0_[0][3] ,\commutator_LO_re_pipe_r_reg_n_0_[0][2] ,\commutator_LO_re_pipe_r_reg_n_0_[0][1] ,\commutator_LO_re_pipe_r_reg_n_0_[0][0] }),
        .result_re({\commutator_LO_im_pipe_r_reg_n_0_[0][10] ,\commutator_LO_im_pipe_r_reg_n_0_[0][9] ,\commutator_LO_im_pipe_r_reg_n_0_[0][8] ,\commutator_LO_im_pipe_r_reg_n_0_[0][7] ,\commutator_LO_im_pipe_r_reg_n_0_[0][6] ,\commutator_LO_im_pipe_r_reg_n_0_[0][5] ,\commutator_LO_im_pipe_r_reg_n_0_[0][4] ,\commutator_LO_im_pipe_r_reg_n_0_[0][3] ,\commutator_LO_im_pipe_r_reg_n_0_[0][2] ,\commutator_LO_im_pipe_r_reg_n_0_[0][1] ,\commutator_LO_im_pipe_r_reg_n_0_[0][0] }),
        .\w_commutator_UO_im_stage[1] (\w_commutator_UO_im_stage[1] ),
        .\w_commutator_UO_re_stage[1] (\w_commutator_UO_re_stage[1] ));
  delay_element__parameterized1_1 delay_element_U_stage3
       (.D(\w_butterfly_UO_re_stage[2] ),
        .\DFF_im_r_reg[3][9]_0 (\w_butterfly_UO_im_stage[2] ),
        .\DFF_re_r_reg[3][10]_0 (delay_element_U_stage1_n_1),
        .Q({cnt_r_reg[4],cnt_r_reg__0,cnt_r_reg[0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\cnt_r_reg[3] (delay_element_U_stage3_n_0),
        .i_butterfly_LO_im(\w_butterfly_LO_im_stage[2] ),
        .i_butterfly_LO_re(\w_butterfly_LO_re_stage[2] ),
        .i_rst_IBUF(i_rst_IBUF),
        .prod_arbr({\commutator_LO_re_pipe_r_reg_n_0_[1][10] ,\commutator_LO_re_pipe_r_reg_n_0_[1][9] ,\commutator_LO_re_pipe_r_reg_n_0_[1][8] ,\commutator_LO_re_pipe_r_reg_n_0_[1][7] ,\commutator_LO_re_pipe_r_reg_n_0_[1][6] ,\commutator_LO_re_pipe_r_reg_n_0_[1][5] ,\commutator_LO_re_pipe_r_reg_n_0_[1][4] ,\commutator_LO_re_pipe_r_reg_n_0_[1][3] ,\commutator_LO_re_pipe_r_reg_n_0_[1][2] ,\commutator_LO_re_pipe_r_reg_n_0_[1][1] ,\commutator_LO_re_pipe_r_reg_n_0_[1][0] }),
        .result_re({\commutator_LO_im_pipe_r_reg_n_0_[1][10] ,\commutator_LO_im_pipe_r_reg_n_0_[1][9] ,\commutator_LO_im_pipe_r_reg_n_0_[1][8] ,\commutator_LO_im_pipe_r_reg_n_0_[1][7] ,\commutator_LO_im_pipe_r_reg_n_0_[1][6] ,\commutator_LO_im_pipe_r_reg_n_0_[1][5] ,\commutator_LO_im_pipe_r_reg_n_0_[1][4] ,\commutator_LO_im_pipe_r_reg_n_0_[1][3] ,\commutator_LO_im_pipe_r_reg_n_0_[1][2] ,\commutator_LO_im_pipe_r_reg_n_0_[1][1] ,\commutator_LO_im_pipe_r_reg_n_0_[1][0] }),
        .\w_commutator_UO_im_stage[2] (\w_commutator_UO_im_stage[2] ),
        .\w_commutator_UO_re_stage[2] (\w_commutator_UO_re_stage[2] ));
  delay_element__parameterized2_2 delay_element_U_stage4
       (.D(\w_butterfly_UO_re_stage[3] ),
        .\DFF_im_r_reg[0][10]_0 (\commutator_UO_im_pipe_r_reg[2] ),
        .\DFF_im_r_reg[1][9]_0 (\w_butterfly_UO_im_stage[3] ),
        .\DFF_re_r_reg[0][10]_0 (\commutator_UO_re_pipe_r_reg[2] ),
        .Q({\commutator_LO_re_pipe_r_reg_n_0_[2][10] ,\commutator_LO_re_pipe_r_reg_n_0_[2][9] ,\commutator_LO_re_pipe_r_reg_n_0_[2][8] ,\commutator_LO_re_pipe_r_reg_n_0_[2][7] ,\commutator_LO_re_pipe_r_reg_n_0_[2][6] ,\commutator_LO_re_pipe_r_reg_n_0_[2][5] ,\commutator_LO_re_pipe_r_reg_n_0_[2][4] ,\commutator_LO_re_pipe_r_reg_n_0_[2][3] ,\commutator_LO_re_pipe_r_reg_n_0_[2][2] ,\commutator_LO_re_pipe_r_reg_n_0_[2][1] ,\commutator_LO_re_pipe_r_reg_n_0_[2][0] }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_butterfly_LO_im(\w_butterfly_LO_im_stage[3] ),
        .i_butterfly_LO_re(\w_butterfly_LO_re_stage[3] ),
        .i_rst_IBUF(i_rst_IBUF),
        .result_re({\commutator_LO_im_pipe_r_reg_n_0_[2][10] ,\commutator_LO_im_pipe_r_reg_n_0_[2][9] ,\commutator_LO_im_pipe_r_reg_n_0_[2][8] ,\commutator_LO_im_pipe_r_reg_n_0_[2][7] ,\commutator_LO_im_pipe_r_reg_n_0_[2][6] ,\commutator_LO_im_pipe_r_reg_n_0_[2][5] ,\commutator_LO_im_pipe_r_reg_n_0_[2][4] ,\commutator_LO_im_pipe_r_reg_n_0_[2][3] ,\commutator_LO_im_pipe_r_reg_n_0_[2][2] ,\commutator_LO_im_pipe_r_reg_n_0_[2][1] ,\commutator_LO_im_pipe_r_reg_n_0_[2][0] }));
  delay_element__parameterized3_3 delay_element_U_stage5
       (.D(\w_butterfly_UO_re_stage[4] ),
        .\DFF_im_r_reg[0][10]_0 (\commutator_UO_im_pipe_r_reg[3] ),
        .\DFF_im_r_reg[0][9]_0 (\w_butterfly_UO_im_stage[4] ),
        .\DFF_re_r_reg[0][10]_0 (\commutator_UO_re_pipe_r_reg[3] ),
        .\MDCOutDownIm_FF_r_reg[10] ({\commutator_LO_im_pipe_r_reg_n_0_[3][10] ,\commutator_LO_im_pipe_r_reg_n_0_[3][9] ,\commutator_LO_im_pipe_r_reg_n_0_[3][8] ,\commutator_LO_im_pipe_r_reg_n_0_[3][7] ,\commutator_LO_im_pipe_r_reg_n_0_[3][6] ,\commutator_LO_im_pipe_r_reg_n_0_[3][5] ,\commutator_LO_im_pipe_r_reg_n_0_[3][4] ,\commutator_LO_im_pipe_r_reg_n_0_[3][3] ,\commutator_LO_im_pipe_r_reg_n_0_[3][2] ,\commutator_LO_im_pipe_r_reg_n_0_[3][1] ,\commutator_LO_im_pipe_r_reg_n_0_[3][0] }),
        .Q({\commutator_LO_re_pipe_r_reg_n_0_[3][10] ,\commutator_LO_re_pipe_r_reg_n_0_[3][9] ,\commutator_LO_re_pipe_r_reg_n_0_[3][8] ,\commutator_LO_re_pipe_r_reg_n_0_[3][7] ,\commutator_LO_re_pipe_r_reg_n_0_[3][6] ,\commutator_LO_re_pipe_r_reg_n_0_[3][5] ,\commutator_LO_re_pipe_r_reg_n_0_[3][4] ,\commutator_LO_re_pipe_r_reg_n_0_[3][3] ,\commutator_LO_re_pipe_r_reg_n_0_[3][2] ,\commutator_LO_re_pipe_r_reg_n_0_[3][1] ,\commutator_LO_re_pipe_r_reg_n_0_[3][0] }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\commutator_LO_im_pipe_r_reg[3][10] (\w_butterfly_LO_im_stage[4] ),
        .\commutator_LO_re_pipe_r_reg[3][10] (\w_butterfly_LO_re_stage[4] ),
        .i_rst_IBUF(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    flag_start_cal_r_reg
       (.C(clk_IBUF_BUFG),
        .CE(in_valid_IBUF),
        .D(in_valid_IBUF),
        .Q(flag_start_cal_r),
        .R(i_rst_IBUF));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    flag_start_out_r_i_1
       (.I0(in_valid_FF_r),
        .I1(cnt_r_reg__0[3]),
        .I2(cnt_r_reg[4]),
        .I3(cnt_r_reg__0[2]),
        .I4(flag_start_out_r_i_2_n_0),
        .I5(flag_start_out_r),
        .O(flag_start_out_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    flag_start_out_r_i_2
       (.I0(cnt_r_reg__0[1]),
        .I1(cnt_r_reg[0]),
        .O(flag_start_out_r_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    flag_start_out_r_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(flag_start_out_r_i_1_n_0),
        .Q(flag_start_out_r),
        .R(i_rst_IBUF));
  IBUF i_rst_IBUF_inst
       (.I(i_rst),
        .O(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    in_valid_FF_r_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(in_valid_IBUF),
        .Q(in_valid_FF_r),
        .R(i_rst_IBUF));
  IBUF in_valid_IBUF_inst
       (.I(in_valid),
        .O(in_valid_IBUF));
  pin_pon_buffer pin_pon_buffer_u0
       (.MDC_out_valid_OBUF(MDC_out_valid_OBUF),
        .Q(MDCOutUpRe_OBUF),
        .\bank_A_regfile_r_reg[26][10]_0 (MDCOutDownIm_OBUF),
        .\bank_A_regfile_r_reg[26][21]_0 (MDCOutDownRe_OBUF),
        .\bank_B_regfile_r_reg[15][10]_0 (MDCOutUpIm_OBUF),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_rst_IBUF(i_rst_IBUF),
        .out_valid(w_out_valid),
        .w_MemOut(w_MemOut));
  twiddle_mul twiddle_mul_stage1
       (.Q({cnt_r_reg[4],cnt_r_reg__0,cnt_r_reg[0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_butterfly_LI_im(\w_commutator_LO_im_stage[0] ),
        .i_butterfly_LI_re(\w_commutator_LO_re_stage[0] ),
        .i_butterfly_LO_im(\w_butterfly_LO_im_stage[0] ),
        .i_butterfly_LO_re(\w_butterfly_LO_re_stage[0] ),
        .i_rst_IBUF(i_rst_IBUF),
        .prod_arbr_i_23(FFTInRe_FF_r[10]),
        .result_re_i_22(FFTInIm_FF_r[10]),
        .\w_twiddle_mul_result_im_stage[0] (\w_twiddle_mul_result_im_stage[0] ),
        .\w_twiddle_mul_result_re_stage[0] (\w_twiddle_mul_result_re_stage[0] ));
  twiddle_mul_4 twiddle_mul_stage2
       (.A(\w_addr_stage[3] ),
        .Q({cnt_r_reg__0[2:1],cnt_r_reg[0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_butterfly_LO_im(\w_butterfly_LO_im_stage[1] ),
        .i_butterfly_LO_re(\w_butterfly_LO_re_stage[1] ),
        .i_rst_IBUF(i_rst_IBUF),
        .i_twiddle_factor_im(\w_ROM_out_re_stage[2] ),
        .i_twiddle_factor_re(p_0_in[2]),
        .\w_twiddle_mul_result_im_stage[1] (\w_twiddle_mul_result_im_stage[1] ),
        .\w_twiddle_mul_result_re_stage[1] (\w_twiddle_mul_result_re_stage[1] ));
  twiddle_mul_5 twiddle_mul_stage3
       (.D(\w_twiddle_mul_result_re_stage[2] ),
        .Q({cnt_r_reg__0[1],cnt_r_reg[0]}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_butterfly_LO_im(\w_butterfly_LO_im_stage[2] ),
        .i_butterfly_LO_re(\w_butterfly_LO_re_stage[2] ),
        .i_rst_IBUF(i_rst_IBUF),
        .i_twiddle_factor_re(\w_ROM_out_re_stage[2] ),
        .result_im_0(\w_twiddle_mul_result_im_stage[2] ));
  twiddle_mul_6 twiddle_mul_stage4
       (.A(\w_addr_stage[3] ),
        .D(\w_twiddle_mul_result_re_stage[3] ),
        .E(flag_start_cal_r),
        .Q(cnt_r_reg[0]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_butterfly_LO_im(\w_butterfly_LO_im_stage[3] ),
        .i_butterfly_LO_re(\w_butterfly_LO_re_stage[3] ),
        .i_rst_IBUF(i_rst_IBUF),
        .result_im_0(\w_twiddle_mul_result_im_stage[3] ));
endmodule

module delay_element
   (DFF_re_r_reg_r_1_0,
    DFF_re_r_reg_r_2_0,
    DFF_re_r_reg_r_5_0,
    DFF_re_r_reg_r_6_0,
    D,
    i_butterfly_LO_re,
    \DFF_im_r_reg[15][9]_0 ,
    i_butterfly_LO_im,
    i_rst_IBUF,
    clk_IBUF_BUFG,
    Q,
    \DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ,
    \DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 ,
    i_butterfly_LI_re,
    i_butterfly_LI_im);
  output DFF_re_r_reg_r_1_0;
  output DFF_re_r_reg_r_2_0;
  output DFF_re_r_reg_r_5_0;
  output DFF_re_r_reg_r_6_0;
  output [10:0]D;
  output [10:0]i_butterfly_LO_re;
  output [10:0]\DFF_im_r_reg[15][9]_0 ;
  output [10:0]i_butterfly_LO_im;
  input i_rst_IBUF;
  input clk_IBUF_BUFG;
  input [10:0]Q;
  input [0:0]\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ;
  input [10:0]\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 ;
  input [0:0]i_butterfly_LI_re;
  input [0:0]i_butterfly_LI_im;

  wire [10:0]D;
  wire \DFF_im_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_im_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_im_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_im_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_im_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_im_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_im_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_im_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_im_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_im_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_im_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_im_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_im_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_im_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_im_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_im_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_im_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_im_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_im_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_im_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_im_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_im_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_im_r_reg[14][0]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_im_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_im_r_reg[14][1]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_im_r_reg[14][2]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_im_r_reg[14][3]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_im_r_reg[14][4]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_im_r_reg[14][5]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_im_r_reg[14][6]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_im_r_reg[14][7]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_im_r_reg[14][8]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_im_r_reg[14][9]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire [10:0]\DFF_im_r_reg[15][9]_0 ;
  wire DFF_im_r_reg_gate__0_n_0;
  wire DFF_im_r_reg_gate__1_n_0;
  wire DFF_im_r_reg_gate__2_n_0;
  wire DFF_im_r_reg_gate__3_n_0;
  wire DFF_im_r_reg_gate__4_n_0;
  wire DFF_im_r_reg_gate__5_n_0;
  wire DFF_im_r_reg_gate__6_n_0;
  wire DFF_im_r_reg_gate__7_n_0;
  wire DFF_im_r_reg_gate__8_n_0;
  wire DFF_im_r_reg_gate__9_n_0;
  wire DFF_im_r_reg_gate_n_0;
  wire \DFF_re_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_re_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_re_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_re_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_re_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_re_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_re_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_re_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_re_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_re_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_re_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_re_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_re_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_re_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_re_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_re_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_re_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_re_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_re_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_re_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_re_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ;
  wire \DFF_re_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ;
  wire \DFF_re_r_reg[14][0]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire [0:0]\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ;
  wire [10:0]\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 ;
  wire \DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_re_r_reg[14][1]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_re_r_reg[14][2]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_re_r_reg[14][3]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_re_r_reg[14][4]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_re_r_reg[14][5]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_re_r_reg[14][6]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_re_r_reg[14][7]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_re_r_reg[14][8]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire \DFF_re_r_reg[14][9]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ;
  wire DFF_re_r_reg_gate__0_n_0;
  wire DFF_re_r_reg_gate__1_n_0;
  wire DFF_re_r_reg_gate__2_n_0;
  wire DFF_re_r_reg_gate__3_n_0;
  wire DFF_re_r_reg_gate__4_n_0;
  wire DFF_re_r_reg_gate__5_n_0;
  wire DFF_re_r_reg_gate__6_n_0;
  wire DFF_re_r_reg_gate__7_n_0;
  wire DFF_re_r_reg_gate__8_n_0;
  wire DFF_re_r_reg_gate__9_n_0;
  wire DFF_re_r_reg_gate_n_0;
  wire DFF_re_r_reg_r_0_n_0;
  wire DFF_re_r_reg_r_10_n_0;
  wire DFF_re_r_reg_r_11_n_0;
  wire DFF_re_r_reg_r_12_n_0;
  wire DFF_re_r_reg_r_13_n_0;
  wire DFF_re_r_reg_r_1_0;
  wire DFF_re_r_reg_r_2_0;
  wire DFF_re_r_reg_r_3_n_0;
  wire DFF_re_r_reg_r_4_n_0;
  wire DFF_re_r_reg_r_5_0;
  wire DFF_re_r_reg_r_6_0;
  wire DFF_re_r_reg_r_7_n_0;
  wire DFF_re_r_reg_r_8_n_0;
  wire DFF_re_r_reg_r_9_n_0;
  wire DFF_re_r_reg_r_n_0;
  wire [10:0]Q;
  wire \butterfly_UO_im_pipe_r[0][10]_i_3_n_0 ;
  wire \butterfly_UO_im_pipe_r[0][10]_i_4_n_0 ;
  wire \butterfly_UO_im_pipe_r[0][10]_i_5_n_0 ;
  wire \butterfly_UO_im_pipe_r[0][10]_i_6_n_0 ;
  wire \butterfly_UO_im_pipe_r[0][3]_i_3_n_0 ;
  wire \butterfly_UO_im_pipe_r[0][3]_i_4_n_0 ;
  wire \butterfly_UO_im_pipe_r[0][3]_i_5_n_0 ;
  wire \butterfly_UO_im_pipe_r[0][3]_i_6_n_0 ;
  wire \butterfly_UO_im_pipe_r[0][7]_i_3_n_0 ;
  wire \butterfly_UO_im_pipe_r[0][7]_i_4_n_0 ;
  wire \butterfly_UO_im_pipe_r[0][7]_i_5_n_0 ;
  wire \butterfly_UO_im_pipe_r[0][7]_i_6_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_2 ;
  wire \butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_3 ;
  wire \butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_5 ;
  wire \butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_6 ;
  wire \butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_7 ;
  wire \butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_1 ;
  wire \butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_2 ;
  wire \butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_3 ;
  wire \butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_4 ;
  wire \butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_5 ;
  wire \butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_6 ;
  wire \butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_7 ;
  wire \butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_1 ;
  wire \butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_2 ;
  wire \butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_3 ;
  wire \butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_4 ;
  wire \butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_5 ;
  wire \butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_6 ;
  wire \butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_7 ;
  wire \butterfly_UO_re_pipe_r[0][10]_i_3_n_0 ;
  wire \butterfly_UO_re_pipe_r[0][10]_i_4_n_0 ;
  wire \butterfly_UO_re_pipe_r[0][10]_i_5_n_0 ;
  wire \butterfly_UO_re_pipe_r[0][10]_i_6_n_0 ;
  wire \butterfly_UO_re_pipe_r[0][3]_i_3_n_0 ;
  wire \butterfly_UO_re_pipe_r[0][3]_i_4_n_0 ;
  wire \butterfly_UO_re_pipe_r[0][3]_i_5_n_0 ;
  wire \butterfly_UO_re_pipe_r[0][3]_i_6_n_0 ;
  wire \butterfly_UO_re_pipe_r[0][7]_i_3_n_0 ;
  wire \butterfly_UO_re_pipe_r[0][7]_i_4_n_0 ;
  wire \butterfly_UO_re_pipe_r[0][7]_i_5_n_0 ;
  wire \butterfly_UO_re_pipe_r[0][7]_i_6_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_2 ;
  wire \butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_3 ;
  wire \butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_5 ;
  wire \butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_6 ;
  wire \butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_7 ;
  wire \butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_1 ;
  wire \butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_2 ;
  wire \butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_3 ;
  wire \butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_4 ;
  wire \butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_5 ;
  wire \butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_6 ;
  wire \butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_7 ;
  wire \butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_1 ;
  wire \butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_2 ;
  wire \butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_3 ;
  wire \butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_4 ;
  wire \butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_5 ;
  wire \butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_6 ;
  wire \butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_7 ;
  wire clk_IBUF_BUFG;
  wire [0:0]i_butterfly_LI_im;
  wire [0:0]i_butterfly_LI_re;
  wire [10:0]i_butterfly_LO_im;
  wire [10:0]i_butterfly_LO_re;
  wire i_rst_IBUF;
  wire prod_arbr_i_23_n_0;
  wire prod_arbr_i_23_n_2;
  wire prod_arbr_i_23_n_3;
  wire prod_arbr_i_23_n_5;
  wire prod_arbr_i_23_n_6;
  wire prod_arbr_i_23_n_7;
  wire prod_arbr_i_24_n_0;
  wire prod_arbr_i_24_n_1;
  wire prod_arbr_i_24_n_2;
  wire prod_arbr_i_24_n_3;
  wire prod_arbr_i_24_n_4;
  wire prod_arbr_i_24_n_5;
  wire prod_arbr_i_24_n_6;
  wire prod_arbr_i_24_n_7;
  wire prod_arbr_i_25_n_0;
  wire prod_arbr_i_25_n_1;
  wire prod_arbr_i_25_n_2;
  wire prod_arbr_i_25_n_3;
  wire prod_arbr_i_25_n_4;
  wire prod_arbr_i_25_n_5;
  wire prod_arbr_i_25_n_6;
  wire prod_arbr_i_25_n_7;
  wire prod_arbr_i_27_n_0;
  wire prod_arbr_i_28_n_0;
  wire prod_arbr_i_29_n_0;
  wire prod_arbr_i_30_n_0;
  wire prod_arbr_i_31_n_0;
  wire prod_arbr_i_32_n_0;
  wire prod_arbr_i_33_n_0;
  wire prod_arbr_i_34_n_0;
  wire prod_arbr_i_35_n_0;
  wire prod_arbr_i_36_n_0;
  wire prod_arbr_i_37_n_0;
  wire result_re_i_22_n_0;
  wire result_re_i_22_n_2;
  wire result_re_i_22_n_3;
  wire result_re_i_22_n_5;
  wire result_re_i_22_n_6;
  wire result_re_i_22_n_7;
  wire result_re_i_23_n_0;
  wire result_re_i_23_n_1;
  wire result_re_i_23_n_2;
  wire result_re_i_23_n_3;
  wire result_re_i_23_n_4;
  wire result_re_i_23_n_5;
  wire result_re_i_23_n_6;
  wire result_re_i_23_n_7;
  wire result_re_i_24_n_0;
  wire result_re_i_24_n_1;
  wire result_re_i_24_n_2;
  wire result_re_i_24_n_3;
  wire result_re_i_24_n_4;
  wire result_re_i_24_n_5;
  wire result_re_i_24_n_6;
  wire result_re_i_24_n_7;
  wire result_re_i_26_n_0;
  wire result_re_i_27_n_0;
  wire result_re_i_28_n_0;
  wire result_re_i_29_n_0;
  wire result_re_i_30_n_0;
  wire result_re_i_31_n_0;
  wire result_re_i_32_n_0;
  wire result_re_i_33_n_0;
  wire result_re_i_34_n_0;
  wire result_re_i_35_n_0;
  wire result_re_i_36_n_0;
  wire [10:0]\w_delay_out_im_U_stage[0] ;
  wire [10:0]\w_delay_out_re_U_stage[0] ;
  wire [2:2]\NLW_butterfly_UO_im_pipe_r_reg[0][10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_butterfly_UO_im_pipe_r_reg[0][10]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_butterfly_UO_re_pipe_r_reg[0][10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_butterfly_UO_re_pipe_r_reg[0][10]_i_2_O_UNCONNECTED ;
  wire [2:2]NLW_prod_arbr_i_23_CO_UNCONNECTED;
  wire [3:3]NLW_prod_arbr_i_23_O_UNCONNECTED;
  wire [2:2]NLW_result_re_i_22_CO_UNCONNECTED;
  wire [3:3]NLW_result_re_i_22_O_UNCONNECTED;

  (* srl_bus_name = "\\delay_element_U_stage1/DFF_im_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_im_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_im_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_im_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_im_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(Q[0]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_im_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_im_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_im_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_im_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_im_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_im_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(Q[10]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_im_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_im_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_im_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_im_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_im_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_im_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(Q[1]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_im_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_im_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_im_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_im_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_im_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_im_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(Q[2]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_im_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_im_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_im_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_im_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_im_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_im_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(Q[3]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_im_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_im_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_im_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_im_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_im_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_im_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(Q[4]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_im_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_im_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_im_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_im_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_im_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_im_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(Q[5]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_im_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_im_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_im_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_im_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_im_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_im_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(Q[6]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_im_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_im_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_im_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_im_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_im_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_im_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(Q[7]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_im_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_im_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_im_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_im_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_im_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_im_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(Q[8]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_im_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_im_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_im_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_im_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_im_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_im_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(Q[9]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_im_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[14][0]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_im_r_reg[14][0]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_im_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[14][1]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_im_r_reg[14][1]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[14][2]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_im_r_reg[14][2]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[14][3]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_im_r_reg[14][3]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[14][4]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_im_r_reg[14][4]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[14][5]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_im_r_reg[14][5]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[14][6]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_im_r_reg[14][6]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[14][7]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_im_r_reg[14][7]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[14][8]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_im_r_reg[14][8]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[14][9]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_im_r_reg[14][9]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[15][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__9_n_0),
        .Q(\w_delay_out_im_U_stage[0] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[15][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate_n_0),
        .Q(\w_delay_out_im_U_stage[0] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[15][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__8_n_0),
        .Q(\w_delay_out_im_U_stage[0] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[15][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__7_n_0),
        .Q(\w_delay_out_im_U_stage[0] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[15][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__6_n_0),
        .Q(\w_delay_out_im_U_stage[0] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[15][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__5_n_0),
        .Q(\w_delay_out_im_U_stage[0] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[15][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__4_n_0),
        .Q(\w_delay_out_im_U_stage[0] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[15][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__3_n_0),
        .Q(\w_delay_out_im_U_stage[0] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[15][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__2_n_0),
        .Q(\w_delay_out_im_U_stage[0] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[15][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__1_n_0),
        .Q(\w_delay_out_im_U_stage[0] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[15][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__0_n_0),
        .Q(\w_delay_out_im_U_stage[0] [9]),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate
       (.I0(\DFF_im_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_im_r_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__0
       (.I0(\DFF_im_r_reg[14][9]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_im_r_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__1
       (.I0(\DFF_im_r_reg[14][8]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_im_r_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__2
       (.I0(\DFF_im_r_reg[14][7]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_im_r_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__3
       (.I0(\DFF_im_r_reg[14][6]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_im_r_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__4
       (.I0(\DFF_im_r_reg[14][5]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_im_r_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__5
       (.I0(\DFF_im_r_reg[14][4]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_im_r_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__6
       (.I0(\DFF_im_r_reg[14][3]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_im_r_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__7
       (.I0(\DFF_im_r_reg[14][2]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_im_r_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__8
       (.I0(\DFF_im_r_reg[14][1]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_im_r_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__9
       (.I0(\DFF_im_r_reg[14][0]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_im_r_reg_gate__9_n_0));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_re_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_re_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_re_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_re_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_re_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [0]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_re_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_re_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_re_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_re_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_re_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_re_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [10]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_re_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_re_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_re_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_re_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_re_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_re_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [1]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_re_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_re_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_re_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_re_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_re_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_re_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [2]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_re_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_re_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_re_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_re_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_re_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_re_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [3]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_re_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_re_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_re_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_re_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_re_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_re_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [4]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_re_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_re_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_re_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_re_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_re_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_re_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [5]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_re_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_re_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_re_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_re_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_re_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_re_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [6]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_re_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_re_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_re_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_re_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_re_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_re_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [7]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_re_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_re_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_re_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_re_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_re_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_re_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [8]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_re_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage1/DFF_re_r_reg[13] " *) 
  (* srl_name = "\\delay_element_U_stage1/DFF_re_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\DFF_re_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ),
        .Q(\DFF_re_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DFF_re_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1 
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [9]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .O(\DFF_re_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[14][0]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[13][0]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_re_r_reg[14][0]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[13][10]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[14][1]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[13][1]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_re_r_reg[14][1]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[14][2]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[13][2]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_re_r_reg[14][2]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[14][3]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[13][3]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_re_r_reg[14][3]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[14][4]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[13][4]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_re_r_reg[14][4]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[14][5]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[13][5]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_re_r_reg[14][5]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[14][6]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[13][6]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_re_r_reg[14][6]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[14][7]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[13][7]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_re_r_reg[14][7]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[14][8]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[13][8]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_re_r_reg[14][8]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[14][9]_delay_element_U_stage1_DFF_re_r_reg_r_13 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[13][9]_srl14___delay_element_U_stage1_DFF_re_r_reg_r_12_n_0 ),
        .Q(\DFF_re_r_reg[14][9]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[15][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__9_n_0),
        .Q(\w_delay_out_re_U_stage[0] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[15][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate_n_0),
        .Q(\w_delay_out_re_U_stage[0] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[15][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__8_n_0),
        .Q(\w_delay_out_re_U_stage[0] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[15][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__7_n_0),
        .Q(\w_delay_out_re_U_stage[0] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[15][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__6_n_0),
        .Q(\w_delay_out_re_U_stage[0] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[15][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__5_n_0),
        .Q(\w_delay_out_re_U_stage[0] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[15][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__4_n_0),
        .Q(\w_delay_out_re_U_stage[0] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[15][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__3_n_0),
        .Q(\w_delay_out_re_U_stage[0] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[15][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__2_n_0),
        .Q(\w_delay_out_re_U_stage[0] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[15][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__1_n_0),
        .Q(\w_delay_out_re_U_stage[0] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[15][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__0_n_0),
        .Q(\w_delay_out_re_U_stage[0] [9]),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_re_r_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__0
       (.I0(\DFF_re_r_reg[14][9]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_re_r_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__1
       (.I0(\DFF_re_r_reg[14][8]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_re_r_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__2
       (.I0(\DFF_re_r_reg[14][7]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_re_r_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__3
       (.I0(\DFF_re_r_reg[14][6]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_re_r_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__4
       (.I0(\DFF_re_r_reg[14][5]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_re_r_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__5
       (.I0(\DFF_re_r_reg[14][4]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_re_r_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__6
       (.I0(\DFF_re_r_reg[14][3]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_re_r_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__7
       (.I0(\DFF_re_r_reg[14][2]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_re_r_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__8
       (.I0(\DFF_re_r_reg[14][1]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_re_r_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__9
       (.I0(\DFF_re_r_reg[14][0]_delay_element_U_stage1_DFF_re_r_reg_r_13_n_0 ),
        .I1(DFF_re_r_reg_r_13_n_0),
        .O(DFF_re_r_reg_gate__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DFF_re_r_reg_r
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(1'b1),
        .Q(DFF_re_r_reg_r_n_0),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    DFF_re_r_reg_r_0
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_r_n_0),
        .Q(DFF_re_r_reg_r_0_n_0),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    DFF_re_r_reg_r_1
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_r_0_n_0),
        .Q(DFF_re_r_reg_r_1_0),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    DFF_re_r_reg_r_10
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_r_9_n_0),
        .Q(DFF_re_r_reg_r_10_n_0),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    DFF_re_r_reg_r_11
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_r_10_n_0),
        .Q(DFF_re_r_reg_r_11_n_0),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    DFF_re_r_reg_r_12
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_r_11_n_0),
        .Q(DFF_re_r_reg_r_12_n_0),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    DFF_re_r_reg_r_13
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_r_12_n_0),
        .Q(DFF_re_r_reg_r_13_n_0),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    DFF_re_r_reg_r_2
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_r_1_0),
        .Q(DFF_re_r_reg_r_2_0),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    DFF_re_r_reg_r_3
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_r_2_0),
        .Q(DFF_re_r_reg_r_3_n_0),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    DFF_re_r_reg_r_4
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_r_3_n_0),
        .Q(DFF_re_r_reg_r_4_n_0),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    DFF_re_r_reg_r_5
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_r_4_n_0),
        .Q(DFF_re_r_reg_r_5_0),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    DFF_re_r_reg_r_6
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_r_5_0),
        .Q(DFF_re_r_reg_r_6_0),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    DFF_re_r_reg_r_7
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_r_6_0),
        .Q(DFF_re_r_reg_r_7_n_0),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    DFF_re_r_reg_r_8
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_r_7_n_0),
        .Q(DFF_re_r_reg_r_8_n_0),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    DFF_re_r_reg_r_9
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_r_8_n_0),
        .Q(DFF_re_r_reg_r_9_n_0),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[0][0]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_7 ),
        .O(\DFF_im_r_reg[15][9]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_im_pipe_r[0][10]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[15][9]_0 [10]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_im_pipe_r[0][10]_i_3 
       (.I0(\w_delay_out_im_U_stage[0] [10]),
        .O(\butterfly_UO_im_pipe_r[0][10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_im_pipe_r[0][10]_i_4 
       (.I0(\w_delay_out_im_U_stage[0] [10]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(Q[10]),
        .O(\butterfly_UO_im_pipe_r[0][10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_im_pipe_r[0][10]_i_5 
       (.I0(\w_delay_out_im_U_stage[0] [9]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(Q[9]),
        .O(\butterfly_UO_im_pipe_r[0][10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_im_pipe_r[0][10]_i_6 
       (.I0(\w_delay_out_im_U_stage[0] [8]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(Q[8]),
        .O(\butterfly_UO_im_pipe_r[0][10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[0][1]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_6 ),
        .O(\DFF_im_r_reg[15][9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[0][2]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_5 ),
        .O(\DFF_im_r_reg[15][9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[0][3]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_4 ),
        .O(\DFF_im_r_reg[15][9]_0 [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_im_pipe_r[0][3]_i_3 
       (.I0(\w_delay_out_im_U_stage[0] [3]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(Q[3]),
        .O(\butterfly_UO_im_pipe_r[0][3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_im_pipe_r[0][3]_i_4 
       (.I0(\w_delay_out_im_U_stage[0] [2]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(Q[2]),
        .O(\butterfly_UO_im_pipe_r[0][3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_im_pipe_r[0][3]_i_5 
       (.I0(\w_delay_out_im_U_stage[0] [1]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(Q[1]),
        .O(\butterfly_UO_im_pipe_r[0][3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_im_pipe_r[0][3]_i_6 
       (.I0(\w_delay_out_im_U_stage[0] [0]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(Q[0]),
        .O(\butterfly_UO_im_pipe_r[0][3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[0][4]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_7 ),
        .O(\DFF_im_r_reg[15][9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[0][5]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_6 ),
        .O(\DFF_im_r_reg[15][9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[0][6]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_5 ),
        .O(\DFF_im_r_reg[15][9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[0][7]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_4 ),
        .O(\DFF_im_r_reg[15][9]_0 [7]));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_im_pipe_r[0][7]_i_3 
       (.I0(\w_delay_out_im_U_stage[0] [7]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(Q[7]),
        .O(\butterfly_UO_im_pipe_r[0][7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_im_pipe_r[0][7]_i_4 
       (.I0(\w_delay_out_im_U_stage[0] [6]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(Q[6]),
        .O(\butterfly_UO_im_pipe_r[0][7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_im_pipe_r[0][7]_i_5 
       (.I0(\w_delay_out_im_U_stage[0] [5]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(Q[5]),
        .O(\butterfly_UO_im_pipe_r[0][7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_im_pipe_r[0][7]_i_6 
       (.I0(\w_delay_out_im_U_stage[0] [4]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(Q[4]),
        .O(\butterfly_UO_im_pipe_r[0][7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[0][8]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_7 ),
        .O(\DFF_im_r_reg[15][9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[0][9]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_6 ),
        .O(\DFF_im_r_reg[15][9]_0 [9]));
  CARRY4 \butterfly_UO_im_pipe_r_reg[0][10]_i_2 
       (.CI(\butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_0 ),
        .CO({\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_0 ,\NLW_butterfly_UO_im_pipe_r_reg[0][10]_i_2_CO_UNCONNECTED [2],\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_2 ,\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\butterfly_UO_im_pipe_r[0][10]_i_3_n_0 ,\w_delay_out_im_U_stage[0] [9:8]}),
        .O({\NLW_butterfly_UO_im_pipe_r_reg[0][10]_i_2_O_UNCONNECTED [3],\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_5 ,\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_6 ,\butterfly_UO_im_pipe_r_reg[0][10]_i_2_n_7 }),
        .S({1'b1,\butterfly_UO_im_pipe_r[0][10]_i_4_n_0 ,\butterfly_UO_im_pipe_r[0][10]_i_5_n_0 ,\butterfly_UO_im_pipe_r[0][10]_i_6_n_0 }));
  CARRY4 \butterfly_UO_im_pipe_r_reg[0][3]_i_2 
       (.CI(1'b0),
        .CO({\butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_0 ,\butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_1 ,\butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_2 ,\butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_im_U_stage[0] [3:0]),
        .O({\butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_4 ,\butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_5 ,\butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_6 ,\butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_7 }),
        .S({\butterfly_UO_im_pipe_r[0][3]_i_3_n_0 ,\butterfly_UO_im_pipe_r[0][3]_i_4_n_0 ,\butterfly_UO_im_pipe_r[0][3]_i_5_n_0 ,\butterfly_UO_im_pipe_r[0][3]_i_6_n_0 }));
  CARRY4 \butterfly_UO_im_pipe_r_reg[0][7]_i_2 
       (.CI(\butterfly_UO_im_pipe_r_reg[0][3]_i_2_n_0 ),
        .CO({\butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_0 ,\butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_1 ,\butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_2 ,\butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_im_U_stage[0] [7:4]),
        .O({\butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_4 ,\butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_5 ,\butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_6 ,\butterfly_UO_im_pipe_r_reg[0][7]_i_2_n_7 }),
        .S({\butterfly_UO_im_pipe_r[0][7]_i_3_n_0 ,\butterfly_UO_im_pipe_r[0][7]_i_4_n_0 ,\butterfly_UO_im_pipe_r[0][7]_i_5_n_0 ,\butterfly_UO_im_pipe_r[0][7]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[0][0]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_7 ),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_re_pipe_r[0][10]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_0 ),
        .O(D[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_re_pipe_r[0][10]_i_3 
       (.I0(\w_delay_out_re_U_stage[0] [10]),
        .O(\butterfly_UO_re_pipe_r[0][10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_re_pipe_r[0][10]_i_4 
       (.I0(\w_delay_out_re_U_stage[0] [10]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [10]),
        .O(\butterfly_UO_re_pipe_r[0][10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_re_pipe_r[0][10]_i_5 
       (.I0(\w_delay_out_re_U_stage[0] [9]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [9]),
        .O(\butterfly_UO_re_pipe_r[0][10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_re_pipe_r[0][10]_i_6 
       (.I0(\w_delay_out_re_U_stage[0] [8]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [8]),
        .O(\butterfly_UO_re_pipe_r[0][10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[0][1]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_6 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[0][2]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_5 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[0][3]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_4 ),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_re_pipe_r[0][3]_i_3 
       (.I0(\w_delay_out_re_U_stage[0] [3]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [3]),
        .O(\butterfly_UO_re_pipe_r[0][3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_re_pipe_r[0][3]_i_4 
       (.I0(\w_delay_out_re_U_stage[0] [2]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [2]),
        .O(\butterfly_UO_re_pipe_r[0][3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_re_pipe_r[0][3]_i_5 
       (.I0(\w_delay_out_re_U_stage[0] [1]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [1]),
        .O(\butterfly_UO_re_pipe_r[0][3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_re_pipe_r[0][3]_i_6 
       (.I0(\w_delay_out_re_U_stage[0] [0]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [0]),
        .O(\butterfly_UO_re_pipe_r[0][3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[0][4]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_7 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[0][5]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_6 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[0][6]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_5 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[0][7]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_4 ),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_re_pipe_r[0][7]_i_3 
       (.I0(\w_delay_out_re_U_stage[0] [7]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [7]),
        .O(\butterfly_UO_re_pipe_r[0][7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_re_pipe_r[0][7]_i_4 
       (.I0(\w_delay_out_re_U_stage[0] [6]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [6]),
        .O(\butterfly_UO_re_pipe_r[0][7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_re_pipe_r[0][7]_i_5 
       (.I0(\w_delay_out_re_U_stage[0] [5]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [5]),
        .O(\butterfly_UO_re_pipe_r[0][7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \butterfly_UO_re_pipe_r[0][7]_i_6 
       (.I0(\w_delay_out_re_U_stage[0] [4]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [4]),
        .O(\butterfly_UO_re_pipe_r[0][7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[0][8]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_7 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[0][9]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_6 ),
        .O(D[9]));
  CARRY4 \butterfly_UO_re_pipe_r_reg[0][10]_i_2 
       (.CI(\butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_0 ),
        .CO({\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_0 ,\NLW_butterfly_UO_re_pipe_r_reg[0][10]_i_2_CO_UNCONNECTED [2],\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_2 ,\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\butterfly_UO_re_pipe_r[0][10]_i_3_n_0 ,\w_delay_out_re_U_stage[0] [9:8]}),
        .O({\NLW_butterfly_UO_re_pipe_r_reg[0][10]_i_2_O_UNCONNECTED [3],\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_5 ,\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_6 ,\butterfly_UO_re_pipe_r_reg[0][10]_i_2_n_7 }),
        .S({1'b1,\butterfly_UO_re_pipe_r[0][10]_i_4_n_0 ,\butterfly_UO_re_pipe_r[0][10]_i_5_n_0 ,\butterfly_UO_re_pipe_r[0][10]_i_6_n_0 }));
  CARRY4 \butterfly_UO_re_pipe_r_reg[0][3]_i_2 
       (.CI(1'b0),
        .CO({\butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_0 ,\butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_1 ,\butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_2 ,\butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_re_U_stage[0] [3:0]),
        .O({\butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_4 ,\butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_5 ,\butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_6 ,\butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_7 }),
        .S({\butterfly_UO_re_pipe_r[0][3]_i_3_n_0 ,\butterfly_UO_re_pipe_r[0][3]_i_4_n_0 ,\butterfly_UO_re_pipe_r[0][3]_i_5_n_0 ,\butterfly_UO_re_pipe_r[0][3]_i_6_n_0 }));
  CARRY4 \butterfly_UO_re_pipe_r_reg[0][7]_i_2 
       (.CI(\butterfly_UO_re_pipe_r_reg[0][3]_i_2_n_0 ),
        .CO({\butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_0 ,\butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_1 ,\butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_2 ,\butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_re_U_stage[0] [7:4]),
        .O({\butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_4 ,\butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_5 ,\butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_6 ,\butterfly_UO_re_pipe_r_reg[0][7]_i_2_n_7 }),
        .S({\butterfly_UO_re_pipe_r[0][7]_i_3_n_0 ,\butterfly_UO_re_pipe_r[0][7]_i_4_n_0 ,\butterfly_UO_re_pipe_r[0][7]_i_5_n_0 ,\butterfly_UO_re_pipe_r[0][7]_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    prod_arbr_i_1
       (.I0(prod_arbr_i_23_n_0),
        .O(i_butterfly_LO_re[10]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_10
       (.I0(prod_arbr_i_23_n_0),
        .I1(prod_arbr_i_23_n_5),
        .I2(prod_arbr_i_25_n_6),
        .O(i_butterfly_LO_re[1]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_11
       (.I0(prod_arbr_i_23_n_0),
        .I1(prod_arbr_i_23_n_5),
        .I2(prod_arbr_i_25_n_7),
        .O(i_butterfly_LO_re[0]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_2
       (.I0(prod_arbr_i_23_n_0),
        .I1(prod_arbr_i_23_n_5),
        .I2(prod_arbr_i_23_n_6),
        .O(i_butterfly_LO_re[9]));
  CARRY4 prod_arbr_i_23
       (.CI(prod_arbr_i_24_n_0),
        .CO({prod_arbr_i_23_n_0,NLW_prod_arbr_i_23_CO_UNCONNECTED[2],prod_arbr_i_23_n_2,prod_arbr_i_23_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,i_butterfly_LI_re,\w_delay_out_re_U_stage[0] [9:8]}),
        .O({NLW_prod_arbr_i_23_O_UNCONNECTED[3],prod_arbr_i_23_n_5,prod_arbr_i_23_n_6,prod_arbr_i_23_n_7}),
        .S({1'b1,prod_arbr_i_27_n_0,prod_arbr_i_28_n_0,prod_arbr_i_29_n_0}));
  CARRY4 prod_arbr_i_24
       (.CI(prod_arbr_i_25_n_0),
        .CO({prod_arbr_i_24_n_0,prod_arbr_i_24_n_1,prod_arbr_i_24_n_2,prod_arbr_i_24_n_3}),
        .CYINIT(1'b0),
        .DI(\w_delay_out_re_U_stage[0] [7:4]),
        .O({prod_arbr_i_24_n_4,prod_arbr_i_24_n_5,prod_arbr_i_24_n_6,prod_arbr_i_24_n_7}),
        .S({prod_arbr_i_30_n_0,prod_arbr_i_31_n_0,prod_arbr_i_32_n_0,prod_arbr_i_33_n_0}));
  CARRY4 prod_arbr_i_25
       (.CI(1'b0),
        .CO({prod_arbr_i_25_n_0,prod_arbr_i_25_n_1,prod_arbr_i_25_n_2,prod_arbr_i_25_n_3}),
        .CYINIT(1'b1),
        .DI(\w_delay_out_re_U_stage[0] [3:0]),
        .O({prod_arbr_i_25_n_4,prod_arbr_i_25_n_5,prod_arbr_i_25_n_6,prod_arbr_i_25_n_7}),
        .S({prod_arbr_i_34_n_0,prod_arbr_i_35_n_0,prod_arbr_i_36_n_0,prod_arbr_i_37_n_0}));
  LUT3 #(
    .INIT(8'h87)) 
    prod_arbr_i_27
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [10]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_re_U_stage[0] [10]),
        .O(prod_arbr_i_27_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    prod_arbr_i_28
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [9]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_re_U_stage[0] [9]),
        .O(prod_arbr_i_28_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    prod_arbr_i_29
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [8]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_re_U_stage[0] [8]),
        .O(prod_arbr_i_29_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_3
       (.I0(prod_arbr_i_23_n_0),
        .I1(prod_arbr_i_23_n_5),
        .I2(prod_arbr_i_23_n_7),
        .O(i_butterfly_LO_re[8]));
  LUT3 #(
    .INIT(8'h87)) 
    prod_arbr_i_30
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [7]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_re_U_stage[0] [7]),
        .O(prod_arbr_i_30_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    prod_arbr_i_31
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [6]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_re_U_stage[0] [6]),
        .O(prod_arbr_i_31_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    prod_arbr_i_32
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [5]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_re_U_stage[0] [5]),
        .O(prod_arbr_i_32_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    prod_arbr_i_33
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [4]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_re_U_stage[0] [4]),
        .O(prod_arbr_i_33_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    prod_arbr_i_34
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [3]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_re_U_stage[0] [3]),
        .O(prod_arbr_i_34_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    prod_arbr_i_35
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [2]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_re_U_stage[0] [2]),
        .O(prod_arbr_i_35_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    prod_arbr_i_36
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [1]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_re_U_stage[0] [1]),
        .O(prod_arbr_i_36_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    prod_arbr_i_37
       (.I0(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_1 [0]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_re_U_stage[0] [0]),
        .O(prod_arbr_i_37_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_4
       (.I0(prod_arbr_i_23_n_0),
        .I1(prod_arbr_i_23_n_5),
        .I2(prod_arbr_i_24_n_4),
        .O(i_butterfly_LO_re[7]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_5
       (.I0(prod_arbr_i_23_n_0),
        .I1(prod_arbr_i_23_n_5),
        .I2(prod_arbr_i_24_n_5),
        .O(i_butterfly_LO_re[6]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_6
       (.I0(prod_arbr_i_23_n_0),
        .I1(prod_arbr_i_23_n_5),
        .I2(prod_arbr_i_24_n_6),
        .O(i_butterfly_LO_re[5]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_7
       (.I0(prod_arbr_i_23_n_0),
        .I1(prod_arbr_i_23_n_5),
        .I2(prod_arbr_i_24_n_7),
        .O(i_butterfly_LO_re[4]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_8
       (.I0(prod_arbr_i_23_n_0),
        .I1(prod_arbr_i_23_n_5),
        .I2(prod_arbr_i_25_n_4),
        .O(i_butterfly_LO_re[3]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_9
       (.I0(prod_arbr_i_23_n_0),
        .I1(prod_arbr_i_23_n_5),
        .I2(prod_arbr_i_25_n_5),
        .O(i_butterfly_LO_re[2]));
  LUT1 #(
    .INIT(2'h1)) 
    result_re_i_1
       (.I0(result_re_i_22_n_0),
        .O(i_butterfly_LO_im[10]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_10
       (.I0(result_re_i_22_n_0),
        .I1(result_re_i_22_n_5),
        .I2(result_re_i_24_n_6),
        .O(i_butterfly_LO_im[1]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_11
       (.I0(result_re_i_22_n_0),
        .I1(result_re_i_22_n_5),
        .I2(result_re_i_24_n_7),
        .O(i_butterfly_LO_im[0]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_2
       (.I0(result_re_i_22_n_0),
        .I1(result_re_i_22_n_5),
        .I2(result_re_i_22_n_6),
        .O(i_butterfly_LO_im[9]));
  CARRY4 result_re_i_22
       (.CI(result_re_i_23_n_0),
        .CO({result_re_i_22_n_0,NLW_result_re_i_22_CO_UNCONNECTED[2],result_re_i_22_n_2,result_re_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,i_butterfly_LI_im,\w_delay_out_im_U_stage[0] [9:8]}),
        .O({NLW_result_re_i_22_O_UNCONNECTED[3],result_re_i_22_n_5,result_re_i_22_n_6,result_re_i_22_n_7}),
        .S({1'b1,result_re_i_26_n_0,result_re_i_27_n_0,result_re_i_28_n_0}));
  CARRY4 result_re_i_23
       (.CI(result_re_i_24_n_0),
        .CO({result_re_i_23_n_0,result_re_i_23_n_1,result_re_i_23_n_2,result_re_i_23_n_3}),
        .CYINIT(1'b0),
        .DI(\w_delay_out_im_U_stage[0] [7:4]),
        .O({result_re_i_23_n_4,result_re_i_23_n_5,result_re_i_23_n_6,result_re_i_23_n_7}),
        .S({result_re_i_29_n_0,result_re_i_30_n_0,result_re_i_31_n_0,result_re_i_32_n_0}));
  CARRY4 result_re_i_24
       (.CI(1'b0),
        .CO({result_re_i_24_n_0,result_re_i_24_n_1,result_re_i_24_n_2,result_re_i_24_n_3}),
        .CYINIT(1'b1),
        .DI(\w_delay_out_im_U_stage[0] [3:0]),
        .O({result_re_i_24_n_4,result_re_i_24_n_5,result_re_i_24_n_6,result_re_i_24_n_7}),
        .S({result_re_i_33_n_0,result_re_i_34_n_0,result_re_i_35_n_0,result_re_i_36_n_0}));
  LUT3 #(
    .INIT(8'h87)) 
    result_re_i_26
       (.I0(Q[10]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_im_U_stage[0] [10]),
        .O(result_re_i_26_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    result_re_i_27
       (.I0(Q[9]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_im_U_stage[0] [9]),
        .O(result_re_i_27_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    result_re_i_28
       (.I0(Q[8]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_im_U_stage[0] [8]),
        .O(result_re_i_28_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    result_re_i_29
       (.I0(Q[7]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_im_U_stage[0] [7]),
        .O(result_re_i_29_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_3
       (.I0(result_re_i_22_n_0),
        .I1(result_re_i_22_n_5),
        .I2(result_re_i_22_n_7),
        .O(i_butterfly_LO_im[8]));
  LUT3 #(
    .INIT(8'h87)) 
    result_re_i_30
       (.I0(Q[6]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_im_U_stage[0] [6]),
        .O(result_re_i_30_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    result_re_i_31
       (.I0(Q[5]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_im_U_stage[0] [5]),
        .O(result_re_i_31_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    result_re_i_32
       (.I0(Q[4]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_im_U_stage[0] [4]),
        .O(result_re_i_32_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    result_re_i_33
       (.I0(Q[3]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_im_U_stage[0] [3]),
        .O(result_re_i_33_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    result_re_i_34
       (.I0(Q[2]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_im_U_stage[0] [2]),
        .O(result_re_i_34_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    result_re_i_35
       (.I0(Q[1]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_im_U_stage[0] [1]),
        .O(result_re_i_35_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    result_re_i_36
       (.I0(Q[0]),
        .I1(\DFF_re_r_reg[14][10]_delay_element_U_stage1_DFF_re_r_reg_r_13_0 ),
        .I2(\w_delay_out_im_U_stage[0] [0]),
        .O(result_re_i_36_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_4
       (.I0(result_re_i_22_n_0),
        .I1(result_re_i_22_n_5),
        .I2(result_re_i_23_n_4),
        .O(i_butterfly_LO_im[7]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_5
       (.I0(result_re_i_22_n_0),
        .I1(result_re_i_22_n_5),
        .I2(result_re_i_23_n_5),
        .O(i_butterfly_LO_im[6]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_6
       (.I0(result_re_i_22_n_0),
        .I1(result_re_i_22_n_5),
        .I2(result_re_i_23_n_6),
        .O(i_butterfly_LO_im[5]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_7
       (.I0(result_re_i_22_n_0),
        .I1(result_re_i_22_n_5),
        .I2(result_re_i_23_n_7),
        .O(i_butterfly_LO_im[4]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_8
       (.I0(result_re_i_22_n_0),
        .I1(result_re_i_22_n_5),
        .I2(result_re_i_24_n_4),
        .O(i_butterfly_LO_im[3]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_9
       (.I0(result_re_i_22_n_0),
        .I1(result_re_i_22_n_5),
        .I2(result_re_i_24_n_5),
        .O(i_butterfly_LO_im[2]));
endmodule

(* ORIG_REF_NAME = "delay_element" *) 
module delay_element__parameterized0
   (\w_commutator_UO_im_stage[1] ,
    \w_commutator_UO_re_stage[1] ,
    D,
    \DFF_re_r_reg[7][10]_0 ,
    \w_twiddle_mul_result_re_stage[0] ,
    clk_IBUF_BUFG,
    \DFF_re_r_reg[7][10]_1 ,
    i_rst_IBUF,
    \w_twiddle_mul_result_im_stage[0] ,
    Q,
    \commutator_LO_im_pipe_r_reg[0][0] ,
    \commutator_LO_re_pipe_r_reg[0][10] );
  output [10:0]\w_commutator_UO_im_stage[1] ;
  output [10:0]\w_commutator_UO_re_stage[1] ;
  output [10:0]D;
  output [10:0]\DFF_re_r_reg[7][10]_0 ;
  input [10:0]\w_twiddle_mul_result_re_stage[0] ;
  input clk_IBUF_BUFG;
  input \DFF_re_r_reg[7][10]_1 ;
  input i_rst_IBUF;
  input [10:0]\w_twiddle_mul_result_im_stage[0] ;
  input [10:0]Q;
  input \commutator_LO_im_pipe_r_reg[0][0] ;
  input [10:0]\commutator_LO_re_pipe_r_reg[0][10] ;

  wire [10:0]D;
  wire \DFF_im_r_reg[5][0]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_im_r_reg[5][1]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_im_r_reg[5][2]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_im_r_reg[5][4]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_im_r_reg[5][5]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_im_r_reg[5][6]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_im_r_reg[5][8]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_im_r_reg[5][9]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_im_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire DFF_im_r_reg_gate__0_n_0;
  wire DFF_im_r_reg_gate__1_n_0;
  wire DFF_im_r_reg_gate__2_n_0;
  wire DFF_im_r_reg_gate__3_n_0;
  wire DFF_im_r_reg_gate__4_n_0;
  wire DFF_im_r_reg_gate__5_n_0;
  wire DFF_im_r_reg_gate__6_n_0;
  wire DFF_im_r_reg_gate__7_n_0;
  wire DFF_im_r_reg_gate__8_n_0;
  wire DFF_im_r_reg_gate__9_n_0;
  wire DFF_im_r_reg_gate_n_0;
  wire \DFF_re_r_reg[5][0]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_re_r_reg[5][1]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_re_r_reg[5][2]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_re_r_reg[5][4]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_re_r_reg[5][5]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_re_r_reg[5][6]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_re_r_reg[5][8]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_re_r_reg[5][9]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ;
  wire \DFF_re_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire [10:0]\DFF_re_r_reg[7][10]_0 ;
  wire \DFF_re_r_reg[7][10]_1 ;
  wire DFF_re_r_reg_gate__0_n_0;
  wire DFF_re_r_reg_gate__1_n_0;
  wire DFF_re_r_reg_gate__2_n_0;
  wire DFF_re_r_reg_gate__3_n_0;
  wire DFF_re_r_reg_gate__4_n_0;
  wire DFF_re_r_reg_gate__5_n_0;
  wire DFF_re_r_reg_gate__6_n_0;
  wire DFF_re_r_reg_gate__7_n_0;
  wire DFF_re_r_reg_gate__8_n_0;
  wire DFF_re_r_reg_gate__9_n_0;
  wire DFF_re_r_reg_gate_n_0;
  wire [10:0]Q;
  wire clk_IBUF_BUFG;
  wire \commutator_LO_im_pipe_r_reg[0][0] ;
  wire [10:0]\commutator_LO_re_pipe_r_reg[0][10] ;
  wire i_rst_IBUF;
  wire [10:0]\w_commutator_UO_im_stage[1] ;
  wire [10:0]\w_commutator_UO_re_stage[1] ;
  wire [10:0]\w_delay_out_im_L_stage[1] ;
  wire [10:0]\w_delay_out_re_L_stage[1] ;
  wire [10:0]\w_twiddle_mul_result_im_stage[0] ;
  wire [10:0]\w_twiddle_mul_result_re_stage[0] ;

  (* srl_bus_name = "\\delay_element_L_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_im_r_reg[5][0]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][0]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[0] [0]),
        .Q(\DFF_im_r_reg[5][0]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[5][0]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(Q[0]),
        .I1(\w_delay_out_im_L_stage[1] [0]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_im_stage[1] [0]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[0] [10]),
        .Q(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[5][10]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(Q[10]),
        .I1(\w_delay_out_im_L_stage[1] [10]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_im_stage[1] [10]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_im_r_reg[5][1]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][1]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[0] [1]),
        .Q(\DFF_im_r_reg[5][1]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[5][1]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(Q[1]),
        .I1(\w_delay_out_im_L_stage[1] [1]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_im_stage[1] [1]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_im_r_reg[5][2]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][2]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[0] [2]),
        .Q(\DFF_im_r_reg[5][2]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[5][2]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(Q[2]),
        .I1(\w_delay_out_im_L_stage[1] [2]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_im_stage[1] [2]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[0] [3]),
        .Q(\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[5][3]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(Q[3]),
        .I1(\w_delay_out_im_L_stage[1] [3]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_im_stage[1] [3]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_im_r_reg[5][4]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][4]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[0] [4]),
        .Q(\DFF_im_r_reg[5][4]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[5][4]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(Q[4]),
        .I1(\w_delay_out_im_L_stage[1] [4]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_im_stage[1] [4]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_im_r_reg[5][5]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][5]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[0] [5]),
        .Q(\DFF_im_r_reg[5][5]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[5][5]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(Q[5]),
        .I1(\w_delay_out_im_L_stage[1] [5]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_im_stage[1] [5]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_im_r_reg[5][6]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][6]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[0] [6]),
        .Q(\DFF_im_r_reg[5][6]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[5][6]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(Q[6]),
        .I1(\w_delay_out_im_L_stage[1] [6]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_im_stage[1] [6]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[0] [7]),
        .Q(\DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[5][7]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(Q[7]),
        .I1(\w_delay_out_im_L_stage[1] [7]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_im_stage[1] [7]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_im_r_reg[5][8]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][8]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[0] [8]),
        .Q(\DFF_im_r_reg[5][8]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[5][8]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(Q[8]),
        .I1(\w_delay_out_im_L_stage[1] [8]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_im_stage[1] [8]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_im_r_reg[5][9]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][9]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[0] [9]),
        .Q(\DFF_im_r_reg[5][9]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[5][9]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(Q[9]),
        .I1(\w_delay_out_im_L_stage[1] [9]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_im_stage[1] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][0]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_im_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_im_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][1]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_im_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][2]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_im_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_im_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][4]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_im_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][5]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_im_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][6]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_im_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_im_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][8]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_im_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][9]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_im_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__9_n_0),
        .Q(\w_delay_out_im_L_stage[1] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate_n_0),
        .Q(\w_delay_out_im_L_stage[1] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__8_n_0),
        .Q(\w_delay_out_im_L_stage[1] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__7_n_0),
        .Q(\w_delay_out_im_L_stage[1] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__6_n_0),
        .Q(\w_delay_out_im_L_stage[1] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__5_n_0),
        .Q(\w_delay_out_im_L_stage[1] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__4_n_0),
        .Q(\w_delay_out_im_L_stage[1] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__3_n_0),
        .Q(\w_delay_out_im_L_stage[1] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__2_n_0),
        .Q(\w_delay_out_im_L_stage[1] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__1_n_0),
        .Q(\w_delay_out_im_L_stage[1] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__0_n_0),
        .Q(\w_delay_out_im_L_stage[1] [9]),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate
       (.I0(\DFF_im_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_im_r_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__0
       (.I0(\DFF_im_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_im_r_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__1
       (.I0(\DFF_im_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_im_r_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__2
       (.I0(\DFF_im_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_im_r_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__3
       (.I0(\DFF_im_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_im_r_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__4
       (.I0(\DFF_im_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_im_r_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__5
       (.I0(\DFF_im_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_im_r_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__6
       (.I0(\DFF_im_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_im_r_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__7
       (.I0(\DFF_im_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_im_r_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__8
       (.I0(\DFF_im_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_im_r_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__9
       (.I0(\DFF_im_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_im_r_reg_gate__9_n_0));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_re_r_reg[5][0]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][0]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[0] [0]),
        .Q(\DFF_re_r_reg[5][0]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[5][0]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[0][10] [0]),
        .I1(\w_delay_out_re_L_stage[1] [0]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_re_stage[1] [0]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[0] [10]),
        .Q(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[5][10]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[0][10] [10]),
        .I1(\w_delay_out_re_L_stage[1] [10]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_re_stage[1] [10]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_re_r_reg[5][1]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][1]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[0] [1]),
        .Q(\DFF_re_r_reg[5][1]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[5][1]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[0][10] [1]),
        .I1(\w_delay_out_re_L_stage[1] [1]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_re_stage[1] [1]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_re_r_reg[5][2]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][2]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[0] [2]),
        .Q(\DFF_re_r_reg[5][2]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[5][2]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[0][10] [2]),
        .I1(\w_delay_out_re_L_stage[1] [2]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_re_stage[1] [2]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[0] [3]),
        .Q(\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[5][3]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[0][10] [3]),
        .I1(\w_delay_out_re_L_stage[1] [3]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_re_stage[1] [3]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_re_r_reg[5][4]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][4]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[0] [4]),
        .Q(\DFF_re_r_reg[5][4]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[5][4]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[0][10] [4]),
        .I1(\w_delay_out_re_L_stage[1] [4]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_re_stage[1] [4]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_re_r_reg[5][5]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][5]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[0] [5]),
        .Q(\DFF_re_r_reg[5][5]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[5][5]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[0][10] [5]),
        .I1(\w_delay_out_re_L_stage[1] [5]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_re_stage[1] [5]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_re_r_reg[5][6]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][6]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[0] [6]),
        .Q(\DFF_re_r_reg[5][6]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[5][6]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[0][10] [6]),
        .I1(\w_delay_out_re_L_stage[1] [6]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_re_stage[1] [6]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[0] [7]),
        .Q(\DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[5][7]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[0][10] [7]),
        .I1(\w_delay_out_re_L_stage[1] [7]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_re_stage[1] [7]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_re_r_reg[5][8]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][8]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[0] [8]),
        .Q(\DFF_re_r_reg[5][8]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[5][8]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[0][10] [8]),
        .I1(\w_delay_out_re_L_stage[1] [8]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_re_stage[1] [8]));
  (* srl_bus_name = "\\delay_element_L_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_L_stage2/DFF_re_r_reg[5][9]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][9]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[0] [9]),
        .Q(\DFF_re_r_reg[5][9]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[5][9]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[0][10] [9]),
        .I1(\w_delay_out_re_L_stage[1] [9]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\w_commutator_UO_re_stage[1] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][0]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_re_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_re_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][1]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_re_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][2]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_re_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_re_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][4]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_re_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][5]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_re_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][6]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_re_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_re_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][8]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_re_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][9]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_n_0 ),
        .Q(\DFF_re_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__9_n_0),
        .Q(\w_delay_out_re_L_stage[1] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate_n_0),
        .Q(\w_delay_out_re_L_stage[1] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__8_n_0),
        .Q(\w_delay_out_re_L_stage[1] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__7_n_0),
        .Q(\w_delay_out_re_L_stage[1] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__6_n_0),
        .Q(\w_delay_out_re_L_stage[1] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__5_n_0),
        .Q(\w_delay_out_re_L_stage[1] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__4_n_0),
        .Q(\w_delay_out_re_L_stage[1] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__3_n_0),
        .Q(\w_delay_out_re_L_stage[1] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__2_n_0),
        .Q(\w_delay_out_re_L_stage[1] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__1_n_0),
        .Q(\w_delay_out_re_L_stage[1] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__0_n_0),
        .Q(\w_delay_out_re_L_stage[1] [9]),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate
       (.I0(\DFF_re_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_re_r_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__0
       (.I0(\DFF_re_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_re_r_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__1
       (.I0(\DFF_re_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_re_r_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__2
       (.I0(\DFF_re_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_re_r_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__3
       (.I0(\DFF_re_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_re_r_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__4
       (.I0(\DFF_re_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_re_r_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__5
       (.I0(\DFF_re_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_re_r_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__6
       (.I0(\DFF_re_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_re_r_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__7
       (.I0(\DFF_re_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_re_r_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__8
       (.I0(\DFF_re_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_re_r_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__9
       (.I0(\DFF_re_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_1 ),
        .O(DFF_re_r_reg_gate__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[0][0]_i_1 
       (.I0(\w_delay_out_im_L_stage[1] [0]),
        .I1(Q[0]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[0][10]_i_1 
       (.I0(\w_delay_out_im_L_stage[1] [10]),
        .I1(Q[10]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[0][1]_i_1 
       (.I0(\w_delay_out_im_L_stage[1] [1]),
        .I1(Q[1]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[0][2]_i_1 
       (.I0(\w_delay_out_im_L_stage[1] [2]),
        .I1(Q[2]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[0][3]_i_1 
       (.I0(\w_delay_out_im_L_stage[1] [3]),
        .I1(Q[3]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[0][4]_i_1 
       (.I0(\w_delay_out_im_L_stage[1] [4]),
        .I1(Q[4]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[0][5]_i_1 
       (.I0(\w_delay_out_im_L_stage[1] [5]),
        .I1(Q[5]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[0][6]_i_1 
       (.I0(\w_delay_out_im_L_stage[1] [6]),
        .I1(Q[6]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[0][7]_i_1 
       (.I0(\w_delay_out_im_L_stage[1] [7]),
        .I1(Q[7]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[0][8]_i_1 
       (.I0(\w_delay_out_im_L_stage[1] [8]),
        .I1(Q[8]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[0][9]_i_1 
       (.I0(\w_delay_out_im_L_stage[1] [9]),
        .I1(Q[9]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[0][0]_i_1 
       (.I0(\w_delay_out_re_L_stage[1] [0]),
        .I1(\commutator_LO_re_pipe_r_reg[0][10] [0]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\DFF_re_r_reg[7][10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[0][10]_i_1 
       (.I0(\w_delay_out_re_L_stage[1] [10]),
        .I1(\commutator_LO_re_pipe_r_reg[0][10] [10]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\DFF_re_r_reg[7][10]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[0][1]_i_1 
       (.I0(\w_delay_out_re_L_stage[1] [1]),
        .I1(\commutator_LO_re_pipe_r_reg[0][10] [1]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\DFF_re_r_reg[7][10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[0][2]_i_1 
       (.I0(\w_delay_out_re_L_stage[1] [2]),
        .I1(\commutator_LO_re_pipe_r_reg[0][10] [2]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\DFF_re_r_reg[7][10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[0][3]_i_1 
       (.I0(\w_delay_out_re_L_stage[1] [3]),
        .I1(\commutator_LO_re_pipe_r_reg[0][10] [3]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\DFF_re_r_reg[7][10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[0][4]_i_1 
       (.I0(\w_delay_out_re_L_stage[1] [4]),
        .I1(\commutator_LO_re_pipe_r_reg[0][10] [4]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\DFF_re_r_reg[7][10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[0][5]_i_1 
       (.I0(\w_delay_out_re_L_stage[1] [5]),
        .I1(\commutator_LO_re_pipe_r_reg[0][10] [5]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\DFF_re_r_reg[7][10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[0][6]_i_1 
       (.I0(\w_delay_out_re_L_stage[1] [6]),
        .I1(\commutator_LO_re_pipe_r_reg[0][10] [6]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\DFF_re_r_reg[7][10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[0][7]_i_1 
       (.I0(\w_delay_out_re_L_stage[1] [7]),
        .I1(\commutator_LO_re_pipe_r_reg[0][10] [7]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\DFF_re_r_reg[7][10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[0][8]_i_1 
       (.I0(\w_delay_out_re_L_stage[1] [8]),
        .I1(\commutator_LO_re_pipe_r_reg[0][10] [8]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\DFF_re_r_reg[7][10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[0][9]_i_1 
       (.I0(\w_delay_out_re_L_stage[1] [9]),
        .I1(\commutator_LO_re_pipe_r_reg[0][10] [9]),
        .I2(\commutator_LO_im_pipe_r_reg[0][0] ),
        .O(\DFF_re_r_reg[7][10]_0 [9]));
endmodule

(* ORIG_REF_NAME = "delay_element" *) 
module delay_element__parameterized0_0
   (\cnt_r_reg[1] ,
    D,
    i_butterfly_LO_re,
    \DFF_im_r_reg[7][9]_0 ,
    i_butterfly_LO_im,
    \w_commutator_UO_re_stage[1] ,
    clk_IBUF_BUFG,
    \DFF_re_r_reg[7][10]_0 ,
    i_rst_IBUF,
    \w_commutator_UO_im_stage[1] ,
    Q,
    prod_arbr,
    result_re);
  output \cnt_r_reg[1] ;
  output [10:0]D;
  output [10:0]i_butterfly_LO_re;
  output [10:0]\DFF_im_r_reg[7][9]_0 ;
  output [10:0]i_butterfly_LO_im;
  input [10:0]\w_commutator_UO_re_stage[1] ;
  input clk_IBUF_BUFG;
  input \DFF_re_r_reg[7][10]_0 ;
  input i_rst_IBUF;
  input [10:0]\w_commutator_UO_im_stage[1] ;
  input [4:0]Q;
  input [10:0]prod_arbr;
  input [10:0]result_re;

  wire [10:0]D;
  wire \DFF_im_r_reg[5][0]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[5][10]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[5][1]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[5][2]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[5][3]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[5][4]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[5][5]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[5][6]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[5][7]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[5][8]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[5][9]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_im_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_im_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_im_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_im_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_im_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_im_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_im_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_im_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_im_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_im_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_im_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire [10:0]\DFF_im_r_reg[7][9]_0 ;
  wire DFF_im_r_reg_gate__0_n_0;
  wire DFF_im_r_reg_gate__1_n_0;
  wire DFF_im_r_reg_gate__2_n_0;
  wire DFF_im_r_reg_gate__3_n_0;
  wire DFF_im_r_reg_gate__4_n_0;
  wire DFF_im_r_reg_gate__5_n_0;
  wire DFF_im_r_reg_gate__6_n_0;
  wire DFF_im_r_reg_gate__7_n_0;
  wire DFF_im_r_reg_gate__8_n_0;
  wire DFF_im_r_reg_gate__9_n_0;
  wire DFF_im_r_reg_gate_n_0;
  wire \DFF_re_r_reg[5][0]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[5][10]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[5][1]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[5][2]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[5][3]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[5][4]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[5][5]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[5][6]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[5][7]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[5][8]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[5][9]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ;
  wire \DFF_re_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_re_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_re_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_re_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_re_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_re_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_re_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_re_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_re_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_re_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_re_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ;
  wire \DFF_re_r_reg[7][10]_0 ;
  wire DFF_re_r_reg_gate__0_n_0;
  wire DFF_re_r_reg_gate__1_n_0;
  wire DFF_re_r_reg_gate__2_n_0;
  wire DFF_re_r_reg_gate__3_n_0;
  wire DFF_re_r_reg_gate__4_n_0;
  wire DFF_re_r_reg_gate__5_n_0;
  wire DFF_re_r_reg_gate__6_n_0;
  wire DFF_re_r_reg_gate__7_n_0;
  wire DFF_re_r_reg_gate__8_n_0;
  wire DFF_re_r_reg_gate__9_n_0;
  wire DFF_re_r_reg_gate_n_0;
  wire [4:0]Q;
  wire \butterfly_UO_im_pipe_r[1][10]_i_3_n_0 ;
  wire \butterfly_UO_im_pipe_r[1][10]_i_4_n_0 ;
  wire \butterfly_UO_im_pipe_r[1][10]_i_5_n_0 ;
  wire \butterfly_UO_im_pipe_r[1][10]_i_6_n_0 ;
  wire \butterfly_UO_im_pipe_r[1][3]_i_3_n_0 ;
  wire \butterfly_UO_im_pipe_r[1][3]_i_4_n_0 ;
  wire \butterfly_UO_im_pipe_r[1][3]_i_5_n_0 ;
  wire \butterfly_UO_im_pipe_r[1][3]_i_6_n_0 ;
  wire \butterfly_UO_im_pipe_r[1][7]_i_3_n_0 ;
  wire \butterfly_UO_im_pipe_r[1][7]_i_4_n_0 ;
  wire \butterfly_UO_im_pipe_r[1][7]_i_5_n_0 ;
  wire \butterfly_UO_im_pipe_r[1][7]_i_6_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_2 ;
  wire \butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_3 ;
  wire \butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_5 ;
  wire \butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_6 ;
  wire \butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_7 ;
  wire \butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_1 ;
  wire \butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_2 ;
  wire \butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_3 ;
  wire \butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_4 ;
  wire \butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_5 ;
  wire \butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_6 ;
  wire \butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_7 ;
  wire \butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_1 ;
  wire \butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_2 ;
  wire \butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_3 ;
  wire \butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_4 ;
  wire \butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_5 ;
  wire \butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_6 ;
  wire \butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_7 ;
  wire \butterfly_UO_re_pipe_r[1][10]_i_3_n_0 ;
  wire \butterfly_UO_re_pipe_r[1][10]_i_4_n_0 ;
  wire \butterfly_UO_re_pipe_r[1][10]_i_5_n_0 ;
  wire \butterfly_UO_re_pipe_r[1][10]_i_6_n_0 ;
  wire \butterfly_UO_re_pipe_r[1][3]_i_3_n_0 ;
  wire \butterfly_UO_re_pipe_r[1][3]_i_4_n_0 ;
  wire \butterfly_UO_re_pipe_r[1][3]_i_5_n_0 ;
  wire \butterfly_UO_re_pipe_r[1][3]_i_6_n_0 ;
  wire \butterfly_UO_re_pipe_r[1][7]_i_3_n_0 ;
  wire \butterfly_UO_re_pipe_r[1][7]_i_4_n_0 ;
  wire \butterfly_UO_re_pipe_r[1][7]_i_5_n_0 ;
  wire \butterfly_UO_re_pipe_r[1][7]_i_6_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_2 ;
  wire \butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_3 ;
  wire \butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_5 ;
  wire \butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_6 ;
  wire \butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_7 ;
  wire \butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_1 ;
  wire \butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_2 ;
  wire \butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_3 ;
  wire \butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_4 ;
  wire \butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_5 ;
  wire \butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_6 ;
  wire \butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_7 ;
  wire \butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_1 ;
  wire \butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_2 ;
  wire \butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_3 ;
  wire \butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_4 ;
  wire \butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_5 ;
  wire \butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_6 ;
  wire \butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_7 ;
  wire clk_IBUF_BUFG;
  wire \cnt_r_reg[1] ;
  wire [10:0]i_butterfly_LO_im;
  wire [10:0]i_butterfly_LO_re;
  wire i_rst_IBUF;
  wire [10:0]prod_arbr;
  wire prod_arbr_i_22__0_n_0;
  wire prod_arbr_i_22__0_n_2;
  wire prod_arbr_i_22__0_n_3;
  wire prod_arbr_i_22__0_n_5;
  wire prod_arbr_i_22__0_n_6;
  wire prod_arbr_i_22__0_n_7;
  wire prod_arbr_i_23__0_n_0;
  wire prod_arbr_i_23__0_n_1;
  wire prod_arbr_i_23__0_n_2;
  wire prod_arbr_i_23__0_n_3;
  wire prod_arbr_i_23__0_n_4;
  wire prod_arbr_i_23__0_n_5;
  wire prod_arbr_i_23__0_n_6;
  wire prod_arbr_i_23__0_n_7;
  wire prod_arbr_i_24__0_n_0;
  wire prod_arbr_i_24__0_n_1;
  wire prod_arbr_i_24__0_n_2;
  wire prod_arbr_i_24__0_n_3;
  wire prod_arbr_i_24__0_n_4;
  wire prod_arbr_i_24__0_n_5;
  wire prod_arbr_i_24__0_n_6;
  wire prod_arbr_i_24__0_n_7;
  wire prod_arbr_i_25__2_n_0;
  wire prod_arbr_i_26__0_n_0;
  wire prod_arbr_i_27__0_n_0;
  wire prod_arbr_i_28__0_n_0;
  wire prod_arbr_i_29__0_n_0;
  wire prod_arbr_i_30__0_n_0;
  wire prod_arbr_i_31__0_n_0;
  wire prod_arbr_i_32__0_n_0;
  wire prod_arbr_i_33__0_n_0;
  wire prod_arbr_i_34__0_n_0;
  wire prod_arbr_i_35__0_n_0;
  wire [10:0]result_re;
  wire result_re_i_20__0_n_0;
  wire result_re_i_20__0_n_2;
  wire result_re_i_20__0_n_3;
  wire result_re_i_20__0_n_5;
  wire result_re_i_20__0_n_6;
  wire result_re_i_20__0_n_7;
  wire result_re_i_21__0_n_0;
  wire result_re_i_21__0_n_1;
  wire result_re_i_21__0_n_2;
  wire result_re_i_21__0_n_3;
  wire result_re_i_21__0_n_4;
  wire result_re_i_21__0_n_5;
  wire result_re_i_21__0_n_6;
  wire result_re_i_21__0_n_7;
  wire result_re_i_22__0_n_0;
  wire result_re_i_22__0_n_1;
  wire result_re_i_22__0_n_2;
  wire result_re_i_22__0_n_3;
  wire result_re_i_22__0_n_4;
  wire result_re_i_22__0_n_5;
  wire result_re_i_22__0_n_6;
  wire result_re_i_22__0_n_7;
  wire result_re_i_23__2_n_0;
  wire result_re_i_24__0_n_0;
  wire result_re_i_25__0_n_0;
  wire result_re_i_26__0_n_0;
  wire result_re_i_27__0_n_0;
  wire result_re_i_28__0_n_0;
  wire result_re_i_29__0_n_0;
  wire result_re_i_30__0_n_0;
  wire result_re_i_31__0_n_0;
  wire result_re_i_32__0_n_0;
  wire result_re_i_33__0_n_0;
  wire [10:0]\w_commutator_UO_im_stage[1] ;
  wire [10:0]\w_commutator_UO_re_stage[1] ;
  wire [10:0]\w_delay_out_im_U_stage[1] ;
  wire [10:0]\w_delay_out_re_U_stage[1] ;
  wire [2:2]\NLW_butterfly_UO_im_pipe_r_reg[1][10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_butterfly_UO_im_pipe_r_reg[1][10]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_butterfly_UO_re_pipe_r_reg[1][10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_butterfly_UO_re_pipe_r_reg[1][10]_i_2_O_UNCONNECTED ;
  wire [2:2]NLW_prod_arbr_i_22__0_CO_UNCONNECTED;
  wire [3:3]NLW_prod_arbr_i_22__0_O_UNCONNECTED;
  wire [2:2]NLW_result_re_i_20__0_CO_UNCONNECTED;
  wire [3:3]NLW_result_re_i_20__0_O_UNCONNECTED;

  (* srl_bus_name = "\\delay_element_U_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_im_r_reg[5][0]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][0]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[1] [0]),
        .Q(\DFF_im_r_reg[5][0]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_im_r_reg[5][10]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][10]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[1] [10]),
        .Q(\DFF_im_r_reg[5][10]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_im_r_reg[5][1]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][1]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[1] [1]),
        .Q(\DFF_im_r_reg[5][1]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_im_r_reg[5][2]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][2]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[1] [2]),
        .Q(\DFF_im_r_reg[5][2]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_im_r_reg[5][3]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][3]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[1] [3]),
        .Q(\DFF_im_r_reg[5][3]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_im_r_reg[5][4]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][4]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[1] [4]),
        .Q(\DFF_im_r_reg[5][4]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_im_r_reg[5][5]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][5]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[1] [5]),
        .Q(\DFF_im_r_reg[5][5]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_im_r_reg[5][6]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][6]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[1] [6]),
        .Q(\DFF_im_r_reg[5][6]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_im_r_reg[5][7]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][7]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[1] [7]),
        .Q(\DFF_im_r_reg[5][7]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_im_r_reg[5][8]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][8]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[1] [8]),
        .Q(\DFF_im_r_reg[5][8]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_im_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_im_r_reg[5][9]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[5][9]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[1] [9]),
        .Q(\DFF_im_r_reg[5][9]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][0]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_im_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][10]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_im_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][1]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_im_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][2]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_im_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][3]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_im_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][4]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_im_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][5]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_im_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][6]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_im_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][7]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_im_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][8]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_im_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[5][9]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_im_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__9_n_0),
        .Q(\w_delay_out_im_U_stage[1] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate_n_0),
        .Q(\w_delay_out_im_U_stage[1] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__8_n_0),
        .Q(\w_delay_out_im_U_stage[1] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__7_n_0),
        .Q(\w_delay_out_im_U_stage[1] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__6_n_0),
        .Q(\w_delay_out_im_U_stage[1] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__5_n_0),
        .Q(\w_delay_out_im_U_stage[1] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__4_n_0),
        .Q(\w_delay_out_im_U_stage[1] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__3_n_0),
        .Q(\w_delay_out_im_U_stage[1] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__2_n_0),
        .Q(\w_delay_out_im_U_stage[1] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__1_n_0),
        .Q(\w_delay_out_im_U_stage[1] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[7][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__0_n_0),
        .Q(\w_delay_out_im_U_stage[1] [9]),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate
       (.I0(\DFF_im_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_im_r_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__0
       (.I0(\DFF_im_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_im_r_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__1
       (.I0(\DFF_im_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_im_r_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__2
       (.I0(\DFF_im_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_im_r_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__3
       (.I0(\DFF_im_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_im_r_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__4
       (.I0(\DFF_im_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_im_r_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__5
       (.I0(\DFF_im_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_im_r_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__6
       (.I0(\DFF_im_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_im_r_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__7
       (.I0(\DFF_im_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_im_r_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__8
       (.I0(\DFF_im_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_im_r_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__9
       (.I0(\DFF_im_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_im_r_reg_gate__9_n_0));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_re_r_reg[5][0]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][0]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[1] [0]),
        .Q(\DFF_re_r_reg[5][0]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_re_r_reg[5][10]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][10]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[1] [10]),
        .Q(\DFF_re_r_reg[5][10]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_re_r_reg[5][1]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][1]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[1] [1]),
        .Q(\DFF_re_r_reg[5][1]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_re_r_reg[5][2]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][2]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[1] [2]),
        .Q(\DFF_re_r_reg[5][2]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_re_r_reg[5][3]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][3]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[1] [3]),
        .Q(\DFF_re_r_reg[5][3]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_re_r_reg[5][4]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][4]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[1] [4]),
        .Q(\DFF_re_r_reg[5][4]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_re_r_reg[5][5]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][5]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[1] [5]),
        .Q(\DFF_re_r_reg[5][5]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_re_r_reg[5][6]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][6]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[1] [6]),
        .Q(\DFF_re_r_reg[5][6]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_re_r_reg[5][7]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][7]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[1] [7]),
        .Q(\DFF_re_r_reg[5][7]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_re_r_reg[5][8]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][8]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[1] [8]),
        .Q(\DFF_re_r_reg[5][8]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage2/DFF_re_r_reg[5] " *) 
  (* srl_name = "\\delay_element_U_stage2/DFF_re_r_reg[5][9]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[5][9]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[1] [9]),
        .Q(\DFF_re_r_reg[5][9]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][0]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_re_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][10]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_re_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][1]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_re_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][2]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_re_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][3]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_re_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][4]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_re_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][5]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_re_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][6]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_re_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][7]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_re_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][8]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_re_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_6 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[5][9]_srl7___delay_element_U_stage1_DFF_re_r_reg_r_5_n_0 ),
        .Q(\DFF_re_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__9_n_0),
        .Q(\w_delay_out_re_U_stage[1] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate_n_0),
        .Q(\w_delay_out_re_U_stage[1] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__8_n_0),
        .Q(\w_delay_out_re_U_stage[1] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__7_n_0),
        .Q(\w_delay_out_re_U_stage[1] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__6_n_0),
        .Q(\w_delay_out_re_U_stage[1] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__5_n_0),
        .Q(\w_delay_out_re_U_stage[1] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__4_n_0),
        .Q(\w_delay_out_re_U_stage[1] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__3_n_0),
        .Q(\w_delay_out_re_U_stage[1] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__2_n_0),
        .Q(\w_delay_out_re_U_stage[1] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__1_n_0),
        .Q(\w_delay_out_re_U_stage[1] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[7][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__0_n_0),
        .Q(\w_delay_out_re_U_stage[1] [9]),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate
       (.I0(\DFF_re_r_reg[6][10]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_re_r_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__0
       (.I0(\DFF_re_r_reg[6][9]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_re_r_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__1
       (.I0(\DFF_re_r_reg[6][8]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_re_r_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__2
       (.I0(\DFF_re_r_reg[6][7]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_re_r_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__3
       (.I0(\DFF_re_r_reg[6][6]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_re_r_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__4
       (.I0(\DFF_re_r_reg[6][5]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_re_r_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__5
       (.I0(\DFF_re_r_reg[6][4]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_re_r_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__6
       (.I0(\DFF_re_r_reg[6][3]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_re_r_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__7
       (.I0(\DFF_re_r_reg[6][2]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_re_r_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__8
       (.I0(\DFF_re_r_reg[6][1]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_re_r_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__9
       (.I0(\DFF_re_r_reg[6][0]_delay_element_U_stage1_DFF_re_r_reg_r_6_n_0 ),
        .I1(\DFF_re_r_reg[7][10]_0 ),
        .O(DFF_re_r_reg_gate__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[1][0]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_7 ),
        .O(\DFF_im_r_reg[7][9]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_im_pipe_r[1][10]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[7][9]_0 [10]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_im_pipe_r[1][10]_i_3 
       (.I0(\w_delay_out_im_U_stage[1] [10]),
        .O(\butterfly_UO_im_pipe_r[1][10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[1][10]_i_4 
       (.I0(\w_delay_out_im_U_stage[1] [10]),
        .I1(result_re[10]),
        .O(\butterfly_UO_im_pipe_r[1][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[1][10]_i_5 
       (.I0(\w_delay_out_im_U_stage[1] [9]),
        .I1(result_re[9]),
        .O(\butterfly_UO_im_pipe_r[1][10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[1][10]_i_6 
       (.I0(\w_delay_out_im_U_stage[1] [8]),
        .I1(result_re[8]),
        .O(\butterfly_UO_im_pipe_r[1][10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[1][1]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_6 ),
        .O(\DFF_im_r_reg[7][9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[1][2]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_5 ),
        .O(\DFF_im_r_reg[7][9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[1][3]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_4 ),
        .O(\DFF_im_r_reg[7][9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[1][3]_i_3 
       (.I0(\w_delay_out_im_U_stage[1] [3]),
        .I1(result_re[3]),
        .O(\butterfly_UO_im_pipe_r[1][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[1][3]_i_4 
       (.I0(\w_delay_out_im_U_stage[1] [2]),
        .I1(result_re[2]),
        .O(\butterfly_UO_im_pipe_r[1][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[1][3]_i_5 
       (.I0(\w_delay_out_im_U_stage[1] [1]),
        .I1(result_re[1]),
        .O(\butterfly_UO_im_pipe_r[1][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[1][3]_i_6 
       (.I0(\w_delay_out_im_U_stage[1] [0]),
        .I1(result_re[0]),
        .O(\butterfly_UO_im_pipe_r[1][3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[1][4]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_7 ),
        .O(\DFF_im_r_reg[7][9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[1][5]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_6 ),
        .O(\DFF_im_r_reg[7][9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[1][6]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_5 ),
        .O(\DFF_im_r_reg[7][9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[1][7]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_4 ),
        .O(\DFF_im_r_reg[7][9]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[1][7]_i_3 
       (.I0(\w_delay_out_im_U_stage[1] [7]),
        .I1(result_re[7]),
        .O(\butterfly_UO_im_pipe_r[1][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[1][7]_i_4 
       (.I0(\w_delay_out_im_U_stage[1] [6]),
        .I1(result_re[6]),
        .O(\butterfly_UO_im_pipe_r[1][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[1][7]_i_5 
       (.I0(\w_delay_out_im_U_stage[1] [5]),
        .I1(result_re[5]),
        .O(\butterfly_UO_im_pipe_r[1][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[1][7]_i_6 
       (.I0(\w_delay_out_im_U_stage[1] [4]),
        .I1(result_re[4]),
        .O(\butterfly_UO_im_pipe_r[1][7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[1][8]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_7 ),
        .O(\DFF_im_r_reg[7][9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[1][9]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_6 ),
        .O(\DFF_im_r_reg[7][9]_0 [9]));
  CARRY4 \butterfly_UO_im_pipe_r_reg[1][10]_i_2 
       (.CI(\butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_0 ),
        .CO({\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_0 ,\NLW_butterfly_UO_im_pipe_r_reg[1][10]_i_2_CO_UNCONNECTED [2],\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_2 ,\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\butterfly_UO_im_pipe_r[1][10]_i_3_n_0 ,\w_delay_out_im_U_stage[1] [9:8]}),
        .O({\NLW_butterfly_UO_im_pipe_r_reg[1][10]_i_2_O_UNCONNECTED [3],\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_5 ,\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_6 ,\butterfly_UO_im_pipe_r_reg[1][10]_i_2_n_7 }),
        .S({1'b1,\butterfly_UO_im_pipe_r[1][10]_i_4_n_0 ,\butterfly_UO_im_pipe_r[1][10]_i_5_n_0 ,\butterfly_UO_im_pipe_r[1][10]_i_6_n_0 }));
  CARRY4 \butterfly_UO_im_pipe_r_reg[1][3]_i_2 
       (.CI(1'b0),
        .CO({\butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_0 ,\butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_1 ,\butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_2 ,\butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_im_U_stage[1] [3:0]),
        .O({\butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_4 ,\butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_5 ,\butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_6 ,\butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_7 }),
        .S({\butterfly_UO_im_pipe_r[1][3]_i_3_n_0 ,\butterfly_UO_im_pipe_r[1][3]_i_4_n_0 ,\butterfly_UO_im_pipe_r[1][3]_i_5_n_0 ,\butterfly_UO_im_pipe_r[1][3]_i_6_n_0 }));
  CARRY4 \butterfly_UO_im_pipe_r_reg[1][7]_i_2 
       (.CI(\butterfly_UO_im_pipe_r_reg[1][3]_i_2_n_0 ),
        .CO({\butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_0 ,\butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_1 ,\butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_2 ,\butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_im_U_stage[1] [7:4]),
        .O({\butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_4 ,\butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_5 ,\butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_6 ,\butterfly_UO_im_pipe_r_reg[1][7]_i_2_n_7 }),
        .S({\butterfly_UO_im_pipe_r[1][7]_i_3_n_0 ,\butterfly_UO_im_pipe_r[1][7]_i_4_n_0 ,\butterfly_UO_im_pipe_r[1][7]_i_5_n_0 ,\butterfly_UO_im_pipe_r[1][7]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[1][0]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_7 ),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_re_pipe_r[1][10]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_0 ),
        .O(D[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_re_pipe_r[1][10]_i_3 
       (.I0(\w_delay_out_re_U_stage[1] [10]),
        .O(\butterfly_UO_re_pipe_r[1][10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[1][10]_i_4 
       (.I0(\w_delay_out_re_U_stage[1] [10]),
        .I1(prod_arbr[10]),
        .O(\butterfly_UO_re_pipe_r[1][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[1][10]_i_5 
       (.I0(\w_delay_out_re_U_stage[1] [9]),
        .I1(prod_arbr[9]),
        .O(\butterfly_UO_re_pipe_r[1][10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[1][10]_i_6 
       (.I0(\w_delay_out_re_U_stage[1] [8]),
        .I1(prod_arbr[8]),
        .O(\butterfly_UO_re_pipe_r[1][10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[1][1]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_6 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[1][2]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_5 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[1][3]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_4 ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[1][3]_i_3 
       (.I0(\w_delay_out_re_U_stage[1] [3]),
        .I1(prod_arbr[3]),
        .O(\butterfly_UO_re_pipe_r[1][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[1][3]_i_4 
       (.I0(\w_delay_out_re_U_stage[1] [2]),
        .I1(prod_arbr[2]),
        .O(\butterfly_UO_re_pipe_r[1][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[1][3]_i_5 
       (.I0(\w_delay_out_re_U_stage[1] [1]),
        .I1(prod_arbr[1]),
        .O(\butterfly_UO_re_pipe_r[1][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[1][3]_i_6 
       (.I0(\w_delay_out_re_U_stage[1] [0]),
        .I1(prod_arbr[0]),
        .O(\butterfly_UO_re_pipe_r[1][3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[1][4]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_7 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[1][5]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_6 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[1][6]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_5 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[1][7]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_4 ),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[1][7]_i_3 
       (.I0(\w_delay_out_re_U_stage[1] [7]),
        .I1(prod_arbr[7]),
        .O(\butterfly_UO_re_pipe_r[1][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[1][7]_i_4 
       (.I0(\w_delay_out_re_U_stage[1] [6]),
        .I1(prod_arbr[6]),
        .O(\butterfly_UO_re_pipe_r[1][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[1][7]_i_5 
       (.I0(\w_delay_out_re_U_stage[1] [5]),
        .I1(prod_arbr[5]),
        .O(\butterfly_UO_re_pipe_r[1][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[1][7]_i_6 
       (.I0(\w_delay_out_re_U_stage[1] [4]),
        .I1(prod_arbr[4]),
        .O(\butterfly_UO_re_pipe_r[1][7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[1][8]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_7 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[1][9]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_6 ),
        .O(D[9]));
  CARRY4 \butterfly_UO_re_pipe_r_reg[1][10]_i_2 
       (.CI(\butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_0 ),
        .CO({\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_0 ,\NLW_butterfly_UO_re_pipe_r_reg[1][10]_i_2_CO_UNCONNECTED [2],\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_2 ,\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\butterfly_UO_re_pipe_r[1][10]_i_3_n_0 ,\w_delay_out_re_U_stage[1] [9:8]}),
        .O({\NLW_butterfly_UO_re_pipe_r_reg[1][10]_i_2_O_UNCONNECTED [3],\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_5 ,\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_6 ,\butterfly_UO_re_pipe_r_reg[1][10]_i_2_n_7 }),
        .S({1'b1,\butterfly_UO_re_pipe_r[1][10]_i_4_n_0 ,\butterfly_UO_re_pipe_r[1][10]_i_5_n_0 ,\butterfly_UO_re_pipe_r[1][10]_i_6_n_0 }));
  CARRY4 \butterfly_UO_re_pipe_r_reg[1][3]_i_2 
       (.CI(1'b0),
        .CO({\butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_0 ,\butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_1 ,\butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_2 ,\butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_re_U_stage[1] [3:0]),
        .O({\butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_4 ,\butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_5 ,\butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_6 ,\butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_7 }),
        .S({\butterfly_UO_re_pipe_r[1][3]_i_3_n_0 ,\butterfly_UO_re_pipe_r[1][3]_i_4_n_0 ,\butterfly_UO_re_pipe_r[1][3]_i_5_n_0 ,\butterfly_UO_re_pipe_r[1][3]_i_6_n_0 }));
  CARRY4 \butterfly_UO_re_pipe_r_reg[1][7]_i_2 
       (.CI(\butterfly_UO_re_pipe_r_reg[1][3]_i_2_n_0 ),
        .CO({\butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_0 ,\butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_1 ,\butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_2 ,\butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_re_U_stage[1] [7:4]),
        .O({\butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_4 ,\butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_5 ,\butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_6 ,\butterfly_UO_re_pipe_r_reg[1][7]_i_2_n_7 }),
        .S({\butterfly_UO_re_pipe_r[1][7]_i_3_n_0 ,\butterfly_UO_re_pipe_r[1][7]_i_4_n_0 ,\butterfly_UO_re_pipe_r[1][7]_i_5_n_0 ,\butterfly_UO_re_pipe_r[1][7]_i_6_n_0 }));
  LUT5 #(
    .INIT(32'h0F1FFFFE)) 
    \commutator_LO_re_pipe_r[0][10]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[4]),
        .O(\cnt_r_reg[1] ));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_10__0
       (.I0(prod_arbr_i_22__0_n_0),
        .I1(prod_arbr_i_22__0_n_5),
        .I2(prod_arbr_i_24__0_n_6),
        .O(i_butterfly_LO_re[1]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_11__0
       (.I0(prod_arbr_i_22__0_n_0),
        .I1(prod_arbr_i_22__0_n_5),
        .I2(prod_arbr_i_24__0_n_7),
        .O(i_butterfly_LO_re[0]));
  LUT1 #(
    .INIT(2'h1)) 
    prod_arbr_i_1__0
       (.I0(prod_arbr_i_22__0_n_0),
        .O(i_butterfly_LO_re[10]));
  CARRY4 prod_arbr_i_22__0
       (.CI(prod_arbr_i_23__0_n_0),
        .CO({prod_arbr_i_22__0_n_0,NLW_prod_arbr_i_22__0_CO_UNCONNECTED[2],prod_arbr_i_22__0_n_2,prod_arbr_i_22__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,prod_arbr[10],\w_delay_out_re_U_stage[1] [9:8]}),
        .O({NLW_prod_arbr_i_22__0_O_UNCONNECTED[3],prod_arbr_i_22__0_n_5,prod_arbr_i_22__0_n_6,prod_arbr_i_22__0_n_7}),
        .S({1'b1,prod_arbr_i_25__2_n_0,prod_arbr_i_26__0_n_0,prod_arbr_i_27__0_n_0}));
  CARRY4 prod_arbr_i_23__0
       (.CI(prod_arbr_i_24__0_n_0),
        .CO({prod_arbr_i_23__0_n_0,prod_arbr_i_23__0_n_1,prod_arbr_i_23__0_n_2,prod_arbr_i_23__0_n_3}),
        .CYINIT(1'b0),
        .DI(\w_delay_out_re_U_stage[1] [7:4]),
        .O({prod_arbr_i_23__0_n_4,prod_arbr_i_23__0_n_5,prod_arbr_i_23__0_n_6,prod_arbr_i_23__0_n_7}),
        .S({prod_arbr_i_28__0_n_0,prod_arbr_i_29__0_n_0,prod_arbr_i_30__0_n_0,prod_arbr_i_31__0_n_0}));
  CARRY4 prod_arbr_i_24__0
       (.CI(1'b0),
        .CO({prod_arbr_i_24__0_n_0,prod_arbr_i_24__0_n_1,prod_arbr_i_24__0_n_2,prod_arbr_i_24__0_n_3}),
        .CYINIT(1'b1),
        .DI(\w_delay_out_re_U_stage[1] [3:0]),
        .O({prod_arbr_i_24__0_n_4,prod_arbr_i_24__0_n_5,prod_arbr_i_24__0_n_6,prod_arbr_i_24__0_n_7}),
        .S({prod_arbr_i_32__0_n_0,prod_arbr_i_33__0_n_0,prod_arbr_i_34__0_n_0,prod_arbr_i_35__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_25__2
       (.I0(prod_arbr[10]),
        .I1(\w_delay_out_re_U_stage[1] [10]),
        .O(prod_arbr_i_25__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_26__0
       (.I0(prod_arbr[9]),
        .I1(\w_delay_out_re_U_stage[1] [9]),
        .O(prod_arbr_i_26__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_27__0
       (.I0(prod_arbr[8]),
        .I1(\w_delay_out_re_U_stage[1] [8]),
        .O(prod_arbr_i_27__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_28__0
       (.I0(prod_arbr[7]),
        .I1(\w_delay_out_re_U_stage[1] [7]),
        .O(prod_arbr_i_28__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_29__0
       (.I0(prod_arbr[6]),
        .I1(\w_delay_out_re_U_stage[1] [6]),
        .O(prod_arbr_i_29__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_2__0
       (.I0(prod_arbr_i_22__0_n_0),
        .I1(prod_arbr_i_22__0_n_5),
        .I2(prod_arbr_i_22__0_n_6),
        .O(i_butterfly_LO_re[9]));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_30__0
       (.I0(prod_arbr[5]),
        .I1(\w_delay_out_re_U_stage[1] [5]),
        .O(prod_arbr_i_30__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_31__0
       (.I0(prod_arbr[4]),
        .I1(\w_delay_out_re_U_stage[1] [4]),
        .O(prod_arbr_i_31__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_32__0
       (.I0(prod_arbr[3]),
        .I1(\w_delay_out_re_U_stage[1] [3]),
        .O(prod_arbr_i_32__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_33__0
       (.I0(prod_arbr[2]),
        .I1(\w_delay_out_re_U_stage[1] [2]),
        .O(prod_arbr_i_33__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_34__0
       (.I0(prod_arbr[1]),
        .I1(\w_delay_out_re_U_stage[1] [1]),
        .O(prod_arbr_i_34__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_35__0
       (.I0(prod_arbr[0]),
        .I1(\w_delay_out_re_U_stage[1] [0]),
        .O(prod_arbr_i_35__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_3__0
       (.I0(prod_arbr_i_22__0_n_0),
        .I1(prod_arbr_i_22__0_n_5),
        .I2(prod_arbr_i_22__0_n_7),
        .O(i_butterfly_LO_re[8]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_4__0
       (.I0(prod_arbr_i_22__0_n_0),
        .I1(prod_arbr_i_22__0_n_5),
        .I2(prod_arbr_i_23__0_n_4),
        .O(i_butterfly_LO_re[7]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_5__0
       (.I0(prod_arbr_i_22__0_n_0),
        .I1(prod_arbr_i_22__0_n_5),
        .I2(prod_arbr_i_23__0_n_5),
        .O(i_butterfly_LO_re[6]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_6__0
       (.I0(prod_arbr_i_22__0_n_0),
        .I1(prod_arbr_i_22__0_n_5),
        .I2(prod_arbr_i_23__0_n_6),
        .O(i_butterfly_LO_re[5]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_7__0
       (.I0(prod_arbr_i_22__0_n_0),
        .I1(prod_arbr_i_22__0_n_5),
        .I2(prod_arbr_i_23__0_n_7),
        .O(i_butterfly_LO_re[4]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_8__0
       (.I0(prod_arbr_i_22__0_n_0),
        .I1(prod_arbr_i_22__0_n_5),
        .I2(prod_arbr_i_24__0_n_4),
        .O(i_butterfly_LO_re[3]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_9__0
       (.I0(prod_arbr_i_22__0_n_0),
        .I1(prod_arbr_i_22__0_n_5),
        .I2(prod_arbr_i_24__0_n_5),
        .O(i_butterfly_LO_re[2]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_10__0
       (.I0(result_re_i_20__0_n_0),
        .I1(result_re_i_20__0_n_5),
        .I2(result_re_i_22__0_n_6),
        .O(i_butterfly_LO_im[1]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_11__0
       (.I0(result_re_i_20__0_n_0),
        .I1(result_re_i_20__0_n_5),
        .I2(result_re_i_22__0_n_7),
        .O(i_butterfly_LO_im[0]));
  LUT1 #(
    .INIT(2'h1)) 
    result_re_i_1__0
       (.I0(result_re_i_20__0_n_0),
        .O(i_butterfly_LO_im[10]));
  CARRY4 result_re_i_20__0
       (.CI(result_re_i_21__0_n_0),
        .CO({result_re_i_20__0_n_0,NLW_result_re_i_20__0_CO_UNCONNECTED[2],result_re_i_20__0_n_2,result_re_i_20__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,result_re[10],\w_delay_out_im_U_stage[1] [9:8]}),
        .O({NLW_result_re_i_20__0_O_UNCONNECTED[3],result_re_i_20__0_n_5,result_re_i_20__0_n_6,result_re_i_20__0_n_7}),
        .S({1'b1,result_re_i_23__2_n_0,result_re_i_24__0_n_0,result_re_i_25__0_n_0}));
  CARRY4 result_re_i_21__0
       (.CI(result_re_i_22__0_n_0),
        .CO({result_re_i_21__0_n_0,result_re_i_21__0_n_1,result_re_i_21__0_n_2,result_re_i_21__0_n_3}),
        .CYINIT(1'b0),
        .DI(\w_delay_out_im_U_stage[1] [7:4]),
        .O({result_re_i_21__0_n_4,result_re_i_21__0_n_5,result_re_i_21__0_n_6,result_re_i_21__0_n_7}),
        .S({result_re_i_26__0_n_0,result_re_i_27__0_n_0,result_re_i_28__0_n_0,result_re_i_29__0_n_0}));
  CARRY4 result_re_i_22__0
       (.CI(1'b0),
        .CO({result_re_i_22__0_n_0,result_re_i_22__0_n_1,result_re_i_22__0_n_2,result_re_i_22__0_n_3}),
        .CYINIT(1'b1),
        .DI(\w_delay_out_im_U_stage[1] [3:0]),
        .O({result_re_i_22__0_n_4,result_re_i_22__0_n_5,result_re_i_22__0_n_6,result_re_i_22__0_n_7}),
        .S({result_re_i_30__0_n_0,result_re_i_31__0_n_0,result_re_i_32__0_n_0,result_re_i_33__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_23__2
       (.I0(result_re[10]),
        .I1(\w_delay_out_im_U_stage[1] [10]),
        .O(result_re_i_23__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_24__0
       (.I0(result_re[9]),
        .I1(\w_delay_out_im_U_stage[1] [9]),
        .O(result_re_i_24__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_25__0
       (.I0(result_re[8]),
        .I1(\w_delay_out_im_U_stage[1] [8]),
        .O(result_re_i_25__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_26__0
       (.I0(result_re[7]),
        .I1(\w_delay_out_im_U_stage[1] [7]),
        .O(result_re_i_26__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_27__0
       (.I0(result_re[6]),
        .I1(\w_delay_out_im_U_stage[1] [6]),
        .O(result_re_i_27__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_28__0
       (.I0(result_re[5]),
        .I1(\w_delay_out_im_U_stage[1] [5]),
        .O(result_re_i_28__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_29__0
       (.I0(result_re[4]),
        .I1(\w_delay_out_im_U_stage[1] [4]),
        .O(result_re_i_29__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_2__0
       (.I0(result_re_i_20__0_n_0),
        .I1(result_re_i_20__0_n_5),
        .I2(result_re_i_20__0_n_6),
        .O(i_butterfly_LO_im[9]));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_30__0
       (.I0(result_re[3]),
        .I1(\w_delay_out_im_U_stage[1] [3]),
        .O(result_re_i_30__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_31__0
       (.I0(result_re[2]),
        .I1(\w_delay_out_im_U_stage[1] [2]),
        .O(result_re_i_31__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_32__0
       (.I0(result_re[1]),
        .I1(\w_delay_out_im_U_stage[1] [1]),
        .O(result_re_i_32__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_33__0
       (.I0(result_re[0]),
        .I1(\w_delay_out_im_U_stage[1] [0]),
        .O(result_re_i_33__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_3__0
       (.I0(result_re_i_20__0_n_0),
        .I1(result_re_i_20__0_n_5),
        .I2(result_re_i_20__0_n_7),
        .O(i_butterfly_LO_im[8]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_4__0
       (.I0(result_re_i_20__0_n_0),
        .I1(result_re_i_20__0_n_5),
        .I2(result_re_i_21__0_n_4),
        .O(i_butterfly_LO_im[7]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_5__0
       (.I0(result_re_i_20__0_n_0),
        .I1(result_re_i_20__0_n_5),
        .I2(result_re_i_21__0_n_5),
        .O(i_butterfly_LO_im[6]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_6__0
       (.I0(result_re_i_20__0_n_0),
        .I1(result_re_i_20__0_n_5),
        .I2(result_re_i_21__0_n_6),
        .O(i_butterfly_LO_im[5]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_7__0
       (.I0(result_re_i_20__0_n_0),
        .I1(result_re_i_20__0_n_5),
        .I2(result_re_i_21__0_n_7),
        .O(i_butterfly_LO_im[4]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_8__0
       (.I0(result_re_i_20__0_n_0),
        .I1(result_re_i_20__0_n_5),
        .I2(result_re_i_22__0_n_4),
        .O(i_butterfly_LO_im[3]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_9__0
       (.I0(result_re_i_20__0_n_0),
        .I1(result_re_i_20__0_n_5),
        .I2(result_re_i_22__0_n_5),
        .O(i_butterfly_LO_im[2]));
endmodule

(* ORIG_REF_NAME = "delay_element" *) 
module delay_element__parameterized1
   (\w_commutator_UO_im_stage[2] ,
    \w_commutator_UO_re_stage[2] ,
    D,
    \DFF_re_r_reg[3][10]_0 ,
    \w_twiddle_mul_result_re_stage[1] ,
    clk_IBUF_BUFG,
    \DFF_re_r_reg[3][10]_1 ,
    i_rst_IBUF,
    \w_twiddle_mul_result_im_stage[1] ,
    Q,
    \commutator_LO_im_pipe_r_reg[1][0] ,
    \commutator_LO_re_pipe_r_reg[1][10] );
  output [10:0]\w_commutator_UO_im_stage[2] ;
  output [10:0]\w_commutator_UO_re_stage[2] ;
  output [10:0]D;
  output [10:0]\DFF_re_r_reg[3][10]_0 ;
  input [10:0]\w_twiddle_mul_result_re_stage[1] ;
  input clk_IBUF_BUFG;
  input \DFF_re_r_reg[3][10]_1 ;
  input i_rst_IBUF;
  input [10:0]\w_twiddle_mul_result_im_stage[1] ;
  input [10:0]Q;
  input \commutator_LO_im_pipe_r_reg[1][0] ;
  input [10:0]\commutator_LO_re_pipe_r_reg[1][10] ;

  wire [10:0]D;
  wire \DFF_im_r_reg[1][0]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_im_r_reg[1][1]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_im_r_reg[1][2]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_im_r_reg[1][4]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_im_r_reg[1][5]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_im_r_reg[1][6]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_im_r_reg[1][8]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_im_r_reg[1][9]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_im_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire DFF_im_r_reg_gate__0_n_0;
  wire DFF_im_r_reg_gate__1_n_0;
  wire DFF_im_r_reg_gate__2_n_0;
  wire DFF_im_r_reg_gate__3_n_0;
  wire DFF_im_r_reg_gate__4_n_0;
  wire DFF_im_r_reg_gate__5_n_0;
  wire DFF_im_r_reg_gate__6_n_0;
  wire DFF_im_r_reg_gate__7_n_0;
  wire DFF_im_r_reg_gate__8_n_0;
  wire DFF_im_r_reg_gate__9_n_0;
  wire DFF_im_r_reg_gate_n_0;
  wire \DFF_re_r_reg[1][0]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_re_r_reg[1][1]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_re_r_reg[1][2]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_re_r_reg[1][4]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_re_r_reg[1][5]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_re_r_reg[1][6]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_re_r_reg[1][8]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_re_r_reg[1][9]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ;
  wire \DFF_re_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire [10:0]\DFF_re_r_reg[3][10]_0 ;
  wire \DFF_re_r_reg[3][10]_1 ;
  wire DFF_re_r_reg_gate__0_n_0;
  wire DFF_re_r_reg_gate__1_n_0;
  wire DFF_re_r_reg_gate__2_n_0;
  wire DFF_re_r_reg_gate__3_n_0;
  wire DFF_re_r_reg_gate__4_n_0;
  wire DFF_re_r_reg_gate__5_n_0;
  wire DFF_re_r_reg_gate__6_n_0;
  wire DFF_re_r_reg_gate__7_n_0;
  wire DFF_re_r_reg_gate__8_n_0;
  wire DFF_re_r_reg_gate__9_n_0;
  wire DFF_re_r_reg_gate_n_0;
  wire [10:0]Q;
  wire clk_IBUF_BUFG;
  wire \commutator_LO_im_pipe_r_reg[1][0] ;
  wire [10:0]\commutator_LO_re_pipe_r_reg[1][10] ;
  wire i_rst_IBUF;
  wire [10:0]\w_commutator_UO_im_stage[2] ;
  wire [10:0]\w_commutator_UO_re_stage[2] ;
  wire [10:0]\w_delay_out_im_L_stage[2] ;
  wire [10:0]\w_delay_out_re_L_stage[2] ;
  wire [10:0]\w_twiddle_mul_result_im_stage[1] ;
  wire [10:0]\w_twiddle_mul_result_re_stage[1] ;

  (* srl_bus_name = "\\delay_element_L_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_im_r_reg[1][0]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][0]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[1] [0]),
        .Q(\DFF_im_r_reg[1][0]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[1][0]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(Q[0]),
        .I1(\w_delay_out_im_L_stage[2] [0]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_im_stage[2] [0]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[1] [10]),
        .Q(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[1][10]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(Q[10]),
        .I1(\w_delay_out_im_L_stage[2] [10]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_im_stage[2] [10]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_im_r_reg[1][1]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][1]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[1] [1]),
        .Q(\DFF_im_r_reg[1][1]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[1][1]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(Q[1]),
        .I1(\w_delay_out_im_L_stage[2] [1]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_im_stage[2] [1]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_im_r_reg[1][2]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][2]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[1] [2]),
        .Q(\DFF_im_r_reg[1][2]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[1][2]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(Q[2]),
        .I1(\w_delay_out_im_L_stage[2] [2]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_im_stage[2] [2]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[1] [3]),
        .Q(\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[1][3]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(Q[3]),
        .I1(\w_delay_out_im_L_stage[2] [3]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_im_stage[2] [3]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_im_r_reg[1][4]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][4]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[1] [4]),
        .Q(\DFF_im_r_reg[1][4]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[1][4]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(Q[4]),
        .I1(\w_delay_out_im_L_stage[2] [4]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_im_stage[2] [4]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_im_r_reg[1][5]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][5]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[1] [5]),
        .Q(\DFF_im_r_reg[1][5]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[1][5]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(Q[5]),
        .I1(\w_delay_out_im_L_stage[2] [5]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_im_stage[2] [5]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_im_r_reg[1][6]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][6]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[1] [6]),
        .Q(\DFF_im_r_reg[1][6]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[1][6]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(Q[6]),
        .I1(\w_delay_out_im_L_stage[2] [6]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_im_stage[2] [6]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[1] [7]),
        .Q(\DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[1][7]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(Q[7]),
        .I1(\w_delay_out_im_L_stage[2] [7]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_im_stage[2] [7]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_im_r_reg[1][8]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][8]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[1] [8]),
        .Q(\DFF_im_r_reg[1][8]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[1][8]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(Q[8]),
        .I1(\w_delay_out_im_L_stage[2] [8]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_im_stage[2] [8]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_im_r_reg[1][9]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][9]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_im_stage[1] [9]),
        .Q(\DFF_im_r_reg[1][9]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_im_r_reg[1][9]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(Q[9]),
        .I1(\w_delay_out_im_L_stage[2] [9]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_im_stage[2] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][0]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_im_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_im_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][1]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_im_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][2]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_im_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_im_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][4]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_im_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][5]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_im_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][6]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_im_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_im_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][8]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_im_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][9]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_im_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__9_n_0),
        .Q(\w_delay_out_im_L_stage[2] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate_n_0),
        .Q(\w_delay_out_im_L_stage[2] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__8_n_0),
        .Q(\w_delay_out_im_L_stage[2] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__7_n_0),
        .Q(\w_delay_out_im_L_stage[2] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__6_n_0),
        .Q(\w_delay_out_im_L_stage[2] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__5_n_0),
        .Q(\w_delay_out_im_L_stage[2] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__4_n_0),
        .Q(\w_delay_out_im_L_stage[2] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__3_n_0),
        .Q(\w_delay_out_im_L_stage[2] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__2_n_0),
        .Q(\w_delay_out_im_L_stage[2] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__1_n_0),
        .Q(\w_delay_out_im_L_stage[2] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__0_n_0),
        .Q(\w_delay_out_im_L_stage[2] [9]),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate
       (.I0(\DFF_im_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_im_r_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__0
       (.I0(\DFF_im_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_im_r_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__1
       (.I0(\DFF_im_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_im_r_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__2
       (.I0(\DFF_im_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_im_r_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__3
       (.I0(\DFF_im_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_im_r_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__4
       (.I0(\DFF_im_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_im_r_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__5
       (.I0(\DFF_im_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_im_r_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__6
       (.I0(\DFF_im_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_im_r_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__7
       (.I0(\DFF_im_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_im_r_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__8
       (.I0(\DFF_im_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_im_r_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__9
       (.I0(\DFF_im_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_im_r_reg_gate__9_n_0));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_re_r_reg[1][0]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][0]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[1] [0]),
        .Q(\DFF_re_r_reg[1][0]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[1][0]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[1][10] [0]),
        .I1(\w_delay_out_re_L_stage[2] [0]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_re_stage[2] [0]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[1] [10]),
        .Q(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[1][10]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[1][10] [10]),
        .I1(\w_delay_out_re_L_stage[2] [10]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_re_stage[2] [10]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_re_r_reg[1][1]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][1]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[1] [1]),
        .Q(\DFF_re_r_reg[1][1]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[1][1]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[1][10] [1]),
        .I1(\w_delay_out_re_L_stage[2] [1]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_re_stage[2] [1]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_re_r_reg[1][2]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][2]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[1] [2]),
        .Q(\DFF_re_r_reg[1][2]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[1][2]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[1][10] [2]),
        .I1(\w_delay_out_re_L_stage[2] [2]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_re_stage[2] [2]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[1] [3]),
        .Q(\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[1][3]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[1][10] [3]),
        .I1(\w_delay_out_re_L_stage[2] [3]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_re_stage[2] [3]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_re_r_reg[1][4]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][4]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[1] [4]),
        .Q(\DFF_re_r_reg[1][4]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[1][4]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[1][10] [4]),
        .I1(\w_delay_out_re_L_stage[2] [4]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_re_stage[2] [4]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_re_r_reg[1][5]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][5]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[1] [5]),
        .Q(\DFF_re_r_reg[1][5]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[1][5]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[1][10] [5]),
        .I1(\w_delay_out_re_L_stage[2] [5]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_re_stage[2] [5]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_re_r_reg[1][6]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][6]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[1] [6]),
        .Q(\DFF_re_r_reg[1][6]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[1][6]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[1][10] [6]),
        .I1(\w_delay_out_re_L_stage[2] [6]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_re_stage[2] [6]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[1] [7]),
        .Q(\DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[1][7]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[1][10] [7]),
        .I1(\w_delay_out_re_L_stage[2] [7]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_re_stage[2] [7]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_re_r_reg[1][8]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][8]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[1] [8]),
        .Q(\DFF_re_r_reg[1][8]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[1][8]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[1][10] [8]),
        .I1(\w_delay_out_re_L_stage[2] [8]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_re_stage[2] [8]));
  (* srl_bus_name = "\\delay_element_L_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_L_stage3/DFF_re_r_reg[1][9]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][9]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_twiddle_mul_result_re_stage[1] [9]),
        .Q(\DFF_re_r_reg[1][9]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DFF_re_r_reg[1][9]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_i_1 
       (.I0(\commutator_LO_re_pipe_r_reg[1][10] [9]),
        .I1(\w_delay_out_re_L_stage[2] [9]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\w_commutator_UO_re_stage[2] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][0]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_re_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_re_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][1]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_re_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][2]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_re_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_re_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][4]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_re_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][5]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_re_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][6]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_re_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_re_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][8]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_re_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][9]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_n_0 ),
        .Q(\DFF_re_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__9_n_0),
        .Q(\w_delay_out_re_L_stage[2] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate_n_0),
        .Q(\w_delay_out_re_L_stage[2] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__8_n_0),
        .Q(\w_delay_out_re_L_stage[2] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__7_n_0),
        .Q(\w_delay_out_re_L_stage[2] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__6_n_0),
        .Q(\w_delay_out_re_L_stage[2] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__5_n_0),
        .Q(\w_delay_out_re_L_stage[2] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__4_n_0),
        .Q(\w_delay_out_re_L_stage[2] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__3_n_0),
        .Q(\w_delay_out_re_L_stage[2] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__2_n_0),
        .Q(\w_delay_out_re_L_stage[2] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__1_n_0),
        .Q(\w_delay_out_re_L_stage[2] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__0_n_0),
        .Q(\w_delay_out_re_L_stage[2] [9]),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate
       (.I0(\DFF_re_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_re_r_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__0
       (.I0(\DFF_re_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_re_r_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__1
       (.I0(\DFF_re_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_re_r_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__2
       (.I0(\DFF_re_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_re_r_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__3
       (.I0(\DFF_re_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_re_r_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__4
       (.I0(\DFF_re_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_re_r_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__5
       (.I0(\DFF_re_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_re_r_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__6
       (.I0(\DFF_re_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_re_r_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__7
       (.I0(\DFF_re_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_re_r_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__8
       (.I0(\DFF_re_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_re_r_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__9
       (.I0(\DFF_re_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_1 ),
        .O(DFF_re_r_reg_gate__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[1][0]_i_1 
       (.I0(\w_delay_out_im_L_stage[2] [0]),
        .I1(Q[0]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[1][10]_i_1 
       (.I0(\w_delay_out_im_L_stage[2] [10]),
        .I1(Q[10]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[1][1]_i_1 
       (.I0(\w_delay_out_im_L_stage[2] [1]),
        .I1(Q[1]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[1][2]_i_1 
       (.I0(\w_delay_out_im_L_stage[2] [2]),
        .I1(Q[2]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[1][3]_i_1 
       (.I0(\w_delay_out_im_L_stage[2] [3]),
        .I1(Q[3]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[1][4]_i_1 
       (.I0(\w_delay_out_im_L_stage[2] [4]),
        .I1(Q[4]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[1][5]_i_1 
       (.I0(\w_delay_out_im_L_stage[2] [5]),
        .I1(Q[5]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[1][6]_i_1 
       (.I0(\w_delay_out_im_L_stage[2] [6]),
        .I1(Q[6]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[1][7]_i_1 
       (.I0(\w_delay_out_im_L_stage[2] [7]),
        .I1(Q[7]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[1][8]_i_1 
       (.I0(\w_delay_out_im_L_stage[2] [8]),
        .I1(Q[8]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[1][9]_i_1 
       (.I0(\w_delay_out_im_L_stage[2] [9]),
        .I1(Q[9]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[1][0]_i_1 
       (.I0(\w_delay_out_re_L_stage[2] [0]),
        .I1(\commutator_LO_re_pipe_r_reg[1][10] [0]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\DFF_re_r_reg[3][10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[1][10]_i_1 
       (.I0(\w_delay_out_re_L_stage[2] [10]),
        .I1(\commutator_LO_re_pipe_r_reg[1][10] [10]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\DFF_re_r_reg[3][10]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[1][1]_i_1 
       (.I0(\w_delay_out_re_L_stage[2] [1]),
        .I1(\commutator_LO_re_pipe_r_reg[1][10] [1]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\DFF_re_r_reg[3][10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[1][2]_i_1 
       (.I0(\w_delay_out_re_L_stage[2] [2]),
        .I1(\commutator_LO_re_pipe_r_reg[1][10] [2]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\DFF_re_r_reg[3][10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[1][3]_i_1 
       (.I0(\w_delay_out_re_L_stage[2] [3]),
        .I1(\commutator_LO_re_pipe_r_reg[1][10] [3]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\DFF_re_r_reg[3][10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[1][4]_i_1 
       (.I0(\w_delay_out_re_L_stage[2] [4]),
        .I1(\commutator_LO_re_pipe_r_reg[1][10] [4]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\DFF_re_r_reg[3][10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[1][5]_i_1 
       (.I0(\w_delay_out_re_L_stage[2] [5]),
        .I1(\commutator_LO_re_pipe_r_reg[1][10] [5]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\DFF_re_r_reg[3][10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[1][6]_i_1 
       (.I0(\w_delay_out_re_L_stage[2] [6]),
        .I1(\commutator_LO_re_pipe_r_reg[1][10] [6]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\DFF_re_r_reg[3][10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[1][7]_i_1 
       (.I0(\w_delay_out_re_L_stage[2] [7]),
        .I1(\commutator_LO_re_pipe_r_reg[1][10] [7]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\DFF_re_r_reg[3][10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[1][8]_i_1 
       (.I0(\w_delay_out_re_L_stage[2] [8]),
        .I1(\commutator_LO_re_pipe_r_reg[1][10] [8]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\DFF_re_r_reg[3][10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[1][9]_i_1 
       (.I0(\w_delay_out_re_L_stage[2] [9]),
        .I1(\commutator_LO_re_pipe_r_reg[1][10] [9]),
        .I2(\commutator_LO_im_pipe_r_reg[1][0] ),
        .O(\DFF_re_r_reg[3][10]_0 [9]));
endmodule

(* ORIG_REF_NAME = "delay_element" *) 
module delay_element__parameterized1_1
   (\cnt_r_reg[3] ,
    D,
    i_butterfly_LO_re,
    \DFF_im_r_reg[3][9]_0 ,
    i_butterfly_LO_im,
    \w_commutator_UO_re_stage[2] ,
    clk_IBUF_BUFG,
    \DFF_re_r_reg[3][10]_0 ,
    i_rst_IBUF,
    \w_commutator_UO_im_stage[2] ,
    Q,
    prod_arbr,
    result_re);
  output \cnt_r_reg[3] ;
  output [10:0]D;
  output [10:0]i_butterfly_LO_re;
  output [10:0]\DFF_im_r_reg[3][9]_0 ;
  output [10:0]i_butterfly_LO_im;
  input [10:0]\w_commutator_UO_re_stage[2] ;
  input clk_IBUF_BUFG;
  input \DFF_re_r_reg[3][10]_0 ;
  input i_rst_IBUF;
  input [10:0]\w_commutator_UO_im_stage[2] ;
  input [4:0]Q;
  input [10:0]prod_arbr;
  input [10:0]result_re;

  wire [10:0]D;
  wire \DFF_im_r_reg[1][0]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[1][10]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[1][1]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[1][2]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[1][3]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[1][4]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[1][5]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[1][6]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[1][7]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[1][8]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[1][9]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_im_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_im_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_im_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_im_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_im_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_im_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_im_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_im_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_im_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_im_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_im_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire [10:0]\DFF_im_r_reg[3][9]_0 ;
  wire DFF_im_r_reg_gate__0_n_0;
  wire DFF_im_r_reg_gate__1_n_0;
  wire DFF_im_r_reg_gate__2_n_0;
  wire DFF_im_r_reg_gate__3_n_0;
  wire DFF_im_r_reg_gate__4_n_0;
  wire DFF_im_r_reg_gate__5_n_0;
  wire DFF_im_r_reg_gate__6_n_0;
  wire DFF_im_r_reg_gate__7_n_0;
  wire DFF_im_r_reg_gate__8_n_0;
  wire DFF_im_r_reg_gate__9_n_0;
  wire DFF_im_r_reg_gate_n_0;
  wire \DFF_re_r_reg[1][0]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[1][10]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[1][1]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[1][2]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[1][3]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[1][4]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[1][5]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[1][6]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[1][7]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[1][8]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[1][9]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ;
  wire \DFF_re_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_re_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_re_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_re_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_re_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_re_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_re_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_re_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_re_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_re_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_re_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ;
  wire \DFF_re_r_reg[3][10]_0 ;
  wire DFF_re_r_reg_gate__0_n_0;
  wire DFF_re_r_reg_gate__1_n_0;
  wire DFF_re_r_reg_gate__2_n_0;
  wire DFF_re_r_reg_gate__3_n_0;
  wire DFF_re_r_reg_gate__4_n_0;
  wire DFF_re_r_reg_gate__5_n_0;
  wire DFF_re_r_reg_gate__6_n_0;
  wire DFF_re_r_reg_gate__7_n_0;
  wire DFF_re_r_reg_gate__8_n_0;
  wire DFF_re_r_reg_gate__9_n_0;
  wire DFF_re_r_reg_gate_n_0;
  wire [4:0]Q;
  wire \butterfly_UO_im_pipe_r[2][10]_i_3_n_0 ;
  wire \butterfly_UO_im_pipe_r[2][10]_i_4_n_0 ;
  wire \butterfly_UO_im_pipe_r[2][10]_i_5_n_0 ;
  wire \butterfly_UO_im_pipe_r[2][10]_i_6_n_0 ;
  wire \butterfly_UO_im_pipe_r[2][3]_i_3_n_0 ;
  wire \butterfly_UO_im_pipe_r[2][3]_i_4_n_0 ;
  wire \butterfly_UO_im_pipe_r[2][3]_i_5_n_0 ;
  wire \butterfly_UO_im_pipe_r[2][3]_i_6_n_0 ;
  wire \butterfly_UO_im_pipe_r[2][7]_i_3_n_0 ;
  wire \butterfly_UO_im_pipe_r[2][7]_i_4_n_0 ;
  wire \butterfly_UO_im_pipe_r[2][7]_i_5_n_0 ;
  wire \butterfly_UO_im_pipe_r[2][7]_i_6_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_2 ;
  wire \butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_3 ;
  wire \butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_5 ;
  wire \butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_6 ;
  wire \butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_7 ;
  wire \butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_1 ;
  wire \butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_2 ;
  wire \butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_3 ;
  wire \butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_4 ;
  wire \butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_5 ;
  wire \butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_6 ;
  wire \butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_7 ;
  wire \butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_1 ;
  wire \butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_2 ;
  wire \butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_3 ;
  wire \butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_4 ;
  wire \butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_5 ;
  wire \butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_6 ;
  wire \butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_7 ;
  wire \butterfly_UO_re_pipe_r[2][10]_i_3_n_0 ;
  wire \butterfly_UO_re_pipe_r[2][10]_i_4_n_0 ;
  wire \butterfly_UO_re_pipe_r[2][10]_i_5_n_0 ;
  wire \butterfly_UO_re_pipe_r[2][10]_i_6_n_0 ;
  wire \butterfly_UO_re_pipe_r[2][3]_i_3_n_0 ;
  wire \butterfly_UO_re_pipe_r[2][3]_i_4_n_0 ;
  wire \butterfly_UO_re_pipe_r[2][3]_i_5_n_0 ;
  wire \butterfly_UO_re_pipe_r[2][3]_i_6_n_0 ;
  wire \butterfly_UO_re_pipe_r[2][7]_i_3_n_0 ;
  wire \butterfly_UO_re_pipe_r[2][7]_i_4_n_0 ;
  wire \butterfly_UO_re_pipe_r[2][7]_i_5_n_0 ;
  wire \butterfly_UO_re_pipe_r[2][7]_i_6_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_2 ;
  wire \butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_3 ;
  wire \butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_5 ;
  wire \butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_6 ;
  wire \butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_7 ;
  wire \butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_1 ;
  wire \butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_2 ;
  wire \butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_3 ;
  wire \butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_4 ;
  wire \butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_5 ;
  wire \butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_6 ;
  wire \butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_7 ;
  wire \butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_1 ;
  wire \butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_2 ;
  wire \butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_3 ;
  wire \butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_4 ;
  wire \butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_5 ;
  wire \butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_6 ;
  wire \butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_7 ;
  wire clk_IBUF_BUFG;
  wire \cnt_r_reg[3] ;
  wire [10:0]i_butterfly_LO_im;
  wire [10:0]i_butterfly_LO_re;
  wire i_rst_IBUF;
  wire [10:0]prod_arbr;
  wire prod_arbr_i_18__1_n_0;
  wire prod_arbr_i_18__1_n_2;
  wire prod_arbr_i_18__1_n_3;
  wire prod_arbr_i_18__1_n_5;
  wire prod_arbr_i_18__1_n_6;
  wire prod_arbr_i_18__1_n_7;
  wire prod_arbr_i_19__1_n_0;
  wire prod_arbr_i_19__1_n_1;
  wire prod_arbr_i_19__1_n_2;
  wire prod_arbr_i_19__1_n_3;
  wire prod_arbr_i_19__1_n_4;
  wire prod_arbr_i_19__1_n_5;
  wire prod_arbr_i_19__1_n_6;
  wire prod_arbr_i_19__1_n_7;
  wire prod_arbr_i_20__1_n_0;
  wire prod_arbr_i_20__1_n_1;
  wire prod_arbr_i_20__1_n_2;
  wire prod_arbr_i_20__1_n_3;
  wire prod_arbr_i_20__1_n_4;
  wire prod_arbr_i_20__1_n_5;
  wire prod_arbr_i_20__1_n_6;
  wire prod_arbr_i_20__1_n_7;
  wire prod_arbr_i_21__2_n_0;
  wire prod_arbr_i_22__1_n_0;
  wire prod_arbr_i_23__1_n_0;
  wire prod_arbr_i_24__1_n_0;
  wire prod_arbr_i_25__0_n_0;
  wire prod_arbr_i_26__1_n_0;
  wire prod_arbr_i_27__1_n_0;
  wire prod_arbr_i_28__1_n_0;
  wire prod_arbr_i_29__1_n_0;
  wire prod_arbr_i_30__1_n_0;
  wire prod_arbr_i_31__1_n_0;
  wire [10:0]result_re;
  wire result_re_i_14__0_n_0;
  wire result_re_i_14__0_n_2;
  wire result_re_i_14__0_n_3;
  wire result_re_i_14__0_n_5;
  wire result_re_i_14__0_n_6;
  wire result_re_i_14__0_n_7;
  wire result_re_i_15__0_n_0;
  wire result_re_i_15__0_n_1;
  wire result_re_i_15__0_n_2;
  wire result_re_i_15__0_n_3;
  wire result_re_i_15__0_n_4;
  wire result_re_i_15__0_n_5;
  wire result_re_i_15__0_n_6;
  wire result_re_i_15__0_n_7;
  wire result_re_i_16__1_n_0;
  wire result_re_i_16__1_n_1;
  wire result_re_i_16__1_n_2;
  wire result_re_i_16__1_n_3;
  wire result_re_i_16__1_n_4;
  wire result_re_i_16__1_n_5;
  wire result_re_i_16__1_n_6;
  wire result_re_i_16__1_n_7;
  wire result_re_i_17__1_n_0;
  wire result_re_i_18__1_n_0;
  wire result_re_i_19__1_n_0;
  wire result_re_i_20__1_n_0;
  wire result_re_i_21__1_n_0;
  wire result_re_i_22__1_n_0;
  wire result_re_i_23__0_n_0;
  wire result_re_i_24__1_n_0;
  wire result_re_i_25__1_n_0;
  wire result_re_i_26__1_n_0;
  wire result_re_i_27__1_n_0;
  wire [10:0]\w_commutator_UO_im_stage[2] ;
  wire [10:0]\w_commutator_UO_re_stage[2] ;
  wire [10:0]\w_delay_out_im_U_stage[2] ;
  wire [10:0]\w_delay_out_re_U_stage[2] ;
  wire [2:2]\NLW_butterfly_UO_im_pipe_r_reg[2][10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_butterfly_UO_im_pipe_r_reg[2][10]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_butterfly_UO_re_pipe_r_reg[2][10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_butterfly_UO_re_pipe_r_reg[2][10]_i_2_O_UNCONNECTED ;
  wire [2:2]NLW_prod_arbr_i_18__1_CO_UNCONNECTED;
  wire [3:3]NLW_prod_arbr_i_18__1_O_UNCONNECTED;
  wire [2:2]NLW_result_re_i_14__0_CO_UNCONNECTED;
  wire [3:3]NLW_result_re_i_14__0_O_UNCONNECTED;

  (* srl_bus_name = "\\delay_element_U_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_im_r_reg[1][0]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][0]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[2] [0]),
        .Q(\DFF_im_r_reg[1][0]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_im_r_reg[1][10]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][10]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[2] [10]),
        .Q(\DFF_im_r_reg[1][10]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_im_r_reg[1][1]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][1]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[2] [1]),
        .Q(\DFF_im_r_reg[1][1]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_im_r_reg[1][2]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][2]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[2] [2]),
        .Q(\DFF_im_r_reg[1][2]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_im_r_reg[1][3]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][3]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[2] [3]),
        .Q(\DFF_im_r_reg[1][3]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_im_r_reg[1][4]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][4]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[2] [4]),
        .Q(\DFF_im_r_reg[1][4]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_im_r_reg[1][5]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][5]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[2] [5]),
        .Q(\DFF_im_r_reg[1][5]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_im_r_reg[1][6]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][6]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[2] [6]),
        .Q(\DFF_im_r_reg[1][6]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_im_r_reg[1][7]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][7]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[2] [7]),
        .Q(\DFF_im_r_reg[1][7]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_im_r_reg[1][8]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][8]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[2] [8]),
        .Q(\DFF_im_r_reg[1][8]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_im_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_im_r_reg[1][9]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_im_r_reg[1][9]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_im_stage[2] [9]),
        .Q(\DFF_im_r_reg[1][9]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][0]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_im_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][10]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_im_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][1]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_im_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][2]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_im_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][3]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_im_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][4]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_im_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][5]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_im_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][6]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_im_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][7]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_im_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][8]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_im_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[1][9]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_im_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__9_n_0),
        .Q(\w_delay_out_im_U_stage[2] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate_n_0),
        .Q(\w_delay_out_im_U_stage[2] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__8_n_0),
        .Q(\w_delay_out_im_U_stage[2] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__7_n_0),
        .Q(\w_delay_out_im_U_stage[2] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__6_n_0),
        .Q(\w_delay_out_im_U_stage[2] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__5_n_0),
        .Q(\w_delay_out_im_U_stage[2] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__4_n_0),
        .Q(\w_delay_out_im_U_stage[2] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__3_n_0),
        .Q(\w_delay_out_im_U_stage[2] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__2_n_0),
        .Q(\w_delay_out_im_U_stage[2] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__1_n_0),
        .Q(\w_delay_out_im_U_stage[2] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_im_r_reg_gate__0_n_0),
        .Q(\w_delay_out_im_U_stage[2] [9]),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate
       (.I0(\DFF_im_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_im_r_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__0
       (.I0(\DFF_im_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_im_r_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__1
       (.I0(\DFF_im_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_im_r_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__2
       (.I0(\DFF_im_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_im_r_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__3
       (.I0(\DFF_im_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_im_r_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__4
       (.I0(\DFF_im_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_im_r_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__5
       (.I0(\DFF_im_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_im_r_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__6
       (.I0(\DFF_im_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_im_r_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__7
       (.I0(\DFF_im_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_im_r_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__8
       (.I0(\DFF_im_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_im_r_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_im_r_reg_gate__9
       (.I0(\DFF_im_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_im_r_reg_gate__9_n_0));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_re_r_reg[1][0]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][0]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[2] [0]),
        .Q(\DFF_re_r_reg[1][0]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_re_r_reg[1][10]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][10]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[2] [10]),
        .Q(\DFF_re_r_reg[1][10]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_re_r_reg[1][1]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][1]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[2] [1]),
        .Q(\DFF_re_r_reg[1][1]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_re_r_reg[1][2]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][2]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[2] [2]),
        .Q(\DFF_re_r_reg[1][2]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_re_r_reg[1][3]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][3]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[2] [3]),
        .Q(\DFF_re_r_reg[1][3]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_re_r_reg[1][4]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][4]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[2] [4]),
        .Q(\DFF_re_r_reg[1][4]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_re_r_reg[1][5]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][5]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[2] [5]),
        .Q(\DFF_re_r_reg[1][5]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_re_r_reg[1][6]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][6]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[2] [6]),
        .Q(\DFF_re_r_reg[1][6]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_re_r_reg[1][7]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][7]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[2] [7]),
        .Q(\DFF_re_r_reg[1][7]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_re_r_reg[1][8]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][8]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[2] [8]),
        .Q(\DFF_re_r_reg[1][8]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  (* srl_bus_name = "\\delay_element_U_stage3/DFF_re_r_reg[1] " *) 
  (* srl_name = "\\delay_element_U_stage3/DFF_re_r_reg[1][9]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \DFF_re_r_reg[1][9]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_IBUF_BUFG),
        .D(\w_commutator_UO_re_stage[2] [9]),
        .Q(\DFF_re_r_reg[1][9]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][0]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_re_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][10]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_re_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][1]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_re_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][2]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_re_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][3]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_re_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][4]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_re_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][5]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_re_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][6]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_re_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][7]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_re_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][8]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_re_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_2 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[1][9]_srl3___delay_element_U_stage1_DFF_re_r_reg_r_1_n_0 ),
        .Q(\DFF_re_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__9_n_0),
        .Q(\w_delay_out_re_U_stage[2] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate_n_0),
        .Q(\w_delay_out_re_U_stage[2] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__8_n_0),
        .Q(\w_delay_out_re_U_stage[2] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__7_n_0),
        .Q(\w_delay_out_re_U_stage[2] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__6_n_0),
        .Q(\w_delay_out_re_U_stage[2] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__5_n_0),
        .Q(\w_delay_out_re_U_stage[2] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__4_n_0),
        .Q(\w_delay_out_re_U_stage[2] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__3_n_0),
        .Q(\w_delay_out_re_U_stage[2] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__2_n_0),
        .Q(\w_delay_out_re_U_stage[2] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__1_n_0),
        .Q(\w_delay_out_re_U_stage[2] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(DFF_re_r_reg_gate__0_n_0),
        .Q(\w_delay_out_re_U_stage[2] [9]),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate
       (.I0(\DFF_re_r_reg[2][10]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_re_r_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__0
       (.I0(\DFF_re_r_reg[2][9]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_re_r_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__1
       (.I0(\DFF_re_r_reg[2][8]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_re_r_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__2
       (.I0(\DFF_re_r_reg[2][7]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_re_r_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__3
       (.I0(\DFF_re_r_reg[2][6]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_re_r_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__4
       (.I0(\DFF_re_r_reg[2][5]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_re_r_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__5
       (.I0(\DFF_re_r_reg[2][4]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_re_r_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__6
       (.I0(\DFF_re_r_reg[2][3]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_re_r_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__7
       (.I0(\DFF_re_r_reg[2][2]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_re_r_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__8
       (.I0(\DFF_re_r_reg[2][1]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_re_r_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DFF_re_r_reg_gate__9
       (.I0(\DFF_re_r_reg[2][0]_delay_element_U_stage1_DFF_re_r_reg_r_2_n_0 ),
        .I1(\DFF_re_r_reg[3][10]_0 ),
        .O(DFF_re_r_reg_gate__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[2][0]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_7 ),
        .O(\DFF_im_r_reg[3][9]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_im_pipe_r[2][10]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[3][9]_0 [10]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_im_pipe_r[2][10]_i_3 
       (.I0(\w_delay_out_im_U_stage[2] [10]),
        .O(\butterfly_UO_im_pipe_r[2][10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[2][10]_i_4 
       (.I0(\w_delay_out_im_U_stage[2] [10]),
        .I1(result_re[10]),
        .O(\butterfly_UO_im_pipe_r[2][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[2][10]_i_5 
       (.I0(\w_delay_out_im_U_stage[2] [9]),
        .I1(result_re[9]),
        .O(\butterfly_UO_im_pipe_r[2][10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[2][10]_i_6 
       (.I0(\w_delay_out_im_U_stage[2] [8]),
        .I1(result_re[8]),
        .O(\butterfly_UO_im_pipe_r[2][10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[2][1]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_6 ),
        .O(\DFF_im_r_reg[3][9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[2][2]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_5 ),
        .O(\DFF_im_r_reg[3][9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[2][3]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_4 ),
        .O(\DFF_im_r_reg[3][9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[2][3]_i_3 
       (.I0(\w_delay_out_im_U_stage[2] [3]),
        .I1(result_re[3]),
        .O(\butterfly_UO_im_pipe_r[2][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[2][3]_i_4 
       (.I0(\w_delay_out_im_U_stage[2] [2]),
        .I1(result_re[2]),
        .O(\butterfly_UO_im_pipe_r[2][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[2][3]_i_5 
       (.I0(\w_delay_out_im_U_stage[2] [1]),
        .I1(result_re[1]),
        .O(\butterfly_UO_im_pipe_r[2][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[2][3]_i_6 
       (.I0(\w_delay_out_im_U_stage[2] [0]),
        .I1(result_re[0]),
        .O(\butterfly_UO_im_pipe_r[2][3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[2][4]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_7 ),
        .O(\DFF_im_r_reg[3][9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[2][5]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_6 ),
        .O(\DFF_im_r_reg[3][9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[2][6]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_5 ),
        .O(\DFF_im_r_reg[3][9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[2][7]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_4 ),
        .O(\DFF_im_r_reg[3][9]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[2][7]_i_3 
       (.I0(\w_delay_out_im_U_stage[2] [7]),
        .I1(result_re[7]),
        .O(\butterfly_UO_im_pipe_r[2][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[2][7]_i_4 
       (.I0(\w_delay_out_im_U_stage[2] [6]),
        .I1(result_re[6]),
        .O(\butterfly_UO_im_pipe_r[2][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[2][7]_i_5 
       (.I0(\w_delay_out_im_U_stage[2] [5]),
        .I1(result_re[5]),
        .O(\butterfly_UO_im_pipe_r[2][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[2][7]_i_6 
       (.I0(\w_delay_out_im_U_stage[2] [4]),
        .I1(result_re[4]),
        .O(\butterfly_UO_im_pipe_r[2][7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[2][8]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_7 ),
        .O(\DFF_im_r_reg[3][9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[2][9]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_6 ),
        .O(\DFF_im_r_reg[3][9]_0 [9]));
  CARRY4 \butterfly_UO_im_pipe_r_reg[2][10]_i_2 
       (.CI(\butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_0 ),
        .CO({\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_0 ,\NLW_butterfly_UO_im_pipe_r_reg[2][10]_i_2_CO_UNCONNECTED [2],\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_2 ,\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\butterfly_UO_im_pipe_r[2][10]_i_3_n_0 ,\w_delay_out_im_U_stage[2] [9:8]}),
        .O({\NLW_butterfly_UO_im_pipe_r_reg[2][10]_i_2_O_UNCONNECTED [3],\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_5 ,\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_6 ,\butterfly_UO_im_pipe_r_reg[2][10]_i_2_n_7 }),
        .S({1'b1,\butterfly_UO_im_pipe_r[2][10]_i_4_n_0 ,\butterfly_UO_im_pipe_r[2][10]_i_5_n_0 ,\butterfly_UO_im_pipe_r[2][10]_i_6_n_0 }));
  CARRY4 \butterfly_UO_im_pipe_r_reg[2][3]_i_2 
       (.CI(1'b0),
        .CO({\butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_0 ,\butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_1 ,\butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_2 ,\butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_im_U_stage[2] [3:0]),
        .O({\butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_4 ,\butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_5 ,\butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_6 ,\butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_7 }),
        .S({\butterfly_UO_im_pipe_r[2][3]_i_3_n_0 ,\butterfly_UO_im_pipe_r[2][3]_i_4_n_0 ,\butterfly_UO_im_pipe_r[2][3]_i_5_n_0 ,\butterfly_UO_im_pipe_r[2][3]_i_6_n_0 }));
  CARRY4 \butterfly_UO_im_pipe_r_reg[2][7]_i_2 
       (.CI(\butterfly_UO_im_pipe_r_reg[2][3]_i_2_n_0 ),
        .CO({\butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_0 ,\butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_1 ,\butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_2 ,\butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_im_U_stage[2] [7:4]),
        .O({\butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_4 ,\butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_5 ,\butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_6 ,\butterfly_UO_im_pipe_r_reg[2][7]_i_2_n_7 }),
        .S({\butterfly_UO_im_pipe_r[2][7]_i_3_n_0 ,\butterfly_UO_im_pipe_r[2][7]_i_4_n_0 ,\butterfly_UO_im_pipe_r[2][7]_i_5_n_0 ,\butterfly_UO_im_pipe_r[2][7]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[2][0]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_7 ),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_re_pipe_r[2][10]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_0 ),
        .O(D[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_re_pipe_r[2][10]_i_3 
       (.I0(\w_delay_out_re_U_stage[2] [10]),
        .O(\butterfly_UO_re_pipe_r[2][10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[2][10]_i_4 
       (.I0(\w_delay_out_re_U_stage[2] [10]),
        .I1(prod_arbr[10]),
        .O(\butterfly_UO_re_pipe_r[2][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[2][10]_i_5 
       (.I0(\w_delay_out_re_U_stage[2] [9]),
        .I1(prod_arbr[9]),
        .O(\butterfly_UO_re_pipe_r[2][10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[2][10]_i_6 
       (.I0(\w_delay_out_re_U_stage[2] [8]),
        .I1(prod_arbr[8]),
        .O(\butterfly_UO_re_pipe_r[2][10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[2][1]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_6 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[2][2]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_5 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[2][3]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_4 ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[2][3]_i_3 
       (.I0(\w_delay_out_re_U_stage[2] [3]),
        .I1(prod_arbr[3]),
        .O(\butterfly_UO_re_pipe_r[2][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[2][3]_i_4 
       (.I0(\w_delay_out_re_U_stage[2] [2]),
        .I1(prod_arbr[2]),
        .O(\butterfly_UO_re_pipe_r[2][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[2][3]_i_5 
       (.I0(\w_delay_out_re_U_stage[2] [1]),
        .I1(prod_arbr[1]),
        .O(\butterfly_UO_re_pipe_r[2][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[2][3]_i_6 
       (.I0(\w_delay_out_re_U_stage[2] [0]),
        .I1(prod_arbr[0]),
        .O(\butterfly_UO_re_pipe_r[2][3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[2][4]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_7 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[2][5]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_6 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[2][6]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_5 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[2][7]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_4 ),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[2][7]_i_3 
       (.I0(\w_delay_out_re_U_stage[2] [7]),
        .I1(prod_arbr[7]),
        .O(\butterfly_UO_re_pipe_r[2][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[2][7]_i_4 
       (.I0(\w_delay_out_re_U_stage[2] [6]),
        .I1(prod_arbr[6]),
        .O(\butterfly_UO_re_pipe_r[2][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[2][7]_i_5 
       (.I0(\w_delay_out_re_U_stage[2] [5]),
        .I1(prod_arbr[5]),
        .O(\butterfly_UO_re_pipe_r[2][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[2][7]_i_6 
       (.I0(\w_delay_out_re_U_stage[2] [4]),
        .I1(prod_arbr[4]),
        .O(\butterfly_UO_re_pipe_r[2][7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[2][8]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_7 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[2][9]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_6 ),
        .O(D[9]));
  CARRY4 \butterfly_UO_re_pipe_r_reg[2][10]_i_2 
       (.CI(\butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_0 ),
        .CO({\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_0 ,\NLW_butterfly_UO_re_pipe_r_reg[2][10]_i_2_CO_UNCONNECTED [2],\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_2 ,\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\butterfly_UO_re_pipe_r[2][10]_i_3_n_0 ,\w_delay_out_re_U_stage[2] [9:8]}),
        .O({\NLW_butterfly_UO_re_pipe_r_reg[2][10]_i_2_O_UNCONNECTED [3],\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_5 ,\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_6 ,\butterfly_UO_re_pipe_r_reg[2][10]_i_2_n_7 }),
        .S({1'b1,\butterfly_UO_re_pipe_r[2][10]_i_4_n_0 ,\butterfly_UO_re_pipe_r[2][10]_i_5_n_0 ,\butterfly_UO_re_pipe_r[2][10]_i_6_n_0 }));
  CARRY4 \butterfly_UO_re_pipe_r_reg[2][3]_i_2 
       (.CI(1'b0),
        .CO({\butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_0 ,\butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_1 ,\butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_2 ,\butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_re_U_stage[2] [3:0]),
        .O({\butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_4 ,\butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_5 ,\butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_6 ,\butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_7 }),
        .S({\butterfly_UO_re_pipe_r[2][3]_i_3_n_0 ,\butterfly_UO_re_pipe_r[2][3]_i_4_n_0 ,\butterfly_UO_re_pipe_r[2][3]_i_5_n_0 ,\butterfly_UO_re_pipe_r[2][3]_i_6_n_0 }));
  CARRY4 \butterfly_UO_re_pipe_r_reg[2][7]_i_2 
       (.CI(\butterfly_UO_re_pipe_r_reg[2][3]_i_2_n_0 ),
        .CO({\butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_0 ,\butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_1 ,\butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_2 ,\butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_re_U_stage[2] [7:4]),
        .O({\butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_4 ,\butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_5 ,\butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_6 ,\butterfly_UO_re_pipe_r_reg[2][7]_i_2_n_7 }),
        .S({\butterfly_UO_re_pipe_r[2][7]_i_3_n_0 ,\butterfly_UO_re_pipe_r[2][7]_i_4_n_0 ,\butterfly_UO_re_pipe_r[2][7]_i_5_n_0 ,\butterfly_UO_re_pipe_r[2][7]_i_6_n_0 }));
  LUT5 #(
    .INIT(32'h6FFCFCFC)) 
    \commutator_LO_re_pipe_r[1][10]_i_2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\cnt_r_reg[3] ));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_10__1
       (.I0(prod_arbr_i_18__1_n_0),
        .I1(prod_arbr_i_18__1_n_5),
        .I2(prod_arbr_i_20__1_n_6),
        .O(i_butterfly_LO_re[1]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_11__1
       (.I0(prod_arbr_i_18__1_n_0),
        .I1(prod_arbr_i_18__1_n_5),
        .I2(prod_arbr_i_20__1_n_7),
        .O(i_butterfly_LO_re[0]));
  CARRY4 prod_arbr_i_18__1
       (.CI(prod_arbr_i_19__1_n_0),
        .CO({prod_arbr_i_18__1_n_0,NLW_prod_arbr_i_18__1_CO_UNCONNECTED[2],prod_arbr_i_18__1_n_2,prod_arbr_i_18__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,prod_arbr[10],\w_delay_out_re_U_stage[2] [9:8]}),
        .O({NLW_prod_arbr_i_18__1_O_UNCONNECTED[3],prod_arbr_i_18__1_n_5,prod_arbr_i_18__1_n_6,prod_arbr_i_18__1_n_7}),
        .S({1'b1,prod_arbr_i_21__2_n_0,prod_arbr_i_22__1_n_0,prod_arbr_i_23__1_n_0}));
  CARRY4 prod_arbr_i_19__1
       (.CI(prod_arbr_i_20__1_n_0),
        .CO({prod_arbr_i_19__1_n_0,prod_arbr_i_19__1_n_1,prod_arbr_i_19__1_n_2,prod_arbr_i_19__1_n_3}),
        .CYINIT(1'b0),
        .DI(\w_delay_out_re_U_stage[2] [7:4]),
        .O({prod_arbr_i_19__1_n_4,prod_arbr_i_19__1_n_5,prod_arbr_i_19__1_n_6,prod_arbr_i_19__1_n_7}),
        .S({prod_arbr_i_24__1_n_0,prod_arbr_i_25__0_n_0,prod_arbr_i_26__1_n_0,prod_arbr_i_27__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    prod_arbr_i_1__1
       (.I0(prod_arbr_i_18__1_n_0),
        .O(i_butterfly_LO_re[10]));
  CARRY4 prod_arbr_i_20__1
       (.CI(1'b0),
        .CO({prod_arbr_i_20__1_n_0,prod_arbr_i_20__1_n_1,prod_arbr_i_20__1_n_2,prod_arbr_i_20__1_n_3}),
        .CYINIT(1'b1),
        .DI(\w_delay_out_re_U_stage[2] [3:0]),
        .O({prod_arbr_i_20__1_n_4,prod_arbr_i_20__1_n_5,prod_arbr_i_20__1_n_6,prod_arbr_i_20__1_n_7}),
        .S({prod_arbr_i_28__1_n_0,prod_arbr_i_29__1_n_0,prod_arbr_i_30__1_n_0,prod_arbr_i_31__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_21__2
       (.I0(prod_arbr[10]),
        .I1(\w_delay_out_re_U_stage[2] [10]),
        .O(prod_arbr_i_21__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_22__1
       (.I0(prod_arbr[9]),
        .I1(\w_delay_out_re_U_stage[2] [9]),
        .O(prod_arbr_i_22__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_23__1
       (.I0(prod_arbr[8]),
        .I1(\w_delay_out_re_U_stage[2] [8]),
        .O(prod_arbr_i_23__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_24__1
       (.I0(prod_arbr[7]),
        .I1(\w_delay_out_re_U_stage[2] [7]),
        .O(prod_arbr_i_24__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_25__0
       (.I0(prod_arbr[6]),
        .I1(\w_delay_out_re_U_stage[2] [6]),
        .O(prod_arbr_i_25__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_26__1
       (.I0(prod_arbr[5]),
        .I1(\w_delay_out_re_U_stage[2] [5]),
        .O(prod_arbr_i_26__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_27__1
       (.I0(prod_arbr[4]),
        .I1(\w_delay_out_re_U_stage[2] [4]),
        .O(prod_arbr_i_27__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_28__1
       (.I0(prod_arbr[3]),
        .I1(\w_delay_out_re_U_stage[2] [3]),
        .O(prod_arbr_i_28__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_29__1
       (.I0(prod_arbr[2]),
        .I1(\w_delay_out_re_U_stage[2] [2]),
        .O(prod_arbr_i_29__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_2__1
       (.I0(prod_arbr_i_18__1_n_0),
        .I1(prod_arbr_i_18__1_n_5),
        .I2(prod_arbr_i_18__1_n_6),
        .O(i_butterfly_LO_re[9]));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_30__1
       (.I0(prod_arbr[1]),
        .I1(\w_delay_out_re_U_stage[2] [1]),
        .O(prod_arbr_i_30__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_31__1
       (.I0(prod_arbr[0]),
        .I1(\w_delay_out_re_U_stage[2] [0]),
        .O(prod_arbr_i_31__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_3__1
       (.I0(prod_arbr_i_18__1_n_0),
        .I1(prod_arbr_i_18__1_n_5),
        .I2(prod_arbr_i_18__1_n_7),
        .O(i_butterfly_LO_re[8]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_4__1
       (.I0(prod_arbr_i_18__1_n_0),
        .I1(prod_arbr_i_18__1_n_5),
        .I2(prod_arbr_i_19__1_n_4),
        .O(i_butterfly_LO_re[7]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_5__1
       (.I0(prod_arbr_i_18__1_n_0),
        .I1(prod_arbr_i_18__1_n_5),
        .I2(prod_arbr_i_19__1_n_5),
        .O(i_butterfly_LO_re[6]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_6__1
       (.I0(prod_arbr_i_18__1_n_0),
        .I1(prod_arbr_i_18__1_n_5),
        .I2(prod_arbr_i_19__1_n_6),
        .O(i_butterfly_LO_re[5]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_7__1
       (.I0(prod_arbr_i_18__1_n_0),
        .I1(prod_arbr_i_18__1_n_5),
        .I2(prod_arbr_i_19__1_n_7),
        .O(i_butterfly_LO_re[4]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_8__1
       (.I0(prod_arbr_i_18__1_n_0),
        .I1(prod_arbr_i_18__1_n_5),
        .I2(prod_arbr_i_20__1_n_4),
        .O(i_butterfly_LO_re[3]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_9__1
       (.I0(prod_arbr_i_18__1_n_0),
        .I1(prod_arbr_i_18__1_n_5),
        .I2(prod_arbr_i_20__1_n_5),
        .O(i_butterfly_LO_re[2]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_10__1
       (.I0(result_re_i_14__0_n_0),
        .I1(result_re_i_14__0_n_5),
        .I2(result_re_i_16__1_n_6),
        .O(i_butterfly_LO_im[1]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_11__1
       (.I0(result_re_i_14__0_n_0),
        .I1(result_re_i_14__0_n_5),
        .I2(result_re_i_16__1_n_7),
        .O(i_butterfly_LO_im[0]));
  CARRY4 result_re_i_14__0
       (.CI(result_re_i_15__0_n_0),
        .CO({result_re_i_14__0_n_0,NLW_result_re_i_14__0_CO_UNCONNECTED[2],result_re_i_14__0_n_2,result_re_i_14__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,result_re[10],\w_delay_out_im_U_stage[2] [9:8]}),
        .O({NLW_result_re_i_14__0_O_UNCONNECTED[3],result_re_i_14__0_n_5,result_re_i_14__0_n_6,result_re_i_14__0_n_7}),
        .S({1'b1,result_re_i_17__1_n_0,result_re_i_18__1_n_0,result_re_i_19__1_n_0}));
  CARRY4 result_re_i_15__0
       (.CI(result_re_i_16__1_n_0),
        .CO({result_re_i_15__0_n_0,result_re_i_15__0_n_1,result_re_i_15__0_n_2,result_re_i_15__0_n_3}),
        .CYINIT(1'b0),
        .DI(\w_delay_out_im_U_stage[2] [7:4]),
        .O({result_re_i_15__0_n_4,result_re_i_15__0_n_5,result_re_i_15__0_n_6,result_re_i_15__0_n_7}),
        .S({result_re_i_20__1_n_0,result_re_i_21__1_n_0,result_re_i_22__1_n_0,result_re_i_23__0_n_0}));
  CARRY4 result_re_i_16__1
       (.CI(1'b0),
        .CO({result_re_i_16__1_n_0,result_re_i_16__1_n_1,result_re_i_16__1_n_2,result_re_i_16__1_n_3}),
        .CYINIT(1'b1),
        .DI(\w_delay_out_im_U_stage[2] [3:0]),
        .O({result_re_i_16__1_n_4,result_re_i_16__1_n_5,result_re_i_16__1_n_6,result_re_i_16__1_n_7}),
        .S({result_re_i_24__1_n_0,result_re_i_25__1_n_0,result_re_i_26__1_n_0,result_re_i_27__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_17__1
       (.I0(result_re[10]),
        .I1(\w_delay_out_im_U_stage[2] [10]),
        .O(result_re_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_18__1
       (.I0(result_re[9]),
        .I1(\w_delay_out_im_U_stage[2] [9]),
        .O(result_re_i_18__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_19__1
       (.I0(result_re[8]),
        .I1(\w_delay_out_im_U_stage[2] [8]),
        .O(result_re_i_19__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    result_re_i_1__1
       (.I0(result_re_i_14__0_n_0),
        .O(i_butterfly_LO_im[10]));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_20__1
       (.I0(result_re[7]),
        .I1(\w_delay_out_im_U_stage[2] [7]),
        .O(result_re_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_21__1
       (.I0(result_re[6]),
        .I1(\w_delay_out_im_U_stage[2] [6]),
        .O(result_re_i_21__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_22__1
       (.I0(result_re[5]),
        .I1(\w_delay_out_im_U_stage[2] [5]),
        .O(result_re_i_22__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_23__0
       (.I0(result_re[4]),
        .I1(\w_delay_out_im_U_stage[2] [4]),
        .O(result_re_i_23__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_24__1
       (.I0(result_re[3]),
        .I1(\w_delay_out_im_U_stage[2] [3]),
        .O(result_re_i_24__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_25__1
       (.I0(result_re[2]),
        .I1(\w_delay_out_im_U_stage[2] [2]),
        .O(result_re_i_25__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_26__1
       (.I0(result_re[1]),
        .I1(\w_delay_out_im_U_stage[2] [1]),
        .O(result_re_i_26__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_27__1
       (.I0(result_re[0]),
        .I1(\w_delay_out_im_U_stage[2] [0]),
        .O(result_re_i_27__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_2__1
       (.I0(result_re_i_14__0_n_0),
        .I1(result_re_i_14__0_n_5),
        .I2(result_re_i_14__0_n_6),
        .O(i_butterfly_LO_im[9]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_3__1
       (.I0(result_re_i_14__0_n_0),
        .I1(result_re_i_14__0_n_5),
        .I2(result_re_i_14__0_n_7),
        .O(i_butterfly_LO_im[8]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_4__1
       (.I0(result_re_i_14__0_n_0),
        .I1(result_re_i_14__0_n_5),
        .I2(result_re_i_15__0_n_4),
        .O(i_butterfly_LO_im[7]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_5__1
       (.I0(result_re_i_14__0_n_0),
        .I1(result_re_i_14__0_n_5),
        .I2(result_re_i_15__0_n_5),
        .O(i_butterfly_LO_im[6]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_6__1
       (.I0(result_re_i_14__0_n_0),
        .I1(result_re_i_14__0_n_5),
        .I2(result_re_i_15__0_n_6),
        .O(i_butterfly_LO_im[5]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_7__1
       (.I0(result_re_i_14__0_n_0),
        .I1(result_re_i_14__0_n_5),
        .I2(result_re_i_15__0_n_7),
        .O(i_butterfly_LO_im[4]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_8__1
       (.I0(result_re_i_14__0_n_0),
        .I1(result_re_i_14__0_n_5),
        .I2(result_re_i_16__1_n_4),
        .O(i_butterfly_LO_im[3]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_9__1
       (.I0(result_re_i_14__0_n_0),
        .I1(result_re_i_14__0_n_5),
        .I2(result_re_i_16__1_n_5),
        .O(i_butterfly_LO_im[2]));
endmodule

(* ORIG_REF_NAME = "delay_element" *) 
module delay_element__parameterized2
   (\butterfly_UO_im_pipe_r_reg[2][10] ,
    \butterfly_UO_re_pipe_r_reg[2][10] ,
    \DFF_im_r_reg[1][10]_0 ,
    \DFF_re_r_reg[1][10]_0 ,
    Q,
    i_rst_IBUF,
    D,
    clk_IBUF_BUFG,
    \DFF_im_r_reg[0][10]_0 ,
    \commutator_UO_im_pipe_r_reg[2][10] ,
    \commutator_UO_re_pipe_r_reg[2][10] );
  output [10:0]\butterfly_UO_im_pipe_r_reg[2][10] ;
  output [10:0]\butterfly_UO_re_pipe_r_reg[2][10] ;
  output [10:0]\DFF_im_r_reg[1][10]_0 ;
  output [10:0]\DFF_re_r_reg[1][10]_0 ;
  input [4:0]Q;
  input i_rst_IBUF;
  input [10:0]D;
  input clk_IBUF_BUFG;
  input [10:0]\DFF_im_r_reg[0][10]_0 ;
  input [10:0]\commutator_UO_im_pipe_r_reg[2][10] ;
  input [10:0]\commutator_UO_re_pipe_r_reg[2][10] ;

  wire [10:0]D;
  wire [10:0]\DFF_im_r_reg[0][10]_0 ;
  wire [10:0]\DFF_im_r_reg[1][10]_0 ;
  wire \DFF_im_r_reg_n_0_[0][0] ;
  wire \DFF_im_r_reg_n_0_[0][10] ;
  wire \DFF_im_r_reg_n_0_[0][1] ;
  wire \DFF_im_r_reg_n_0_[0][2] ;
  wire \DFF_im_r_reg_n_0_[0][3] ;
  wire \DFF_im_r_reg_n_0_[0][4] ;
  wire \DFF_im_r_reg_n_0_[0][5] ;
  wire \DFF_im_r_reg_n_0_[0][6] ;
  wire \DFF_im_r_reg_n_0_[0][7] ;
  wire \DFF_im_r_reg_n_0_[0][8] ;
  wire \DFF_im_r_reg_n_0_[0][9] ;
  wire [10:0]\DFF_re_r_reg[1][10]_0 ;
  wire \DFF_re_r_reg_n_0_[0][0] ;
  wire \DFF_re_r_reg_n_0_[0][10] ;
  wire \DFF_re_r_reg_n_0_[0][1] ;
  wire \DFF_re_r_reg_n_0_[0][2] ;
  wire \DFF_re_r_reg_n_0_[0][3] ;
  wire \DFF_re_r_reg_n_0_[0][4] ;
  wire \DFF_re_r_reg_n_0_[0][5] ;
  wire \DFF_re_r_reg_n_0_[0][6] ;
  wire \DFF_re_r_reg_n_0_[0][7] ;
  wire \DFF_re_r_reg_n_0_[0][8] ;
  wire \DFF_re_r_reg_n_0_[0][9] ;
  wire [4:0]Q;
  wire [10:0]\butterfly_UO_im_pipe_r_reg[2][10] ;
  wire [10:0]\butterfly_UO_re_pipe_r_reg[2][10] ;
  wire clk_IBUF_BUFG;
  wire \commutator_LO_re_pipe_r[2][10]_i_2_n_0 ;
  wire [10:0]\commutator_UO_im_pipe_r_reg[2][10] ;
  wire [10:0]\commutator_UO_re_pipe_r_reg[2][10] ;
  wire i_rst_IBUF;
  wire [10:0]\w_delay_out_im_L_stage[3] ;
  wire [10:0]\w_delay_out_re_L_stage[3] ;

  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [0]),
        .Q(\DFF_im_r_reg_n_0_[0][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [10]),
        .Q(\DFF_im_r_reg_n_0_[0][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [1]),
        .Q(\DFF_im_r_reg_n_0_[0][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [2]),
        .Q(\DFF_im_r_reg_n_0_[0][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [3]),
        .Q(\DFF_im_r_reg_n_0_[0][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [4]),
        .Q(\DFF_im_r_reg_n_0_[0][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [5]),
        .Q(\DFF_im_r_reg_n_0_[0][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [6]),
        .Q(\DFF_im_r_reg_n_0_[0][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [7]),
        .Q(\DFF_im_r_reg_n_0_[0][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [8]),
        .Q(\DFF_im_r_reg_n_0_[0][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [9]),
        .Q(\DFF_im_r_reg_n_0_[0][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][0] ),
        .Q(\w_delay_out_im_L_stage[3] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][10] ),
        .Q(\w_delay_out_im_L_stage[3] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][1] ),
        .Q(\w_delay_out_im_L_stage[3] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][2] ),
        .Q(\w_delay_out_im_L_stage[3] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][3] ),
        .Q(\w_delay_out_im_L_stage[3] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][4] ),
        .Q(\w_delay_out_im_L_stage[3] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][5] ),
        .Q(\w_delay_out_im_L_stage[3] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][6] ),
        .Q(\w_delay_out_im_L_stage[3] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][7] ),
        .Q(\w_delay_out_im_L_stage[3] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][8] ),
        .Q(\w_delay_out_im_L_stage[3] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][9] ),
        .Q(\w_delay_out_im_L_stage[3] [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[0]),
        .Q(\DFF_re_r_reg_n_0_[0][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[10]),
        .Q(\DFF_re_r_reg_n_0_[0][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[1]),
        .Q(\DFF_re_r_reg_n_0_[0][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[2]),
        .Q(\DFF_re_r_reg_n_0_[0][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[3]),
        .Q(\DFF_re_r_reg_n_0_[0][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[4]),
        .Q(\DFF_re_r_reg_n_0_[0][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[5]),
        .Q(\DFF_re_r_reg_n_0_[0][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[6]),
        .Q(\DFF_re_r_reg_n_0_[0][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[7]),
        .Q(\DFF_re_r_reg_n_0_[0][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[8]),
        .Q(\DFF_re_r_reg_n_0_[0][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[9]),
        .Q(\DFF_re_r_reg_n_0_[0][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][0] ),
        .Q(\w_delay_out_re_L_stage[3] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][10] ),
        .Q(\w_delay_out_re_L_stage[3] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][1] ),
        .Q(\w_delay_out_re_L_stage[3] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][2] ),
        .Q(\w_delay_out_re_L_stage[3] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][3] ),
        .Q(\w_delay_out_re_L_stage[3] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][4] ),
        .Q(\w_delay_out_re_L_stage[3] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][5] ),
        .Q(\w_delay_out_re_L_stage[3] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][6] ),
        .Q(\w_delay_out_re_L_stage[3] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][7] ),
        .Q(\w_delay_out_re_L_stage[3] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][8] ),
        .Q(\w_delay_out_re_L_stage[3] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][9] ),
        .Q(\w_delay_out_re_L_stage[3] [9]),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[2][0]_i_1 
       (.I0(\w_delay_out_im_L_stage[3] [0]),
        .I1(\commutator_UO_im_pipe_r_reg[2][10] [0]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[1][10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[2][10]_i_1 
       (.I0(\w_delay_out_im_L_stage[3] [10]),
        .I1(\commutator_UO_im_pipe_r_reg[2][10] [10]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[1][10]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[2][1]_i_1 
       (.I0(\w_delay_out_im_L_stage[3] [1]),
        .I1(\commutator_UO_im_pipe_r_reg[2][10] [1]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[1][10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[2][2]_i_1 
       (.I0(\w_delay_out_im_L_stage[3] [2]),
        .I1(\commutator_UO_im_pipe_r_reg[2][10] [2]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[1][10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[2][3]_i_1 
       (.I0(\w_delay_out_im_L_stage[3] [3]),
        .I1(\commutator_UO_im_pipe_r_reg[2][10] [3]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[1][10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[2][4]_i_1 
       (.I0(\w_delay_out_im_L_stage[3] [4]),
        .I1(\commutator_UO_im_pipe_r_reg[2][10] [4]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[1][10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[2][5]_i_1 
       (.I0(\w_delay_out_im_L_stage[3] [5]),
        .I1(\commutator_UO_im_pipe_r_reg[2][10] [5]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[1][10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[2][6]_i_1 
       (.I0(\w_delay_out_im_L_stage[3] [6]),
        .I1(\commutator_UO_im_pipe_r_reg[2][10] [6]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[1][10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[2][7]_i_1 
       (.I0(\w_delay_out_im_L_stage[3] [7]),
        .I1(\commutator_UO_im_pipe_r_reg[2][10] [7]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[1][10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[2][8]_i_1 
       (.I0(\w_delay_out_im_L_stage[3] [8]),
        .I1(\commutator_UO_im_pipe_r_reg[2][10] [8]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[1][10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[2][9]_i_1 
       (.I0(\w_delay_out_im_L_stage[3] [9]),
        .I1(\commutator_UO_im_pipe_r_reg[2][10] [9]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[1][10]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[2][0]_i_1 
       (.I0(\w_delay_out_re_L_stage[3] [0]),
        .I1(\commutator_UO_re_pipe_r_reg[2][10] [0]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[1][10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[2][10]_i_1 
       (.I0(\w_delay_out_re_L_stage[3] [10]),
        .I1(\commutator_UO_re_pipe_r_reg[2][10] [10]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[1][10]_0 [10]));
  LUT5 #(
    .INIT(32'hBEBEBEBD)) 
    \commutator_LO_re_pipe_r[2][10]_i_2 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[2][1]_i_1 
       (.I0(\w_delay_out_re_L_stage[3] [1]),
        .I1(\commutator_UO_re_pipe_r_reg[2][10] [1]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[1][10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[2][2]_i_1 
       (.I0(\w_delay_out_re_L_stage[3] [2]),
        .I1(\commutator_UO_re_pipe_r_reg[2][10] [2]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[1][10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[2][3]_i_1 
       (.I0(\w_delay_out_re_L_stage[3] [3]),
        .I1(\commutator_UO_re_pipe_r_reg[2][10] [3]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[1][10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[2][4]_i_1 
       (.I0(\w_delay_out_re_L_stage[3] [4]),
        .I1(\commutator_UO_re_pipe_r_reg[2][10] [4]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[1][10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[2][5]_i_1 
       (.I0(\w_delay_out_re_L_stage[3] [5]),
        .I1(\commutator_UO_re_pipe_r_reg[2][10] [5]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[1][10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[2][6]_i_1 
       (.I0(\w_delay_out_re_L_stage[3] [6]),
        .I1(\commutator_UO_re_pipe_r_reg[2][10] [6]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[1][10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[2][7]_i_1 
       (.I0(\w_delay_out_re_L_stage[3] [7]),
        .I1(\commutator_UO_re_pipe_r_reg[2][10] [7]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[1][10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[2][8]_i_1 
       (.I0(\w_delay_out_re_L_stage[3] [8]),
        .I1(\commutator_UO_re_pipe_r_reg[2][10] [8]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[1][10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[2][9]_i_1 
       (.I0(\w_delay_out_re_L_stage[3] [9]),
        .I1(\commutator_UO_re_pipe_r_reg[2][10] [9]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[1][10]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[2][0]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[2][10] [0]),
        .I1(\w_delay_out_im_L_stage[3] [0]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[2][10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[2][10]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[2][10] [10]),
        .I1(\w_delay_out_im_L_stage[3] [10]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[2][10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[2][1]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[2][10] [1]),
        .I1(\w_delay_out_im_L_stage[3] [1]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[2][10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[2][2]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[2][10] [2]),
        .I1(\w_delay_out_im_L_stage[3] [2]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[2][10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[2][3]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[2][10] [3]),
        .I1(\w_delay_out_im_L_stage[3] [3]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[2][10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[2][4]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[2][10] [4]),
        .I1(\w_delay_out_im_L_stage[3] [4]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[2][10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[2][5]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[2][10] [5]),
        .I1(\w_delay_out_im_L_stage[3] [5]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[2][10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[2][6]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[2][10] [6]),
        .I1(\w_delay_out_im_L_stage[3] [6]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[2][10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[2][7]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[2][10] [7]),
        .I1(\w_delay_out_im_L_stage[3] [7]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[2][10] [7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[2][8]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[2][10] [8]),
        .I1(\w_delay_out_im_L_stage[3] [8]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[2][10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[2][9]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[2][10] [9]),
        .I1(\w_delay_out_im_L_stage[3] [9]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[2][10] [9]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[2][0]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[2][10] [0]),
        .I1(\w_delay_out_re_L_stage[3] [0]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[2][10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[2][10]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[2][10] [10]),
        .I1(\w_delay_out_re_L_stage[3] [10]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[2][10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[2][1]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[2][10] [1]),
        .I1(\w_delay_out_re_L_stage[3] [1]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[2][10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[2][2]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[2][10] [2]),
        .I1(\w_delay_out_re_L_stage[3] [2]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[2][10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[2][3]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[2][10] [3]),
        .I1(\w_delay_out_re_L_stage[3] [3]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[2][10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[2][4]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[2][10] [4]),
        .I1(\w_delay_out_re_L_stage[3] [4]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[2][10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[2][5]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[2][10] [5]),
        .I1(\w_delay_out_re_L_stage[3] [5]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[2][10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[2][6]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[2][10] [6]),
        .I1(\w_delay_out_re_L_stage[3] [6]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[2][10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[2][7]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[2][10] [7]),
        .I1(\w_delay_out_re_L_stage[3] [7]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[2][10] [7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[2][8]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[2][10] [8]),
        .I1(\w_delay_out_re_L_stage[3] [8]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[2][10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[2][9]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[2][10] [9]),
        .I1(\w_delay_out_re_L_stage[3] [9]),
        .I2(\commutator_LO_re_pipe_r[2][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[2][10] [9]));
endmodule

(* ORIG_REF_NAME = "delay_element" *) 
module delay_element__parameterized2_2
   (D,
    i_butterfly_LO_re,
    \DFF_im_r_reg[1][9]_0 ,
    i_butterfly_LO_im,
    Q,
    result_re,
    i_rst_IBUF,
    \DFF_re_r_reg[0][10]_0 ,
    clk_IBUF_BUFG,
    \DFF_im_r_reg[0][10]_0 );
  output [10:0]D;
  output [10:0]i_butterfly_LO_re;
  output [10:0]\DFF_im_r_reg[1][9]_0 ;
  output [10:0]i_butterfly_LO_im;
  input [10:0]Q;
  input [10:0]result_re;
  input i_rst_IBUF;
  input [10:0]\DFF_re_r_reg[0][10]_0 ;
  input clk_IBUF_BUFG;
  input [10:0]\DFF_im_r_reg[0][10]_0 ;

  wire [10:0]D;
  wire [10:0]\DFF_im_r_reg[0][10]_0 ;
  wire [10:0]\DFF_im_r_reg[1][9]_0 ;
  wire \DFF_im_r_reg_n_0_[0][0] ;
  wire \DFF_im_r_reg_n_0_[0][10] ;
  wire \DFF_im_r_reg_n_0_[0][1] ;
  wire \DFF_im_r_reg_n_0_[0][2] ;
  wire \DFF_im_r_reg_n_0_[0][3] ;
  wire \DFF_im_r_reg_n_0_[0][4] ;
  wire \DFF_im_r_reg_n_0_[0][5] ;
  wire \DFF_im_r_reg_n_0_[0][6] ;
  wire \DFF_im_r_reg_n_0_[0][7] ;
  wire \DFF_im_r_reg_n_0_[0][8] ;
  wire \DFF_im_r_reg_n_0_[0][9] ;
  wire [10:0]\DFF_re_r_reg[0][10]_0 ;
  wire \DFF_re_r_reg_n_0_[0][0] ;
  wire \DFF_re_r_reg_n_0_[0][10] ;
  wire \DFF_re_r_reg_n_0_[0][1] ;
  wire \DFF_re_r_reg_n_0_[0][2] ;
  wire \DFF_re_r_reg_n_0_[0][3] ;
  wire \DFF_re_r_reg_n_0_[0][4] ;
  wire \DFF_re_r_reg_n_0_[0][5] ;
  wire \DFF_re_r_reg_n_0_[0][6] ;
  wire \DFF_re_r_reg_n_0_[0][7] ;
  wire \DFF_re_r_reg_n_0_[0][8] ;
  wire \DFF_re_r_reg_n_0_[0][9] ;
  wire [10:0]Q;
  wire \butterfly_UO_im_pipe_r[3][10]_i_3_n_0 ;
  wire \butterfly_UO_im_pipe_r[3][10]_i_4_n_0 ;
  wire \butterfly_UO_im_pipe_r[3][10]_i_5_n_0 ;
  wire \butterfly_UO_im_pipe_r[3][10]_i_6_n_0 ;
  wire \butterfly_UO_im_pipe_r[3][3]_i_3_n_0 ;
  wire \butterfly_UO_im_pipe_r[3][3]_i_4_n_0 ;
  wire \butterfly_UO_im_pipe_r[3][3]_i_5_n_0 ;
  wire \butterfly_UO_im_pipe_r[3][3]_i_6_n_0 ;
  wire \butterfly_UO_im_pipe_r[3][7]_i_3_n_0 ;
  wire \butterfly_UO_im_pipe_r[3][7]_i_4_n_0 ;
  wire \butterfly_UO_im_pipe_r[3][7]_i_5_n_0 ;
  wire \butterfly_UO_im_pipe_r[3][7]_i_6_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_2 ;
  wire \butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_3 ;
  wire \butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_5 ;
  wire \butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_6 ;
  wire \butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_7 ;
  wire \butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_1 ;
  wire \butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_2 ;
  wire \butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_3 ;
  wire \butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_4 ;
  wire \butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_5 ;
  wire \butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_6 ;
  wire \butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_7 ;
  wire \butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_0 ;
  wire \butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_1 ;
  wire \butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_2 ;
  wire \butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_3 ;
  wire \butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_4 ;
  wire \butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_5 ;
  wire \butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_6 ;
  wire \butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_7 ;
  wire \butterfly_UO_re_pipe_r[3][10]_i_3_n_0 ;
  wire \butterfly_UO_re_pipe_r[3][10]_i_4_n_0 ;
  wire \butterfly_UO_re_pipe_r[3][10]_i_5_n_0 ;
  wire \butterfly_UO_re_pipe_r[3][10]_i_6_n_0 ;
  wire \butterfly_UO_re_pipe_r[3][3]_i_3_n_0 ;
  wire \butterfly_UO_re_pipe_r[3][3]_i_4_n_0 ;
  wire \butterfly_UO_re_pipe_r[3][3]_i_5_n_0 ;
  wire \butterfly_UO_re_pipe_r[3][3]_i_6_n_0 ;
  wire \butterfly_UO_re_pipe_r[3][7]_i_3_n_0 ;
  wire \butterfly_UO_re_pipe_r[3][7]_i_4_n_0 ;
  wire \butterfly_UO_re_pipe_r[3][7]_i_5_n_0 ;
  wire \butterfly_UO_re_pipe_r[3][7]_i_6_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_2 ;
  wire \butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_3 ;
  wire \butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_5 ;
  wire \butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_6 ;
  wire \butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_7 ;
  wire \butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_1 ;
  wire \butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_2 ;
  wire \butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_3 ;
  wire \butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_4 ;
  wire \butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_5 ;
  wire \butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_6 ;
  wire \butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_7 ;
  wire \butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_0 ;
  wire \butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_1 ;
  wire \butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_2 ;
  wire \butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_3 ;
  wire \butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_4 ;
  wire \butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_5 ;
  wire \butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_6 ;
  wire \butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_7 ;
  wire clk_IBUF_BUFG;
  wire [10:0]i_butterfly_LO_im;
  wire [10:0]i_butterfly_LO_re;
  wire i_rst_IBUF;
  wire prod_arbr_i_12__0_n_0;
  wire prod_arbr_i_12__0_n_2;
  wire prod_arbr_i_12__0_n_3;
  wire prod_arbr_i_12__0_n_5;
  wire prod_arbr_i_12__0_n_6;
  wire prod_arbr_i_12__0_n_7;
  wire prod_arbr_i_13__2_n_0;
  wire prod_arbr_i_13__2_n_1;
  wire prod_arbr_i_13__2_n_2;
  wire prod_arbr_i_13__2_n_3;
  wire prod_arbr_i_13__2_n_4;
  wire prod_arbr_i_13__2_n_5;
  wire prod_arbr_i_13__2_n_6;
  wire prod_arbr_i_13__2_n_7;
  wire prod_arbr_i_14__2_n_0;
  wire prod_arbr_i_14__2_n_1;
  wire prod_arbr_i_14__2_n_2;
  wire prod_arbr_i_14__2_n_3;
  wire prod_arbr_i_14__2_n_4;
  wire prod_arbr_i_14__2_n_5;
  wire prod_arbr_i_14__2_n_6;
  wire prod_arbr_i_14__2_n_7;
  wire prod_arbr_i_15__2_n_0;
  wire prod_arbr_i_16__2_n_0;
  wire prod_arbr_i_17__2_n_0;
  wire prod_arbr_i_18__2_n_0;
  wire prod_arbr_i_19__2_n_0;
  wire prod_arbr_i_20__2_n_0;
  wire prod_arbr_i_21__0_n_0;
  wire prod_arbr_i_22__2_n_0;
  wire prod_arbr_i_23__2_n_0;
  wire prod_arbr_i_24__2_n_0;
  wire prod_arbr_i_25__1_n_0;
  wire [10:0]result_re;
  wire result_re_i_12_n_0;
  wire result_re_i_12_n_2;
  wire result_re_i_12_n_3;
  wire result_re_i_12_n_5;
  wire result_re_i_12_n_6;
  wire result_re_i_12_n_7;
  wire result_re_i_13__0_n_0;
  wire result_re_i_13__0_n_1;
  wire result_re_i_13__0_n_2;
  wire result_re_i_13__0_n_3;
  wire result_re_i_13__0_n_4;
  wire result_re_i_13__0_n_5;
  wire result_re_i_13__0_n_6;
  wire result_re_i_13__0_n_7;
  wire result_re_i_14__1_n_0;
  wire result_re_i_14__1_n_1;
  wire result_re_i_14__1_n_2;
  wire result_re_i_14__1_n_3;
  wire result_re_i_14__1_n_4;
  wire result_re_i_14__1_n_5;
  wire result_re_i_14__1_n_6;
  wire result_re_i_14__1_n_7;
  wire result_re_i_15__2_n_0;
  wire result_re_i_16__2_n_0;
  wire result_re_i_17__0_n_0;
  wire result_re_i_18__2_n_0;
  wire result_re_i_19__2_n_0;
  wire result_re_i_20__2_n_0;
  wire result_re_i_21__2_n_0;
  wire result_re_i_22__2_n_0;
  wire result_re_i_23__1_n_0;
  wire result_re_i_24__2_n_0;
  wire result_re_i_25__2_n_0;
  wire [10:0]\w_delay_out_im_U_stage[3] ;
  wire [10:0]\w_delay_out_re_U_stage[3] ;
  wire [2:2]\NLW_butterfly_UO_im_pipe_r_reg[3][10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_butterfly_UO_im_pipe_r_reg[3][10]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_butterfly_UO_re_pipe_r_reg[3][10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_butterfly_UO_re_pipe_r_reg[3][10]_i_2_O_UNCONNECTED ;
  wire [2:2]NLW_prod_arbr_i_12__0_CO_UNCONNECTED;
  wire [3:3]NLW_prod_arbr_i_12__0_O_UNCONNECTED;
  wire [2:2]NLW_result_re_i_12_CO_UNCONNECTED;
  wire [3:3]NLW_result_re_i_12_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [0]),
        .Q(\DFF_im_r_reg_n_0_[0][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [10]),
        .Q(\DFF_im_r_reg_n_0_[0][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [1]),
        .Q(\DFF_im_r_reg_n_0_[0][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [2]),
        .Q(\DFF_im_r_reg_n_0_[0][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [3]),
        .Q(\DFF_im_r_reg_n_0_[0][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [4]),
        .Q(\DFF_im_r_reg_n_0_[0][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [5]),
        .Q(\DFF_im_r_reg_n_0_[0][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [6]),
        .Q(\DFF_im_r_reg_n_0_[0][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [7]),
        .Q(\DFF_im_r_reg_n_0_[0][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [8]),
        .Q(\DFF_im_r_reg_n_0_[0][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [9]),
        .Q(\DFF_im_r_reg_n_0_[0][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][0] ),
        .Q(\w_delay_out_im_U_stage[3] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][10] ),
        .Q(\w_delay_out_im_U_stage[3] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][1] ),
        .Q(\w_delay_out_im_U_stage[3] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][2] ),
        .Q(\w_delay_out_im_U_stage[3] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][3] ),
        .Q(\w_delay_out_im_U_stage[3] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][4] ),
        .Q(\w_delay_out_im_U_stage[3] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][5] ),
        .Q(\w_delay_out_im_U_stage[3] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][6] ),
        .Q(\w_delay_out_im_U_stage[3] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][7] ),
        .Q(\w_delay_out_im_U_stage[3] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][8] ),
        .Q(\w_delay_out_im_U_stage[3] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[1][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg_n_0_[0][9] ),
        .Q(\w_delay_out_im_U_stage[3] [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [0]),
        .Q(\DFF_re_r_reg_n_0_[0][0] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [10]),
        .Q(\DFF_re_r_reg_n_0_[0][10] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [1]),
        .Q(\DFF_re_r_reg_n_0_[0][1] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [2]),
        .Q(\DFF_re_r_reg_n_0_[0][2] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [3]),
        .Q(\DFF_re_r_reg_n_0_[0][3] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [4]),
        .Q(\DFF_re_r_reg_n_0_[0][4] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [5]),
        .Q(\DFF_re_r_reg_n_0_[0][5] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [6]),
        .Q(\DFF_re_r_reg_n_0_[0][6] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [7]),
        .Q(\DFF_re_r_reg_n_0_[0][7] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [8]),
        .Q(\DFF_re_r_reg_n_0_[0][8] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [9]),
        .Q(\DFF_re_r_reg_n_0_[0][9] ),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][0] ),
        .Q(\w_delay_out_re_U_stage[3] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][10] ),
        .Q(\w_delay_out_re_U_stage[3] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][1] ),
        .Q(\w_delay_out_re_U_stage[3] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][2] ),
        .Q(\w_delay_out_re_U_stage[3] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][3] ),
        .Q(\w_delay_out_re_U_stage[3] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][4] ),
        .Q(\w_delay_out_re_U_stage[3] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][5] ),
        .Q(\w_delay_out_re_U_stage[3] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][6] ),
        .Q(\w_delay_out_re_U_stage[3] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][7] ),
        .Q(\w_delay_out_re_U_stage[3] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][8] ),
        .Q(\w_delay_out_re_U_stage[3] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[1][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg_n_0_[0][9] ),
        .Q(\w_delay_out_re_U_stage[3] [9]),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[3][0]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_7 ),
        .O(\DFF_im_r_reg[1][9]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_im_pipe_r[3][10]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[1][9]_0 [10]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_im_pipe_r[3][10]_i_3 
       (.I0(\w_delay_out_im_U_stage[3] [10]),
        .O(\butterfly_UO_im_pipe_r[3][10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[3][10]_i_4 
       (.I0(\w_delay_out_im_U_stage[3] [10]),
        .I1(result_re[10]),
        .O(\butterfly_UO_im_pipe_r[3][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[3][10]_i_5 
       (.I0(\w_delay_out_im_U_stage[3] [9]),
        .I1(result_re[9]),
        .O(\butterfly_UO_im_pipe_r[3][10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[3][10]_i_6 
       (.I0(\w_delay_out_im_U_stage[3] [8]),
        .I1(result_re[8]),
        .O(\butterfly_UO_im_pipe_r[3][10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[3][1]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_6 ),
        .O(\DFF_im_r_reg[1][9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[3][2]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_5 ),
        .O(\DFF_im_r_reg[1][9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[3][3]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_4 ),
        .O(\DFF_im_r_reg[1][9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[3][3]_i_3 
       (.I0(\w_delay_out_im_U_stage[3] [3]),
        .I1(result_re[3]),
        .O(\butterfly_UO_im_pipe_r[3][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[3][3]_i_4 
       (.I0(\w_delay_out_im_U_stage[3] [2]),
        .I1(result_re[2]),
        .O(\butterfly_UO_im_pipe_r[3][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[3][3]_i_5 
       (.I0(\w_delay_out_im_U_stage[3] [1]),
        .I1(result_re[1]),
        .O(\butterfly_UO_im_pipe_r[3][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[3][3]_i_6 
       (.I0(\w_delay_out_im_U_stage[3] [0]),
        .I1(result_re[0]),
        .O(\butterfly_UO_im_pipe_r[3][3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[3][4]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_7 ),
        .O(\DFF_im_r_reg[1][9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[3][5]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_6 ),
        .O(\DFF_im_r_reg[1][9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[3][6]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_5 ),
        .O(\DFF_im_r_reg[1][9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[3][7]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_4 ),
        .O(\DFF_im_r_reg[1][9]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[3][7]_i_3 
       (.I0(\w_delay_out_im_U_stage[3] [7]),
        .I1(result_re[7]),
        .O(\butterfly_UO_im_pipe_r[3][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[3][7]_i_4 
       (.I0(\w_delay_out_im_U_stage[3] [6]),
        .I1(result_re[6]),
        .O(\butterfly_UO_im_pipe_r[3][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[3][7]_i_5 
       (.I0(\w_delay_out_im_U_stage[3] [5]),
        .I1(result_re[5]),
        .O(\butterfly_UO_im_pipe_r[3][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_im_pipe_r[3][7]_i_6 
       (.I0(\w_delay_out_im_U_stage[3] [4]),
        .I1(result_re[4]),
        .O(\butterfly_UO_im_pipe_r[3][7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[3][8]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_7 ),
        .O(\DFF_im_r_reg[1][9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_im_pipe_r[3][9]_i_1 
       (.I0(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_6 ),
        .O(\DFF_im_r_reg[1][9]_0 [9]));
  CARRY4 \butterfly_UO_im_pipe_r_reg[3][10]_i_2 
       (.CI(\butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_0 ),
        .CO({\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_0 ,\NLW_butterfly_UO_im_pipe_r_reg[3][10]_i_2_CO_UNCONNECTED [2],\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_2 ,\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\butterfly_UO_im_pipe_r[3][10]_i_3_n_0 ,\w_delay_out_im_U_stage[3] [9:8]}),
        .O({\NLW_butterfly_UO_im_pipe_r_reg[3][10]_i_2_O_UNCONNECTED [3],\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_5 ,\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_6 ,\butterfly_UO_im_pipe_r_reg[3][10]_i_2_n_7 }),
        .S({1'b1,\butterfly_UO_im_pipe_r[3][10]_i_4_n_0 ,\butterfly_UO_im_pipe_r[3][10]_i_5_n_0 ,\butterfly_UO_im_pipe_r[3][10]_i_6_n_0 }));
  CARRY4 \butterfly_UO_im_pipe_r_reg[3][3]_i_2 
       (.CI(1'b0),
        .CO({\butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_0 ,\butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_1 ,\butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_2 ,\butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_im_U_stage[3] [3:0]),
        .O({\butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_4 ,\butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_5 ,\butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_6 ,\butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_7 }),
        .S({\butterfly_UO_im_pipe_r[3][3]_i_3_n_0 ,\butterfly_UO_im_pipe_r[3][3]_i_4_n_0 ,\butterfly_UO_im_pipe_r[3][3]_i_5_n_0 ,\butterfly_UO_im_pipe_r[3][3]_i_6_n_0 }));
  CARRY4 \butterfly_UO_im_pipe_r_reg[3][7]_i_2 
       (.CI(\butterfly_UO_im_pipe_r_reg[3][3]_i_2_n_0 ),
        .CO({\butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_0 ,\butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_1 ,\butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_2 ,\butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_im_U_stage[3] [7:4]),
        .O({\butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_4 ,\butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_5 ,\butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_6 ,\butterfly_UO_im_pipe_r_reg[3][7]_i_2_n_7 }),
        .S({\butterfly_UO_im_pipe_r[3][7]_i_3_n_0 ,\butterfly_UO_im_pipe_r[3][7]_i_4_n_0 ,\butterfly_UO_im_pipe_r[3][7]_i_5_n_0 ,\butterfly_UO_im_pipe_r[3][7]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[3][0]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_7 ),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_re_pipe_r[3][10]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_0 ),
        .O(D[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \butterfly_UO_re_pipe_r[3][10]_i_3 
       (.I0(\w_delay_out_re_U_stage[3] [10]),
        .O(\butterfly_UO_re_pipe_r[3][10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[3][10]_i_4 
       (.I0(\w_delay_out_re_U_stage[3] [10]),
        .I1(Q[10]),
        .O(\butterfly_UO_re_pipe_r[3][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[3][10]_i_5 
       (.I0(\w_delay_out_re_U_stage[3] [9]),
        .I1(Q[9]),
        .O(\butterfly_UO_re_pipe_r[3][10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[3][10]_i_6 
       (.I0(\w_delay_out_re_U_stage[3] [8]),
        .I1(Q[8]),
        .O(\butterfly_UO_re_pipe_r[3][10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[3][1]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_6 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[3][2]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_5 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[3][3]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_4 ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[3][3]_i_3 
       (.I0(\w_delay_out_re_U_stage[3] [3]),
        .I1(Q[3]),
        .O(\butterfly_UO_re_pipe_r[3][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[3][3]_i_4 
       (.I0(\w_delay_out_re_U_stage[3] [2]),
        .I1(Q[2]),
        .O(\butterfly_UO_re_pipe_r[3][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[3][3]_i_5 
       (.I0(\w_delay_out_re_U_stage[3] [1]),
        .I1(Q[1]),
        .O(\butterfly_UO_re_pipe_r[3][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[3][3]_i_6 
       (.I0(\w_delay_out_re_U_stage[3] [0]),
        .I1(Q[0]),
        .O(\butterfly_UO_re_pipe_r[3][3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[3][4]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_7 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[3][5]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_6 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[3][6]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_5 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[3][7]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_4 ),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[3][7]_i_3 
       (.I0(\w_delay_out_re_U_stage[3] [7]),
        .I1(Q[7]),
        .O(\butterfly_UO_re_pipe_r[3][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[3][7]_i_4 
       (.I0(\w_delay_out_re_U_stage[3] [6]),
        .I1(Q[6]),
        .O(\butterfly_UO_re_pipe_r[3][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[3][7]_i_5 
       (.I0(\w_delay_out_re_U_stage[3] [5]),
        .I1(Q[5]),
        .O(\butterfly_UO_re_pipe_r[3][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \butterfly_UO_re_pipe_r[3][7]_i_6 
       (.I0(\w_delay_out_re_U_stage[3] [4]),
        .I1(Q[4]),
        .O(\butterfly_UO_re_pipe_r[3][7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[3][8]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_7 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \butterfly_UO_re_pipe_r[3][9]_i_1 
       (.I0(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_0 ),
        .I1(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_5 ),
        .I2(\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_6 ),
        .O(D[9]));
  CARRY4 \butterfly_UO_re_pipe_r_reg[3][10]_i_2 
       (.CI(\butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_0 ),
        .CO({\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_0 ,\NLW_butterfly_UO_re_pipe_r_reg[3][10]_i_2_CO_UNCONNECTED [2],\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_2 ,\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\butterfly_UO_re_pipe_r[3][10]_i_3_n_0 ,\w_delay_out_re_U_stage[3] [9:8]}),
        .O({\NLW_butterfly_UO_re_pipe_r_reg[3][10]_i_2_O_UNCONNECTED [3],\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_5 ,\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_6 ,\butterfly_UO_re_pipe_r_reg[3][10]_i_2_n_7 }),
        .S({1'b1,\butterfly_UO_re_pipe_r[3][10]_i_4_n_0 ,\butterfly_UO_re_pipe_r[3][10]_i_5_n_0 ,\butterfly_UO_re_pipe_r[3][10]_i_6_n_0 }));
  CARRY4 \butterfly_UO_re_pipe_r_reg[3][3]_i_2 
       (.CI(1'b0),
        .CO({\butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_0 ,\butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_1 ,\butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_2 ,\butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_re_U_stage[3] [3:0]),
        .O({\butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_4 ,\butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_5 ,\butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_6 ,\butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_7 }),
        .S({\butterfly_UO_re_pipe_r[3][3]_i_3_n_0 ,\butterfly_UO_re_pipe_r[3][3]_i_4_n_0 ,\butterfly_UO_re_pipe_r[3][3]_i_5_n_0 ,\butterfly_UO_re_pipe_r[3][3]_i_6_n_0 }));
  CARRY4 \butterfly_UO_re_pipe_r_reg[3][7]_i_2 
       (.CI(\butterfly_UO_re_pipe_r_reg[3][3]_i_2_n_0 ),
        .CO({\butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_0 ,\butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_1 ,\butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_2 ,\butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_re_U_stage[3] [7:4]),
        .O({\butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_4 ,\butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_5 ,\butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_6 ,\butterfly_UO_re_pipe_r_reg[3][7]_i_2_n_7 }),
        .S({\butterfly_UO_re_pipe_r[3][7]_i_3_n_0 ,\butterfly_UO_re_pipe_r[3][7]_i_4_n_0 ,\butterfly_UO_re_pipe_r[3][7]_i_5_n_0 ,\butterfly_UO_re_pipe_r[3][7]_i_6_n_0 }));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_10__2
       (.I0(prod_arbr_i_12__0_n_0),
        .I1(prod_arbr_i_12__0_n_5),
        .I2(prod_arbr_i_14__2_n_6),
        .O(i_butterfly_LO_re[1]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_11__2
       (.I0(prod_arbr_i_12__0_n_0),
        .I1(prod_arbr_i_12__0_n_5),
        .I2(prod_arbr_i_14__2_n_7),
        .O(i_butterfly_LO_re[0]));
  CARRY4 prod_arbr_i_12__0
       (.CI(prod_arbr_i_13__2_n_0),
        .CO({prod_arbr_i_12__0_n_0,NLW_prod_arbr_i_12__0_CO_UNCONNECTED[2],prod_arbr_i_12__0_n_2,prod_arbr_i_12__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[10],\w_delay_out_re_U_stage[3] [9:8]}),
        .O({NLW_prod_arbr_i_12__0_O_UNCONNECTED[3],prod_arbr_i_12__0_n_5,prod_arbr_i_12__0_n_6,prod_arbr_i_12__0_n_7}),
        .S({1'b1,prod_arbr_i_15__2_n_0,prod_arbr_i_16__2_n_0,prod_arbr_i_17__2_n_0}));
  CARRY4 prod_arbr_i_13__2
       (.CI(prod_arbr_i_14__2_n_0),
        .CO({prod_arbr_i_13__2_n_0,prod_arbr_i_13__2_n_1,prod_arbr_i_13__2_n_2,prod_arbr_i_13__2_n_3}),
        .CYINIT(1'b0),
        .DI(\w_delay_out_re_U_stage[3] [7:4]),
        .O({prod_arbr_i_13__2_n_4,prod_arbr_i_13__2_n_5,prod_arbr_i_13__2_n_6,prod_arbr_i_13__2_n_7}),
        .S({prod_arbr_i_18__2_n_0,prod_arbr_i_19__2_n_0,prod_arbr_i_20__2_n_0,prod_arbr_i_21__0_n_0}));
  CARRY4 prod_arbr_i_14__2
       (.CI(1'b0),
        .CO({prod_arbr_i_14__2_n_0,prod_arbr_i_14__2_n_1,prod_arbr_i_14__2_n_2,prod_arbr_i_14__2_n_3}),
        .CYINIT(1'b1),
        .DI(\w_delay_out_re_U_stage[3] [3:0]),
        .O({prod_arbr_i_14__2_n_4,prod_arbr_i_14__2_n_5,prod_arbr_i_14__2_n_6,prod_arbr_i_14__2_n_7}),
        .S({prod_arbr_i_22__2_n_0,prod_arbr_i_23__2_n_0,prod_arbr_i_24__2_n_0,prod_arbr_i_25__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_15__2
       (.I0(Q[10]),
        .I1(\w_delay_out_re_U_stage[3] [10]),
        .O(prod_arbr_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_16__2
       (.I0(Q[9]),
        .I1(\w_delay_out_re_U_stage[3] [9]),
        .O(prod_arbr_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_17__2
       (.I0(Q[8]),
        .I1(\w_delay_out_re_U_stage[3] [8]),
        .O(prod_arbr_i_17__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_18__2
       (.I0(Q[7]),
        .I1(\w_delay_out_re_U_stage[3] [7]),
        .O(prod_arbr_i_18__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_19__2
       (.I0(Q[6]),
        .I1(\w_delay_out_re_U_stage[3] [6]),
        .O(prod_arbr_i_19__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    prod_arbr_i_1__2
       (.I0(prod_arbr_i_12__0_n_0),
        .O(i_butterfly_LO_re[10]));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_20__2
       (.I0(Q[5]),
        .I1(\w_delay_out_re_U_stage[3] [5]),
        .O(prod_arbr_i_20__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_21__0
       (.I0(Q[4]),
        .I1(\w_delay_out_re_U_stage[3] [4]),
        .O(prod_arbr_i_21__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_22__2
       (.I0(Q[3]),
        .I1(\w_delay_out_re_U_stage[3] [3]),
        .O(prod_arbr_i_22__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_23__2
       (.I0(Q[2]),
        .I1(\w_delay_out_re_U_stage[3] [2]),
        .O(prod_arbr_i_23__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_24__2
       (.I0(Q[1]),
        .I1(\w_delay_out_re_U_stage[3] [1]),
        .O(prod_arbr_i_24__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    prod_arbr_i_25__1
       (.I0(Q[0]),
        .I1(\w_delay_out_re_U_stage[3] [0]),
        .O(prod_arbr_i_25__1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_2__2
       (.I0(prod_arbr_i_12__0_n_0),
        .I1(prod_arbr_i_12__0_n_5),
        .I2(prod_arbr_i_12__0_n_6),
        .O(i_butterfly_LO_re[9]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_3__2
       (.I0(prod_arbr_i_12__0_n_0),
        .I1(prod_arbr_i_12__0_n_5),
        .I2(prod_arbr_i_12__0_n_7),
        .O(i_butterfly_LO_re[8]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_4__2
       (.I0(prod_arbr_i_12__0_n_0),
        .I1(prod_arbr_i_12__0_n_5),
        .I2(prod_arbr_i_13__2_n_4),
        .O(i_butterfly_LO_re[7]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_5__2
       (.I0(prod_arbr_i_12__0_n_0),
        .I1(prod_arbr_i_12__0_n_5),
        .I2(prod_arbr_i_13__2_n_5),
        .O(i_butterfly_LO_re[6]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_6__2
       (.I0(prod_arbr_i_12__0_n_0),
        .I1(prod_arbr_i_12__0_n_5),
        .I2(prod_arbr_i_13__2_n_6),
        .O(i_butterfly_LO_re[5]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_7__2
       (.I0(prod_arbr_i_12__0_n_0),
        .I1(prod_arbr_i_12__0_n_5),
        .I2(prod_arbr_i_13__2_n_7),
        .O(i_butterfly_LO_re[4]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_8__2
       (.I0(prod_arbr_i_12__0_n_0),
        .I1(prod_arbr_i_12__0_n_5),
        .I2(prod_arbr_i_14__2_n_4),
        .O(i_butterfly_LO_re[3]));
  LUT3 #(
    .INIT(8'hE8)) 
    prod_arbr_i_9__2
       (.I0(prod_arbr_i_12__0_n_0),
        .I1(prod_arbr_i_12__0_n_5),
        .I2(prod_arbr_i_14__2_n_5),
        .O(i_butterfly_LO_re[2]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_10__2
       (.I0(result_re_i_12_n_0),
        .I1(result_re_i_12_n_5),
        .I2(result_re_i_14__1_n_6),
        .O(i_butterfly_LO_im[1]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_11__2
       (.I0(result_re_i_12_n_0),
        .I1(result_re_i_12_n_5),
        .I2(result_re_i_14__1_n_7),
        .O(i_butterfly_LO_im[0]));
  CARRY4 result_re_i_12
       (.CI(result_re_i_13__0_n_0),
        .CO({result_re_i_12_n_0,NLW_result_re_i_12_CO_UNCONNECTED[2],result_re_i_12_n_2,result_re_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,result_re[10],\w_delay_out_im_U_stage[3] [9:8]}),
        .O({NLW_result_re_i_12_O_UNCONNECTED[3],result_re_i_12_n_5,result_re_i_12_n_6,result_re_i_12_n_7}),
        .S({1'b1,result_re_i_15__2_n_0,result_re_i_16__2_n_0,result_re_i_17__0_n_0}));
  CARRY4 result_re_i_13__0
       (.CI(result_re_i_14__1_n_0),
        .CO({result_re_i_13__0_n_0,result_re_i_13__0_n_1,result_re_i_13__0_n_2,result_re_i_13__0_n_3}),
        .CYINIT(1'b0),
        .DI(\w_delay_out_im_U_stage[3] [7:4]),
        .O({result_re_i_13__0_n_4,result_re_i_13__0_n_5,result_re_i_13__0_n_6,result_re_i_13__0_n_7}),
        .S({result_re_i_18__2_n_0,result_re_i_19__2_n_0,result_re_i_20__2_n_0,result_re_i_21__2_n_0}));
  CARRY4 result_re_i_14__1
       (.CI(1'b0),
        .CO({result_re_i_14__1_n_0,result_re_i_14__1_n_1,result_re_i_14__1_n_2,result_re_i_14__1_n_3}),
        .CYINIT(1'b1),
        .DI(\w_delay_out_im_U_stage[3] [3:0]),
        .O({result_re_i_14__1_n_4,result_re_i_14__1_n_5,result_re_i_14__1_n_6,result_re_i_14__1_n_7}),
        .S({result_re_i_22__2_n_0,result_re_i_23__1_n_0,result_re_i_24__2_n_0,result_re_i_25__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_15__2
       (.I0(result_re[10]),
        .I1(\w_delay_out_im_U_stage[3] [10]),
        .O(result_re_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_16__2
       (.I0(result_re[9]),
        .I1(\w_delay_out_im_U_stage[3] [9]),
        .O(result_re_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_17__0
       (.I0(result_re[8]),
        .I1(\w_delay_out_im_U_stage[3] [8]),
        .O(result_re_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_18__2
       (.I0(result_re[7]),
        .I1(\w_delay_out_im_U_stage[3] [7]),
        .O(result_re_i_18__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_19__2
       (.I0(result_re[6]),
        .I1(\w_delay_out_im_U_stage[3] [6]),
        .O(result_re_i_19__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    result_re_i_1__2
       (.I0(result_re_i_12_n_0),
        .O(i_butterfly_LO_im[10]));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_20__2
       (.I0(result_re[5]),
        .I1(\w_delay_out_im_U_stage[3] [5]),
        .O(result_re_i_20__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_21__2
       (.I0(result_re[4]),
        .I1(\w_delay_out_im_U_stage[3] [4]),
        .O(result_re_i_21__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_22__2
       (.I0(result_re[3]),
        .I1(\w_delay_out_im_U_stage[3] [3]),
        .O(result_re_i_22__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_23__1
       (.I0(result_re[2]),
        .I1(\w_delay_out_im_U_stage[3] [2]),
        .O(result_re_i_23__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_24__2
       (.I0(result_re[1]),
        .I1(\w_delay_out_im_U_stage[3] [1]),
        .O(result_re_i_24__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result_re_i_25__2
       (.I0(result_re[0]),
        .I1(\w_delay_out_im_U_stage[3] [0]),
        .O(result_re_i_25__2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_2__2
       (.I0(result_re_i_12_n_0),
        .I1(result_re_i_12_n_5),
        .I2(result_re_i_12_n_6),
        .O(i_butterfly_LO_im[9]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_3__2
       (.I0(result_re_i_12_n_0),
        .I1(result_re_i_12_n_5),
        .I2(result_re_i_12_n_7),
        .O(i_butterfly_LO_im[8]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_4__2
       (.I0(result_re_i_12_n_0),
        .I1(result_re_i_12_n_5),
        .I2(result_re_i_13__0_n_4),
        .O(i_butterfly_LO_im[7]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_5__2
       (.I0(result_re_i_12_n_0),
        .I1(result_re_i_12_n_5),
        .I2(result_re_i_13__0_n_5),
        .O(i_butterfly_LO_im[6]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_6__2
       (.I0(result_re_i_12_n_0),
        .I1(result_re_i_12_n_5),
        .I2(result_re_i_13__0_n_6),
        .O(i_butterfly_LO_im[5]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_7__2
       (.I0(result_re_i_12_n_0),
        .I1(result_re_i_12_n_5),
        .I2(result_re_i_13__0_n_7),
        .O(i_butterfly_LO_im[4]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_8__2
       (.I0(result_re_i_12_n_0),
        .I1(result_re_i_12_n_5),
        .I2(result_re_i_14__1_n_4),
        .O(i_butterfly_LO_im[3]));
  LUT3 #(
    .INIT(8'hE8)) 
    result_re_i_9__2
       (.I0(result_re_i_12_n_0),
        .I1(result_re_i_12_n_5),
        .I2(result_re_i_14__1_n_5),
        .O(i_butterfly_LO_im[2]));
endmodule

(* ORIG_REF_NAME = "delay_element" *) 
module delay_element__parameterized3
   (\butterfly_UO_im_pipe_r_reg[3][10] ,
    \butterfly_UO_re_pipe_r_reg[3][10] ,
    \DFF_im_r_reg[0][10]_0 ,
    \DFF_re_r_reg[0][10]_0 ,
    Q,
    i_rst_IBUF,
    D,
    clk_IBUF_BUFG,
    \DFF_im_r_reg[0][10]_1 ,
    \commutator_UO_im_pipe_r_reg[3][10] ,
    \commutator_UO_re_pipe_r_reg[3][10] );
  output [10:0]\butterfly_UO_im_pipe_r_reg[3][10] ;
  output [10:0]\butterfly_UO_re_pipe_r_reg[3][10] ;
  output [10:0]\DFF_im_r_reg[0][10]_0 ;
  output [10:0]\DFF_re_r_reg[0][10]_0 ;
  input [4:0]Q;
  input i_rst_IBUF;
  input [10:0]D;
  input clk_IBUF_BUFG;
  input [10:0]\DFF_im_r_reg[0][10]_1 ;
  input [10:0]\commutator_UO_im_pipe_r_reg[3][10] ;
  input [10:0]\commutator_UO_re_pipe_r_reg[3][10] ;

  wire [10:0]D;
  wire [10:0]\DFF_im_r_reg[0][10]_0 ;
  wire [10:0]\DFF_im_r_reg[0][10]_1 ;
  wire [10:0]\DFF_re_r_reg[0][10]_0 ;
  wire [4:0]Q;
  wire [10:0]\butterfly_UO_im_pipe_r_reg[3][10] ;
  wire [10:0]\butterfly_UO_re_pipe_r_reg[3][10] ;
  wire clk_IBUF_BUFG;
  wire \commutator_LO_re_pipe_r[3][10]_i_2_n_0 ;
  wire [10:0]\commutator_UO_im_pipe_r_reg[3][10] ;
  wire [10:0]\commutator_UO_re_pipe_r_reg[3][10] ;
  wire i_rst_IBUF;
  wire [10:0]\w_delay_out_im_L_stage[4] ;
  wire [10:0]\w_delay_out_re_L_stage[4] ;

  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_1 [0]),
        .Q(\w_delay_out_im_L_stage[4] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_1 [10]),
        .Q(\w_delay_out_im_L_stage[4] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_1 [1]),
        .Q(\w_delay_out_im_L_stage[4] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_1 [2]),
        .Q(\w_delay_out_im_L_stage[4] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_1 [3]),
        .Q(\w_delay_out_im_L_stage[4] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_1 [4]),
        .Q(\w_delay_out_im_L_stage[4] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_1 [5]),
        .Q(\w_delay_out_im_L_stage[4] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_1 [6]),
        .Q(\w_delay_out_im_L_stage[4] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_1 [7]),
        .Q(\w_delay_out_im_L_stage[4] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_1 [8]),
        .Q(\w_delay_out_im_L_stage[4] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_1 [9]),
        .Q(\w_delay_out_im_L_stage[4] [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[0]),
        .Q(\w_delay_out_re_L_stage[4] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[10]),
        .Q(\w_delay_out_re_L_stage[4] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[1]),
        .Q(\w_delay_out_re_L_stage[4] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[2]),
        .Q(\w_delay_out_re_L_stage[4] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[3]),
        .Q(\w_delay_out_re_L_stage[4] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[4]),
        .Q(\w_delay_out_re_L_stage[4] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[5]),
        .Q(\w_delay_out_re_L_stage[4] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[6]),
        .Q(\w_delay_out_re_L_stage[4] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[7]),
        .Q(\w_delay_out_re_L_stage[4] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[8]),
        .Q(\w_delay_out_re_L_stage[4] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(D[9]),
        .Q(\w_delay_out_re_L_stage[4] [9]),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[3][0]_i_1 
       (.I0(\w_delay_out_im_L_stage[4] [0]),
        .I1(\commutator_UO_im_pipe_r_reg[3][10] [0]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[0][10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[3][10]_i_1 
       (.I0(\w_delay_out_im_L_stage[4] [10]),
        .I1(\commutator_UO_im_pipe_r_reg[3][10] [10]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[0][10]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[3][1]_i_1 
       (.I0(\w_delay_out_im_L_stage[4] [1]),
        .I1(\commutator_UO_im_pipe_r_reg[3][10] [1]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[0][10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[3][2]_i_1 
       (.I0(\w_delay_out_im_L_stage[4] [2]),
        .I1(\commutator_UO_im_pipe_r_reg[3][10] [2]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[0][10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[3][3]_i_1 
       (.I0(\w_delay_out_im_L_stage[4] [3]),
        .I1(\commutator_UO_im_pipe_r_reg[3][10] [3]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[0][10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[3][4]_i_1 
       (.I0(\w_delay_out_im_L_stage[4] [4]),
        .I1(\commutator_UO_im_pipe_r_reg[3][10] [4]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[0][10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[3][5]_i_1 
       (.I0(\w_delay_out_im_L_stage[4] [5]),
        .I1(\commutator_UO_im_pipe_r_reg[3][10] [5]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[0][10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[3][6]_i_1 
       (.I0(\w_delay_out_im_L_stage[4] [6]),
        .I1(\commutator_UO_im_pipe_r_reg[3][10] [6]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[0][10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[3][7]_i_1 
       (.I0(\w_delay_out_im_L_stage[4] [7]),
        .I1(\commutator_UO_im_pipe_r_reg[3][10] [7]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[0][10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[3][8]_i_1 
       (.I0(\w_delay_out_im_L_stage[4] [8]),
        .I1(\commutator_UO_im_pipe_r_reg[3][10] [8]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[0][10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_im_pipe_r[3][9]_i_1 
       (.I0(\w_delay_out_im_L_stage[4] [9]),
        .I1(\commutator_UO_im_pipe_r_reg[3][10] [9]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[0][10]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[3][0]_i_1 
       (.I0(\w_delay_out_re_L_stage[4] [0]),
        .I1(\commutator_UO_re_pipe_r_reg[3][10] [0]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[0][10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[3][10]_i_1 
       (.I0(\w_delay_out_re_L_stage[4] [10]),
        .I1(\commutator_UO_re_pipe_r_reg[3][10] [10]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[0][10]_0 [10]));
  LUT5 #(
    .INIT(32'hFECDFCCF)) 
    \commutator_LO_re_pipe_r[3][10]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[1]),
        .O(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[3][1]_i_1 
       (.I0(\w_delay_out_re_L_stage[4] [1]),
        .I1(\commutator_UO_re_pipe_r_reg[3][10] [1]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[0][10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[3][2]_i_1 
       (.I0(\w_delay_out_re_L_stage[4] [2]),
        .I1(\commutator_UO_re_pipe_r_reg[3][10] [2]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[0][10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[3][3]_i_1 
       (.I0(\w_delay_out_re_L_stage[4] [3]),
        .I1(\commutator_UO_re_pipe_r_reg[3][10] [3]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[0][10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[3][4]_i_1 
       (.I0(\w_delay_out_re_L_stage[4] [4]),
        .I1(\commutator_UO_re_pipe_r_reg[3][10] [4]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[0][10]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[3][5]_i_1 
       (.I0(\w_delay_out_re_L_stage[4] [5]),
        .I1(\commutator_UO_re_pipe_r_reg[3][10] [5]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[0][10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[3][6]_i_1 
       (.I0(\w_delay_out_re_L_stage[4] [6]),
        .I1(\commutator_UO_re_pipe_r_reg[3][10] [6]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[0][10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[3][7]_i_1 
       (.I0(\w_delay_out_re_L_stage[4] [7]),
        .I1(\commutator_UO_re_pipe_r_reg[3][10] [7]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[0][10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[3][8]_i_1 
       (.I0(\w_delay_out_re_L_stage[4] [8]),
        .I1(\commutator_UO_re_pipe_r_reg[3][10] [8]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[0][10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_LO_re_pipe_r[3][9]_i_1 
       (.I0(\w_delay_out_re_L_stage[4] [9]),
        .I1(\commutator_UO_re_pipe_r_reg[3][10] [9]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\DFF_re_r_reg[0][10]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[3][0]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[3][10] [0]),
        .I1(\w_delay_out_im_L_stage[4] [0]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[3][10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[3][10]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[3][10] [10]),
        .I1(\w_delay_out_im_L_stage[4] [10]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[3][10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[3][1]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[3][10] [1]),
        .I1(\w_delay_out_im_L_stage[4] [1]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[3][10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[3][2]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[3][10] [2]),
        .I1(\w_delay_out_im_L_stage[4] [2]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[3][10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[3][3]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[3][10] [3]),
        .I1(\w_delay_out_im_L_stage[4] [3]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[3][10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[3][4]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[3][10] [4]),
        .I1(\w_delay_out_im_L_stage[4] [4]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[3][10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[3][5]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[3][10] [5]),
        .I1(\w_delay_out_im_L_stage[4] [5]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[3][10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[3][6]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[3][10] [6]),
        .I1(\w_delay_out_im_L_stage[4] [6]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[3][10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[3][7]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[3][10] [7]),
        .I1(\w_delay_out_im_L_stage[4] [7]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[3][10] [7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[3][8]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[3][10] [8]),
        .I1(\w_delay_out_im_L_stage[4] [8]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[3][10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_im_pipe_r[3][9]_i_1 
       (.I0(\commutator_UO_im_pipe_r_reg[3][10] [9]),
        .I1(\w_delay_out_im_L_stage[4] [9]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_im_pipe_r_reg[3][10] [9]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[3][0]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[3][10] [0]),
        .I1(\w_delay_out_re_L_stage[4] [0]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[3][10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[3][10]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[3][10] [10]),
        .I1(\w_delay_out_re_L_stage[4] [10]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[3][10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[3][1]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[3][10] [1]),
        .I1(\w_delay_out_re_L_stage[4] [1]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[3][10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[3][2]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[3][10] [2]),
        .I1(\w_delay_out_re_L_stage[4] [2]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[3][10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[3][3]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[3][10] [3]),
        .I1(\w_delay_out_re_L_stage[4] [3]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[3][10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[3][4]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[3][10] [4]),
        .I1(\w_delay_out_re_L_stage[4] [4]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[3][10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[3][5]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[3][10] [5]),
        .I1(\w_delay_out_re_L_stage[4] [5]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[3][10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[3][6]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[3][10] [6]),
        .I1(\w_delay_out_re_L_stage[4] [6]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[3][10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[3][7]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[3][10] [7]),
        .I1(\w_delay_out_re_L_stage[4] [7]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[3][10] [7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[3][8]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[3][10] [8]),
        .I1(\w_delay_out_re_L_stage[4] [8]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[3][10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \commutator_UO_re_pipe_r[3][9]_i_1 
       (.I0(\commutator_UO_re_pipe_r_reg[3][10] [9]),
        .I1(\w_delay_out_re_L_stage[4] [9]),
        .I2(\commutator_LO_re_pipe_r[3][10]_i_2_n_0 ),
        .O(\butterfly_UO_re_pipe_r_reg[3][10] [9]));
endmodule

(* ORIG_REF_NAME = "delay_element" *) 
module delay_element__parameterized3_3
   (D,
    \commutator_LO_re_pipe_r_reg[3][10] ,
    \DFF_im_r_reg[0][9]_0 ,
    \commutator_LO_im_pipe_r_reg[3][10] ,
    Q,
    \MDCOutDownIm_FF_r_reg[10] ,
    i_rst_IBUF,
    \DFF_re_r_reg[0][10]_0 ,
    clk_IBUF_BUFG,
    \DFF_im_r_reg[0][10]_0 );
  output [10:0]D;
  output [10:0]\commutator_LO_re_pipe_r_reg[3][10] ;
  output [10:0]\DFF_im_r_reg[0][9]_0 ;
  output [10:0]\commutator_LO_im_pipe_r_reg[3][10] ;
  input [10:0]Q;
  input [10:0]\MDCOutDownIm_FF_r_reg[10] ;
  input i_rst_IBUF;
  input [10:0]\DFF_re_r_reg[0][10]_0 ;
  input clk_IBUF_BUFG;
  input [10:0]\DFF_im_r_reg[0][10]_0 ;

  wire [10:0]D;
  wire [10:0]\DFF_im_r_reg[0][10]_0 ;
  wire [10:0]\DFF_im_r_reg[0][9]_0 ;
  wire [10:0]\DFF_re_r_reg[0][10]_0 ;
  wire \MDCOutDownIm_FF_r[10]_i_3_n_0 ;
  wire \MDCOutDownIm_FF_r[10]_i_4_n_0 ;
  wire \MDCOutDownIm_FF_r[10]_i_5_n_0 ;
  wire \MDCOutDownIm_FF_r[3]_i_3_n_0 ;
  wire \MDCOutDownIm_FF_r[3]_i_4_n_0 ;
  wire \MDCOutDownIm_FF_r[3]_i_5_n_0 ;
  wire \MDCOutDownIm_FF_r[3]_i_6_n_0 ;
  wire \MDCOutDownIm_FF_r[7]_i_3_n_0 ;
  wire \MDCOutDownIm_FF_r[7]_i_4_n_0 ;
  wire \MDCOutDownIm_FF_r[7]_i_5_n_0 ;
  wire \MDCOutDownIm_FF_r[7]_i_6_n_0 ;
  wire [10:0]\MDCOutDownIm_FF_r_reg[10] ;
  wire \MDCOutDownIm_FF_r_reg[10]_i_2_n_0 ;
  wire \MDCOutDownIm_FF_r_reg[10]_i_2_n_2 ;
  wire \MDCOutDownIm_FF_r_reg[10]_i_2_n_3 ;
  wire \MDCOutDownIm_FF_r_reg[10]_i_2_n_5 ;
  wire \MDCOutDownIm_FF_r_reg[10]_i_2_n_6 ;
  wire \MDCOutDownIm_FF_r_reg[10]_i_2_n_7 ;
  wire \MDCOutDownIm_FF_r_reg[3]_i_2_n_0 ;
  wire \MDCOutDownIm_FF_r_reg[3]_i_2_n_1 ;
  wire \MDCOutDownIm_FF_r_reg[3]_i_2_n_2 ;
  wire \MDCOutDownIm_FF_r_reg[3]_i_2_n_3 ;
  wire \MDCOutDownIm_FF_r_reg[3]_i_2_n_4 ;
  wire \MDCOutDownIm_FF_r_reg[3]_i_2_n_5 ;
  wire \MDCOutDownIm_FF_r_reg[3]_i_2_n_6 ;
  wire \MDCOutDownIm_FF_r_reg[3]_i_2_n_7 ;
  wire \MDCOutDownIm_FF_r_reg[7]_i_2_n_0 ;
  wire \MDCOutDownIm_FF_r_reg[7]_i_2_n_1 ;
  wire \MDCOutDownIm_FF_r_reg[7]_i_2_n_2 ;
  wire \MDCOutDownIm_FF_r_reg[7]_i_2_n_3 ;
  wire \MDCOutDownIm_FF_r_reg[7]_i_2_n_4 ;
  wire \MDCOutDownIm_FF_r_reg[7]_i_2_n_5 ;
  wire \MDCOutDownIm_FF_r_reg[7]_i_2_n_6 ;
  wire \MDCOutDownIm_FF_r_reg[7]_i_2_n_7 ;
  wire \MDCOutDownRe_FF_r[10]_i_3_n_0 ;
  wire \MDCOutDownRe_FF_r[10]_i_4_n_0 ;
  wire \MDCOutDownRe_FF_r[10]_i_5_n_0 ;
  wire \MDCOutDownRe_FF_r[3]_i_3_n_0 ;
  wire \MDCOutDownRe_FF_r[3]_i_4_n_0 ;
  wire \MDCOutDownRe_FF_r[3]_i_5_n_0 ;
  wire \MDCOutDownRe_FF_r[3]_i_6_n_0 ;
  wire \MDCOutDownRe_FF_r[7]_i_3_n_0 ;
  wire \MDCOutDownRe_FF_r[7]_i_4_n_0 ;
  wire \MDCOutDownRe_FF_r[7]_i_5_n_0 ;
  wire \MDCOutDownRe_FF_r[7]_i_6_n_0 ;
  wire \MDCOutDownRe_FF_r_reg[10]_i_2_n_0 ;
  wire \MDCOutDownRe_FF_r_reg[10]_i_2_n_2 ;
  wire \MDCOutDownRe_FF_r_reg[10]_i_2_n_3 ;
  wire \MDCOutDownRe_FF_r_reg[10]_i_2_n_5 ;
  wire \MDCOutDownRe_FF_r_reg[10]_i_2_n_6 ;
  wire \MDCOutDownRe_FF_r_reg[10]_i_2_n_7 ;
  wire \MDCOutDownRe_FF_r_reg[3]_i_2_n_0 ;
  wire \MDCOutDownRe_FF_r_reg[3]_i_2_n_1 ;
  wire \MDCOutDownRe_FF_r_reg[3]_i_2_n_2 ;
  wire \MDCOutDownRe_FF_r_reg[3]_i_2_n_3 ;
  wire \MDCOutDownRe_FF_r_reg[3]_i_2_n_4 ;
  wire \MDCOutDownRe_FF_r_reg[3]_i_2_n_5 ;
  wire \MDCOutDownRe_FF_r_reg[3]_i_2_n_6 ;
  wire \MDCOutDownRe_FF_r_reg[3]_i_2_n_7 ;
  wire \MDCOutDownRe_FF_r_reg[7]_i_2_n_0 ;
  wire \MDCOutDownRe_FF_r_reg[7]_i_2_n_1 ;
  wire \MDCOutDownRe_FF_r_reg[7]_i_2_n_2 ;
  wire \MDCOutDownRe_FF_r_reg[7]_i_2_n_3 ;
  wire \MDCOutDownRe_FF_r_reg[7]_i_2_n_4 ;
  wire \MDCOutDownRe_FF_r_reg[7]_i_2_n_5 ;
  wire \MDCOutDownRe_FF_r_reg[7]_i_2_n_6 ;
  wire \MDCOutDownRe_FF_r_reg[7]_i_2_n_7 ;
  wire \MDCOutUpIm_FF_r[10]_i_3_n_0 ;
  wire \MDCOutUpIm_FF_r[10]_i_4_n_0 ;
  wire \MDCOutUpIm_FF_r[10]_i_5_n_0 ;
  wire \MDCOutUpIm_FF_r[10]_i_6_n_0 ;
  wire \MDCOutUpIm_FF_r[3]_i_3_n_0 ;
  wire \MDCOutUpIm_FF_r[3]_i_4_n_0 ;
  wire \MDCOutUpIm_FF_r[3]_i_5_n_0 ;
  wire \MDCOutUpIm_FF_r[3]_i_6_n_0 ;
  wire \MDCOutUpIm_FF_r[7]_i_3_n_0 ;
  wire \MDCOutUpIm_FF_r[7]_i_4_n_0 ;
  wire \MDCOutUpIm_FF_r[7]_i_5_n_0 ;
  wire \MDCOutUpIm_FF_r[7]_i_6_n_0 ;
  wire \MDCOutUpIm_FF_r_reg[10]_i_2_n_0 ;
  wire \MDCOutUpIm_FF_r_reg[10]_i_2_n_2 ;
  wire \MDCOutUpIm_FF_r_reg[10]_i_2_n_3 ;
  wire \MDCOutUpIm_FF_r_reg[10]_i_2_n_5 ;
  wire \MDCOutUpIm_FF_r_reg[10]_i_2_n_6 ;
  wire \MDCOutUpIm_FF_r_reg[10]_i_2_n_7 ;
  wire \MDCOutUpIm_FF_r_reg[3]_i_2_n_0 ;
  wire \MDCOutUpIm_FF_r_reg[3]_i_2_n_1 ;
  wire \MDCOutUpIm_FF_r_reg[3]_i_2_n_2 ;
  wire \MDCOutUpIm_FF_r_reg[3]_i_2_n_3 ;
  wire \MDCOutUpIm_FF_r_reg[3]_i_2_n_4 ;
  wire \MDCOutUpIm_FF_r_reg[3]_i_2_n_5 ;
  wire \MDCOutUpIm_FF_r_reg[3]_i_2_n_6 ;
  wire \MDCOutUpIm_FF_r_reg[3]_i_2_n_7 ;
  wire \MDCOutUpIm_FF_r_reg[7]_i_2_n_0 ;
  wire \MDCOutUpIm_FF_r_reg[7]_i_2_n_1 ;
  wire \MDCOutUpIm_FF_r_reg[7]_i_2_n_2 ;
  wire \MDCOutUpIm_FF_r_reg[7]_i_2_n_3 ;
  wire \MDCOutUpIm_FF_r_reg[7]_i_2_n_4 ;
  wire \MDCOutUpIm_FF_r_reg[7]_i_2_n_5 ;
  wire \MDCOutUpIm_FF_r_reg[7]_i_2_n_6 ;
  wire \MDCOutUpIm_FF_r_reg[7]_i_2_n_7 ;
  wire \MDCOutUpRe_FF_r[10]_i_3_n_0 ;
  wire \MDCOutUpRe_FF_r[10]_i_4_n_0 ;
  wire \MDCOutUpRe_FF_r[10]_i_5_n_0 ;
  wire \MDCOutUpRe_FF_r[10]_i_6_n_0 ;
  wire \MDCOutUpRe_FF_r[3]_i_3_n_0 ;
  wire \MDCOutUpRe_FF_r[3]_i_4_n_0 ;
  wire \MDCOutUpRe_FF_r[3]_i_5_n_0 ;
  wire \MDCOutUpRe_FF_r[3]_i_6_n_0 ;
  wire \MDCOutUpRe_FF_r[7]_i_3_n_0 ;
  wire \MDCOutUpRe_FF_r[7]_i_4_n_0 ;
  wire \MDCOutUpRe_FF_r[7]_i_5_n_0 ;
  wire \MDCOutUpRe_FF_r[7]_i_6_n_0 ;
  wire \MDCOutUpRe_FF_r_reg[10]_i_2_n_0 ;
  wire \MDCOutUpRe_FF_r_reg[10]_i_2_n_2 ;
  wire \MDCOutUpRe_FF_r_reg[10]_i_2_n_3 ;
  wire \MDCOutUpRe_FF_r_reg[10]_i_2_n_5 ;
  wire \MDCOutUpRe_FF_r_reg[10]_i_2_n_6 ;
  wire \MDCOutUpRe_FF_r_reg[10]_i_2_n_7 ;
  wire \MDCOutUpRe_FF_r_reg[3]_i_2_n_0 ;
  wire \MDCOutUpRe_FF_r_reg[3]_i_2_n_1 ;
  wire \MDCOutUpRe_FF_r_reg[3]_i_2_n_2 ;
  wire \MDCOutUpRe_FF_r_reg[3]_i_2_n_3 ;
  wire \MDCOutUpRe_FF_r_reg[3]_i_2_n_4 ;
  wire \MDCOutUpRe_FF_r_reg[3]_i_2_n_5 ;
  wire \MDCOutUpRe_FF_r_reg[3]_i_2_n_6 ;
  wire \MDCOutUpRe_FF_r_reg[3]_i_2_n_7 ;
  wire \MDCOutUpRe_FF_r_reg[7]_i_2_n_0 ;
  wire \MDCOutUpRe_FF_r_reg[7]_i_2_n_1 ;
  wire \MDCOutUpRe_FF_r_reg[7]_i_2_n_2 ;
  wire \MDCOutUpRe_FF_r_reg[7]_i_2_n_3 ;
  wire \MDCOutUpRe_FF_r_reg[7]_i_2_n_4 ;
  wire \MDCOutUpRe_FF_r_reg[7]_i_2_n_5 ;
  wire \MDCOutUpRe_FF_r_reg[7]_i_2_n_6 ;
  wire \MDCOutUpRe_FF_r_reg[7]_i_2_n_7 ;
  wire [10:0]Q;
  wire clk_IBUF_BUFG;
  wire [10:0]\commutator_LO_im_pipe_r_reg[3][10] ;
  wire [10:0]\commutator_LO_re_pipe_r_reg[3][10] ;
  wire i_rst_IBUF;
  wire [10:0]\w_delay_out_im_U_stage[4] ;
  wire [10:0]\w_delay_out_re_U_stage[4] ;
  wire [2:2]\NLW_MDCOutDownIm_FF_r_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_MDCOutDownIm_FF_r_reg[10]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_MDCOutDownRe_FF_r_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_MDCOutDownRe_FF_r_reg[10]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_MDCOutUpIm_FF_r_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_MDCOutUpIm_FF_r_reg[10]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_MDCOutUpRe_FF_r_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_MDCOutUpRe_FF_r_reg[10]_i_2_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [0]),
        .Q(\w_delay_out_im_U_stage[4] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [10]),
        .Q(\w_delay_out_im_U_stage[4] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [1]),
        .Q(\w_delay_out_im_U_stage[4] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [2]),
        .Q(\w_delay_out_im_U_stage[4] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [3]),
        .Q(\w_delay_out_im_U_stage[4] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [4]),
        .Q(\w_delay_out_im_U_stage[4] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [5]),
        .Q(\w_delay_out_im_U_stage[4] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [6]),
        .Q(\w_delay_out_im_U_stage[4] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [7]),
        .Q(\w_delay_out_im_U_stage[4] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [8]),
        .Q(\w_delay_out_im_U_stage[4] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_im_r_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_im_r_reg[0][10]_0 [9]),
        .Q(\w_delay_out_im_U_stage[4] [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [0]),
        .Q(\w_delay_out_re_U_stage[4] [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [10]),
        .Q(\w_delay_out_re_U_stage[4] [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [1]),
        .Q(\w_delay_out_re_U_stage[4] [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [2]),
        .Q(\w_delay_out_re_U_stage[4] [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [3]),
        .Q(\w_delay_out_re_U_stage[4] [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [4]),
        .Q(\w_delay_out_re_U_stage[4] [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [5]),
        .Q(\w_delay_out_re_U_stage[4] [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [6]),
        .Q(\w_delay_out_re_U_stage[4] [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [7]),
        .Q(\w_delay_out_re_U_stage[4] [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [8]),
        .Q(\w_delay_out_re_U_stage[4] [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \DFF_re_r_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\DFF_re_r_reg[0][10]_0 [9]),
        .Q(\w_delay_out_re_U_stage[4] [9]),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownIm_FF_r[0]_i_1 
       (.I0(\MDCOutDownIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownIm_FF_r_reg[3]_i_2_n_7 ),
        .O(\commutator_LO_im_pipe_r_reg[3][10] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \MDCOutDownIm_FF_r[10]_i_1 
       (.I0(\MDCOutDownIm_FF_r_reg[10]_i_2_n_0 ),
        .O(\commutator_LO_im_pipe_r_reg[3][10] [10]));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownIm_FF_r[10]_i_3 
       (.I0(\MDCOutDownIm_FF_r_reg[10] [10]),
        .I1(\w_delay_out_im_U_stage[4] [10]),
        .O(\MDCOutDownIm_FF_r[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownIm_FF_r[10]_i_4 
       (.I0(\MDCOutDownIm_FF_r_reg[10] [9]),
        .I1(\w_delay_out_im_U_stage[4] [9]),
        .O(\MDCOutDownIm_FF_r[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownIm_FF_r[10]_i_5 
       (.I0(\MDCOutDownIm_FF_r_reg[10] [8]),
        .I1(\w_delay_out_im_U_stage[4] [8]),
        .O(\MDCOutDownIm_FF_r[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownIm_FF_r[1]_i_1 
       (.I0(\MDCOutDownIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownIm_FF_r_reg[3]_i_2_n_6 ),
        .O(\commutator_LO_im_pipe_r_reg[3][10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownIm_FF_r[2]_i_1 
       (.I0(\MDCOutDownIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownIm_FF_r_reg[3]_i_2_n_5 ),
        .O(\commutator_LO_im_pipe_r_reg[3][10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownIm_FF_r[3]_i_1 
       (.I0(\MDCOutDownIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownIm_FF_r_reg[3]_i_2_n_4 ),
        .O(\commutator_LO_im_pipe_r_reg[3][10] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownIm_FF_r[3]_i_3 
       (.I0(\MDCOutDownIm_FF_r_reg[10] [3]),
        .I1(\w_delay_out_im_U_stage[4] [3]),
        .O(\MDCOutDownIm_FF_r[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownIm_FF_r[3]_i_4 
       (.I0(\MDCOutDownIm_FF_r_reg[10] [2]),
        .I1(\w_delay_out_im_U_stage[4] [2]),
        .O(\MDCOutDownIm_FF_r[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownIm_FF_r[3]_i_5 
       (.I0(\MDCOutDownIm_FF_r_reg[10] [1]),
        .I1(\w_delay_out_im_U_stage[4] [1]),
        .O(\MDCOutDownIm_FF_r[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownIm_FF_r[3]_i_6 
       (.I0(\MDCOutDownIm_FF_r_reg[10] [0]),
        .I1(\w_delay_out_im_U_stage[4] [0]),
        .O(\MDCOutDownIm_FF_r[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownIm_FF_r[4]_i_1 
       (.I0(\MDCOutDownIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownIm_FF_r_reg[7]_i_2_n_7 ),
        .O(\commutator_LO_im_pipe_r_reg[3][10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownIm_FF_r[5]_i_1 
       (.I0(\MDCOutDownIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownIm_FF_r_reg[7]_i_2_n_6 ),
        .O(\commutator_LO_im_pipe_r_reg[3][10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownIm_FF_r[6]_i_1 
       (.I0(\MDCOutDownIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownIm_FF_r_reg[7]_i_2_n_5 ),
        .O(\commutator_LO_im_pipe_r_reg[3][10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownIm_FF_r[7]_i_1 
       (.I0(\MDCOutDownIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownIm_FF_r_reg[7]_i_2_n_4 ),
        .O(\commutator_LO_im_pipe_r_reg[3][10] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownIm_FF_r[7]_i_3 
       (.I0(\MDCOutDownIm_FF_r_reg[10] [7]),
        .I1(\w_delay_out_im_U_stage[4] [7]),
        .O(\MDCOutDownIm_FF_r[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownIm_FF_r[7]_i_4 
       (.I0(\MDCOutDownIm_FF_r_reg[10] [6]),
        .I1(\w_delay_out_im_U_stage[4] [6]),
        .O(\MDCOutDownIm_FF_r[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownIm_FF_r[7]_i_5 
       (.I0(\MDCOutDownIm_FF_r_reg[10] [5]),
        .I1(\w_delay_out_im_U_stage[4] [5]),
        .O(\MDCOutDownIm_FF_r[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownIm_FF_r[7]_i_6 
       (.I0(\MDCOutDownIm_FF_r_reg[10] [4]),
        .I1(\w_delay_out_im_U_stage[4] [4]),
        .O(\MDCOutDownIm_FF_r[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownIm_FF_r[8]_i_1 
       (.I0(\MDCOutDownIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownIm_FF_r_reg[10]_i_2_n_7 ),
        .O(\commutator_LO_im_pipe_r_reg[3][10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownIm_FF_r[9]_i_1 
       (.I0(\MDCOutDownIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownIm_FF_r_reg[10]_i_2_n_6 ),
        .O(\commutator_LO_im_pipe_r_reg[3][10] [9]));
  CARRY4 \MDCOutDownIm_FF_r_reg[10]_i_2 
       (.CI(\MDCOutDownIm_FF_r_reg[7]_i_2_n_0 ),
        .CO({\MDCOutDownIm_FF_r_reg[10]_i_2_n_0 ,\NLW_MDCOutDownIm_FF_r_reg[10]_i_2_CO_UNCONNECTED [2],\MDCOutDownIm_FF_r_reg[10]_i_2_n_2 ,\MDCOutDownIm_FF_r_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\MDCOutDownIm_FF_r_reg[10] [10],\w_delay_out_im_U_stage[4] [9:8]}),
        .O({\NLW_MDCOutDownIm_FF_r_reg[10]_i_2_O_UNCONNECTED [3],\MDCOutDownIm_FF_r_reg[10]_i_2_n_5 ,\MDCOutDownIm_FF_r_reg[10]_i_2_n_6 ,\MDCOutDownIm_FF_r_reg[10]_i_2_n_7 }),
        .S({1'b1,\MDCOutDownIm_FF_r[10]_i_3_n_0 ,\MDCOutDownIm_FF_r[10]_i_4_n_0 ,\MDCOutDownIm_FF_r[10]_i_5_n_0 }));
  CARRY4 \MDCOutDownIm_FF_r_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\MDCOutDownIm_FF_r_reg[3]_i_2_n_0 ,\MDCOutDownIm_FF_r_reg[3]_i_2_n_1 ,\MDCOutDownIm_FF_r_reg[3]_i_2_n_2 ,\MDCOutDownIm_FF_r_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI(\w_delay_out_im_U_stage[4] [3:0]),
        .O({\MDCOutDownIm_FF_r_reg[3]_i_2_n_4 ,\MDCOutDownIm_FF_r_reg[3]_i_2_n_5 ,\MDCOutDownIm_FF_r_reg[3]_i_2_n_6 ,\MDCOutDownIm_FF_r_reg[3]_i_2_n_7 }),
        .S({\MDCOutDownIm_FF_r[3]_i_3_n_0 ,\MDCOutDownIm_FF_r[3]_i_4_n_0 ,\MDCOutDownIm_FF_r[3]_i_5_n_0 ,\MDCOutDownIm_FF_r[3]_i_6_n_0 }));
  CARRY4 \MDCOutDownIm_FF_r_reg[7]_i_2 
       (.CI(\MDCOutDownIm_FF_r_reg[3]_i_2_n_0 ),
        .CO({\MDCOutDownIm_FF_r_reg[7]_i_2_n_0 ,\MDCOutDownIm_FF_r_reg[7]_i_2_n_1 ,\MDCOutDownIm_FF_r_reg[7]_i_2_n_2 ,\MDCOutDownIm_FF_r_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_im_U_stage[4] [7:4]),
        .O({\MDCOutDownIm_FF_r_reg[7]_i_2_n_4 ,\MDCOutDownIm_FF_r_reg[7]_i_2_n_5 ,\MDCOutDownIm_FF_r_reg[7]_i_2_n_6 ,\MDCOutDownIm_FF_r_reg[7]_i_2_n_7 }),
        .S({\MDCOutDownIm_FF_r[7]_i_3_n_0 ,\MDCOutDownIm_FF_r[7]_i_4_n_0 ,\MDCOutDownIm_FF_r[7]_i_5_n_0 ,\MDCOutDownIm_FF_r[7]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownRe_FF_r[0]_i_1 
       (.I0(\MDCOutDownRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownRe_FF_r_reg[3]_i_2_n_7 ),
        .O(\commutator_LO_re_pipe_r_reg[3][10] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \MDCOutDownRe_FF_r[10]_i_1 
       (.I0(\MDCOutDownRe_FF_r_reg[10]_i_2_n_0 ),
        .O(\commutator_LO_re_pipe_r_reg[3][10] [10]));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownRe_FF_r[10]_i_3 
       (.I0(Q[10]),
        .I1(\w_delay_out_re_U_stage[4] [10]),
        .O(\MDCOutDownRe_FF_r[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownRe_FF_r[10]_i_4 
       (.I0(Q[9]),
        .I1(\w_delay_out_re_U_stage[4] [9]),
        .O(\MDCOutDownRe_FF_r[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownRe_FF_r[10]_i_5 
       (.I0(Q[8]),
        .I1(\w_delay_out_re_U_stage[4] [8]),
        .O(\MDCOutDownRe_FF_r[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownRe_FF_r[1]_i_1 
       (.I0(\MDCOutDownRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownRe_FF_r_reg[3]_i_2_n_6 ),
        .O(\commutator_LO_re_pipe_r_reg[3][10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownRe_FF_r[2]_i_1 
       (.I0(\MDCOutDownRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownRe_FF_r_reg[3]_i_2_n_5 ),
        .O(\commutator_LO_re_pipe_r_reg[3][10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownRe_FF_r[3]_i_1 
       (.I0(\MDCOutDownRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownRe_FF_r_reg[3]_i_2_n_4 ),
        .O(\commutator_LO_re_pipe_r_reg[3][10] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownRe_FF_r[3]_i_3 
       (.I0(Q[3]),
        .I1(\w_delay_out_re_U_stage[4] [3]),
        .O(\MDCOutDownRe_FF_r[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownRe_FF_r[3]_i_4 
       (.I0(Q[2]),
        .I1(\w_delay_out_re_U_stage[4] [2]),
        .O(\MDCOutDownRe_FF_r[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownRe_FF_r[3]_i_5 
       (.I0(Q[1]),
        .I1(\w_delay_out_re_U_stage[4] [1]),
        .O(\MDCOutDownRe_FF_r[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownRe_FF_r[3]_i_6 
       (.I0(Q[0]),
        .I1(\w_delay_out_re_U_stage[4] [0]),
        .O(\MDCOutDownRe_FF_r[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownRe_FF_r[4]_i_1 
       (.I0(\MDCOutDownRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownRe_FF_r_reg[7]_i_2_n_7 ),
        .O(\commutator_LO_re_pipe_r_reg[3][10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownRe_FF_r[5]_i_1 
       (.I0(\MDCOutDownRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownRe_FF_r_reg[7]_i_2_n_6 ),
        .O(\commutator_LO_re_pipe_r_reg[3][10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownRe_FF_r[6]_i_1 
       (.I0(\MDCOutDownRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownRe_FF_r_reg[7]_i_2_n_5 ),
        .O(\commutator_LO_re_pipe_r_reg[3][10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownRe_FF_r[7]_i_1 
       (.I0(\MDCOutDownRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownRe_FF_r_reg[7]_i_2_n_4 ),
        .O(\commutator_LO_re_pipe_r_reg[3][10] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownRe_FF_r[7]_i_3 
       (.I0(Q[7]),
        .I1(\w_delay_out_re_U_stage[4] [7]),
        .O(\MDCOutDownRe_FF_r[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownRe_FF_r[7]_i_4 
       (.I0(Q[6]),
        .I1(\w_delay_out_re_U_stage[4] [6]),
        .O(\MDCOutDownRe_FF_r[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownRe_FF_r[7]_i_5 
       (.I0(Q[5]),
        .I1(\w_delay_out_re_U_stage[4] [5]),
        .O(\MDCOutDownRe_FF_r[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \MDCOutDownRe_FF_r[7]_i_6 
       (.I0(Q[4]),
        .I1(\w_delay_out_re_U_stage[4] [4]),
        .O(\MDCOutDownRe_FF_r[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownRe_FF_r[8]_i_1 
       (.I0(\MDCOutDownRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownRe_FF_r_reg[10]_i_2_n_7 ),
        .O(\commutator_LO_re_pipe_r_reg[3][10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutDownRe_FF_r[9]_i_1 
       (.I0(\MDCOutDownRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutDownRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutDownRe_FF_r_reg[10]_i_2_n_6 ),
        .O(\commutator_LO_re_pipe_r_reg[3][10] [9]));
  CARRY4 \MDCOutDownRe_FF_r_reg[10]_i_2 
       (.CI(\MDCOutDownRe_FF_r_reg[7]_i_2_n_0 ),
        .CO({\MDCOutDownRe_FF_r_reg[10]_i_2_n_0 ,\NLW_MDCOutDownRe_FF_r_reg[10]_i_2_CO_UNCONNECTED [2],\MDCOutDownRe_FF_r_reg[10]_i_2_n_2 ,\MDCOutDownRe_FF_r_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[10],\w_delay_out_re_U_stage[4] [9:8]}),
        .O({\NLW_MDCOutDownRe_FF_r_reg[10]_i_2_O_UNCONNECTED [3],\MDCOutDownRe_FF_r_reg[10]_i_2_n_5 ,\MDCOutDownRe_FF_r_reg[10]_i_2_n_6 ,\MDCOutDownRe_FF_r_reg[10]_i_2_n_7 }),
        .S({1'b1,\MDCOutDownRe_FF_r[10]_i_3_n_0 ,\MDCOutDownRe_FF_r[10]_i_4_n_0 ,\MDCOutDownRe_FF_r[10]_i_5_n_0 }));
  CARRY4 \MDCOutDownRe_FF_r_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\MDCOutDownRe_FF_r_reg[3]_i_2_n_0 ,\MDCOutDownRe_FF_r_reg[3]_i_2_n_1 ,\MDCOutDownRe_FF_r_reg[3]_i_2_n_2 ,\MDCOutDownRe_FF_r_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI(\w_delay_out_re_U_stage[4] [3:0]),
        .O({\MDCOutDownRe_FF_r_reg[3]_i_2_n_4 ,\MDCOutDownRe_FF_r_reg[3]_i_2_n_5 ,\MDCOutDownRe_FF_r_reg[3]_i_2_n_6 ,\MDCOutDownRe_FF_r_reg[3]_i_2_n_7 }),
        .S({\MDCOutDownRe_FF_r[3]_i_3_n_0 ,\MDCOutDownRe_FF_r[3]_i_4_n_0 ,\MDCOutDownRe_FF_r[3]_i_5_n_0 ,\MDCOutDownRe_FF_r[3]_i_6_n_0 }));
  CARRY4 \MDCOutDownRe_FF_r_reg[7]_i_2 
       (.CI(\MDCOutDownRe_FF_r_reg[3]_i_2_n_0 ),
        .CO({\MDCOutDownRe_FF_r_reg[7]_i_2_n_0 ,\MDCOutDownRe_FF_r_reg[7]_i_2_n_1 ,\MDCOutDownRe_FF_r_reg[7]_i_2_n_2 ,\MDCOutDownRe_FF_r_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_re_U_stage[4] [7:4]),
        .O({\MDCOutDownRe_FF_r_reg[7]_i_2_n_4 ,\MDCOutDownRe_FF_r_reg[7]_i_2_n_5 ,\MDCOutDownRe_FF_r_reg[7]_i_2_n_6 ,\MDCOutDownRe_FF_r_reg[7]_i_2_n_7 }),
        .S({\MDCOutDownRe_FF_r[7]_i_3_n_0 ,\MDCOutDownRe_FF_r[7]_i_4_n_0 ,\MDCOutDownRe_FF_r[7]_i_5_n_0 ,\MDCOutDownRe_FF_r[7]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpIm_FF_r[0]_i_1 
       (.I0(\MDCOutUpIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpIm_FF_r_reg[3]_i_2_n_7 ),
        .O(\DFF_im_r_reg[0][9]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \MDCOutUpIm_FF_r[10]_i_1 
       (.I0(\MDCOutUpIm_FF_r_reg[10]_i_2_n_0 ),
        .O(\DFF_im_r_reg[0][9]_0 [10]));
  LUT1 #(
    .INIT(2'h1)) 
    \MDCOutUpIm_FF_r[10]_i_3 
       (.I0(\w_delay_out_im_U_stage[4] [10]),
        .O(\MDCOutUpIm_FF_r[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpIm_FF_r[10]_i_4 
       (.I0(\w_delay_out_im_U_stage[4] [10]),
        .I1(\MDCOutDownIm_FF_r_reg[10] [10]),
        .O(\MDCOutUpIm_FF_r[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpIm_FF_r[10]_i_5 
       (.I0(\w_delay_out_im_U_stage[4] [9]),
        .I1(\MDCOutDownIm_FF_r_reg[10] [9]),
        .O(\MDCOutUpIm_FF_r[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpIm_FF_r[10]_i_6 
       (.I0(\w_delay_out_im_U_stage[4] [8]),
        .I1(\MDCOutDownIm_FF_r_reg[10] [8]),
        .O(\MDCOutUpIm_FF_r[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpIm_FF_r[1]_i_1 
       (.I0(\MDCOutUpIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpIm_FF_r_reg[3]_i_2_n_6 ),
        .O(\DFF_im_r_reg[0][9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpIm_FF_r[2]_i_1 
       (.I0(\MDCOutUpIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpIm_FF_r_reg[3]_i_2_n_5 ),
        .O(\DFF_im_r_reg[0][9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpIm_FF_r[3]_i_1 
       (.I0(\MDCOutUpIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpIm_FF_r_reg[3]_i_2_n_4 ),
        .O(\DFF_im_r_reg[0][9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpIm_FF_r[3]_i_3 
       (.I0(\w_delay_out_im_U_stage[4] [3]),
        .I1(\MDCOutDownIm_FF_r_reg[10] [3]),
        .O(\MDCOutUpIm_FF_r[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpIm_FF_r[3]_i_4 
       (.I0(\w_delay_out_im_U_stage[4] [2]),
        .I1(\MDCOutDownIm_FF_r_reg[10] [2]),
        .O(\MDCOutUpIm_FF_r[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpIm_FF_r[3]_i_5 
       (.I0(\w_delay_out_im_U_stage[4] [1]),
        .I1(\MDCOutDownIm_FF_r_reg[10] [1]),
        .O(\MDCOutUpIm_FF_r[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpIm_FF_r[3]_i_6 
       (.I0(\w_delay_out_im_U_stage[4] [0]),
        .I1(\MDCOutDownIm_FF_r_reg[10] [0]),
        .O(\MDCOutUpIm_FF_r[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpIm_FF_r[4]_i_1 
       (.I0(\MDCOutUpIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpIm_FF_r_reg[7]_i_2_n_7 ),
        .O(\DFF_im_r_reg[0][9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpIm_FF_r[5]_i_1 
       (.I0(\MDCOutUpIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpIm_FF_r_reg[7]_i_2_n_6 ),
        .O(\DFF_im_r_reg[0][9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpIm_FF_r[6]_i_1 
       (.I0(\MDCOutUpIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpIm_FF_r_reg[7]_i_2_n_5 ),
        .O(\DFF_im_r_reg[0][9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpIm_FF_r[7]_i_1 
       (.I0(\MDCOutUpIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpIm_FF_r_reg[7]_i_2_n_4 ),
        .O(\DFF_im_r_reg[0][9]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpIm_FF_r[7]_i_3 
       (.I0(\w_delay_out_im_U_stage[4] [7]),
        .I1(\MDCOutDownIm_FF_r_reg[10] [7]),
        .O(\MDCOutUpIm_FF_r[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpIm_FF_r[7]_i_4 
       (.I0(\w_delay_out_im_U_stage[4] [6]),
        .I1(\MDCOutDownIm_FF_r_reg[10] [6]),
        .O(\MDCOutUpIm_FF_r[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpIm_FF_r[7]_i_5 
       (.I0(\w_delay_out_im_U_stage[4] [5]),
        .I1(\MDCOutDownIm_FF_r_reg[10] [5]),
        .O(\MDCOutUpIm_FF_r[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpIm_FF_r[7]_i_6 
       (.I0(\w_delay_out_im_U_stage[4] [4]),
        .I1(\MDCOutDownIm_FF_r_reg[10] [4]),
        .O(\MDCOutUpIm_FF_r[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpIm_FF_r[8]_i_1 
       (.I0(\MDCOutUpIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpIm_FF_r_reg[10]_i_2_n_7 ),
        .O(\DFF_im_r_reg[0][9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpIm_FF_r[9]_i_1 
       (.I0(\MDCOutUpIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpIm_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpIm_FF_r_reg[10]_i_2_n_6 ),
        .O(\DFF_im_r_reg[0][9]_0 [9]));
  CARRY4 \MDCOutUpIm_FF_r_reg[10]_i_2 
       (.CI(\MDCOutUpIm_FF_r_reg[7]_i_2_n_0 ),
        .CO({\MDCOutUpIm_FF_r_reg[10]_i_2_n_0 ,\NLW_MDCOutUpIm_FF_r_reg[10]_i_2_CO_UNCONNECTED [2],\MDCOutUpIm_FF_r_reg[10]_i_2_n_2 ,\MDCOutUpIm_FF_r_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\MDCOutUpIm_FF_r[10]_i_3_n_0 ,\w_delay_out_im_U_stage[4] [9:8]}),
        .O({\NLW_MDCOutUpIm_FF_r_reg[10]_i_2_O_UNCONNECTED [3],\MDCOutUpIm_FF_r_reg[10]_i_2_n_5 ,\MDCOutUpIm_FF_r_reg[10]_i_2_n_6 ,\MDCOutUpIm_FF_r_reg[10]_i_2_n_7 }),
        .S({1'b1,\MDCOutUpIm_FF_r[10]_i_4_n_0 ,\MDCOutUpIm_FF_r[10]_i_5_n_0 ,\MDCOutUpIm_FF_r[10]_i_6_n_0 }));
  CARRY4 \MDCOutUpIm_FF_r_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\MDCOutUpIm_FF_r_reg[3]_i_2_n_0 ,\MDCOutUpIm_FF_r_reg[3]_i_2_n_1 ,\MDCOutUpIm_FF_r_reg[3]_i_2_n_2 ,\MDCOutUpIm_FF_r_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_im_U_stage[4] [3:0]),
        .O({\MDCOutUpIm_FF_r_reg[3]_i_2_n_4 ,\MDCOutUpIm_FF_r_reg[3]_i_2_n_5 ,\MDCOutUpIm_FF_r_reg[3]_i_2_n_6 ,\MDCOutUpIm_FF_r_reg[3]_i_2_n_7 }),
        .S({\MDCOutUpIm_FF_r[3]_i_3_n_0 ,\MDCOutUpIm_FF_r[3]_i_4_n_0 ,\MDCOutUpIm_FF_r[3]_i_5_n_0 ,\MDCOutUpIm_FF_r[3]_i_6_n_0 }));
  CARRY4 \MDCOutUpIm_FF_r_reg[7]_i_2 
       (.CI(\MDCOutUpIm_FF_r_reg[3]_i_2_n_0 ),
        .CO({\MDCOutUpIm_FF_r_reg[7]_i_2_n_0 ,\MDCOutUpIm_FF_r_reg[7]_i_2_n_1 ,\MDCOutUpIm_FF_r_reg[7]_i_2_n_2 ,\MDCOutUpIm_FF_r_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_im_U_stage[4] [7:4]),
        .O({\MDCOutUpIm_FF_r_reg[7]_i_2_n_4 ,\MDCOutUpIm_FF_r_reg[7]_i_2_n_5 ,\MDCOutUpIm_FF_r_reg[7]_i_2_n_6 ,\MDCOutUpIm_FF_r_reg[7]_i_2_n_7 }),
        .S({\MDCOutUpIm_FF_r[7]_i_3_n_0 ,\MDCOutUpIm_FF_r[7]_i_4_n_0 ,\MDCOutUpIm_FF_r[7]_i_5_n_0 ,\MDCOutUpIm_FF_r[7]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpRe_FF_r[0]_i_1 
       (.I0(\MDCOutUpRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpRe_FF_r_reg[3]_i_2_n_7 ),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \MDCOutUpRe_FF_r[10]_i_1 
       (.I0(\MDCOutUpRe_FF_r_reg[10]_i_2_n_0 ),
        .O(D[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \MDCOutUpRe_FF_r[10]_i_3 
       (.I0(\w_delay_out_re_U_stage[4] [10]),
        .O(\MDCOutUpRe_FF_r[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpRe_FF_r[10]_i_4 
       (.I0(\w_delay_out_re_U_stage[4] [10]),
        .I1(Q[10]),
        .O(\MDCOutUpRe_FF_r[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpRe_FF_r[10]_i_5 
       (.I0(\w_delay_out_re_U_stage[4] [9]),
        .I1(Q[9]),
        .O(\MDCOutUpRe_FF_r[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpRe_FF_r[10]_i_6 
       (.I0(\w_delay_out_re_U_stage[4] [8]),
        .I1(Q[8]),
        .O(\MDCOutUpRe_FF_r[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpRe_FF_r[1]_i_1 
       (.I0(\MDCOutUpRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpRe_FF_r_reg[3]_i_2_n_6 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpRe_FF_r[2]_i_1 
       (.I0(\MDCOutUpRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpRe_FF_r_reg[3]_i_2_n_5 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpRe_FF_r[3]_i_1 
       (.I0(\MDCOutUpRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpRe_FF_r_reg[3]_i_2_n_4 ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpRe_FF_r[3]_i_3 
       (.I0(\w_delay_out_re_U_stage[4] [3]),
        .I1(Q[3]),
        .O(\MDCOutUpRe_FF_r[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpRe_FF_r[3]_i_4 
       (.I0(\w_delay_out_re_U_stage[4] [2]),
        .I1(Q[2]),
        .O(\MDCOutUpRe_FF_r[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpRe_FF_r[3]_i_5 
       (.I0(\w_delay_out_re_U_stage[4] [1]),
        .I1(Q[1]),
        .O(\MDCOutUpRe_FF_r[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpRe_FF_r[3]_i_6 
       (.I0(\w_delay_out_re_U_stage[4] [0]),
        .I1(Q[0]),
        .O(\MDCOutUpRe_FF_r[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpRe_FF_r[4]_i_1 
       (.I0(\MDCOutUpRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpRe_FF_r_reg[7]_i_2_n_7 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpRe_FF_r[5]_i_1 
       (.I0(\MDCOutUpRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpRe_FF_r_reg[7]_i_2_n_6 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpRe_FF_r[6]_i_1 
       (.I0(\MDCOutUpRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpRe_FF_r_reg[7]_i_2_n_5 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpRe_FF_r[7]_i_1 
       (.I0(\MDCOutUpRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpRe_FF_r_reg[7]_i_2_n_4 ),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpRe_FF_r[7]_i_3 
       (.I0(\w_delay_out_re_U_stage[4] [7]),
        .I1(Q[7]),
        .O(\MDCOutUpRe_FF_r[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpRe_FF_r[7]_i_4 
       (.I0(\w_delay_out_re_U_stage[4] [6]),
        .I1(Q[6]),
        .O(\MDCOutUpRe_FF_r[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpRe_FF_r[7]_i_5 
       (.I0(\w_delay_out_re_U_stage[4] [5]),
        .I1(Q[5]),
        .O(\MDCOutUpRe_FF_r[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \MDCOutUpRe_FF_r[7]_i_6 
       (.I0(\w_delay_out_re_U_stage[4] [4]),
        .I1(Q[4]),
        .O(\MDCOutUpRe_FF_r[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpRe_FF_r[8]_i_1 
       (.I0(\MDCOutUpRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpRe_FF_r_reg[10]_i_2_n_7 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \MDCOutUpRe_FF_r[9]_i_1 
       (.I0(\MDCOutUpRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\MDCOutUpRe_FF_r_reg[10]_i_2_n_5 ),
        .I2(\MDCOutUpRe_FF_r_reg[10]_i_2_n_6 ),
        .O(D[9]));
  CARRY4 \MDCOutUpRe_FF_r_reg[10]_i_2 
       (.CI(\MDCOutUpRe_FF_r_reg[7]_i_2_n_0 ),
        .CO({\MDCOutUpRe_FF_r_reg[10]_i_2_n_0 ,\NLW_MDCOutUpRe_FF_r_reg[10]_i_2_CO_UNCONNECTED [2],\MDCOutUpRe_FF_r_reg[10]_i_2_n_2 ,\MDCOutUpRe_FF_r_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\MDCOutUpRe_FF_r[10]_i_3_n_0 ,\w_delay_out_re_U_stage[4] [9:8]}),
        .O({\NLW_MDCOutUpRe_FF_r_reg[10]_i_2_O_UNCONNECTED [3],\MDCOutUpRe_FF_r_reg[10]_i_2_n_5 ,\MDCOutUpRe_FF_r_reg[10]_i_2_n_6 ,\MDCOutUpRe_FF_r_reg[10]_i_2_n_7 }),
        .S({1'b1,\MDCOutUpRe_FF_r[10]_i_4_n_0 ,\MDCOutUpRe_FF_r[10]_i_5_n_0 ,\MDCOutUpRe_FF_r[10]_i_6_n_0 }));
  CARRY4 \MDCOutUpRe_FF_r_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\MDCOutUpRe_FF_r_reg[3]_i_2_n_0 ,\MDCOutUpRe_FF_r_reg[3]_i_2_n_1 ,\MDCOutUpRe_FF_r_reg[3]_i_2_n_2 ,\MDCOutUpRe_FF_r_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_re_U_stage[4] [3:0]),
        .O({\MDCOutUpRe_FF_r_reg[3]_i_2_n_4 ,\MDCOutUpRe_FF_r_reg[3]_i_2_n_5 ,\MDCOutUpRe_FF_r_reg[3]_i_2_n_6 ,\MDCOutUpRe_FF_r_reg[3]_i_2_n_7 }),
        .S({\MDCOutUpRe_FF_r[3]_i_3_n_0 ,\MDCOutUpRe_FF_r[3]_i_4_n_0 ,\MDCOutUpRe_FF_r[3]_i_5_n_0 ,\MDCOutUpRe_FF_r[3]_i_6_n_0 }));
  CARRY4 \MDCOutUpRe_FF_r_reg[7]_i_2 
       (.CI(\MDCOutUpRe_FF_r_reg[3]_i_2_n_0 ),
        .CO({\MDCOutUpRe_FF_r_reg[7]_i_2_n_0 ,\MDCOutUpRe_FF_r_reg[7]_i_2_n_1 ,\MDCOutUpRe_FF_r_reg[7]_i_2_n_2 ,\MDCOutUpRe_FF_r_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\w_delay_out_re_U_stage[4] [7:4]),
        .O({\MDCOutUpRe_FF_r_reg[7]_i_2_n_4 ,\MDCOutUpRe_FF_r_reg[7]_i_2_n_5 ,\MDCOutUpRe_FF_r_reg[7]_i_2_n_6 ,\MDCOutUpRe_FF_r_reg[7]_i_2_n_7 }),
        .S({\MDCOutUpRe_FF_r[7]_i_3_n_0 ,\MDCOutUpRe_FF_r[7]_i_4_n_0 ,\MDCOutUpRe_FF_r[7]_i_5_n_0 ,\MDCOutUpRe_FF_r[7]_i_6_n_0 }));
endmodule

module pin_pon_buffer
   (out_valid,
    w_MemOut,
    i_rst_IBUF,
    clk_IBUF_BUFG,
    Q,
    \bank_B_regfile_r_reg[15][10]_0 ,
    MDC_out_valid_OBUF,
    \bank_A_regfile_r_reg[26][10]_0 ,
    \bank_A_regfile_r_reg[26][21]_0 );
  output out_valid;
  output [21:0]w_MemOut;
  input i_rst_IBUF;
  input clk_IBUF_BUFG;
  input [10:0]Q;
  input [10:0]\bank_B_regfile_r_reg[15][10]_0 ;
  input MDC_out_valid_OBUF;
  input [10:0]\bank_A_regfile_r_reg[26][10]_0 ;
  input [10:0]\bank_A_regfile_r_reg[26][21]_0 ;

  wire \FFTOutIm_FF_r[0]_i_14_n_0 ;
  wire \FFTOutIm_FF_r[0]_i_15_n_0 ;
  wire \FFTOutIm_FF_r[0]_i_16_n_0 ;
  wire \FFTOutIm_FF_r[0]_i_17_n_0 ;
  wire \FFTOutIm_FF_r[0]_i_18_n_0 ;
  wire \FFTOutIm_FF_r[0]_i_19_n_0 ;
  wire \FFTOutIm_FF_r[0]_i_20_n_0 ;
  wire \FFTOutIm_FF_r[0]_i_21_n_0 ;
  wire \FFTOutIm_FF_r[0]_i_22_n_0 ;
  wire \FFTOutIm_FF_r[0]_i_23_n_0 ;
  wire \FFTOutIm_FF_r[0]_i_24_n_0 ;
  wire \FFTOutIm_FF_r[0]_i_25_n_0 ;
  wire \FFTOutIm_FF_r[0]_i_26_n_0 ;
  wire \FFTOutIm_FF_r[0]_i_27_n_0 ;
  wire \FFTOutIm_FF_r[0]_i_28_n_0 ;
  wire \FFTOutIm_FF_r[0]_i_29_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_14_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_15_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_16_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_17_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_18_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_19_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_20_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_21_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_22_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_23_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_24_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_25_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_26_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_27_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_28_n_0 ;
  wire \FFTOutIm_FF_r[10]_i_29_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_14_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_15_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_16_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_17_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_18_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_19_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_20_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_21_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_22_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_23_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_24_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_25_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_26_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_27_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_28_n_0 ;
  wire \FFTOutIm_FF_r[1]_i_29_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_14_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_15_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_16_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_17_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_18_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_19_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_20_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_21_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_22_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_23_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_24_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_25_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_26_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_27_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_28_n_0 ;
  wire \FFTOutIm_FF_r[2]_i_29_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_14_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_15_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_16_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_17_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_18_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_19_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_20_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_21_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_22_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_23_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_24_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_25_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_26_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_27_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_28_n_0 ;
  wire \FFTOutIm_FF_r[3]_i_29_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_14_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_15_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_16_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_17_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_18_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_19_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_20_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_21_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_22_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_23_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_24_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_25_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_26_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_27_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_28_n_0 ;
  wire \FFTOutIm_FF_r[4]_i_29_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_14_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_15_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_16_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_17_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_18_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_19_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_20_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_21_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_22_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_23_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_24_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_25_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_26_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_27_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_28_n_0 ;
  wire \FFTOutIm_FF_r[5]_i_29_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_14_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_15_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_16_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_17_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_18_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_19_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_20_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_21_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_22_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_23_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_24_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_25_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_26_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_27_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_28_n_0 ;
  wire \FFTOutIm_FF_r[6]_i_29_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_14_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_15_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_16_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_17_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_18_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_19_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_20_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_21_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_22_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_23_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_24_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_25_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_26_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_27_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_28_n_0 ;
  wire \FFTOutIm_FF_r[7]_i_29_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_14_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_15_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_16_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_17_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_18_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_19_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_20_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_21_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_22_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_23_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_24_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_25_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_26_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_27_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_28_n_0 ;
  wire \FFTOutIm_FF_r[8]_i_29_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_14_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_15_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_16_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_17_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_18_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_19_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_20_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_21_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_22_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_23_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_24_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_25_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_26_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_27_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_28_n_0 ;
  wire \FFTOutIm_FF_r[9]_i_29_n_0 ;
  wire \FFTOutIm_FF_r_reg[0]_i_10_n_0 ;
  wire \FFTOutIm_FF_r_reg[0]_i_11_n_0 ;
  wire \FFTOutIm_FF_r_reg[0]_i_12_n_0 ;
  wire \FFTOutIm_FF_r_reg[0]_i_13_n_0 ;
  wire \FFTOutIm_FF_r_reg[0]_i_2_n_0 ;
  wire \FFTOutIm_FF_r_reg[0]_i_3_n_0 ;
  wire \FFTOutIm_FF_r_reg[0]_i_4_n_0 ;
  wire \FFTOutIm_FF_r_reg[0]_i_5_n_0 ;
  wire \FFTOutIm_FF_r_reg[0]_i_6_n_0 ;
  wire \FFTOutIm_FF_r_reg[0]_i_7_n_0 ;
  wire \FFTOutIm_FF_r_reg[0]_i_8_n_0 ;
  wire \FFTOutIm_FF_r_reg[0]_i_9_n_0 ;
  wire \FFTOutIm_FF_r_reg[10]_i_10_n_0 ;
  wire \FFTOutIm_FF_r_reg[10]_i_11_n_0 ;
  wire \FFTOutIm_FF_r_reg[10]_i_12_n_0 ;
  wire \FFTOutIm_FF_r_reg[10]_i_13_n_0 ;
  wire \FFTOutIm_FF_r_reg[10]_i_2_n_0 ;
  wire \FFTOutIm_FF_r_reg[10]_i_3_n_0 ;
  wire \FFTOutIm_FF_r_reg[10]_i_4_n_0 ;
  wire \FFTOutIm_FF_r_reg[10]_i_5_n_0 ;
  wire \FFTOutIm_FF_r_reg[10]_i_6_n_0 ;
  wire \FFTOutIm_FF_r_reg[10]_i_7_n_0 ;
  wire \FFTOutIm_FF_r_reg[10]_i_8_n_0 ;
  wire \FFTOutIm_FF_r_reg[10]_i_9_n_0 ;
  wire \FFTOutIm_FF_r_reg[1]_i_10_n_0 ;
  wire \FFTOutIm_FF_r_reg[1]_i_11_n_0 ;
  wire \FFTOutIm_FF_r_reg[1]_i_12_n_0 ;
  wire \FFTOutIm_FF_r_reg[1]_i_13_n_0 ;
  wire \FFTOutIm_FF_r_reg[1]_i_2_n_0 ;
  wire \FFTOutIm_FF_r_reg[1]_i_3_n_0 ;
  wire \FFTOutIm_FF_r_reg[1]_i_4_n_0 ;
  wire \FFTOutIm_FF_r_reg[1]_i_5_n_0 ;
  wire \FFTOutIm_FF_r_reg[1]_i_6_n_0 ;
  wire \FFTOutIm_FF_r_reg[1]_i_7_n_0 ;
  wire \FFTOutIm_FF_r_reg[1]_i_8_n_0 ;
  wire \FFTOutIm_FF_r_reg[1]_i_9_n_0 ;
  wire \FFTOutIm_FF_r_reg[2]_i_10_n_0 ;
  wire \FFTOutIm_FF_r_reg[2]_i_11_n_0 ;
  wire \FFTOutIm_FF_r_reg[2]_i_12_n_0 ;
  wire \FFTOutIm_FF_r_reg[2]_i_13_n_0 ;
  wire \FFTOutIm_FF_r_reg[2]_i_2_n_0 ;
  wire \FFTOutIm_FF_r_reg[2]_i_3_n_0 ;
  wire \FFTOutIm_FF_r_reg[2]_i_4_n_0 ;
  wire \FFTOutIm_FF_r_reg[2]_i_5_n_0 ;
  wire \FFTOutIm_FF_r_reg[2]_i_6_n_0 ;
  wire \FFTOutIm_FF_r_reg[2]_i_7_n_0 ;
  wire \FFTOutIm_FF_r_reg[2]_i_8_n_0 ;
  wire \FFTOutIm_FF_r_reg[2]_i_9_n_0 ;
  wire \FFTOutIm_FF_r_reg[3]_i_10_n_0 ;
  wire \FFTOutIm_FF_r_reg[3]_i_11_n_0 ;
  wire \FFTOutIm_FF_r_reg[3]_i_12_n_0 ;
  wire \FFTOutIm_FF_r_reg[3]_i_13_n_0 ;
  wire \FFTOutIm_FF_r_reg[3]_i_2_n_0 ;
  wire \FFTOutIm_FF_r_reg[3]_i_3_n_0 ;
  wire \FFTOutIm_FF_r_reg[3]_i_4_n_0 ;
  wire \FFTOutIm_FF_r_reg[3]_i_5_n_0 ;
  wire \FFTOutIm_FF_r_reg[3]_i_6_n_0 ;
  wire \FFTOutIm_FF_r_reg[3]_i_7_n_0 ;
  wire \FFTOutIm_FF_r_reg[3]_i_8_n_0 ;
  wire \FFTOutIm_FF_r_reg[3]_i_9_n_0 ;
  wire \FFTOutIm_FF_r_reg[4]_i_10_n_0 ;
  wire \FFTOutIm_FF_r_reg[4]_i_11_n_0 ;
  wire \FFTOutIm_FF_r_reg[4]_i_12_n_0 ;
  wire \FFTOutIm_FF_r_reg[4]_i_13_n_0 ;
  wire \FFTOutIm_FF_r_reg[4]_i_2_n_0 ;
  wire \FFTOutIm_FF_r_reg[4]_i_3_n_0 ;
  wire \FFTOutIm_FF_r_reg[4]_i_4_n_0 ;
  wire \FFTOutIm_FF_r_reg[4]_i_5_n_0 ;
  wire \FFTOutIm_FF_r_reg[4]_i_6_n_0 ;
  wire \FFTOutIm_FF_r_reg[4]_i_7_n_0 ;
  wire \FFTOutIm_FF_r_reg[4]_i_8_n_0 ;
  wire \FFTOutIm_FF_r_reg[4]_i_9_n_0 ;
  wire \FFTOutIm_FF_r_reg[5]_i_10_n_0 ;
  wire \FFTOutIm_FF_r_reg[5]_i_11_n_0 ;
  wire \FFTOutIm_FF_r_reg[5]_i_12_n_0 ;
  wire \FFTOutIm_FF_r_reg[5]_i_13_n_0 ;
  wire \FFTOutIm_FF_r_reg[5]_i_2_n_0 ;
  wire \FFTOutIm_FF_r_reg[5]_i_3_n_0 ;
  wire \FFTOutIm_FF_r_reg[5]_i_4_n_0 ;
  wire \FFTOutIm_FF_r_reg[5]_i_5_n_0 ;
  wire \FFTOutIm_FF_r_reg[5]_i_6_n_0 ;
  wire \FFTOutIm_FF_r_reg[5]_i_7_n_0 ;
  wire \FFTOutIm_FF_r_reg[5]_i_8_n_0 ;
  wire \FFTOutIm_FF_r_reg[5]_i_9_n_0 ;
  wire \FFTOutIm_FF_r_reg[6]_i_10_n_0 ;
  wire \FFTOutIm_FF_r_reg[6]_i_11_n_0 ;
  wire \FFTOutIm_FF_r_reg[6]_i_12_n_0 ;
  wire \FFTOutIm_FF_r_reg[6]_i_13_n_0 ;
  wire \FFTOutIm_FF_r_reg[6]_i_2_n_0 ;
  wire \FFTOutIm_FF_r_reg[6]_i_3_n_0 ;
  wire \FFTOutIm_FF_r_reg[6]_i_4_n_0 ;
  wire \FFTOutIm_FF_r_reg[6]_i_5_n_0 ;
  wire \FFTOutIm_FF_r_reg[6]_i_6_n_0 ;
  wire \FFTOutIm_FF_r_reg[6]_i_7_n_0 ;
  wire \FFTOutIm_FF_r_reg[6]_i_8_n_0 ;
  wire \FFTOutIm_FF_r_reg[6]_i_9_n_0 ;
  wire \FFTOutIm_FF_r_reg[7]_i_10_n_0 ;
  wire \FFTOutIm_FF_r_reg[7]_i_11_n_0 ;
  wire \FFTOutIm_FF_r_reg[7]_i_12_n_0 ;
  wire \FFTOutIm_FF_r_reg[7]_i_13_n_0 ;
  wire \FFTOutIm_FF_r_reg[7]_i_2_n_0 ;
  wire \FFTOutIm_FF_r_reg[7]_i_3_n_0 ;
  wire \FFTOutIm_FF_r_reg[7]_i_4_n_0 ;
  wire \FFTOutIm_FF_r_reg[7]_i_5_n_0 ;
  wire \FFTOutIm_FF_r_reg[7]_i_6_n_0 ;
  wire \FFTOutIm_FF_r_reg[7]_i_7_n_0 ;
  wire \FFTOutIm_FF_r_reg[7]_i_8_n_0 ;
  wire \FFTOutIm_FF_r_reg[7]_i_9_n_0 ;
  wire \FFTOutIm_FF_r_reg[8]_i_10_n_0 ;
  wire \FFTOutIm_FF_r_reg[8]_i_11_n_0 ;
  wire \FFTOutIm_FF_r_reg[8]_i_12_n_0 ;
  wire \FFTOutIm_FF_r_reg[8]_i_13_n_0 ;
  wire \FFTOutIm_FF_r_reg[8]_i_2_n_0 ;
  wire \FFTOutIm_FF_r_reg[8]_i_3_n_0 ;
  wire \FFTOutIm_FF_r_reg[8]_i_4_n_0 ;
  wire \FFTOutIm_FF_r_reg[8]_i_5_n_0 ;
  wire \FFTOutIm_FF_r_reg[8]_i_6_n_0 ;
  wire \FFTOutIm_FF_r_reg[8]_i_7_n_0 ;
  wire \FFTOutIm_FF_r_reg[8]_i_8_n_0 ;
  wire \FFTOutIm_FF_r_reg[8]_i_9_n_0 ;
  wire \FFTOutIm_FF_r_reg[9]_i_10_n_0 ;
  wire \FFTOutIm_FF_r_reg[9]_i_11_n_0 ;
  wire \FFTOutIm_FF_r_reg[9]_i_12_n_0 ;
  wire \FFTOutIm_FF_r_reg[9]_i_13_n_0 ;
  wire \FFTOutIm_FF_r_reg[9]_i_2_n_0 ;
  wire \FFTOutIm_FF_r_reg[9]_i_3_n_0 ;
  wire \FFTOutIm_FF_r_reg[9]_i_4_n_0 ;
  wire \FFTOutIm_FF_r_reg[9]_i_5_n_0 ;
  wire \FFTOutIm_FF_r_reg[9]_i_6_n_0 ;
  wire \FFTOutIm_FF_r_reg[9]_i_7_n_0 ;
  wire \FFTOutIm_FF_r_reg[9]_i_8_n_0 ;
  wire \FFTOutIm_FF_r_reg[9]_i_9_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_14_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_15_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_16_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_17_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_18_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_19_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_20_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_21_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_22_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_23_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_24_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_25_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_26_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_27_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_28_n_0 ;
  wire \FFTOutRe_FF_r[0]_i_29_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_14_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_15_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_16_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_17_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_18_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_19_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_20_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_21_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_22_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_23_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_24_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_25_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_26_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_27_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_28_n_0 ;
  wire \FFTOutRe_FF_r[10]_i_29_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_14_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_15_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_16_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_17_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_18_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_19_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_20_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_21_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_22_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_23_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_24_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_25_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_26_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_27_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_28_n_0 ;
  wire \FFTOutRe_FF_r[1]_i_29_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_14_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_15_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_16_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_17_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_18_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_19_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_20_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_21_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_22_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_23_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_24_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_25_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_26_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_27_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_28_n_0 ;
  wire \FFTOutRe_FF_r[2]_i_29_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_14_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_15_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_16_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_17_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_18_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_19_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_20_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_21_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_22_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_23_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_24_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_25_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_26_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_27_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_28_n_0 ;
  wire \FFTOutRe_FF_r[3]_i_29_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_14_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_15_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_16_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_17_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_18_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_19_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_20_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_21_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_22_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_23_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_24_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_25_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_26_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_27_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_28_n_0 ;
  wire \FFTOutRe_FF_r[4]_i_29_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_14_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_15_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_16_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_17_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_18_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_19_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_20_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_21_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_22_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_23_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_24_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_25_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_26_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_27_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_28_n_0 ;
  wire \FFTOutRe_FF_r[5]_i_29_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_14_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_15_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_16_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_17_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_18_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_19_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_20_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_21_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_22_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_23_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_24_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_25_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_26_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_27_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_28_n_0 ;
  wire \FFTOutRe_FF_r[6]_i_29_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_14_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_15_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_16_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_17_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_18_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_19_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_20_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_21_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_22_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_23_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_24_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_25_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_26_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_27_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_28_n_0 ;
  wire \FFTOutRe_FF_r[7]_i_29_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_14_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_15_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_16_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_17_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_18_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_19_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_20_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_21_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_22_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_23_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_24_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_25_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_26_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_27_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_28_n_0 ;
  wire \FFTOutRe_FF_r[8]_i_29_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_14_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_15_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_16_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_17_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_18_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_19_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_20_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_21_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_22_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_23_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_24_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_25_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_26_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_27_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_28_n_0 ;
  wire \FFTOutRe_FF_r[9]_i_29_n_0 ;
  wire \FFTOutRe_FF_r_reg[0]_i_10_n_0 ;
  wire \FFTOutRe_FF_r_reg[0]_i_11_n_0 ;
  wire \FFTOutRe_FF_r_reg[0]_i_12_n_0 ;
  wire \FFTOutRe_FF_r_reg[0]_i_13_n_0 ;
  wire \FFTOutRe_FF_r_reg[0]_i_2_n_0 ;
  wire \FFTOutRe_FF_r_reg[0]_i_3_n_0 ;
  wire \FFTOutRe_FF_r_reg[0]_i_4_n_0 ;
  wire \FFTOutRe_FF_r_reg[0]_i_5_n_0 ;
  wire \FFTOutRe_FF_r_reg[0]_i_6_n_0 ;
  wire \FFTOutRe_FF_r_reg[0]_i_7_n_0 ;
  wire \FFTOutRe_FF_r_reg[0]_i_8_n_0 ;
  wire \FFTOutRe_FF_r_reg[0]_i_9_n_0 ;
  wire \FFTOutRe_FF_r_reg[10]_i_10_n_0 ;
  wire \FFTOutRe_FF_r_reg[10]_i_11_n_0 ;
  wire \FFTOutRe_FF_r_reg[10]_i_12_n_0 ;
  wire \FFTOutRe_FF_r_reg[10]_i_13_n_0 ;
  wire \FFTOutRe_FF_r_reg[10]_i_2_n_0 ;
  wire \FFTOutRe_FF_r_reg[10]_i_3_n_0 ;
  wire \FFTOutRe_FF_r_reg[10]_i_4_n_0 ;
  wire \FFTOutRe_FF_r_reg[10]_i_5_n_0 ;
  wire \FFTOutRe_FF_r_reg[10]_i_6_n_0 ;
  wire \FFTOutRe_FF_r_reg[10]_i_7_n_0 ;
  wire \FFTOutRe_FF_r_reg[10]_i_8_n_0 ;
  wire \FFTOutRe_FF_r_reg[10]_i_9_n_0 ;
  wire \FFTOutRe_FF_r_reg[1]_i_10_n_0 ;
  wire \FFTOutRe_FF_r_reg[1]_i_11_n_0 ;
  wire \FFTOutRe_FF_r_reg[1]_i_12_n_0 ;
  wire \FFTOutRe_FF_r_reg[1]_i_13_n_0 ;
  wire \FFTOutRe_FF_r_reg[1]_i_2_n_0 ;
  wire \FFTOutRe_FF_r_reg[1]_i_3_n_0 ;
  wire \FFTOutRe_FF_r_reg[1]_i_4_n_0 ;
  wire \FFTOutRe_FF_r_reg[1]_i_5_n_0 ;
  wire \FFTOutRe_FF_r_reg[1]_i_6_n_0 ;
  wire \FFTOutRe_FF_r_reg[1]_i_7_n_0 ;
  wire \FFTOutRe_FF_r_reg[1]_i_8_n_0 ;
  wire \FFTOutRe_FF_r_reg[1]_i_9_n_0 ;
  wire \FFTOutRe_FF_r_reg[2]_i_10_n_0 ;
  wire \FFTOutRe_FF_r_reg[2]_i_11_n_0 ;
  wire \FFTOutRe_FF_r_reg[2]_i_12_n_0 ;
  wire \FFTOutRe_FF_r_reg[2]_i_13_n_0 ;
  wire \FFTOutRe_FF_r_reg[2]_i_2_n_0 ;
  wire \FFTOutRe_FF_r_reg[2]_i_3_n_0 ;
  wire \FFTOutRe_FF_r_reg[2]_i_4_n_0 ;
  wire \FFTOutRe_FF_r_reg[2]_i_5_n_0 ;
  wire \FFTOutRe_FF_r_reg[2]_i_6_n_0 ;
  wire \FFTOutRe_FF_r_reg[2]_i_7_n_0 ;
  wire \FFTOutRe_FF_r_reg[2]_i_8_n_0 ;
  wire \FFTOutRe_FF_r_reg[2]_i_9_n_0 ;
  wire \FFTOutRe_FF_r_reg[3]_i_10_n_0 ;
  wire \FFTOutRe_FF_r_reg[3]_i_11_n_0 ;
  wire \FFTOutRe_FF_r_reg[3]_i_12_n_0 ;
  wire \FFTOutRe_FF_r_reg[3]_i_13_n_0 ;
  wire \FFTOutRe_FF_r_reg[3]_i_2_n_0 ;
  wire \FFTOutRe_FF_r_reg[3]_i_3_n_0 ;
  wire \FFTOutRe_FF_r_reg[3]_i_4_n_0 ;
  wire \FFTOutRe_FF_r_reg[3]_i_5_n_0 ;
  wire \FFTOutRe_FF_r_reg[3]_i_6_n_0 ;
  wire \FFTOutRe_FF_r_reg[3]_i_7_n_0 ;
  wire \FFTOutRe_FF_r_reg[3]_i_8_n_0 ;
  wire \FFTOutRe_FF_r_reg[3]_i_9_n_0 ;
  wire \FFTOutRe_FF_r_reg[4]_i_10_n_0 ;
  wire \FFTOutRe_FF_r_reg[4]_i_11_n_0 ;
  wire \FFTOutRe_FF_r_reg[4]_i_12_n_0 ;
  wire \FFTOutRe_FF_r_reg[4]_i_13_n_0 ;
  wire \FFTOutRe_FF_r_reg[4]_i_2_n_0 ;
  wire \FFTOutRe_FF_r_reg[4]_i_3_n_0 ;
  wire \FFTOutRe_FF_r_reg[4]_i_4_n_0 ;
  wire \FFTOutRe_FF_r_reg[4]_i_5_n_0 ;
  wire \FFTOutRe_FF_r_reg[4]_i_6_n_0 ;
  wire \FFTOutRe_FF_r_reg[4]_i_7_n_0 ;
  wire \FFTOutRe_FF_r_reg[4]_i_8_n_0 ;
  wire \FFTOutRe_FF_r_reg[4]_i_9_n_0 ;
  wire \FFTOutRe_FF_r_reg[5]_i_10_n_0 ;
  wire \FFTOutRe_FF_r_reg[5]_i_11_n_0 ;
  wire \FFTOutRe_FF_r_reg[5]_i_12_n_0 ;
  wire \FFTOutRe_FF_r_reg[5]_i_13_n_0 ;
  wire \FFTOutRe_FF_r_reg[5]_i_2_n_0 ;
  wire \FFTOutRe_FF_r_reg[5]_i_3_n_0 ;
  wire \FFTOutRe_FF_r_reg[5]_i_4_n_0 ;
  wire \FFTOutRe_FF_r_reg[5]_i_5_n_0 ;
  wire \FFTOutRe_FF_r_reg[5]_i_6_n_0 ;
  wire \FFTOutRe_FF_r_reg[5]_i_7_n_0 ;
  wire \FFTOutRe_FF_r_reg[5]_i_8_n_0 ;
  wire \FFTOutRe_FF_r_reg[5]_i_9_n_0 ;
  wire \FFTOutRe_FF_r_reg[6]_i_10_n_0 ;
  wire \FFTOutRe_FF_r_reg[6]_i_11_n_0 ;
  wire \FFTOutRe_FF_r_reg[6]_i_12_n_0 ;
  wire \FFTOutRe_FF_r_reg[6]_i_13_n_0 ;
  wire \FFTOutRe_FF_r_reg[6]_i_2_n_0 ;
  wire \FFTOutRe_FF_r_reg[6]_i_3_n_0 ;
  wire \FFTOutRe_FF_r_reg[6]_i_4_n_0 ;
  wire \FFTOutRe_FF_r_reg[6]_i_5_n_0 ;
  wire \FFTOutRe_FF_r_reg[6]_i_6_n_0 ;
  wire \FFTOutRe_FF_r_reg[6]_i_7_n_0 ;
  wire \FFTOutRe_FF_r_reg[6]_i_8_n_0 ;
  wire \FFTOutRe_FF_r_reg[6]_i_9_n_0 ;
  wire \FFTOutRe_FF_r_reg[7]_i_10_n_0 ;
  wire \FFTOutRe_FF_r_reg[7]_i_11_n_0 ;
  wire \FFTOutRe_FF_r_reg[7]_i_12_n_0 ;
  wire \FFTOutRe_FF_r_reg[7]_i_13_n_0 ;
  wire \FFTOutRe_FF_r_reg[7]_i_2_n_0 ;
  wire \FFTOutRe_FF_r_reg[7]_i_3_n_0 ;
  wire \FFTOutRe_FF_r_reg[7]_i_4_n_0 ;
  wire \FFTOutRe_FF_r_reg[7]_i_5_n_0 ;
  wire \FFTOutRe_FF_r_reg[7]_i_6_n_0 ;
  wire \FFTOutRe_FF_r_reg[7]_i_7_n_0 ;
  wire \FFTOutRe_FF_r_reg[7]_i_8_n_0 ;
  wire \FFTOutRe_FF_r_reg[7]_i_9_n_0 ;
  wire \FFTOutRe_FF_r_reg[8]_i_10_n_0 ;
  wire \FFTOutRe_FF_r_reg[8]_i_11_n_0 ;
  wire \FFTOutRe_FF_r_reg[8]_i_12_n_0 ;
  wire \FFTOutRe_FF_r_reg[8]_i_13_n_0 ;
  wire \FFTOutRe_FF_r_reg[8]_i_2_n_0 ;
  wire \FFTOutRe_FF_r_reg[8]_i_3_n_0 ;
  wire \FFTOutRe_FF_r_reg[8]_i_4_n_0 ;
  wire \FFTOutRe_FF_r_reg[8]_i_5_n_0 ;
  wire \FFTOutRe_FF_r_reg[8]_i_6_n_0 ;
  wire \FFTOutRe_FF_r_reg[8]_i_7_n_0 ;
  wire \FFTOutRe_FF_r_reg[8]_i_8_n_0 ;
  wire \FFTOutRe_FF_r_reg[8]_i_9_n_0 ;
  wire \FFTOutRe_FF_r_reg[9]_i_10_n_0 ;
  wire \FFTOutRe_FF_r_reg[9]_i_11_n_0 ;
  wire \FFTOutRe_FF_r_reg[9]_i_12_n_0 ;
  wire \FFTOutRe_FF_r_reg[9]_i_13_n_0 ;
  wire \FFTOutRe_FF_r_reg[9]_i_2_n_0 ;
  wire \FFTOutRe_FF_r_reg[9]_i_3_n_0 ;
  wire \FFTOutRe_FF_r_reg[9]_i_4_n_0 ;
  wire \FFTOutRe_FF_r_reg[9]_i_5_n_0 ;
  wire \FFTOutRe_FF_r_reg[9]_i_6_n_0 ;
  wire \FFTOutRe_FF_r_reg[9]_i_7_n_0 ;
  wire \FFTOutRe_FF_r_reg[9]_i_8_n_0 ;
  wire \FFTOutRe_FF_r_reg[9]_i_9_n_0 ;
  wire MDC_out_valid_OBUF;
  wire [10:0]Q;
  wire \bank_A_regfile_r[10][21]_i_1_n_0 ;
  wire \bank_A_regfile_r[11][21]_i_1_n_0 ;
  wire \bank_A_regfile_r[12][21]_i_1_n_0 ;
  wire \bank_A_regfile_r[13][21]_i_1_n_0 ;
  wire \bank_A_regfile_r[14][21]_i_1_n_0 ;
  wire \bank_A_regfile_r[15][21]_i_1_n_0 ;
  wire \bank_A_regfile_r[1][21]_i_1_n_0 ;
  wire \bank_A_regfile_r[2][21]_i_1_n_0 ;
  wire \bank_A_regfile_r[3][21]_i_1_n_0 ;
  wire \bank_A_regfile_r[4][21]_i_1_n_0 ;
  wire \bank_A_regfile_r[5][21]_i_1_n_0 ;
  wire \bank_A_regfile_r[6][21]_i_1_n_0 ;
  wire \bank_A_regfile_r[7][21]_i_1_n_0 ;
  wire \bank_A_regfile_r[8][21]_i_1_n_0 ;
  wire \bank_A_regfile_r[9][21]_i_1_n_0 ;
  wire [21:0]\bank_A_regfile_r_reg[0]_32 ;
  wire [21:0]\bank_A_regfile_r_reg[10]_42 ;
  wire [21:0]\bank_A_regfile_r_reg[11]_43 ;
  wire [21:0]\bank_A_regfile_r_reg[12]_44 ;
  wire [21:0]\bank_A_regfile_r_reg[13]_45 ;
  wire [21:0]\bank_A_regfile_r_reg[14]_46 ;
  wire [21:0]\bank_A_regfile_r_reg[15]_47 ;
  wire [21:0]\bank_A_regfile_r_reg[16]_48 ;
  wire [21:0]\bank_A_regfile_r_reg[17]_49 ;
  wire [21:0]\bank_A_regfile_r_reg[18]_50 ;
  wire [21:0]\bank_A_regfile_r_reg[19]_51 ;
  wire [21:0]\bank_A_regfile_r_reg[1]_33 ;
  wire [21:0]\bank_A_regfile_r_reg[20]_52 ;
  wire [21:0]\bank_A_regfile_r_reg[21]_53 ;
  wire [21:0]\bank_A_regfile_r_reg[22]_54 ;
  wire [21:0]\bank_A_regfile_r_reg[23]_55 ;
  wire [21:0]\bank_A_regfile_r_reg[24]_56 ;
  wire [21:0]\bank_A_regfile_r_reg[25]_57 ;
  wire [10:0]\bank_A_regfile_r_reg[26][10]_0 ;
  wire [10:0]\bank_A_regfile_r_reg[26][21]_0 ;
  wire [21:0]\bank_A_regfile_r_reg[26]_58 ;
  wire [21:0]\bank_A_regfile_r_reg[27]_59 ;
  wire [21:0]\bank_A_regfile_r_reg[28]_60 ;
  wire [21:0]\bank_A_regfile_r_reg[29]_61 ;
  wire [21:0]\bank_A_regfile_r_reg[2]_34 ;
  wire [21:0]\bank_A_regfile_r_reg[30]_62 ;
  wire [21:0]\bank_A_regfile_r_reg[31]_63 ;
  wire [21:0]\bank_A_regfile_r_reg[3]_35 ;
  wire [21:0]\bank_A_regfile_r_reg[4]_36 ;
  wire [21:0]\bank_A_regfile_r_reg[5]_37 ;
  wire [21:0]\bank_A_regfile_r_reg[6]_38 ;
  wire [21:0]\bank_A_regfile_r_reg[7]_39 ;
  wire [21:0]\bank_A_regfile_r_reg[8]_40 ;
  wire [21:0]\bank_A_regfile_r_reg[9]_41 ;
  wire bank_A_regfile_w;
  wire [21:0]\bank_A_regfile_w_reg[16]_79 ;
  wire [21:0]\bank_A_regfile_w_reg[17]_70 ;
  wire [21:0]\bank_A_regfile_w_reg[18]_65 ;
  wire [21:0]\bank_A_regfile_w_reg[19]_67 ;
  wire [21:0]\bank_A_regfile_w_reg[20]_72 ;
  wire [21:0]\bank_A_regfile_w_reg[21]_74 ;
  wire [21:0]\bank_A_regfile_w_reg[22]_78 ;
  wire [21:0]\bank_A_regfile_w_reg[23]_76 ;
  wire [21:0]\bank_A_regfile_w_reg[24]_68 ;
  wire [21:0]\bank_A_regfile_w_reg[25]_69 ;
  wire [21:0]\bank_A_regfile_w_reg[26]_64 ;
  wire [21:0]\bank_A_regfile_w_reg[27]_66 ;
  wire [21:0]\bank_A_regfile_w_reg[28]_71 ;
  wire [21:0]\bank_A_regfile_w_reg[29]_73 ;
  wire [21:0]\bank_A_regfile_w_reg[30]_77 ;
  wire [21:0]\bank_A_regfile_w_reg[31]_75 ;
  wire \bank_B_regfile_r[10][21]_i_1_n_0 ;
  wire \bank_B_regfile_r[11][21]_i_1_n_0 ;
  wire \bank_B_regfile_r[12][21]_i_1_n_0 ;
  wire \bank_B_regfile_r[13][21]_i_1_n_0 ;
  wire \bank_B_regfile_r[14][21]_i_1_n_0 ;
  wire \bank_B_regfile_r[15][21]_i_1_n_0 ;
  wire \bank_B_regfile_r[1][21]_i_1_n_0 ;
  wire \bank_B_regfile_r[2][21]_i_1_n_0 ;
  wire \bank_B_regfile_r[3][21]_i_1_n_0 ;
  wire \bank_B_regfile_r[4][21]_i_1_n_0 ;
  wire \bank_B_regfile_r[5][21]_i_1_n_0 ;
  wire \bank_B_regfile_r[6][21]_i_1_n_0 ;
  wire \bank_B_regfile_r[7][21]_i_1_n_0 ;
  wire \bank_B_regfile_r[8][21]_i_1_n_0 ;
  wire \bank_B_regfile_r[9][21]_i_1_n_0 ;
  wire [21:0]\bank_B_regfile_r_reg[0]_0 ;
  wire [21:0]\bank_B_regfile_r_reg[10]_10 ;
  wire [21:0]\bank_B_regfile_r_reg[11]_11 ;
  wire [21:0]\bank_B_regfile_r_reg[12]_12 ;
  wire [21:0]\bank_B_regfile_r_reg[13]_13 ;
  wire [21:0]\bank_B_regfile_r_reg[14]_14 ;
  wire [10:0]\bank_B_regfile_r_reg[15][10]_0 ;
  wire [21:0]\bank_B_regfile_r_reg[15]_15 ;
  wire [21:0]\bank_B_regfile_r_reg[16]_16 ;
  wire [21:0]\bank_B_regfile_r_reg[17]_17 ;
  wire [21:0]\bank_B_regfile_r_reg[18]_18 ;
  wire [21:0]\bank_B_regfile_r_reg[19]_19 ;
  wire [21:0]\bank_B_regfile_r_reg[1]_1 ;
  wire [21:0]\bank_B_regfile_r_reg[20]_20 ;
  wire [21:0]\bank_B_regfile_r_reg[21]_21 ;
  wire [21:0]\bank_B_regfile_r_reg[22]_22 ;
  wire [21:0]\bank_B_regfile_r_reg[23]_23 ;
  wire [21:0]\bank_B_regfile_r_reg[24]_24 ;
  wire [21:0]\bank_B_regfile_r_reg[25]_25 ;
  wire [21:0]\bank_B_regfile_r_reg[26]_26 ;
  wire [21:0]\bank_B_regfile_r_reg[27]_27 ;
  wire [21:0]\bank_B_regfile_r_reg[28]_28 ;
  wire [21:0]\bank_B_regfile_r_reg[29]_29 ;
  wire [21:0]\bank_B_regfile_r_reg[2]_2 ;
  wire [21:0]\bank_B_regfile_r_reg[30]_30 ;
  wire [21:0]\bank_B_regfile_r_reg[31]_31 ;
  wire [21:0]\bank_B_regfile_r_reg[3]_3 ;
  wire [21:0]\bank_B_regfile_r_reg[4]_4 ;
  wire [21:0]\bank_B_regfile_r_reg[5]_5 ;
  wire [21:0]\bank_B_regfile_r_reg[6]_6 ;
  wire [21:0]\bank_B_regfile_r_reg[7]_7 ;
  wire [21:0]\bank_B_regfile_r_reg[8]_8 ;
  wire [21:0]\bank_B_regfile_r_reg[9]_9 ;
  wire bank_B_regfile_w;
  wire clk_IBUF_BUFG;
  wire i_rst_IBUF;
  wire in_bank_id_r;
  wire in_bank_id_r_i_1_n_0;
  wire \main_cnt_r[0]_rep__0_i_1_n_0 ;
  wire \main_cnt_r[0]_rep_i_1_n_0 ;
  wire \main_cnt_r[1]_rep__0_i_1_n_0 ;
  wire \main_cnt_r[1]_rep_i_1_n_0 ;
  wire \main_cnt_r[4]_i_1_n_0 ;
  wire [4:0]main_cnt_r_reg;
  wire \main_cnt_r_reg[0]_rep__0_n_0 ;
  wire \main_cnt_r_reg[0]_rep_n_0 ;
  wire \main_cnt_r_reg[1]_rep__0_n_0 ;
  wire \main_cnt_r_reg[1]_rep_n_0 ;
  wire nst;
  wire out_bank_id_r;
  wire out_bank_id_r_i_1_n_0;
  wire out_valid;
  wire [3:1]p_0_in;
  wire [4:0]p_0_in__0;
  wire st_i_2_n_0;
  wire \sub_cnt_r[0]_i_1_n_0 ;
  wire \sub_cnt_r[0]_rep__0_i_1_n_0 ;
  wire \sub_cnt_r[0]_rep__1_i_1_n_0 ;
  wire \sub_cnt_r[0]_rep__2_i_1_n_0 ;
  wire \sub_cnt_r[0]_rep_i_1_n_0 ;
  wire \sub_cnt_r[1]_rep__0_i_1_n_0 ;
  wire \sub_cnt_r[1]_rep__1_i_1_n_0 ;
  wire \sub_cnt_r[1]_rep__2_i_1_n_0 ;
  wire \sub_cnt_r[1]_rep_i_1_n_0 ;
  wire \sub_cnt_r[2]_i_1_n_0 ;
  wire \sub_cnt_r[2]_rep__0_i_1_n_0 ;
  wire \sub_cnt_r[2]_rep__1_i_1_n_0 ;
  wire \sub_cnt_r[2]_rep__2_i_1_n_0 ;
  wire \sub_cnt_r[2]_rep_i_1_n_0 ;
  wire \sub_cnt_r[3]_rep__0_i_1_n_0 ;
  wire \sub_cnt_r[3]_rep__1_i_1_n_0 ;
  wire \sub_cnt_r[3]_rep_i_1_n_0 ;
  wire \sub_cnt_r_reg[0]_rep__0_n_0 ;
  wire \sub_cnt_r_reg[0]_rep__1_n_0 ;
  wire \sub_cnt_r_reg[0]_rep__2_n_0 ;
  wire \sub_cnt_r_reg[0]_rep_n_0 ;
  wire \sub_cnt_r_reg[1]_rep__0_n_0 ;
  wire \sub_cnt_r_reg[1]_rep__1_n_0 ;
  wire \sub_cnt_r_reg[1]_rep__2_n_0 ;
  wire \sub_cnt_r_reg[1]_rep_n_0 ;
  wire \sub_cnt_r_reg[2]_rep__0_n_0 ;
  wire \sub_cnt_r_reg[2]_rep__1_n_0 ;
  wire \sub_cnt_r_reg[2]_rep__2_n_0 ;
  wire \sub_cnt_r_reg[2]_rep_n_0 ;
  wire \sub_cnt_r_reg[3]_rep__0_n_0 ;
  wire \sub_cnt_r_reg[3]_rep__1_n_0 ;
  wire \sub_cnt_r_reg[3]_rep_n_0 ;
  wire [4:1]sub_cnt_x2;
  wire [21:0]w_MemOut;

  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutIm_FF_r[0]_i_1 
       (.I0(\FFTOutIm_FF_r_reg[0]_i_2_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[0]_i_3_n_0 ),
        .I2(\FFTOutIm_FF_r_reg[0]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutIm_FF_r_reg[0]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [0]),
        .I1(\bank_B_regfile_r_reg[18]_18 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[17]_17 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[16]_16 [0]),
        .O(\FFTOutIm_FF_r[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [0]),
        .I1(\bank_B_regfile_r_reg[22]_22 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[21]_21 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[20]_20 [0]),
        .O(\FFTOutIm_FF_r[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [0]),
        .I1(\bank_B_regfile_r_reg[26]_26 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[25]_25 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[24]_24 [0]),
        .O(\FFTOutIm_FF_r[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [0]),
        .I1(\bank_B_regfile_r_reg[30]_30 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[29]_29 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[28]_28 [0]),
        .O(\FFTOutIm_FF_r[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [0]),
        .I1(\bank_B_regfile_r_reg[2]_2 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[1]_1 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[0]_0 [0]),
        .O(\FFTOutIm_FF_r[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [0]),
        .I1(\bank_B_regfile_r_reg[6]_6 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[5]_5 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[4]_4 [0]),
        .O(\FFTOutIm_FF_r[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [0]),
        .I1(\bank_B_regfile_r_reg[10]_10 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[9]_9 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[8]_8 [0]),
        .O(\FFTOutIm_FF_r[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [0]),
        .I1(\bank_B_regfile_r_reg[14]_14 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[13]_13 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[12]_12 [0]),
        .O(\FFTOutIm_FF_r[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [0]),
        .I1(\bank_A_regfile_r_reg[18]_50 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[17]_49 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[16]_48 [0]),
        .O(\FFTOutIm_FF_r[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [0]),
        .I1(\bank_A_regfile_r_reg[22]_54 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[21]_53 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[20]_52 [0]),
        .O(\FFTOutIm_FF_r[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [0]),
        .I1(\bank_A_regfile_r_reg[26]_58 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[25]_57 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[24]_56 [0]),
        .O(\FFTOutIm_FF_r[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [0]),
        .I1(\bank_A_regfile_r_reg[30]_62 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[29]_61 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[28]_60 [0]),
        .O(\FFTOutIm_FF_r[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [0]),
        .I1(\bank_A_regfile_r_reg[2]_34 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[1]_33 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[0]_32 [0]),
        .O(\FFTOutIm_FF_r[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [0]),
        .I1(\bank_A_regfile_r_reg[6]_38 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[5]_37 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[4]_36 [0]),
        .O(\FFTOutIm_FF_r[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [0]),
        .I1(\bank_A_regfile_r_reg[10]_42 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[9]_41 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[8]_40 [0]),
        .O(\FFTOutIm_FF_r[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[0]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [0]),
        .I1(\bank_A_regfile_r_reg[14]_46 [0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[13]_45 [0]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[12]_44 [0]),
        .O(\FFTOutIm_FF_r[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutIm_FF_r[10]_i_1 
       (.I0(\FFTOutIm_FF_r_reg[10]_i_2_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[10]_i_3_n_0 ),
        .I2(\FFTOutIm_FF_r_reg[10]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutIm_FF_r_reg[10]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [10]),
        .I1(\bank_B_regfile_r_reg[18]_18 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[17]_17 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [10]),
        .O(\FFTOutIm_FF_r[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [10]),
        .I1(\bank_B_regfile_r_reg[22]_22 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[21]_21 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [10]),
        .O(\FFTOutIm_FF_r[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [10]),
        .I1(\bank_B_regfile_r_reg[26]_26 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[25]_25 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [10]),
        .O(\FFTOutIm_FF_r[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [10]),
        .I1(\bank_B_regfile_r_reg[30]_30 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[29]_29 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [10]),
        .O(\FFTOutIm_FF_r[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [10]),
        .I1(\bank_B_regfile_r_reg[2]_2 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[1]_1 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [10]),
        .O(\FFTOutIm_FF_r[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [10]),
        .I1(\bank_B_regfile_r_reg[6]_6 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[5]_5 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [10]),
        .O(\FFTOutIm_FF_r[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [10]),
        .I1(\bank_B_regfile_r_reg[10]_10 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[9]_9 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [10]),
        .O(\FFTOutIm_FF_r[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [10]),
        .I1(\bank_B_regfile_r_reg[14]_14 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[13]_13 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [10]),
        .O(\FFTOutIm_FF_r[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [10]),
        .I1(\bank_A_regfile_r_reg[18]_50 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[17]_49 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [10]),
        .O(\FFTOutIm_FF_r[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [10]),
        .I1(\bank_A_regfile_r_reg[22]_54 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[21]_53 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [10]),
        .O(\FFTOutIm_FF_r[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [10]),
        .I1(\bank_A_regfile_r_reg[26]_58 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[25]_57 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [10]),
        .O(\FFTOutIm_FF_r[10]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [10]),
        .I1(\bank_A_regfile_r_reg[30]_62 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[29]_61 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [10]),
        .O(\FFTOutIm_FF_r[10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [10]),
        .I1(\bank_A_regfile_r_reg[2]_34 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[1]_33 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [10]),
        .O(\FFTOutIm_FF_r[10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [10]),
        .I1(\bank_A_regfile_r_reg[6]_38 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[5]_37 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [10]),
        .O(\FFTOutIm_FF_r[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [10]),
        .I1(\bank_A_regfile_r_reg[10]_42 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[9]_41 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [10]),
        .O(\FFTOutIm_FF_r[10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[10]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [10]),
        .I1(\bank_A_regfile_r_reg[14]_46 [10]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[13]_45 [10]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [10]),
        .O(\FFTOutIm_FF_r[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutIm_FF_r[1]_i_1 
       (.I0(\FFTOutIm_FF_r_reg[1]_i_2_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[1]_i_3_n_0 ),
        .I2(\FFTOutIm_FF_r_reg[1]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutIm_FF_r_reg[1]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [1]),
        .I1(\bank_B_regfile_r_reg[18]_18 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[17]_17 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[16]_16 [1]),
        .O(\FFTOutIm_FF_r[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [1]),
        .I1(\bank_B_regfile_r_reg[22]_22 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[21]_21 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[20]_20 [1]),
        .O(\FFTOutIm_FF_r[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [1]),
        .I1(\bank_B_regfile_r_reg[26]_26 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[25]_25 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[24]_24 [1]),
        .O(\FFTOutIm_FF_r[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [1]),
        .I1(\bank_B_regfile_r_reg[30]_30 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[29]_29 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[28]_28 [1]),
        .O(\FFTOutIm_FF_r[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [1]),
        .I1(\bank_B_regfile_r_reg[2]_2 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[1]_1 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[0]_0 [1]),
        .O(\FFTOutIm_FF_r[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [1]),
        .I1(\bank_B_regfile_r_reg[6]_6 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[5]_5 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[4]_4 [1]),
        .O(\FFTOutIm_FF_r[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [1]),
        .I1(\bank_B_regfile_r_reg[10]_10 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[9]_9 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[8]_8 [1]),
        .O(\FFTOutIm_FF_r[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [1]),
        .I1(\bank_B_regfile_r_reg[14]_14 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[13]_13 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[12]_12 [1]),
        .O(\FFTOutIm_FF_r[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [1]),
        .I1(\bank_A_regfile_r_reg[18]_50 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[17]_49 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[16]_48 [1]),
        .O(\FFTOutIm_FF_r[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [1]),
        .I1(\bank_A_regfile_r_reg[22]_54 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[21]_53 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[20]_52 [1]),
        .O(\FFTOutIm_FF_r[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [1]),
        .I1(\bank_A_regfile_r_reg[26]_58 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[25]_57 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[24]_56 [1]),
        .O(\FFTOutIm_FF_r[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [1]),
        .I1(\bank_A_regfile_r_reg[30]_62 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[29]_61 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[28]_60 [1]),
        .O(\FFTOutIm_FF_r[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [1]),
        .I1(\bank_A_regfile_r_reg[2]_34 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[1]_33 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[0]_32 [1]),
        .O(\FFTOutIm_FF_r[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [1]),
        .I1(\bank_A_regfile_r_reg[6]_38 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[5]_37 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[4]_36 [1]),
        .O(\FFTOutIm_FF_r[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [1]),
        .I1(\bank_A_regfile_r_reg[10]_42 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[9]_41 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[8]_40 [1]),
        .O(\FFTOutIm_FF_r[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[1]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [1]),
        .I1(\bank_A_regfile_r_reg[14]_46 [1]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[13]_45 [1]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[12]_44 [1]),
        .O(\FFTOutIm_FF_r[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutIm_FF_r[2]_i_1 
       (.I0(\FFTOutIm_FF_r_reg[2]_i_2_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[2]_i_3_n_0 ),
        .I2(\FFTOutIm_FF_r_reg[2]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutIm_FF_r_reg[2]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [2]),
        .I1(\bank_B_regfile_r_reg[18]_18 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[17]_17 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[16]_16 [2]),
        .O(\FFTOutIm_FF_r[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [2]),
        .I1(\bank_B_regfile_r_reg[22]_22 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[21]_21 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[20]_20 [2]),
        .O(\FFTOutIm_FF_r[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [2]),
        .I1(\bank_B_regfile_r_reg[26]_26 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[25]_25 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[24]_24 [2]),
        .O(\FFTOutIm_FF_r[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [2]),
        .I1(\bank_B_regfile_r_reg[30]_30 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[29]_29 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[28]_28 [2]),
        .O(\FFTOutIm_FF_r[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [2]),
        .I1(\bank_B_regfile_r_reg[2]_2 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[1]_1 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[0]_0 [2]),
        .O(\FFTOutIm_FF_r[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [2]),
        .I1(\bank_B_regfile_r_reg[6]_6 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[5]_5 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[4]_4 [2]),
        .O(\FFTOutIm_FF_r[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [2]),
        .I1(\bank_B_regfile_r_reg[10]_10 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[9]_9 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[8]_8 [2]),
        .O(\FFTOutIm_FF_r[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [2]),
        .I1(\bank_B_regfile_r_reg[14]_14 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[13]_13 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[12]_12 [2]),
        .O(\FFTOutIm_FF_r[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [2]),
        .I1(\bank_A_regfile_r_reg[18]_50 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[17]_49 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[16]_48 [2]),
        .O(\FFTOutIm_FF_r[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [2]),
        .I1(\bank_A_regfile_r_reg[22]_54 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[21]_53 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[20]_52 [2]),
        .O(\FFTOutIm_FF_r[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [2]),
        .I1(\bank_A_regfile_r_reg[26]_58 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[25]_57 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[24]_56 [2]),
        .O(\FFTOutIm_FF_r[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [2]),
        .I1(\bank_A_regfile_r_reg[30]_62 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[29]_61 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[28]_60 [2]),
        .O(\FFTOutIm_FF_r[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [2]),
        .I1(\bank_A_regfile_r_reg[2]_34 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[1]_33 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[0]_32 [2]),
        .O(\FFTOutIm_FF_r[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [2]),
        .I1(\bank_A_regfile_r_reg[6]_38 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[5]_37 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[4]_36 [2]),
        .O(\FFTOutIm_FF_r[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [2]),
        .I1(\bank_A_regfile_r_reg[10]_42 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[9]_41 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[8]_40 [2]),
        .O(\FFTOutIm_FF_r[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[2]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [2]),
        .I1(\bank_A_regfile_r_reg[14]_46 [2]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[13]_45 [2]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[12]_44 [2]),
        .O(\FFTOutIm_FF_r[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutIm_FF_r[3]_i_1 
       (.I0(\FFTOutIm_FF_r_reg[3]_i_2_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[3]_i_3_n_0 ),
        .I2(\FFTOutIm_FF_r_reg[3]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutIm_FF_r_reg[3]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [3]),
        .I1(\bank_B_regfile_r_reg[18]_18 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[17]_17 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[16]_16 [3]),
        .O(\FFTOutIm_FF_r[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [3]),
        .I1(\bank_B_regfile_r_reg[22]_22 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[21]_21 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[20]_20 [3]),
        .O(\FFTOutIm_FF_r[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [3]),
        .I1(\bank_B_regfile_r_reg[26]_26 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[25]_25 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[24]_24 [3]),
        .O(\FFTOutIm_FF_r[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [3]),
        .I1(\bank_B_regfile_r_reg[30]_30 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[29]_29 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[28]_28 [3]),
        .O(\FFTOutIm_FF_r[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [3]),
        .I1(\bank_B_regfile_r_reg[2]_2 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[1]_1 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[0]_0 [3]),
        .O(\FFTOutIm_FF_r[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [3]),
        .I1(\bank_B_regfile_r_reg[6]_6 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[5]_5 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[4]_4 [3]),
        .O(\FFTOutIm_FF_r[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [3]),
        .I1(\bank_B_regfile_r_reg[10]_10 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[9]_9 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[8]_8 [3]),
        .O(\FFTOutIm_FF_r[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [3]),
        .I1(\bank_B_regfile_r_reg[14]_14 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[13]_13 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[12]_12 [3]),
        .O(\FFTOutIm_FF_r[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [3]),
        .I1(\bank_A_regfile_r_reg[18]_50 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[17]_49 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[16]_48 [3]),
        .O(\FFTOutIm_FF_r[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [3]),
        .I1(\bank_A_regfile_r_reg[22]_54 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[21]_53 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[20]_52 [3]),
        .O(\FFTOutIm_FF_r[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [3]),
        .I1(\bank_A_regfile_r_reg[26]_58 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[25]_57 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[24]_56 [3]),
        .O(\FFTOutIm_FF_r[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [3]),
        .I1(\bank_A_regfile_r_reg[30]_62 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[29]_61 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[28]_60 [3]),
        .O(\FFTOutIm_FF_r[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [3]),
        .I1(\bank_A_regfile_r_reg[2]_34 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[1]_33 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[0]_32 [3]),
        .O(\FFTOutIm_FF_r[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [3]),
        .I1(\bank_A_regfile_r_reg[6]_38 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[5]_37 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[4]_36 [3]),
        .O(\FFTOutIm_FF_r[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [3]),
        .I1(\bank_A_regfile_r_reg[10]_42 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[9]_41 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[8]_40 [3]),
        .O(\FFTOutIm_FF_r[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[3]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [3]),
        .I1(\bank_A_regfile_r_reg[14]_46 [3]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[13]_45 [3]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[12]_44 [3]),
        .O(\FFTOutIm_FF_r[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutIm_FF_r[4]_i_1 
       (.I0(\FFTOutIm_FF_r_reg[4]_i_2_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[4]_i_3_n_0 ),
        .I2(\FFTOutIm_FF_r_reg[4]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutIm_FF_r_reg[4]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [4]),
        .I1(\bank_B_regfile_r_reg[18]_18 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[17]_17 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[16]_16 [4]),
        .O(\FFTOutIm_FF_r[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [4]),
        .I1(\bank_B_regfile_r_reg[22]_22 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[21]_21 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[20]_20 [4]),
        .O(\FFTOutIm_FF_r[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [4]),
        .I1(\bank_B_regfile_r_reg[26]_26 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[25]_25 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[24]_24 [4]),
        .O(\FFTOutIm_FF_r[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [4]),
        .I1(\bank_B_regfile_r_reg[30]_30 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[29]_29 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[28]_28 [4]),
        .O(\FFTOutIm_FF_r[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [4]),
        .I1(\bank_B_regfile_r_reg[2]_2 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[1]_1 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[0]_0 [4]),
        .O(\FFTOutIm_FF_r[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [4]),
        .I1(\bank_B_regfile_r_reg[6]_6 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[5]_5 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[4]_4 [4]),
        .O(\FFTOutIm_FF_r[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [4]),
        .I1(\bank_B_regfile_r_reg[10]_10 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[9]_9 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[8]_8 [4]),
        .O(\FFTOutIm_FF_r[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [4]),
        .I1(\bank_B_regfile_r_reg[14]_14 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[13]_13 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[12]_12 [4]),
        .O(\FFTOutIm_FF_r[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [4]),
        .I1(\bank_A_regfile_r_reg[18]_50 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[17]_49 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[16]_48 [4]),
        .O(\FFTOutIm_FF_r[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [4]),
        .I1(\bank_A_regfile_r_reg[22]_54 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[21]_53 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[20]_52 [4]),
        .O(\FFTOutIm_FF_r[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [4]),
        .I1(\bank_A_regfile_r_reg[26]_58 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[25]_57 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[24]_56 [4]),
        .O(\FFTOutIm_FF_r[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [4]),
        .I1(\bank_A_regfile_r_reg[30]_62 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[29]_61 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[28]_60 [4]),
        .O(\FFTOutIm_FF_r[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [4]),
        .I1(\bank_A_regfile_r_reg[2]_34 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[1]_33 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[0]_32 [4]),
        .O(\FFTOutIm_FF_r[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [4]),
        .I1(\bank_A_regfile_r_reg[6]_38 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[5]_37 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[4]_36 [4]),
        .O(\FFTOutIm_FF_r[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [4]),
        .I1(\bank_A_regfile_r_reg[10]_42 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[9]_41 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[8]_40 [4]),
        .O(\FFTOutIm_FF_r[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[4]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [4]),
        .I1(\bank_A_regfile_r_reg[14]_46 [4]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[13]_45 [4]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[12]_44 [4]),
        .O(\FFTOutIm_FF_r[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutIm_FF_r[5]_i_1 
       (.I0(\FFTOutIm_FF_r_reg[5]_i_2_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[5]_i_3_n_0 ),
        .I2(\FFTOutIm_FF_r_reg[5]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutIm_FF_r_reg[5]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [5]),
        .I1(\bank_B_regfile_r_reg[18]_18 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[17]_17 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[16]_16 [5]),
        .O(\FFTOutIm_FF_r[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [5]),
        .I1(\bank_B_regfile_r_reg[22]_22 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[21]_21 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[20]_20 [5]),
        .O(\FFTOutIm_FF_r[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [5]),
        .I1(\bank_B_regfile_r_reg[26]_26 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[25]_25 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[24]_24 [5]),
        .O(\FFTOutIm_FF_r[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [5]),
        .I1(\bank_B_regfile_r_reg[30]_30 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[29]_29 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[28]_28 [5]),
        .O(\FFTOutIm_FF_r[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [5]),
        .I1(\bank_B_regfile_r_reg[2]_2 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[1]_1 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[0]_0 [5]),
        .O(\FFTOutIm_FF_r[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [5]),
        .I1(\bank_B_regfile_r_reg[6]_6 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[5]_5 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[4]_4 [5]),
        .O(\FFTOutIm_FF_r[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [5]),
        .I1(\bank_B_regfile_r_reg[10]_10 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[9]_9 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[8]_8 [5]),
        .O(\FFTOutIm_FF_r[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [5]),
        .I1(\bank_B_regfile_r_reg[14]_14 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[13]_13 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_B_regfile_r_reg[12]_12 [5]),
        .O(\FFTOutIm_FF_r[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [5]),
        .I1(\bank_A_regfile_r_reg[18]_50 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[17]_49 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[16]_48 [5]),
        .O(\FFTOutIm_FF_r[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [5]),
        .I1(\bank_A_regfile_r_reg[22]_54 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[21]_53 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[20]_52 [5]),
        .O(\FFTOutIm_FF_r[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [5]),
        .I1(\bank_A_regfile_r_reg[26]_58 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[25]_57 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[24]_56 [5]),
        .O(\FFTOutIm_FF_r[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [5]),
        .I1(\bank_A_regfile_r_reg[30]_62 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[29]_61 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[28]_60 [5]),
        .O(\FFTOutIm_FF_r[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [5]),
        .I1(\bank_A_regfile_r_reg[2]_34 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[1]_33 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[0]_32 [5]),
        .O(\FFTOutIm_FF_r[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [5]),
        .I1(\bank_A_regfile_r_reg[6]_38 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[5]_37 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[4]_36 [5]),
        .O(\FFTOutIm_FF_r[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [5]),
        .I1(\bank_A_regfile_r_reg[10]_42 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[9]_41 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[8]_40 [5]),
        .O(\FFTOutIm_FF_r[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[5]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [5]),
        .I1(\bank_A_regfile_r_reg[14]_46 [5]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[13]_45 [5]),
        .I4(main_cnt_r_reg[0]),
        .I5(\bank_A_regfile_r_reg[12]_44 [5]),
        .O(\FFTOutIm_FF_r[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutIm_FF_r[6]_i_1 
       (.I0(\FFTOutIm_FF_r_reg[6]_i_2_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[6]_i_3_n_0 ),
        .I2(\FFTOutIm_FF_r_reg[6]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutIm_FF_r_reg[6]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [6]),
        .I1(\bank_B_regfile_r_reg[18]_18 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[17]_17 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [6]),
        .O(\FFTOutIm_FF_r[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [6]),
        .I1(\bank_B_regfile_r_reg[22]_22 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[21]_21 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [6]),
        .O(\FFTOutIm_FF_r[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [6]),
        .I1(\bank_B_regfile_r_reg[26]_26 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[25]_25 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [6]),
        .O(\FFTOutIm_FF_r[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [6]),
        .I1(\bank_B_regfile_r_reg[30]_30 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[29]_29 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [6]),
        .O(\FFTOutIm_FF_r[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [6]),
        .I1(\bank_B_regfile_r_reg[2]_2 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[1]_1 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [6]),
        .O(\FFTOutIm_FF_r[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [6]),
        .I1(\bank_B_regfile_r_reg[6]_6 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[5]_5 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [6]),
        .O(\FFTOutIm_FF_r[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [6]),
        .I1(\bank_B_regfile_r_reg[10]_10 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[9]_9 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [6]),
        .O(\FFTOutIm_FF_r[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [6]),
        .I1(\bank_B_regfile_r_reg[14]_14 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[13]_13 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [6]),
        .O(\FFTOutIm_FF_r[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [6]),
        .I1(\bank_A_regfile_r_reg[18]_50 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[17]_49 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [6]),
        .O(\FFTOutIm_FF_r[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [6]),
        .I1(\bank_A_regfile_r_reg[22]_54 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[21]_53 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [6]),
        .O(\FFTOutIm_FF_r[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [6]),
        .I1(\bank_A_regfile_r_reg[26]_58 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[25]_57 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [6]),
        .O(\FFTOutIm_FF_r[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [6]),
        .I1(\bank_A_regfile_r_reg[30]_62 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[29]_61 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [6]),
        .O(\FFTOutIm_FF_r[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [6]),
        .I1(\bank_A_regfile_r_reg[2]_34 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[1]_33 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [6]),
        .O(\FFTOutIm_FF_r[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [6]),
        .I1(\bank_A_regfile_r_reg[6]_38 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[5]_37 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [6]),
        .O(\FFTOutIm_FF_r[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [6]),
        .I1(\bank_A_regfile_r_reg[10]_42 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[9]_41 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [6]),
        .O(\FFTOutIm_FF_r[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[6]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [6]),
        .I1(\bank_A_regfile_r_reg[14]_46 [6]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[13]_45 [6]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [6]),
        .O(\FFTOutIm_FF_r[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutIm_FF_r[7]_i_1 
       (.I0(\FFTOutIm_FF_r_reg[7]_i_2_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[7]_i_3_n_0 ),
        .I2(\FFTOutIm_FF_r_reg[7]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutIm_FF_r_reg[7]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [7]),
        .I1(\bank_B_regfile_r_reg[18]_18 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[17]_17 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [7]),
        .O(\FFTOutIm_FF_r[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [7]),
        .I1(\bank_B_regfile_r_reg[22]_22 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[21]_21 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [7]),
        .O(\FFTOutIm_FF_r[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [7]),
        .I1(\bank_B_regfile_r_reg[26]_26 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[25]_25 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [7]),
        .O(\FFTOutIm_FF_r[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [7]),
        .I1(\bank_B_regfile_r_reg[30]_30 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[29]_29 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [7]),
        .O(\FFTOutIm_FF_r[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [7]),
        .I1(\bank_B_regfile_r_reg[2]_2 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[1]_1 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [7]),
        .O(\FFTOutIm_FF_r[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [7]),
        .I1(\bank_B_regfile_r_reg[6]_6 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[5]_5 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [7]),
        .O(\FFTOutIm_FF_r[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [7]),
        .I1(\bank_B_regfile_r_reg[10]_10 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[9]_9 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [7]),
        .O(\FFTOutIm_FF_r[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [7]),
        .I1(\bank_B_regfile_r_reg[14]_14 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[13]_13 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [7]),
        .O(\FFTOutIm_FF_r[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [7]),
        .I1(\bank_A_regfile_r_reg[18]_50 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[17]_49 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [7]),
        .O(\FFTOutIm_FF_r[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [7]),
        .I1(\bank_A_regfile_r_reg[22]_54 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[21]_53 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [7]),
        .O(\FFTOutIm_FF_r[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [7]),
        .I1(\bank_A_regfile_r_reg[26]_58 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[25]_57 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [7]),
        .O(\FFTOutIm_FF_r[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [7]),
        .I1(\bank_A_regfile_r_reg[30]_62 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[29]_61 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [7]),
        .O(\FFTOutIm_FF_r[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [7]),
        .I1(\bank_A_regfile_r_reg[2]_34 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[1]_33 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [7]),
        .O(\FFTOutIm_FF_r[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [7]),
        .I1(\bank_A_regfile_r_reg[6]_38 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[5]_37 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [7]),
        .O(\FFTOutIm_FF_r[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [7]),
        .I1(\bank_A_regfile_r_reg[10]_42 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[9]_41 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [7]),
        .O(\FFTOutIm_FF_r[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[7]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [7]),
        .I1(\bank_A_regfile_r_reg[14]_46 [7]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[13]_45 [7]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [7]),
        .O(\FFTOutIm_FF_r[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutIm_FF_r[8]_i_1 
       (.I0(\FFTOutIm_FF_r_reg[8]_i_2_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[8]_i_3_n_0 ),
        .I2(\FFTOutIm_FF_r_reg[8]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutIm_FF_r_reg[8]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [8]),
        .I1(\bank_B_regfile_r_reg[18]_18 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[17]_17 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [8]),
        .O(\FFTOutIm_FF_r[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [8]),
        .I1(\bank_B_regfile_r_reg[22]_22 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[21]_21 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [8]),
        .O(\FFTOutIm_FF_r[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [8]),
        .I1(\bank_B_regfile_r_reg[26]_26 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[25]_25 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [8]),
        .O(\FFTOutIm_FF_r[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [8]),
        .I1(\bank_B_regfile_r_reg[30]_30 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[29]_29 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [8]),
        .O(\FFTOutIm_FF_r[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [8]),
        .I1(\bank_B_regfile_r_reg[2]_2 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[1]_1 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [8]),
        .O(\FFTOutIm_FF_r[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [8]),
        .I1(\bank_B_regfile_r_reg[6]_6 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[5]_5 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [8]),
        .O(\FFTOutIm_FF_r[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [8]),
        .I1(\bank_B_regfile_r_reg[10]_10 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[9]_9 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [8]),
        .O(\FFTOutIm_FF_r[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [8]),
        .I1(\bank_B_regfile_r_reg[14]_14 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[13]_13 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [8]),
        .O(\FFTOutIm_FF_r[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [8]),
        .I1(\bank_A_regfile_r_reg[18]_50 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[17]_49 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [8]),
        .O(\FFTOutIm_FF_r[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [8]),
        .I1(\bank_A_regfile_r_reg[22]_54 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[21]_53 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [8]),
        .O(\FFTOutIm_FF_r[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [8]),
        .I1(\bank_A_regfile_r_reg[26]_58 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[25]_57 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [8]),
        .O(\FFTOutIm_FF_r[8]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [8]),
        .I1(\bank_A_regfile_r_reg[30]_62 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[29]_61 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [8]),
        .O(\FFTOutIm_FF_r[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [8]),
        .I1(\bank_A_regfile_r_reg[2]_34 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[1]_33 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [8]),
        .O(\FFTOutIm_FF_r[8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [8]),
        .I1(\bank_A_regfile_r_reg[6]_38 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[5]_37 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [8]),
        .O(\FFTOutIm_FF_r[8]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [8]),
        .I1(\bank_A_regfile_r_reg[10]_42 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[9]_41 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [8]),
        .O(\FFTOutIm_FF_r[8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[8]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [8]),
        .I1(\bank_A_regfile_r_reg[14]_46 [8]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[13]_45 [8]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [8]),
        .O(\FFTOutIm_FF_r[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutIm_FF_r[9]_i_1 
       (.I0(\FFTOutIm_FF_r_reg[9]_i_2_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[9]_i_3_n_0 ),
        .I2(\FFTOutIm_FF_r_reg[9]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutIm_FF_r_reg[9]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [9]),
        .I1(\bank_B_regfile_r_reg[18]_18 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[17]_17 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [9]),
        .O(\FFTOutIm_FF_r[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [9]),
        .I1(\bank_B_regfile_r_reg[22]_22 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[21]_21 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [9]),
        .O(\FFTOutIm_FF_r[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [9]),
        .I1(\bank_B_regfile_r_reg[26]_26 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[25]_25 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [9]),
        .O(\FFTOutIm_FF_r[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [9]),
        .I1(\bank_B_regfile_r_reg[30]_30 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[29]_29 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [9]),
        .O(\FFTOutIm_FF_r[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [9]),
        .I1(\bank_B_regfile_r_reg[2]_2 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[1]_1 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [9]),
        .O(\FFTOutIm_FF_r[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [9]),
        .I1(\bank_B_regfile_r_reg[6]_6 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[5]_5 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [9]),
        .O(\FFTOutIm_FF_r[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [9]),
        .I1(\bank_B_regfile_r_reg[10]_10 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[9]_9 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [9]),
        .O(\FFTOutIm_FF_r[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [9]),
        .I1(\bank_B_regfile_r_reg[14]_14 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[13]_13 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [9]),
        .O(\FFTOutIm_FF_r[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [9]),
        .I1(\bank_A_regfile_r_reg[18]_50 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[17]_49 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [9]),
        .O(\FFTOutIm_FF_r[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [9]),
        .I1(\bank_A_regfile_r_reg[22]_54 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[21]_53 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [9]),
        .O(\FFTOutIm_FF_r[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [9]),
        .I1(\bank_A_regfile_r_reg[26]_58 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[25]_57 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [9]),
        .O(\FFTOutIm_FF_r[9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [9]),
        .I1(\bank_A_regfile_r_reg[30]_62 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[29]_61 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [9]),
        .O(\FFTOutIm_FF_r[9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [9]),
        .I1(\bank_A_regfile_r_reg[2]_34 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[1]_33 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [9]),
        .O(\FFTOutIm_FF_r[9]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [9]),
        .I1(\bank_A_regfile_r_reg[6]_38 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[5]_37 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [9]),
        .O(\FFTOutIm_FF_r[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [9]),
        .I1(\bank_A_regfile_r_reg[10]_42 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[9]_41 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [9]),
        .O(\FFTOutIm_FF_r[9]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutIm_FF_r[9]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [9]),
        .I1(\bank_A_regfile_r_reg[14]_46 [9]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[13]_45 [9]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [9]),
        .O(\FFTOutIm_FF_r[9]_i_29_n_0 ));
  MUXF7 \FFTOutIm_FF_r_reg[0]_i_10 
       (.I0(\FFTOutIm_FF_r[0]_i_22_n_0 ),
        .I1(\FFTOutIm_FF_r[0]_i_23_n_0 ),
        .O(\FFTOutIm_FF_r_reg[0]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[0]_i_11 
       (.I0(\FFTOutIm_FF_r[0]_i_24_n_0 ),
        .I1(\FFTOutIm_FF_r[0]_i_25_n_0 ),
        .O(\FFTOutIm_FF_r_reg[0]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[0]_i_12 
       (.I0(\FFTOutIm_FF_r[0]_i_26_n_0 ),
        .I1(\FFTOutIm_FF_r[0]_i_27_n_0 ),
        .O(\FFTOutIm_FF_r_reg[0]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[0]_i_13 
       (.I0(\FFTOutIm_FF_r[0]_i_28_n_0 ),
        .I1(\FFTOutIm_FF_r[0]_i_29_n_0 ),
        .O(\FFTOutIm_FF_r_reg[0]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutIm_FF_r_reg[0]_i_2 
       (.I0(\FFTOutIm_FF_r_reg[0]_i_6_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[0]_i_7_n_0 ),
        .O(\FFTOutIm_FF_r_reg[0]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[0]_i_3 
       (.I0(\FFTOutIm_FF_r_reg[0]_i_8_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[0]_i_9_n_0 ),
        .O(\FFTOutIm_FF_r_reg[0]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[0]_i_4 
       (.I0(\FFTOutIm_FF_r_reg[0]_i_10_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[0]_i_11_n_0 ),
        .O(\FFTOutIm_FF_r_reg[0]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[0]_i_5 
       (.I0(\FFTOutIm_FF_r_reg[0]_i_12_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[0]_i_13_n_0 ),
        .O(\FFTOutIm_FF_r_reg[0]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutIm_FF_r_reg[0]_i_6 
       (.I0(\FFTOutIm_FF_r[0]_i_14_n_0 ),
        .I1(\FFTOutIm_FF_r[0]_i_15_n_0 ),
        .O(\FFTOutIm_FF_r_reg[0]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[0]_i_7 
       (.I0(\FFTOutIm_FF_r[0]_i_16_n_0 ),
        .I1(\FFTOutIm_FF_r[0]_i_17_n_0 ),
        .O(\FFTOutIm_FF_r_reg[0]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[0]_i_8 
       (.I0(\FFTOutIm_FF_r[0]_i_18_n_0 ),
        .I1(\FFTOutIm_FF_r[0]_i_19_n_0 ),
        .O(\FFTOutIm_FF_r_reg[0]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[0]_i_9 
       (.I0(\FFTOutIm_FF_r[0]_i_20_n_0 ),
        .I1(\FFTOutIm_FF_r[0]_i_21_n_0 ),
        .O(\FFTOutIm_FF_r_reg[0]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[10]_i_10 
       (.I0(\FFTOutIm_FF_r[10]_i_22_n_0 ),
        .I1(\FFTOutIm_FF_r[10]_i_23_n_0 ),
        .O(\FFTOutIm_FF_r_reg[10]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[10]_i_11 
       (.I0(\FFTOutIm_FF_r[10]_i_24_n_0 ),
        .I1(\FFTOutIm_FF_r[10]_i_25_n_0 ),
        .O(\FFTOutIm_FF_r_reg[10]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[10]_i_12 
       (.I0(\FFTOutIm_FF_r[10]_i_26_n_0 ),
        .I1(\FFTOutIm_FF_r[10]_i_27_n_0 ),
        .O(\FFTOutIm_FF_r_reg[10]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[10]_i_13 
       (.I0(\FFTOutIm_FF_r[10]_i_28_n_0 ),
        .I1(\FFTOutIm_FF_r[10]_i_29_n_0 ),
        .O(\FFTOutIm_FF_r_reg[10]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutIm_FF_r_reg[10]_i_2 
       (.I0(\FFTOutIm_FF_r_reg[10]_i_6_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[10]_i_7_n_0 ),
        .O(\FFTOutIm_FF_r_reg[10]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[10]_i_3 
       (.I0(\FFTOutIm_FF_r_reg[10]_i_8_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[10]_i_9_n_0 ),
        .O(\FFTOutIm_FF_r_reg[10]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[10]_i_4 
       (.I0(\FFTOutIm_FF_r_reg[10]_i_10_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[10]_i_11_n_0 ),
        .O(\FFTOutIm_FF_r_reg[10]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[10]_i_5 
       (.I0(\FFTOutIm_FF_r_reg[10]_i_12_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[10]_i_13_n_0 ),
        .O(\FFTOutIm_FF_r_reg[10]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutIm_FF_r_reg[10]_i_6 
       (.I0(\FFTOutIm_FF_r[10]_i_14_n_0 ),
        .I1(\FFTOutIm_FF_r[10]_i_15_n_0 ),
        .O(\FFTOutIm_FF_r_reg[10]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[10]_i_7 
       (.I0(\FFTOutIm_FF_r[10]_i_16_n_0 ),
        .I1(\FFTOutIm_FF_r[10]_i_17_n_0 ),
        .O(\FFTOutIm_FF_r_reg[10]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[10]_i_8 
       (.I0(\FFTOutIm_FF_r[10]_i_18_n_0 ),
        .I1(\FFTOutIm_FF_r[10]_i_19_n_0 ),
        .O(\FFTOutIm_FF_r_reg[10]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[10]_i_9 
       (.I0(\FFTOutIm_FF_r[10]_i_20_n_0 ),
        .I1(\FFTOutIm_FF_r[10]_i_21_n_0 ),
        .O(\FFTOutIm_FF_r_reg[10]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[1]_i_10 
       (.I0(\FFTOutIm_FF_r[1]_i_22_n_0 ),
        .I1(\FFTOutIm_FF_r[1]_i_23_n_0 ),
        .O(\FFTOutIm_FF_r_reg[1]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[1]_i_11 
       (.I0(\FFTOutIm_FF_r[1]_i_24_n_0 ),
        .I1(\FFTOutIm_FF_r[1]_i_25_n_0 ),
        .O(\FFTOutIm_FF_r_reg[1]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[1]_i_12 
       (.I0(\FFTOutIm_FF_r[1]_i_26_n_0 ),
        .I1(\FFTOutIm_FF_r[1]_i_27_n_0 ),
        .O(\FFTOutIm_FF_r_reg[1]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[1]_i_13 
       (.I0(\FFTOutIm_FF_r[1]_i_28_n_0 ),
        .I1(\FFTOutIm_FF_r[1]_i_29_n_0 ),
        .O(\FFTOutIm_FF_r_reg[1]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutIm_FF_r_reg[1]_i_2 
       (.I0(\FFTOutIm_FF_r_reg[1]_i_6_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[1]_i_7_n_0 ),
        .O(\FFTOutIm_FF_r_reg[1]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[1]_i_3 
       (.I0(\FFTOutIm_FF_r_reg[1]_i_8_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[1]_i_9_n_0 ),
        .O(\FFTOutIm_FF_r_reg[1]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[1]_i_4 
       (.I0(\FFTOutIm_FF_r_reg[1]_i_10_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[1]_i_11_n_0 ),
        .O(\FFTOutIm_FF_r_reg[1]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[1]_i_5 
       (.I0(\FFTOutIm_FF_r_reg[1]_i_12_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[1]_i_13_n_0 ),
        .O(\FFTOutIm_FF_r_reg[1]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutIm_FF_r_reg[1]_i_6 
       (.I0(\FFTOutIm_FF_r[1]_i_14_n_0 ),
        .I1(\FFTOutIm_FF_r[1]_i_15_n_0 ),
        .O(\FFTOutIm_FF_r_reg[1]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[1]_i_7 
       (.I0(\FFTOutIm_FF_r[1]_i_16_n_0 ),
        .I1(\FFTOutIm_FF_r[1]_i_17_n_0 ),
        .O(\FFTOutIm_FF_r_reg[1]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[1]_i_8 
       (.I0(\FFTOutIm_FF_r[1]_i_18_n_0 ),
        .I1(\FFTOutIm_FF_r[1]_i_19_n_0 ),
        .O(\FFTOutIm_FF_r_reg[1]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[1]_i_9 
       (.I0(\FFTOutIm_FF_r[1]_i_20_n_0 ),
        .I1(\FFTOutIm_FF_r[1]_i_21_n_0 ),
        .O(\FFTOutIm_FF_r_reg[1]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[2]_i_10 
       (.I0(\FFTOutIm_FF_r[2]_i_22_n_0 ),
        .I1(\FFTOutIm_FF_r[2]_i_23_n_0 ),
        .O(\FFTOutIm_FF_r_reg[2]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[2]_i_11 
       (.I0(\FFTOutIm_FF_r[2]_i_24_n_0 ),
        .I1(\FFTOutIm_FF_r[2]_i_25_n_0 ),
        .O(\FFTOutIm_FF_r_reg[2]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[2]_i_12 
       (.I0(\FFTOutIm_FF_r[2]_i_26_n_0 ),
        .I1(\FFTOutIm_FF_r[2]_i_27_n_0 ),
        .O(\FFTOutIm_FF_r_reg[2]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[2]_i_13 
       (.I0(\FFTOutIm_FF_r[2]_i_28_n_0 ),
        .I1(\FFTOutIm_FF_r[2]_i_29_n_0 ),
        .O(\FFTOutIm_FF_r_reg[2]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutIm_FF_r_reg[2]_i_2 
       (.I0(\FFTOutIm_FF_r_reg[2]_i_6_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[2]_i_7_n_0 ),
        .O(\FFTOutIm_FF_r_reg[2]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[2]_i_3 
       (.I0(\FFTOutIm_FF_r_reg[2]_i_8_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[2]_i_9_n_0 ),
        .O(\FFTOutIm_FF_r_reg[2]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[2]_i_4 
       (.I0(\FFTOutIm_FF_r_reg[2]_i_10_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[2]_i_11_n_0 ),
        .O(\FFTOutIm_FF_r_reg[2]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[2]_i_5 
       (.I0(\FFTOutIm_FF_r_reg[2]_i_12_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[2]_i_13_n_0 ),
        .O(\FFTOutIm_FF_r_reg[2]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutIm_FF_r_reg[2]_i_6 
       (.I0(\FFTOutIm_FF_r[2]_i_14_n_0 ),
        .I1(\FFTOutIm_FF_r[2]_i_15_n_0 ),
        .O(\FFTOutIm_FF_r_reg[2]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[2]_i_7 
       (.I0(\FFTOutIm_FF_r[2]_i_16_n_0 ),
        .I1(\FFTOutIm_FF_r[2]_i_17_n_0 ),
        .O(\FFTOutIm_FF_r_reg[2]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[2]_i_8 
       (.I0(\FFTOutIm_FF_r[2]_i_18_n_0 ),
        .I1(\FFTOutIm_FF_r[2]_i_19_n_0 ),
        .O(\FFTOutIm_FF_r_reg[2]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[2]_i_9 
       (.I0(\FFTOutIm_FF_r[2]_i_20_n_0 ),
        .I1(\FFTOutIm_FF_r[2]_i_21_n_0 ),
        .O(\FFTOutIm_FF_r_reg[2]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[3]_i_10 
       (.I0(\FFTOutIm_FF_r[3]_i_22_n_0 ),
        .I1(\FFTOutIm_FF_r[3]_i_23_n_0 ),
        .O(\FFTOutIm_FF_r_reg[3]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[3]_i_11 
       (.I0(\FFTOutIm_FF_r[3]_i_24_n_0 ),
        .I1(\FFTOutIm_FF_r[3]_i_25_n_0 ),
        .O(\FFTOutIm_FF_r_reg[3]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[3]_i_12 
       (.I0(\FFTOutIm_FF_r[3]_i_26_n_0 ),
        .I1(\FFTOutIm_FF_r[3]_i_27_n_0 ),
        .O(\FFTOutIm_FF_r_reg[3]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[3]_i_13 
       (.I0(\FFTOutIm_FF_r[3]_i_28_n_0 ),
        .I1(\FFTOutIm_FF_r[3]_i_29_n_0 ),
        .O(\FFTOutIm_FF_r_reg[3]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutIm_FF_r_reg[3]_i_2 
       (.I0(\FFTOutIm_FF_r_reg[3]_i_6_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[3]_i_7_n_0 ),
        .O(\FFTOutIm_FF_r_reg[3]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[3]_i_3 
       (.I0(\FFTOutIm_FF_r_reg[3]_i_8_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[3]_i_9_n_0 ),
        .O(\FFTOutIm_FF_r_reg[3]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[3]_i_4 
       (.I0(\FFTOutIm_FF_r_reg[3]_i_10_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[3]_i_11_n_0 ),
        .O(\FFTOutIm_FF_r_reg[3]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[3]_i_5 
       (.I0(\FFTOutIm_FF_r_reg[3]_i_12_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[3]_i_13_n_0 ),
        .O(\FFTOutIm_FF_r_reg[3]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutIm_FF_r_reg[3]_i_6 
       (.I0(\FFTOutIm_FF_r[3]_i_14_n_0 ),
        .I1(\FFTOutIm_FF_r[3]_i_15_n_0 ),
        .O(\FFTOutIm_FF_r_reg[3]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[3]_i_7 
       (.I0(\FFTOutIm_FF_r[3]_i_16_n_0 ),
        .I1(\FFTOutIm_FF_r[3]_i_17_n_0 ),
        .O(\FFTOutIm_FF_r_reg[3]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[3]_i_8 
       (.I0(\FFTOutIm_FF_r[3]_i_18_n_0 ),
        .I1(\FFTOutIm_FF_r[3]_i_19_n_0 ),
        .O(\FFTOutIm_FF_r_reg[3]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[3]_i_9 
       (.I0(\FFTOutIm_FF_r[3]_i_20_n_0 ),
        .I1(\FFTOutIm_FF_r[3]_i_21_n_0 ),
        .O(\FFTOutIm_FF_r_reg[3]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[4]_i_10 
       (.I0(\FFTOutIm_FF_r[4]_i_22_n_0 ),
        .I1(\FFTOutIm_FF_r[4]_i_23_n_0 ),
        .O(\FFTOutIm_FF_r_reg[4]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[4]_i_11 
       (.I0(\FFTOutIm_FF_r[4]_i_24_n_0 ),
        .I1(\FFTOutIm_FF_r[4]_i_25_n_0 ),
        .O(\FFTOutIm_FF_r_reg[4]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[4]_i_12 
       (.I0(\FFTOutIm_FF_r[4]_i_26_n_0 ),
        .I1(\FFTOutIm_FF_r[4]_i_27_n_0 ),
        .O(\FFTOutIm_FF_r_reg[4]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[4]_i_13 
       (.I0(\FFTOutIm_FF_r[4]_i_28_n_0 ),
        .I1(\FFTOutIm_FF_r[4]_i_29_n_0 ),
        .O(\FFTOutIm_FF_r_reg[4]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutIm_FF_r_reg[4]_i_2 
       (.I0(\FFTOutIm_FF_r_reg[4]_i_6_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[4]_i_7_n_0 ),
        .O(\FFTOutIm_FF_r_reg[4]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[4]_i_3 
       (.I0(\FFTOutIm_FF_r_reg[4]_i_8_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[4]_i_9_n_0 ),
        .O(\FFTOutIm_FF_r_reg[4]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[4]_i_4 
       (.I0(\FFTOutIm_FF_r_reg[4]_i_10_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[4]_i_11_n_0 ),
        .O(\FFTOutIm_FF_r_reg[4]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[4]_i_5 
       (.I0(\FFTOutIm_FF_r_reg[4]_i_12_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[4]_i_13_n_0 ),
        .O(\FFTOutIm_FF_r_reg[4]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutIm_FF_r_reg[4]_i_6 
       (.I0(\FFTOutIm_FF_r[4]_i_14_n_0 ),
        .I1(\FFTOutIm_FF_r[4]_i_15_n_0 ),
        .O(\FFTOutIm_FF_r_reg[4]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[4]_i_7 
       (.I0(\FFTOutIm_FF_r[4]_i_16_n_0 ),
        .I1(\FFTOutIm_FF_r[4]_i_17_n_0 ),
        .O(\FFTOutIm_FF_r_reg[4]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[4]_i_8 
       (.I0(\FFTOutIm_FF_r[4]_i_18_n_0 ),
        .I1(\FFTOutIm_FF_r[4]_i_19_n_0 ),
        .O(\FFTOutIm_FF_r_reg[4]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[4]_i_9 
       (.I0(\FFTOutIm_FF_r[4]_i_20_n_0 ),
        .I1(\FFTOutIm_FF_r[4]_i_21_n_0 ),
        .O(\FFTOutIm_FF_r_reg[4]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[5]_i_10 
       (.I0(\FFTOutIm_FF_r[5]_i_22_n_0 ),
        .I1(\FFTOutIm_FF_r[5]_i_23_n_0 ),
        .O(\FFTOutIm_FF_r_reg[5]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[5]_i_11 
       (.I0(\FFTOutIm_FF_r[5]_i_24_n_0 ),
        .I1(\FFTOutIm_FF_r[5]_i_25_n_0 ),
        .O(\FFTOutIm_FF_r_reg[5]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[5]_i_12 
       (.I0(\FFTOutIm_FF_r[5]_i_26_n_0 ),
        .I1(\FFTOutIm_FF_r[5]_i_27_n_0 ),
        .O(\FFTOutIm_FF_r_reg[5]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[5]_i_13 
       (.I0(\FFTOutIm_FF_r[5]_i_28_n_0 ),
        .I1(\FFTOutIm_FF_r[5]_i_29_n_0 ),
        .O(\FFTOutIm_FF_r_reg[5]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutIm_FF_r_reg[5]_i_2 
       (.I0(\FFTOutIm_FF_r_reg[5]_i_6_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[5]_i_7_n_0 ),
        .O(\FFTOutIm_FF_r_reg[5]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[5]_i_3 
       (.I0(\FFTOutIm_FF_r_reg[5]_i_8_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[5]_i_9_n_0 ),
        .O(\FFTOutIm_FF_r_reg[5]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[5]_i_4 
       (.I0(\FFTOutIm_FF_r_reg[5]_i_10_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[5]_i_11_n_0 ),
        .O(\FFTOutIm_FF_r_reg[5]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[5]_i_5 
       (.I0(\FFTOutIm_FF_r_reg[5]_i_12_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[5]_i_13_n_0 ),
        .O(\FFTOutIm_FF_r_reg[5]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutIm_FF_r_reg[5]_i_6 
       (.I0(\FFTOutIm_FF_r[5]_i_14_n_0 ),
        .I1(\FFTOutIm_FF_r[5]_i_15_n_0 ),
        .O(\FFTOutIm_FF_r_reg[5]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[5]_i_7 
       (.I0(\FFTOutIm_FF_r[5]_i_16_n_0 ),
        .I1(\FFTOutIm_FF_r[5]_i_17_n_0 ),
        .O(\FFTOutIm_FF_r_reg[5]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[5]_i_8 
       (.I0(\FFTOutIm_FF_r[5]_i_18_n_0 ),
        .I1(\FFTOutIm_FF_r[5]_i_19_n_0 ),
        .O(\FFTOutIm_FF_r_reg[5]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[5]_i_9 
       (.I0(\FFTOutIm_FF_r[5]_i_20_n_0 ),
        .I1(\FFTOutIm_FF_r[5]_i_21_n_0 ),
        .O(\FFTOutIm_FF_r_reg[5]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[6]_i_10 
       (.I0(\FFTOutIm_FF_r[6]_i_22_n_0 ),
        .I1(\FFTOutIm_FF_r[6]_i_23_n_0 ),
        .O(\FFTOutIm_FF_r_reg[6]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[6]_i_11 
       (.I0(\FFTOutIm_FF_r[6]_i_24_n_0 ),
        .I1(\FFTOutIm_FF_r[6]_i_25_n_0 ),
        .O(\FFTOutIm_FF_r_reg[6]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[6]_i_12 
       (.I0(\FFTOutIm_FF_r[6]_i_26_n_0 ),
        .I1(\FFTOutIm_FF_r[6]_i_27_n_0 ),
        .O(\FFTOutIm_FF_r_reg[6]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[6]_i_13 
       (.I0(\FFTOutIm_FF_r[6]_i_28_n_0 ),
        .I1(\FFTOutIm_FF_r[6]_i_29_n_0 ),
        .O(\FFTOutIm_FF_r_reg[6]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutIm_FF_r_reg[6]_i_2 
       (.I0(\FFTOutIm_FF_r_reg[6]_i_6_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[6]_i_7_n_0 ),
        .O(\FFTOutIm_FF_r_reg[6]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[6]_i_3 
       (.I0(\FFTOutIm_FF_r_reg[6]_i_8_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[6]_i_9_n_0 ),
        .O(\FFTOutIm_FF_r_reg[6]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[6]_i_4 
       (.I0(\FFTOutIm_FF_r_reg[6]_i_10_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[6]_i_11_n_0 ),
        .O(\FFTOutIm_FF_r_reg[6]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[6]_i_5 
       (.I0(\FFTOutIm_FF_r_reg[6]_i_12_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[6]_i_13_n_0 ),
        .O(\FFTOutIm_FF_r_reg[6]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutIm_FF_r_reg[6]_i_6 
       (.I0(\FFTOutIm_FF_r[6]_i_14_n_0 ),
        .I1(\FFTOutIm_FF_r[6]_i_15_n_0 ),
        .O(\FFTOutIm_FF_r_reg[6]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[6]_i_7 
       (.I0(\FFTOutIm_FF_r[6]_i_16_n_0 ),
        .I1(\FFTOutIm_FF_r[6]_i_17_n_0 ),
        .O(\FFTOutIm_FF_r_reg[6]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[6]_i_8 
       (.I0(\FFTOutIm_FF_r[6]_i_18_n_0 ),
        .I1(\FFTOutIm_FF_r[6]_i_19_n_0 ),
        .O(\FFTOutIm_FF_r_reg[6]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[6]_i_9 
       (.I0(\FFTOutIm_FF_r[6]_i_20_n_0 ),
        .I1(\FFTOutIm_FF_r[6]_i_21_n_0 ),
        .O(\FFTOutIm_FF_r_reg[6]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[7]_i_10 
       (.I0(\FFTOutIm_FF_r[7]_i_22_n_0 ),
        .I1(\FFTOutIm_FF_r[7]_i_23_n_0 ),
        .O(\FFTOutIm_FF_r_reg[7]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[7]_i_11 
       (.I0(\FFTOutIm_FF_r[7]_i_24_n_0 ),
        .I1(\FFTOutIm_FF_r[7]_i_25_n_0 ),
        .O(\FFTOutIm_FF_r_reg[7]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[7]_i_12 
       (.I0(\FFTOutIm_FF_r[7]_i_26_n_0 ),
        .I1(\FFTOutIm_FF_r[7]_i_27_n_0 ),
        .O(\FFTOutIm_FF_r_reg[7]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[7]_i_13 
       (.I0(\FFTOutIm_FF_r[7]_i_28_n_0 ),
        .I1(\FFTOutIm_FF_r[7]_i_29_n_0 ),
        .O(\FFTOutIm_FF_r_reg[7]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutIm_FF_r_reg[7]_i_2 
       (.I0(\FFTOutIm_FF_r_reg[7]_i_6_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[7]_i_7_n_0 ),
        .O(\FFTOutIm_FF_r_reg[7]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[7]_i_3 
       (.I0(\FFTOutIm_FF_r_reg[7]_i_8_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[7]_i_9_n_0 ),
        .O(\FFTOutIm_FF_r_reg[7]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[7]_i_4 
       (.I0(\FFTOutIm_FF_r_reg[7]_i_10_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[7]_i_11_n_0 ),
        .O(\FFTOutIm_FF_r_reg[7]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[7]_i_5 
       (.I0(\FFTOutIm_FF_r_reg[7]_i_12_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[7]_i_13_n_0 ),
        .O(\FFTOutIm_FF_r_reg[7]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutIm_FF_r_reg[7]_i_6 
       (.I0(\FFTOutIm_FF_r[7]_i_14_n_0 ),
        .I1(\FFTOutIm_FF_r[7]_i_15_n_0 ),
        .O(\FFTOutIm_FF_r_reg[7]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[7]_i_7 
       (.I0(\FFTOutIm_FF_r[7]_i_16_n_0 ),
        .I1(\FFTOutIm_FF_r[7]_i_17_n_0 ),
        .O(\FFTOutIm_FF_r_reg[7]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[7]_i_8 
       (.I0(\FFTOutIm_FF_r[7]_i_18_n_0 ),
        .I1(\FFTOutIm_FF_r[7]_i_19_n_0 ),
        .O(\FFTOutIm_FF_r_reg[7]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[7]_i_9 
       (.I0(\FFTOutIm_FF_r[7]_i_20_n_0 ),
        .I1(\FFTOutIm_FF_r[7]_i_21_n_0 ),
        .O(\FFTOutIm_FF_r_reg[7]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[8]_i_10 
       (.I0(\FFTOutIm_FF_r[8]_i_22_n_0 ),
        .I1(\FFTOutIm_FF_r[8]_i_23_n_0 ),
        .O(\FFTOutIm_FF_r_reg[8]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[8]_i_11 
       (.I0(\FFTOutIm_FF_r[8]_i_24_n_0 ),
        .I1(\FFTOutIm_FF_r[8]_i_25_n_0 ),
        .O(\FFTOutIm_FF_r_reg[8]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[8]_i_12 
       (.I0(\FFTOutIm_FF_r[8]_i_26_n_0 ),
        .I1(\FFTOutIm_FF_r[8]_i_27_n_0 ),
        .O(\FFTOutIm_FF_r_reg[8]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[8]_i_13 
       (.I0(\FFTOutIm_FF_r[8]_i_28_n_0 ),
        .I1(\FFTOutIm_FF_r[8]_i_29_n_0 ),
        .O(\FFTOutIm_FF_r_reg[8]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutIm_FF_r_reg[8]_i_2 
       (.I0(\FFTOutIm_FF_r_reg[8]_i_6_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[8]_i_7_n_0 ),
        .O(\FFTOutIm_FF_r_reg[8]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[8]_i_3 
       (.I0(\FFTOutIm_FF_r_reg[8]_i_8_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[8]_i_9_n_0 ),
        .O(\FFTOutIm_FF_r_reg[8]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[8]_i_4 
       (.I0(\FFTOutIm_FF_r_reg[8]_i_10_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[8]_i_11_n_0 ),
        .O(\FFTOutIm_FF_r_reg[8]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[8]_i_5 
       (.I0(\FFTOutIm_FF_r_reg[8]_i_12_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[8]_i_13_n_0 ),
        .O(\FFTOutIm_FF_r_reg[8]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutIm_FF_r_reg[8]_i_6 
       (.I0(\FFTOutIm_FF_r[8]_i_14_n_0 ),
        .I1(\FFTOutIm_FF_r[8]_i_15_n_0 ),
        .O(\FFTOutIm_FF_r_reg[8]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[8]_i_7 
       (.I0(\FFTOutIm_FF_r[8]_i_16_n_0 ),
        .I1(\FFTOutIm_FF_r[8]_i_17_n_0 ),
        .O(\FFTOutIm_FF_r_reg[8]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[8]_i_8 
       (.I0(\FFTOutIm_FF_r[8]_i_18_n_0 ),
        .I1(\FFTOutIm_FF_r[8]_i_19_n_0 ),
        .O(\FFTOutIm_FF_r_reg[8]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[8]_i_9 
       (.I0(\FFTOutIm_FF_r[8]_i_20_n_0 ),
        .I1(\FFTOutIm_FF_r[8]_i_21_n_0 ),
        .O(\FFTOutIm_FF_r_reg[8]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[9]_i_10 
       (.I0(\FFTOutIm_FF_r[9]_i_22_n_0 ),
        .I1(\FFTOutIm_FF_r[9]_i_23_n_0 ),
        .O(\FFTOutIm_FF_r_reg[9]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[9]_i_11 
       (.I0(\FFTOutIm_FF_r[9]_i_24_n_0 ),
        .I1(\FFTOutIm_FF_r[9]_i_25_n_0 ),
        .O(\FFTOutIm_FF_r_reg[9]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[9]_i_12 
       (.I0(\FFTOutIm_FF_r[9]_i_26_n_0 ),
        .I1(\FFTOutIm_FF_r[9]_i_27_n_0 ),
        .O(\FFTOutIm_FF_r_reg[9]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[9]_i_13 
       (.I0(\FFTOutIm_FF_r[9]_i_28_n_0 ),
        .I1(\FFTOutIm_FF_r[9]_i_29_n_0 ),
        .O(\FFTOutIm_FF_r_reg[9]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutIm_FF_r_reg[9]_i_2 
       (.I0(\FFTOutIm_FF_r_reg[9]_i_6_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[9]_i_7_n_0 ),
        .O(\FFTOutIm_FF_r_reg[9]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[9]_i_3 
       (.I0(\FFTOutIm_FF_r_reg[9]_i_8_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[9]_i_9_n_0 ),
        .O(\FFTOutIm_FF_r_reg[9]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[9]_i_4 
       (.I0(\FFTOutIm_FF_r_reg[9]_i_10_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[9]_i_11_n_0 ),
        .O(\FFTOutIm_FF_r_reg[9]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutIm_FF_r_reg[9]_i_5 
       (.I0(\FFTOutIm_FF_r_reg[9]_i_12_n_0 ),
        .I1(\FFTOutIm_FF_r_reg[9]_i_13_n_0 ),
        .O(\FFTOutIm_FF_r_reg[9]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutIm_FF_r_reg[9]_i_6 
       (.I0(\FFTOutIm_FF_r[9]_i_14_n_0 ),
        .I1(\FFTOutIm_FF_r[9]_i_15_n_0 ),
        .O(\FFTOutIm_FF_r_reg[9]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[9]_i_7 
       (.I0(\FFTOutIm_FF_r[9]_i_16_n_0 ),
        .I1(\FFTOutIm_FF_r[9]_i_17_n_0 ),
        .O(\FFTOutIm_FF_r_reg[9]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[9]_i_8 
       (.I0(\FFTOutIm_FF_r[9]_i_18_n_0 ),
        .I1(\FFTOutIm_FF_r[9]_i_19_n_0 ),
        .O(\FFTOutIm_FF_r_reg[9]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutIm_FF_r_reg[9]_i_9 
       (.I0(\FFTOutIm_FF_r[9]_i_20_n_0 ),
        .I1(\FFTOutIm_FF_r[9]_i_21_n_0 ),
        .O(\FFTOutIm_FF_r_reg[9]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutRe_FF_r[0]_i_1 
       (.I0(\FFTOutRe_FF_r_reg[0]_i_2_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[0]_i_3_n_0 ),
        .I2(\FFTOutRe_FF_r_reg[0]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutRe_FF_r_reg[0]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [11]),
        .I1(\bank_B_regfile_r_reg[18]_18 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[17]_17 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [11]),
        .O(\FFTOutRe_FF_r[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [11]),
        .I1(\bank_B_regfile_r_reg[22]_22 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[21]_21 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [11]),
        .O(\FFTOutRe_FF_r[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [11]),
        .I1(\bank_B_regfile_r_reg[26]_26 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[25]_25 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [11]),
        .O(\FFTOutRe_FF_r[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [11]),
        .I1(\bank_B_regfile_r_reg[30]_30 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[29]_29 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [11]),
        .O(\FFTOutRe_FF_r[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [11]),
        .I1(\bank_B_regfile_r_reg[2]_2 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[1]_1 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [11]),
        .O(\FFTOutRe_FF_r[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [11]),
        .I1(\bank_B_regfile_r_reg[6]_6 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[5]_5 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [11]),
        .O(\FFTOutRe_FF_r[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [11]),
        .I1(\bank_B_regfile_r_reg[10]_10 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[9]_9 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [11]),
        .O(\FFTOutRe_FF_r[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [11]),
        .I1(\bank_B_regfile_r_reg[14]_14 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[13]_13 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [11]),
        .O(\FFTOutRe_FF_r[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [11]),
        .I1(\bank_A_regfile_r_reg[18]_50 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[17]_49 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [11]),
        .O(\FFTOutRe_FF_r[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [11]),
        .I1(\bank_A_regfile_r_reg[22]_54 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[21]_53 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [11]),
        .O(\FFTOutRe_FF_r[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [11]),
        .I1(\bank_A_regfile_r_reg[26]_58 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[25]_57 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [11]),
        .O(\FFTOutRe_FF_r[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [11]),
        .I1(\bank_A_regfile_r_reg[30]_62 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[29]_61 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [11]),
        .O(\FFTOutRe_FF_r[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [11]),
        .I1(\bank_A_regfile_r_reg[2]_34 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[1]_33 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [11]),
        .O(\FFTOutRe_FF_r[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [11]),
        .I1(\bank_A_regfile_r_reg[6]_38 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[5]_37 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [11]),
        .O(\FFTOutRe_FF_r[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [11]),
        .I1(\bank_A_regfile_r_reg[10]_42 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[9]_41 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [11]),
        .O(\FFTOutRe_FF_r[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[0]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [11]),
        .I1(\bank_A_regfile_r_reg[14]_46 [11]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[13]_45 [11]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [11]),
        .O(\FFTOutRe_FF_r[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutRe_FF_r[10]_i_1 
       (.I0(\FFTOutRe_FF_r_reg[10]_i_2_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[10]_i_3_n_0 ),
        .I2(\FFTOutRe_FF_r_reg[10]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutRe_FF_r_reg[10]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [21]),
        .I1(\bank_B_regfile_r_reg[18]_18 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[17]_17 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [21]),
        .O(\FFTOutRe_FF_r[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [21]),
        .I1(\bank_B_regfile_r_reg[22]_22 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[21]_21 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [21]),
        .O(\FFTOutRe_FF_r[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [21]),
        .I1(\bank_B_regfile_r_reg[26]_26 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[25]_25 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [21]),
        .O(\FFTOutRe_FF_r[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [21]),
        .I1(\bank_B_regfile_r_reg[30]_30 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[29]_29 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [21]),
        .O(\FFTOutRe_FF_r[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [21]),
        .I1(\bank_B_regfile_r_reg[2]_2 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[1]_1 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [21]),
        .O(\FFTOutRe_FF_r[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [21]),
        .I1(\bank_B_regfile_r_reg[6]_6 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[5]_5 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [21]),
        .O(\FFTOutRe_FF_r[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [21]),
        .I1(\bank_B_regfile_r_reg[10]_10 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[9]_9 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [21]),
        .O(\FFTOutRe_FF_r[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [21]),
        .I1(\bank_B_regfile_r_reg[14]_14 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[13]_13 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [21]),
        .O(\FFTOutRe_FF_r[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [21]),
        .I1(\bank_A_regfile_r_reg[18]_50 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[17]_49 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [21]),
        .O(\FFTOutRe_FF_r[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [21]),
        .I1(\bank_A_regfile_r_reg[22]_54 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[21]_53 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [21]),
        .O(\FFTOutRe_FF_r[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [21]),
        .I1(\bank_A_regfile_r_reg[26]_58 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[25]_57 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [21]),
        .O(\FFTOutRe_FF_r[10]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [21]),
        .I1(\bank_A_regfile_r_reg[30]_62 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[29]_61 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [21]),
        .O(\FFTOutRe_FF_r[10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [21]),
        .I1(\bank_A_regfile_r_reg[2]_34 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[1]_33 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [21]),
        .O(\FFTOutRe_FF_r[10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [21]),
        .I1(\bank_A_regfile_r_reg[6]_38 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[5]_37 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [21]),
        .O(\FFTOutRe_FF_r[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [21]),
        .I1(\bank_A_regfile_r_reg[10]_42 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[9]_41 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [21]),
        .O(\FFTOutRe_FF_r[10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[10]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [21]),
        .I1(\bank_A_regfile_r_reg[14]_46 [21]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[13]_45 [21]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [21]),
        .O(\FFTOutRe_FF_r[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutRe_FF_r[1]_i_1 
       (.I0(\FFTOutRe_FF_r_reg[1]_i_2_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[1]_i_3_n_0 ),
        .I2(\FFTOutRe_FF_r_reg[1]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutRe_FF_r_reg[1]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [12]),
        .I1(\bank_B_regfile_r_reg[18]_18 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[17]_17 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [12]),
        .O(\FFTOutRe_FF_r[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [12]),
        .I1(\bank_B_regfile_r_reg[22]_22 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[21]_21 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [12]),
        .O(\FFTOutRe_FF_r[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [12]),
        .I1(\bank_B_regfile_r_reg[26]_26 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[25]_25 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [12]),
        .O(\FFTOutRe_FF_r[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [12]),
        .I1(\bank_B_regfile_r_reg[30]_30 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[29]_29 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [12]),
        .O(\FFTOutRe_FF_r[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [12]),
        .I1(\bank_B_regfile_r_reg[2]_2 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[1]_1 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [12]),
        .O(\FFTOutRe_FF_r[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [12]),
        .I1(\bank_B_regfile_r_reg[6]_6 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[5]_5 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [12]),
        .O(\FFTOutRe_FF_r[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [12]),
        .I1(\bank_B_regfile_r_reg[10]_10 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[9]_9 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [12]),
        .O(\FFTOutRe_FF_r[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [12]),
        .I1(\bank_B_regfile_r_reg[14]_14 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[13]_13 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [12]),
        .O(\FFTOutRe_FF_r[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [12]),
        .I1(\bank_A_regfile_r_reg[18]_50 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[17]_49 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [12]),
        .O(\FFTOutRe_FF_r[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [12]),
        .I1(\bank_A_regfile_r_reg[22]_54 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[21]_53 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [12]),
        .O(\FFTOutRe_FF_r[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [12]),
        .I1(\bank_A_regfile_r_reg[26]_58 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[25]_57 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [12]),
        .O(\FFTOutRe_FF_r[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [12]),
        .I1(\bank_A_regfile_r_reg[30]_62 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[29]_61 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [12]),
        .O(\FFTOutRe_FF_r[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [12]),
        .I1(\bank_A_regfile_r_reg[2]_34 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[1]_33 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [12]),
        .O(\FFTOutRe_FF_r[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [12]),
        .I1(\bank_A_regfile_r_reg[6]_38 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[5]_37 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [12]),
        .O(\FFTOutRe_FF_r[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [12]),
        .I1(\bank_A_regfile_r_reg[10]_42 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[9]_41 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [12]),
        .O(\FFTOutRe_FF_r[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[1]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [12]),
        .I1(\bank_A_regfile_r_reg[14]_46 [12]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[13]_45 [12]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [12]),
        .O(\FFTOutRe_FF_r[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutRe_FF_r[2]_i_1 
       (.I0(\FFTOutRe_FF_r_reg[2]_i_2_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[2]_i_3_n_0 ),
        .I2(\FFTOutRe_FF_r_reg[2]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutRe_FF_r_reg[2]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [13]),
        .I1(\bank_B_regfile_r_reg[18]_18 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[17]_17 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [13]),
        .O(\FFTOutRe_FF_r[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [13]),
        .I1(\bank_B_regfile_r_reg[22]_22 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[21]_21 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [13]),
        .O(\FFTOutRe_FF_r[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [13]),
        .I1(\bank_B_regfile_r_reg[26]_26 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[25]_25 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [13]),
        .O(\FFTOutRe_FF_r[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [13]),
        .I1(\bank_B_regfile_r_reg[30]_30 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[29]_29 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [13]),
        .O(\FFTOutRe_FF_r[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [13]),
        .I1(\bank_B_regfile_r_reg[2]_2 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[1]_1 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [13]),
        .O(\FFTOutRe_FF_r[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [13]),
        .I1(\bank_B_regfile_r_reg[6]_6 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[5]_5 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [13]),
        .O(\FFTOutRe_FF_r[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [13]),
        .I1(\bank_B_regfile_r_reg[10]_10 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[9]_9 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [13]),
        .O(\FFTOutRe_FF_r[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [13]),
        .I1(\bank_B_regfile_r_reg[14]_14 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_B_regfile_r_reg[13]_13 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [13]),
        .O(\FFTOutRe_FF_r[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [13]),
        .I1(\bank_A_regfile_r_reg[18]_50 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[17]_49 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [13]),
        .O(\FFTOutRe_FF_r[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [13]),
        .I1(\bank_A_regfile_r_reg[22]_54 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[21]_53 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [13]),
        .O(\FFTOutRe_FF_r[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [13]),
        .I1(\bank_A_regfile_r_reg[26]_58 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[25]_57 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [13]),
        .O(\FFTOutRe_FF_r[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [13]),
        .I1(\bank_A_regfile_r_reg[30]_62 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[29]_61 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [13]),
        .O(\FFTOutRe_FF_r[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [13]),
        .I1(\bank_A_regfile_r_reg[2]_34 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[1]_33 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [13]),
        .O(\FFTOutRe_FF_r[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [13]),
        .I1(\bank_A_regfile_r_reg[6]_38 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[5]_37 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [13]),
        .O(\FFTOutRe_FF_r[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [13]),
        .I1(\bank_A_regfile_r_reg[10]_42 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[9]_41 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [13]),
        .O(\FFTOutRe_FF_r[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[2]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [13]),
        .I1(\bank_A_regfile_r_reg[14]_46 [13]),
        .I2(\main_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[13]_45 [13]),
        .I4(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [13]),
        .O(\FFTOutRe_FF_r[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutRe_FF_r[3]_i_1 
       (.I0(\FFTOutRe_FF_r_reg[3]_i_2_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[3]_i_3_n_0 ),
        .I2(\FFTOutRe_FF_r_reg[3]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutRe_FF_r_reg[3]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [14]),
        .I1(\bank_B_regfile_r_reg[18]_18 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[17]_17 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [14]),
        .O(\FFTOutRe_FF_r[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [14]),
        .I1(\bank_B_regfile_r_reg[22]_22 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[21]_21 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [14]),
        .O(\FFTOutRe_FF_r[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [14]),
        .I1(\bank_B_regfile_r_reg[26]_26 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[25]_25 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [14]),
        .O(\FFTOutRe_FF_r[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [14]),
        .I1(\bank_B_regfile_r_reg[30]_30 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[29]_29 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [14]),
        .O(\FFTOutRe_FF_r[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [14]),
        .I1(\bank_B_regfile_r_reg[2]_2 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[1]_1 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [14]),
        .O(\FFTOutRe_FF_r[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [14]),
        .I1(\bank_B_regfile_r_reg[6]_6 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[5]_5 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [14]),
        .O(\FFTOutRe_FF_r[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [14]),
        .I1(\bank_B_regfile_r_reg[10]_10 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[9]_9 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [14]),
        .O(\FFTOutRe_FF_r[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [14]),
        .I1(\bank_B_regfile_r_reg[14]_14 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[13]_13 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [14]),
        .O(\FFTOutRe_FF_r[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [14]),
        .I1(\bank_A_regfile_r_reg[18]_50 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[17]_49 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [14]),
        .O(\FFTOutRe_FF_r[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [14]),
        .I1(\bank_A_regfile_r_reg[22]_54 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[21]_53 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [14]),
        .O(\FFTOutRe_FF_r[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [14]),
        .I1(\bank_A_regfile_r_reg[26]_58 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[25]_57 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [14]),
        .O(\FFTOutRe_FF_r[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [14]),
        .I1(\bank_A_regfile_r_reg[30]_62 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[29]_61 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [14]),
        .O(\FFTOutRe_FF_r[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [14]),
        .I1(\bank_A_regfile_r_reg[2]_34 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[1]_33 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [14]),
        .O(\FFTOutRe_FF_r[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [14]),
        .I1(\bank_A_regfile_r_reg[6]_38 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[5]_37 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [14]),
        .O(\FFTOutRe_FF_r[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [14]),
        .I1(\bank_A_regfile_r_reg[10]_42 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[9]_41 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [14]),
        .O(\FFTOutRe_FF_r[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[3]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [14]),
        .I1(\bank_A_regfile_r_reg[14]_46 [14]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[13]_45 [14]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [14]),
        .O(\FFTOutRe_FF_r[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutRe_FF_r[4]_i_1 
       (.I0(\FFTOutRe_FF_r_reg[4]_i_2_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[4]_i_3_n_0 ),
        .I2(\FFTOutRe_FF_r_reg[4]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutRe_FF_r_reg[4]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [15]),
        .I1(\bank_B_regfile_r_reg[18]_18 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[17]_17 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [15]),
        .O(\FFTOutRe_FF_r[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [15]),
        .I1(\bank_B_regfile_r_reg[22]_22 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[21]_21 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [15]),
        .O(\FFTOutRe_FF_r[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [15]),
        .I1(\bank_B_regfile_r_reg[26]_26 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[25]_25 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [15]),
        .O(\FFTOutRe_FF_r[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [15]),
        .I1(\bank_B_regfile_r_reg[30]_30 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[29]_29 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [15]),
        .O(\FFTOutRe_FF_r[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [15]),
        .I1(\bank_B_regfile_r_reg[2]_2 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[1]_1 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [15]),
        .O(\FFTOutRe_FF_r[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [15]),
        .I1(\bank_B_regfile_r_reg[6]_6 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[5]_5 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [15]),
        .O(\FFTOutRe_FF_r[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [15]),
        .I1(\bank_B_regfile_r_reg[10]_10 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[9]_9 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [15]),
        .O(\FFTOutRe_FF_r[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [15]),
        .I1(\bank_B_regfile_r_reg[14]_14 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[13]_13 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [15]),
        .O(\FFTOutRe_FF_r[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [15]),
        .I1(\bank_A_regfile_r_reg[18]_50 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[17]_49 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [15]),
        .O(\FFTOutRe_FF_r[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [15]),
        .I1(\bank_A_regfile_r_reg[22]_54 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[21]_53 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [15]),
        .O(\FFTOutRe_FF_r[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [15]),
        .I1(\bank_A_regfile_r_reg[26]_58 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[25]_57 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [15]),
        .O(\FFTOutRe_FF_r[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [15]),
        .I1(\bank_A_regfile_r_reg[30]_62 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[29]_61 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [15]),
        .O(\FFTOutRe_FF_r[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [15]),
        .I1(\bank_A_regfile_r_reg[2]_34 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[1]_33 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [15]),
        .O(\FFTOutRe_FF_r[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [15]),
        .I1(\bank_A_regfile_r_reg[6]_38 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[5]_37 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [15]),
        .O(\FFTOutRe_FF_r[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [15]),
        .I1(\bank_A_regfile_r_reg[10]_42 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[9]_41 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [15]),
        .O(\FFTOutRe_FF_r[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[4]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [15]),
        .I1(\bank_A_regfile_r_reg[14]_46 [15]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[13]_45 [15]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [15]),
        .O(\FFTOutRe_FF_r[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutRe_FF_r[5]_i_1 
       (.I0(\FFTOutRe_FF_r_reg[5]_i_2_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[5]_i_3_n_0 ),
        .I2(\FFTOutRe_FF_r_reg[5]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutRe_FF_r_reg[5]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [16]),
        .I1(\bank_B_regfile_r_reg[18]_18 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[17]_17 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [16]),
        .O(\FFTOutRe_FF_r[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [16]),
        .I1(\bank_B_regfile_r_reg[22]_22 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[21]_21 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [16]),
        .O(\FFTOutRe_FF_r[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [16]),
        .I1(\bank_B_regfile_r_reg[26]_26 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[25]_25 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [16]),
        .O(\FFTOutRe_FF_r[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [16]),
        .I1(\bank_B_regfile_r_reg[30]_30 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[29]_29 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [16]),
        .O(\FFTOutRe_FF_r[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [16]),
        .I1(\bank_B_regfile_r_reg[2]_2 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[1]_1 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [16]),
        .O(\FFTOutRe_FF_r[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [16]),
        .I1(\bank_B_regfile_r_reg[6]_6 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[5]_5 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [16]),
        .O(\FFTOutRe_FF_r[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [16]),
        .I1(\bank_B_regfile_r_reg[10]_10 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[9]_9 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [16]),
        .O(\FFTOutRe_FF_r[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [16]),
        .I1(\bank_B_regfile_r_reg[14]_14 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[13]_13 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [16]),
        .O(\FFTOutRe_FF_r[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [16]),
        .I1(\bank_A_regfile_r_reg[18]_50 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[17]_49 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [16]),
        .O(\FFTOutRe_FF_r[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [16]),
        .I1(\bank_A_regfile_r_reg[22]_54 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[21]_53 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [16]),
        .O(\FFTOutRe_FF_r[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [16]),
        .I1(\bank_A_regfile_r_reg[26]_58 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[25]_57 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [16]),
        .O(\FFTOutRe_FF_r[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [16]),
        .I1(\bank_A_regfile_r_reg[30]_62 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[29]_61 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [16]),
        .O(\FFTOutRe_FF_r[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [16]),
        .I1(\bank_A_regfile_r_reg[2]_34 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[1]_33 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [16]),
        .O(\FFTOutRe_FF_r[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [16]),
        .I1(\bank_A_regfile_r_reg[6]_38 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[5]_37 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [16]),
        .O(\FFTOutRe_FF_r[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [16]),
        .I1(\bank_A_regfile_r_reg[10]_42 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[9]_41 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [16]),
        .O(\FFTOutRe_FF_r[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[5]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [16]),
        .I1(\bank_A_regfile_r_reg[14]_46 [16]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[13]_45 [16]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [16]),
        .O(\FFTOutRe_FF_r[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutRe_FF_r[6]_i_1 
       (.I0(\FFTOutRe_FF_r_reg[6]_i_2_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[6]_i_3_n_0 ),
        .I2(\FFTOutRe_FF_r_reg[6]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutRe_FF_r_reg[6]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [17]),
        .I1(\bank_B_regfile_r_reg[18]_18 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[17]_17 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [17]),
        .O(\FFTOutRe_FF_r[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [17]),
        .I1(\bank_B_regfile_r_reg[22]_22 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[21]_21 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [17]),
        .O(\FFTOutRe_FF_r[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [17]),
        .I1(\bank_B_regfile_r_reg[26]_26 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[25]_25 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [17]),
        .O(\FFTOutRe_FF_r[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [17]),
        .I1(\bank_B_regfile_r_reg[30]_30 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[29]_29 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [17]),
        .O(\FFTOutRe_FF_r[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [17]),
        .I1(\bank_B_regfile_r_reg[2]_2 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[1]_1 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [17]),
        .O(\FFTOutRe_FF_r[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [17]),
        .I1(\bank_B_regfile_r_reg[6]_6 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[5]_5 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [17]),
        .O(\FFTOutRe_FF_r[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [17]),
        .I1(\bank_B_regfile_r_reg[10]_10 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[9]_9 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [17]),
        .O(\FFTOutRe_FF_r[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [17]),
        .I1(\bank_B_regfile_r_reg[14]_14 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[13]_13 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [17]),
        .O(\FFTOutRe_FF_r[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [17]),
        .I1(\bank_A_regfile_r_reg[18]_50 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[17]_49 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [17]),
        .O(\FFTOutRe_FF_r[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [17]),
        .I1(\bank_A_regfile_r_reg[22]_54 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[21]_53 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [17]),
        .O(\FFTOutRe_FF_r[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [17]),
        .I1(\bank_A_regfile_r_reg[26]_58 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[25]_57 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [17]),
        .O(\FFTOutRe_FF_r[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [17]),
        .I1(\bank_A_regfile_r_reg[30]_62 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[29]_61 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [17]),
        .O(\FFTOutRe_FF_r[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [17]),
        .I1(\bank_A_regfile_r_reg[2]_34 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[1]_33 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [17]),
        .O(\FFTOutRe_FF_r[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [17]),
        .I1(\bank_A_regfile_r_reg[6]_38 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[5]_37 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [17]),
        .O(\FFTOutRe_FF_r[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [17]),
        .I1(\bank_A_regfile_r_reg[10]_42 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[9]_41 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [17]),
        .O(\FFTOutRe_FF_r[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[6]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [17]),
        .I1(\bank_A_regfile_r_reg[14]_46 [17]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[13]_45 [17]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [17]),
        .O(\FFTOutRe_FF_r[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutRe_FF_r[7]_i_1 
       (.I0(\FFTOutRe_FF_r_reg[7]_i_2_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[7]_i_3_n_0 ),
        .I2(\FFTOutRe_FF_r_reg[7]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutRe_FF_r_reg[7]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [18]),
        .I1(\bank_B_regfile_r_reg[18]_18 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[17]_17 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [18]),
        .O(\FFTOutRe_FF_r[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [18]),
        .I1(\bank_B_regfile_r_reg[22]_22 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[21]_21 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [18]),
        .O(\FFTOutRe_FF_r[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [18]),
        .I1(\bank_B_regfile_r_reg[26]_26 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[25]_25 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [18]),
        .O(\FFTOutRe_FF_r[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [18]),
        .I1(\bank_B_regfile_r_reg[30]_30 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[29]_29 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [18]),
        .O(\FFTOutRe_FF_r[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [18]),
        .I1(\bank_B_regfile_r_reg[2]_2 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[1]_1 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [18]),
        .O(\FFTOutRe_FF_r[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [18]),
        .I1(\bank_B_regfile_r_reg[6]_6 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[5]_5 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [18]),
        .O(\FFTOutRe_FF_r[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [18]),
        .I1(\bank_B_regfile_r_reg[10]_10 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[9]_9 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [18]),
        .O(\FFTOutRe_FF_r[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [18]),
        .I1(\bank_B_regfile_r_reg[14]_14 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[13]_13 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [18]),
        .O(\FFTOutRe_FF_r[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [18]),
        .I1(\bank_A_regfile_r_reg[18]_50 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[17]_49 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [18]),
        .O(\FFTOutRe_FF_r[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [18]),
        .I1(\bank_A_regfile_r_reg[22]_54 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[21]_53 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [18]),
        .O(\FFTOutRe_FF_r[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [18]),
        .I1(\bank_A_regfile_r_reg[26]_58 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[25]_57 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [18]),
        .O(\FFTOutRe_FF_r[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [18]),
        .I1(\bank_A_regfile_r_reg[30]_62 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[29]_61 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [18]),
        .O(\FFTOutRe_FF_r[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [18]),
        .I1(\bank_A_regfile_r_reg[2]_34 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[1]_33 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [18]),
        .O(\FFTOutRe_FF_r[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [18]),
        .I1(\bank_A_regfile_r_reg[6]_38 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[5]_37 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [18]),
        .O(\FFTOutRe_FF_r[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [18]),
        .I1(\bank_A_regfile_r_reg[10]_42 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[9]_41 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [18]),
        .O(\FFTOutRe_FF_r[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[7]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [18]),
        .I1(\bank_A_regfile_r_reg[14]_46 [18]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[13]_45 [18]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [18]),
        .O(\FFTOutRe_FF_r[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutRe_FF_r[8]_i_1 
       (.I0(\FFTOutRe_FF_r_reg[8]_i_2_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[8]_i_3_n_0 ),
        .I2(\FFTOutRe_FF_r_reg[8]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutRe_FF_r_reg[8]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [19]),
        .I1(\bank_B_regfile_r_reg[18]_18 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[17]_17 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [19]),
        .O(\FFTOutRe_FF_r[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [19]),
        .I1(\bank_B_regfile_r_reg[22]_22 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[21]_21 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [19]),
        .O(\FFTOutRe_FF_r[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [19]),
        .I1(\bank_B_regfile_r_reg[26]_26 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[25]_25 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [19]),
        .O(\FFTOutRe_FF_r[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [19]),
        .I1(\bank_B_regfile_r_reg[30]_30 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[29]_29 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [19]),
        .O(\FFTOutRe_FF_r[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [19]),
        .I1(\bank_B_regfile_r_reg[2]_2 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[1]_1 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [19]),
        .O(\FFTOutRe_FF_r[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [19]),
        .I1(\bank_B_regfile_r_reg[6]_6 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[5]_5 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [19]),
        .O(\FFTOutRe_FF_r[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [19]),
        .I1(\bank_B_regfile_r_reg[10]_10 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[9]_9 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [19]),
        .O(\FFTOutRe_FF_r[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [19]),
        .I1(\bank_B_regfile_r_reg[14]_14 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[13]_13 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [19]),
        .O(\FFTOutRe_FF_r[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [19]),
        .I1(\bank_A_regfile_r_reg[18]_50 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[17]_49 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [19]),
        .O(\FFTOutRe_FF_r[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [19]),
        .I1(\bank_A_regfile_r_reg[22]_54 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[21]_53 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [19]),
        .O(\FFTOutRe_FF_r[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [19]),
        .I1(\bank_A_regfile_r_reg[26]_58 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[25]_57 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [19]),
        .O(\FFTOutRe_FF_r[8]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [19]),
        .I1(\bank_A_regfile_r_reg[30]_62 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[29]_61 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [19]),
        .O(\FFTOutRe_FF_r[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [19]),
        .I1(\bank_A_regfile_r_reg[2]_34 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[1]_33 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [19]),
        .O(\FFTOutRe_FF_r[8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [19]),
        .I1(\bank_A_regfile_r_reg[6]_38 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[5]_37 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [19]),
        .O(\FFTOutRe_FF_r[8]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [19]),
        .I1(\bank_A_regfile_r_reg[10]_42 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[9]_41 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [19]),
        .O(\FFTOutRe_FF_r[8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[8]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [19]),
        .I1(\bank_A_regfile_r_reg[14]_46 [19]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[13]_45 [19]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [19]),
        .O(\FFTOutRe_FF_r[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \FFTOutRe_FF_r[9]_i_1 
       (.I0(\FFTOutRe_FF_r_reg[9]_i_2_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[9]_i_3_n_0 ),
        .I2(\FFTOutRe_FF_r_reg[9]_i_4_n_0 ),
        .I3(main_cnt_r_reg[4]),
        .I4(\FFTOutRe_FF_r_reg[9]_i_5_n_0 ),
        .I5(out_bank_id_r),
        .O(w_MemOut[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_14 
       (.I0(\bank_B_regfile_r_reg[19]_19 [20]),
        .I1(\bank_B_regfile_r_reg[18]_18 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[17]_17 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[16]_16 [20]),
        .O(\FFTOutRe_FF_r[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_15 
       (.I0(\bank_B_regfile_r_reg[23]_23 [20]),
        .I1(\bank_B_regfile_r_reg[22]_22 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[21]_21 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[20]_20 [20]),
        .O(\FFTOutRe_FF_r[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_16 
       (.I0(\bank_B_regfile_r_reg[27]_27 [20]),
        .I1(\bank_B_regfile_r_reg[26]_26 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[25]_25 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[24]_24 [20]),
        .O(\FFTOutRe_FF_r[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_17 
       (.I0(\bank_B_regfile_r_reg[31]_31 [20]),
        .I1(\bank_B_regfile_r_reg[30]_30 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[29]_29 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[28]_28 [20]),
        .O(\FFTOutRe_FF_r[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_18 
       (.I0(\bank_B_regfile_r_reg[3]_3 [20]),
        .I1(\bank_B_regfile_r_reg[2]_2 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[1]_1 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[0]_0 [20]),
        .O(\FFTOutRe_FF_r[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_19 
       (.I0(\bank_B_regfile_r_reg[7]_7 [20]),
        .I1(\bank_B_regfile_r_reg[6]_6 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[5]_5 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[4]_4 [20]),
        .O(\FFTOutRe_FF_r[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_20 
       (.I0(\bank_B_regfile_r_reg[11]_11 [20]),
        .I1(\bank_B_regfile_r_reg[10]_10 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[9]_9 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[8]_8 [20]),
        .O(\FFTOutRe_FF_r[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_21 
       (.I0(\bank_B_regfile_r_reg[15]_15 [20]),
        .I1(\bank_B_regfile_r_reg[14]_14 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_B_regfile_r_reg[13]_13 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[12]_12 [20]),
        .O(\FFTOutRe_FF_r[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_22 
       (.I0(\bank_A_regfile_r_reg[19]_51 [20]),
        .I1(\bank_A_regfile_r_reg[18]_50 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[17]_49 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[16]_48 [20]),
        .O(\FFTOutRe_FF_r[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_23 
       (.I0(\bank_A_regfile_r_reg[23]_55 [20]),
        .I1(\bank_A_regfile_r_reg[22]_54 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[21]_53 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[20]_52 [20]),
        .O(\FFTOutRe_FF_r[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_24 
       (.I0(\bank_A_regfile_r_reg[27]_59 [20]),
        .I1(\bank_A_regfile_r_reg[26]_58 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[25]_57 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[24]_56 [20]),
        .O(\FFTOutRe_FF_r[9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_25 
       (.I0(\bank_A_regfile_r_reg[31]_63 [20]),
        .I1(\bank_A_regfile_r_reg[30]_62 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[29]_61 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[28]_60 [20]),
        .O(\FFTOutRe_FF_r[9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_26 
       (.I0(\bank_A_regfile_r_reg[3]_35 [20]),
        .I1(\bank_A_regfile_r_reg[2]_34 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[1]_33 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[0]_32 [20]),
        .O(\FFTOutRe_FF_r[9]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_27 
       (.I0(\bank_A_regfile_r_reg[7]_39 [20]),
        .I1(\bank_A_regfile_r_reg[6]_38 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[5]_37 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[4]_36 [20]),
        .O(\FFTOutRe_FF_r[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_28 
       (.I0(\bank_A_regfile_r_reg[11]_43 [20]),
        .I1(\bank_A_regfile_r_reg[10]_42 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[9]_41 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[8]_40 [20]),
        .O(\FFTOutRe_FF_r[9]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FFTOutRe_FF_r[9]_i_29 
       (.I0(\bank_A_regfile_r_reg[15]_47 [20]),
        .I1(\bank_A_regfile_r_reg[14]_46 [20]),
        .I2(main_cnt_r_reg[1]),
        .I3(\bank_A_regfile_r_reg[13]_45 [20]),
        .I4(\main_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_A_regfile_r_reg[12]_44 [20]),
        .O(\FFTOutRe_FF_r[9]_i_29_n_0 ));
  MUXF7 \FFTOutRe_FF_r_reg[0]_i_10 
       (.I0(\FFTOutRe_FF_r[0]_i_22_n_0 ),
        .I1(\FFTOutRe_FF_r[0]_i_23_n_0 ),
        .O(\FFTOutRe_FF_r_reg[0]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[0]_i_11 
       (.I0(\FFTOutRe_FF_r[0]_i_24_n_0 ),
        .I1(\FFTOutRe_FF_r[0]_i_25_n_0 ),
        .O(\FFTOutRe_FF_r_reg[0]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[0]_i_12 
       (.I0(\FFTOutRe_FF_r[0]_i_26_n_0 ),
        .I1(\FFTOutRe_FF_r[0]_i_27_n_0 ),
        .O(\FFTOutRe_FF_r_reg[0]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[0]_i_13 
       (.I0(\FFTOutRe_FF_r[0]_i_28_n_0 ),
        .I1(\FFTOutRe_FF_r[0]_i_29_n_0 ),
        .O(\FFTOutRe_FF_r_reg[0]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutRe_FF_r_reg[0]_i_2 
       (.I0(\FFTOutRe_FF_r_reg[0]_i_6_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[0]_i_7_n_0 ),
        .O(\FFTOutRe_FF_r_reg[0]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[0]_i_3 
       (.I0(\FFTOutRe_FF_r_reg[0]_i_8_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[0]_i_9_n_0 ),
        .O(\FFTOutRe_FF_r_reg[0]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[0]_i_4 
       (.I0(\FFTOutRe_FF_r_reg[0]_i_10_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[0]_i_11_n_0 ),
        .O(\FFTOutRe_FF_r_reg[0]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[0]_i_5 
       (.I0(\FFTOutRe_FF_r_reg[0]_i_12_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[0]_i_13_n_0 ),
        .O(\FFTOutRe_FF_r_reg[0]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutRe_FF_r_reg[0]_i_6 
       (.I0(\FFTOutRe_FF_r[0]_i_14_n_0 ),
        .I1(\FFTOutRe_FF_r[0]_i_15_n_0 ),
        .O(\FFTOutRe_FF_r_reg[0]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[0]_i_7 
       (.I0(\FFTOutRe_FF_r[0]_i_16_n_0 ),
        .I1(\FFTOutRe_FF_r[0]_i_17_n_0 ),
        .O(\FFTOutRe_FF_r_reg[0]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[0]_i_8 
       (.I0(\FFTOutRe_FF_r[0]_i_18_n_0 ),
        .I1(\FFTOutRe_FF_r[0]_i_19_n_0 ),
        .O(\FFTOutRe_FF_r_reg[0]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[0]_i_9 
       (.I0(\FFTOutRe_FF_r[0]_i_20_n_0 ),
        .I1(\FFTOutRe_FF_r[0]_i_21_n_0 ),
        .O(\FFTOutRe_FF_r_reg[0]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[10]_i_10 
       (.I0(\FFTOutRe_FF_r[10]_i_22_n_0 ),
        .I1(\FFTOutRe_FF_r[10]_i_23_n_0 ),
        .O(\FFTOutRe_FF_r_reg[10]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[10]_i_11 
       (.I0(\FFTOutRe_FF_r[10]_i_24_n_0 ),
        .I1(\FFTOutRe_FF_r[10]_i_25_n_0 ),
        .O(\FFTOutRe_FF_r_reg[10]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[10]_i_12 
       (.I0(\FFTOutRe_FF_r[10]_i_26_n_0 ),
        .I1(\FFTOutRe_FF_r[10]_i_27_n_0 ),
        .O(\FFTOutRe_FF_r_reg[10]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[10]_i_13 
       (.I0(\FFTOutRe_FF_r[10]_i_28_n_0 ),
        .I1(\FFTOutRe_FF_r[10]_i_29_n_0 ),
        .O(\FFTOutRe_FF_r_reg[10]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutRe_FF_r_reg[10]_i_2 
       (.I0(\FFTOutRe_FF_r_reg[10]_i_6_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[10]_i_7_n_0 ),
        .O(\FFTOutRe_FF_r_reg[10]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[10]_i_3 
       (.I0(\FFTOutRe_FF_r_reg[10]_i_8_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[10]_i_9_n_0 ),
        .O(\FFTOutRe_FF_r_reg[10]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[10]_i_4 
       (.I0(\FFTOutRe_FF_r_reg[10]_i_10_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[10]_i_11_n_0 ),
        .O(\FFTOutRe_FF_r_reg[10]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[10]_i_5 
       (.I0(\FFTOutRe_FF_r_reg[10]_i_12_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[10]_i_13_n_0 ),
        .O(\FFTOutRe_FF_r_reg[10]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutRe_FF_r_reg[10]_i_6 
       (.I0(\FFTOutRe_FF_r[10]_i_14_n_0 ),
        .I1(\FFTOutRe_FF_r[10]_i_15_n_0 ),
        .O(\FFTOutRe_FF_r_reg[10]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[10]_i_7 
       (.I0(\FFTOutRe_FF_r[10]_i_16_n_0 ),
        .I1(\FFTOutRe_FF_r[10]_i_17_n_0 ),
        .O(\FFTOutRe_FF_r_reg[10]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[10]_i_8 
       (.I0(\FFTOutRe_FF_r[10]_i_18_n_0 ),
        .I1(\FFTOutRe_FF_r[10]_i_19_n_0 ),
        .O(\FFTOutRe_FF_r_reg[10]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[10]_i_9 
       (.I0(\FFTOutRe_FF_r[10]_i_20_n_0 ),
        .I1(\FFTOutRe_FF_r[10]_i_21_n_0 ),
        .O(\FFTOutRe_FF_r_reg[10]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[1]_i_10 
       (.I0(\FFTOutRe_FF_r[1]_i_22_n_0 ),
        .I1(\FFTOutRe_FF_r[1]_i_23_n_0 ),
        .O(\FFTOutRe_FF_r_reg[1]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[1]_i_11 
       (.I0(\FFTOutRe_FF_r[1]_i_24_n_0 ),
        .I1(\FFTOutRe_FF_r[1]_i_25_n_0 ),
        .O(\FFTOutRe_FF_r_reg[1]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[1]_i_12 
       (.I0(\FFTOutRe_FF_r[1]_i_26_n_0 ),
        .I1(\FFTOutRe_FF_r[1]_i_27_n_0 ),
        .O(\FFTOutRe_FF_r_reg[1]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[1]_i_13 
       (.I0(\FFTOutRe_FF_r[1]_i_28_n_0 ),
        .I1(\FFTOutRe_FF_r[1]_i_29_n_0 ),
        .O(\FFTOutRe_FF_r_reg[1]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutRe_FF_r_reg[1]_i_2 
       (.I0(\FFTOutRe_FF_r_reg[1]_i_6_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[1]_i_7_n_0 ),
        .O(\FFTOutRe_FF_r_reg[1]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[1]_i_3 
       (.I0(\FFTOutRe_FF_r_reg[1]_i_8_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[1]_i_9_n_0 ),
        .O(\FFTOutRe_FF_r_reg[1]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[1]_i_4 
       (.I0(\FFTOutRe_FF_r_reg[1]_i_10_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[1]_i_11_n_0 ),
        .O(\FFTOutRe_FF_r_reg[1]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[1]_i_5 
       (.I0(\FFTOutRe_FF_r_reg[1]_i_12_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[1]_i_13_n_0 ),
        .O(\FFTOutRe_FF_r_reg[1]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutRe_FF_r_reg[1]_i_6 
       (.I0(\FFTOutRe_FF_r[1]_i_14_n_0 ),
        .I1(\FFTOutRe_FF_r[1]_i_15_n_0 ),
        .O(\FFTOutRe_FF_r_reg[1]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[1]_i_7 
       (.I0(\FFTOutRe_FF_r[1]_i_16_n_0 ),
        .I1(\FFTOutRe_FF_r[1]_i_17_n_0 ),
        .O(\FFTOutRe_FF_r_reg[1]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[1]_i_8 
       (.I0(\FFTOutRe_FF_r[1]_i_18_n_0 ),
        .I1(\FFTOutRe_FF_r[1]_i_19_n_0 ),
        .O(\FFTOutRe_FF_r_reg[1]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[1]_i_9 
       (.I0(\FFTOutRe_FF_r[1]_i_20_n_0 ),
        .I1(\FFTOutRe_FF_r[1]_i_21_n_0 ),
        .O(\FFTOutRe_FF_r_reg[1]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[2]_i_10 
       (.I0(\FFTOutRe_FF_r[2]_i_22_n_0 ),
        .I1(\FFTOutRe_FF_r[2]_i_23_n_0 ),
        .O(\FFTOutRe_FF_r_reg[2]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[2]_i_11 
       (.I0(\FFTOutRe_FF_r[2]_i_24_n_0 ),
        .I1(\FFTOutRe_FF_r[2]_i_25_n_0 ),
        .O(\FFTOutRe_FF_r_reg[2]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[2]_i_12 
       (.I0(\FFTOutRe_FF_r[2]_i_26_n_0 ),
        .I1(\FFTOutRe_FF_r[2]_i_27_n_0 ),
        .O(\FFTOutRe_FF_r_reg[2]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[2]_i_13 
       (.I0(\FFTOutRe_FF_r[2]_i_28_n_0 ),
        .I1(\FFTOutRe_FF_r[2]_i_29_n_0 ),
        .O(\FFTOutRe_FF_r_reg[2]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutRe_FF_r_reg[2]_i_2 
       (.I0(\FFTOutRe_FF_r_reg[2]_i_6_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[2]_i_7_n_0 ),
        .O(\FFTOutRe_FF_r_reg[2]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[2]_i_3 
       (.I0(\FFTOutRe_FF_r_reg[2]_i_8_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[2]_i_9_n_0 ),
        .O(\FFTOutRe_FF_r_reg[2]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[2]_i_4 
       (.I0(\FFTOutRe_FF_r_reg[2]_i_10_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[2]_i_11_n_0 ),
        .O(\FFTOutRe_FF_r_reg[2]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[2]_i_5 
       (.I0(\FFTOutRe_FF_r_reg[2]_i_12_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[2]_i_13_n_0 ),
        .O(\FFTOutRe_FF_r_reg[2]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutRe_FF_r_reg[2]_i_6 
       (.I0(\FFTOutRe_FF_r[2]_i_14_n_0 ),
        .I1(\FFTOutRe_FF_r[2]_i_15_n_0 ),
        .O(\FFTOutRe_FF_r_reg[2]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[2]_i_7 
       (.I0(\FFTOutRe_FF_r[2]_i_16_n_0 ),
        .I1(\FFTOutRe_FF_r[2]_i_17_n_0 ),
        .O(\FFTOutRe_FF_r_reg[2]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[2]_i_8 
       (.I0(\FFTOutRe_FF_r[2]_i_18_n_0 ),
        .I1(\FFTOutRe_FF_r[2]_i_19_n_0 ),
        .O(\FFTOutRe_FF_r_reg[2]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[2]_i_9 
       (.I0(\FFTOutRe_FF_r[2]_i_20_n_0 ),
        .I1(\FFTOutRe_FF_r[2]_i_21_n_0 ),
        .O(\FFTOutRe_FF_r_reg[2]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[3]_i_10 
       (.I0(\FFTOutRe_FF_r[3]_i_22_n_0 ),
        .I1(\FFTOutRe_FF_r[3]_i_23_n_0 ),
        .O(\FFTOutRe_FF_r_reg[3]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[3]_i_11 
       (.I0(\FFTOutRe_FF_r[3]_i_24_n_0 ),
        .I1(\FFTOutRe_FF_r[3]_i_25_n_0 ),
        .O(\FFTOutRe_FF_r_reg[3]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[3]_i_12 
       (.I0(\FFTOutRe_FF_r[3]_i_26_n_0 ),
        .I1(\FFTOutRe_FF_r[3]_i_27_n_0 ),
        .O(\FFTOutRe_FF_r_reg[3]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[3]_i_13 
       (.I0(\FFTOutRe_FF_r[3]_i_28_n_0 ),
        .I1(\FFTOutRe_FF_r[3]_i_29_n_0 ),
        .O(\FFTOutRe_FF_r_reg[3]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutRe_FF_r_reg[3]_i_2 
       (.I0(\FFTOutRe_FF_r_reg[3]_i_6_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[3]_i_7_n_0 ),
        .O(\FFTOutRe_FF_r_reg[3]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[3]_i_3 
       (.I0(\FFTOutRe_FF_r_reg[3]_i_8_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[3]_i_9_n_0 ),
        .O(\FFTOutRe_FF_r_reg[3]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[3]_i_4 
       (.I0(\FFTOutRe_FF_r_reg[3]_i_10_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[3]_i_11_n_0 ),
        .O(\FFTOutRe_FF_r_reg[3]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[3]_i_5 
       (.I0(\FFTOutRe_FF_r_reg[3]_i_12_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[3]_i_13_n_0 ),
        .O(\FFTOutRe_FF_r_reg[3]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutRe_FF_r_reg[3]_i_6 
       (.I0(\FFTOutRe_FF_r[3]_i_14_n_0 ),
        .I1(\FFTOutRe_FF_r[3]_i_15_n_0 ),
        .O(\FFTOutRe_FF_r_reg[3]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[3]_i_7 
       (.I0(\FFTOutRe_FF_r[3]_i_16_n_0 ),
        .I1(\FFTOutRe_FF_r[3]_i_17_n_0 ),
        .O(\FFTOutRe_FF_r_reg[3]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[3]_i_8 
       (.I0(\FFTOutRe_FF_r[3]_i_18_n_0 ),
        .I1(\FFTOutRe_FF_r[3]_i_19_n_0 ),
        .O(\FFTOutRe_FF_r_reg[3]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[3]_i_9 
       (.I0(\FFTOutRe_FF_r[3]_i_20_n_0 ),
        .I1(\FFTOutRe_FF_r[3]_i_21_n_0 ),
        .O(\FFTOutRe_FF_r_reg[3]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[4]_i_10 
       (.I0(\FFTOutRe_FF_r[4]_i_22_n_0 ),
        .I1(\FFTOutRe_FF_r[4]_i_23_n_0 ),
        .O(\FFTOutRe_FF_r_reg[4]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[4]_i_11 
       (.I0(\FFTOutRe_FF_r[4]_i_24_n_0 ),
        .I1(\FFTOutRe_FF_r[4]_i_25_n_0 ),
        .O(\FFTOutRe_FF_r_reg[4]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[4]_i_12 
       (.I0(\FFTOutRe_FF_r[4]_i_26_n_0 ),
        .I1(\FFTOutRe_FF_r[4]_i_27_n_0 ),
        .O(\FFTOutRe_FF_r_reg[4]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[4]_i_13 
       (.I0(\FFTOutRe_FF_r[4]_i_28_n_0 ),
        .I1(\FFTOutRe_FF_r[4]_i_29_n_0 ),
        .O(\FFTOutRe_FF_r_reg[4]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutRe_FF_r_reg[4]_i_2 
       (.I0(\FFTOutRe_FF_r_reg[4]_i_6_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[4]_i_7_n_0 ),
        .O(\FFTOutRe_FF_r_reg[4]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[4]_i_3 
       (.I0(\FFTOutRe_FF_r_reg[4]_i_8_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[4]_i_9_n_0 ),
        .O(\FFTOutRe_FF_r_reg[4]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[4]_i_4 
       (.I0(\FFTOutRe_FF_r_reg[4]_i_10_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[4]_i_11_n_0 ),
        .O(\FFTOutRe_FF_r_reg[4]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[4]_i_5 
       (.I0(\FFTOutRe_FF_r_reg[4]_i_12_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[4]_i_13_n_0 ),
        .O(\FFTOutRe_FF_r_reg[4]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutRe_FF_r_reg[4]_i_6 
       (.I0(\FFTOutRe_FF_r[4]_i_14_n_0 ),
        .I1(\FFTOutRe_FF_r[4]_i_15_n_0 ),
        .O(\FFTOutRe_FF_r_reg[4]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[4]_i_7 
       (.I0(\FFTOutRe_FF_r[4]_i_16_n_0 ),
        .I1(\FFTOutRe_FF_r[4]_i_17_n_0 ),
        .O(\FFTOutRe_FF_r_reg[4]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[4]_i_8 
       (.I0(\FFTOutRe_FF_r[4]_i_18_n_0 ),
        .I1(\FFTOutRe_FF_r[4]_i_19_n_0 ),
        .O(\FFTOutRe_FF_r_reg[4]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[4]_i_9 
       (.I0(\FFTOutRe_FF_r[4]_i_20_n_0 ),
        .I1(\FFTOutRe_FF_r[4]_i_21_n_0 ),
        .O(\FFTOutRe_FF_r_reg[4]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[5]_i_10 
       (.I0(\FFTOutRe_FF_r[5]_i_22_n_0 ),
        .I1(\FFTOutRe_FF_r[5]_i_23_n_0 ),
        .O(\FFTOutRe_FF_r_reg[5]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[5]_i_11 
       (.I0(\FFTOutRe_FF_r[5]_i_24_n_0 ),
        .I1(\FFTOutRe_FF_r[5]_i_25_n_0 ),
        .O(\FFTOutRe_FF_r_reg[5]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[5]_i_12 
       (.I0(\FFTOutRe_FF_r[5]_i_26_n_0 ),
        .I1(\FFTOutRe_FF_r[5]_i_27_n_0 ),
        .O(\FFTOutRe_FF_r_reg[5]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[5]_i_13 
       (.I0(\FFTOutRe_FF_r[5]_i_28_n_0 ),
        .I1(\FFTOutRe_FF_r[5]_i_29_n_0 ),
        .O(\FFTOutRe_FF_r_reg[5]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutRe_FF_r_reg[5]_i_2 
       (.I0(\FFTOutRe_FF_r_reg[5]_i_6_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[5]_i_7_n_0 ),
        .O(\FFTOutRe_FF_r_reg[5]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[5]_i_3 
       (.I0(\FFTOutRe_FF_r_reg[5]_i_8_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[5]_i_9_n_0 ),
        .O(\FFTOutRe_FF_r_reg[5]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[5]_i_4 
       (.I0(\FFTOutRe_FF_r_reg[5]_i_10_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[5]_i_11_n_0 ),
        .O(\FFTOutRe_FF_r_reg[5]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[5]_i_5 
       (.I0(\FFTOutRe_FF_r_reg[5]_i_12_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[5]_i_13_n_0 ),
        .O(\FFTOutRe_FF_r_reg[5]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutRe_FF_r_reg[5]_i_6 
       (.I0(\FFTOutRe_FF_r[5]_i_14_n_0 ),
        .I1(\FFTOutRe_FF_r[5]_i_15_n_0 ),
        .O(\FFTOutRe_FF_r_reg[5]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[5]_i_7 
       (.I0(\FFTOutRe_FF_r[5]_i_16_n_0 ),
        .I1(\FFTOutRe_FF_r[5]_i_17_n_0 ),
        .O(\FFTOutRe_FF_r_reg[5]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[5]_i_8 
       (.I0(\FFTOutRe_FF_r[5]_i_18_n_0 ),
        .I1(\FFTOutRe_FF_r[5]_i_19_n_0 ),
        .O(\FFTOutRe_FF_r_reg[5]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[5]_i_9 
       (.I0(\FFTOutRe_FF_r[5]_i_20_n_0 ),
        .I1(\FFTOutRe_FF_r[5]_i_21_n_0 ),
        .O(\FFTOutRe_FF_r_reg[5]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[6]_i_10 
       (.I0(\FFTOutRe_FF_r[6]_i_22_n_0 ),
        .I1(\FFTOutRe_FF_r[6]_i_23_n_0 ),
        .O(\FFTOutRe_FF_r_reg[6]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[6]_i_11 
       (.I0(\FFTOutRe_FF_r[6]_i_24_n_0 ),
        .I1(\FFTOutRe_FF_r[6]_i_25_n_0 ),
        .O(\FFTOutRe_FF_r_reg[6]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[6]_i_12 
       (.I0(\FFTOutRe_FF_r[6]_i_26_n_0 ),
        .I1(\FFTOutRe_FF_r[6]_i_27_n_0 ),
        .O(\FFTOutRe_FF_r_reg[6]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[6]_i_13 
       (.I0(\FFTOutRe_FF_r[6]_i_28_n_0 ),
        .I1(\FFTOutRe_FF_r[6]_i_29_n_0 ),
        .O(\FFTOutRe_FF_r_reg[6]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutRe_FF_r_reg[6]_i_2 
       (.I0(\FFTOutRe_FF_r_reg[6]_i_6_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[6]_i_7_n_0 ),
        .O(\FFTOutRe_FF_r_reg[6]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[6]_i_3 
       (.I0(\FFTOutRe_FF_r_reg[6]_i_8_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[6]_i_9_n_0 ),
        .O(\FFTOutRe_FF_r_reg[6]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[6]_i_4 
       (.I0(\FFTOutRe_FF_r_reg[6]_i_10_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[6]_i_11_n_0 ),
        .O(\FFTOutRe_FF_r_reg[6]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[6]_i_5 
       (.I0(\FFTOutRe_FF_r_reg[6]_i_12_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[6]_i_13_n_0 ),
        .O(\FFTOutRe_FF_r_reg[6]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutRe_FF_r_reg[6]_i_6 
       (.I0(\FFTOutRe_FF_r[6]_i_14_n_0 ),
        .I1(\FFTOutRe_FF_r[6]_i_15_n_0 ),
        .O(\FFTOutRe_FF_r_reg[6]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[6]_i_7 
       (.I0(\FFTOutRe_FF_r[6]_i_16_n_0 ),
        .I1(\FFTOutRe_FF_r[6]_i_17_n_0 ),
        .O(\FFTOutRe_FF_r_reg[6]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[6]_i_8 
       (.I0(\FFTOutRe_FF_r[6]_i_18_n_0 ),
        .I1(\FFTOutRe_FF_r[6]_i_19_n_0 ),
        .O(\FFTOutRe_FF_r_reg[6]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[6]_i_9 
       (.I0(\FFTOutRe_FF_r[6]_i_20_n_0 ),
        .I1(\FFTOutRe_FF_r[6]_i_21_n_0 ),
        .O(\FFTOutRe_FF_r_reg[6]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[7]_i_10 
       (.I0(\FFTOutRe_FF_r[7]_i_22_n_0 ),
        .I1(\FFTOutRe_FF_r[7]_i_23_n_0 ),
        .O(\FFTOutRe_FF_r_reg[7]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[7]_i_11 
       (.I0(\FFTOutRe_FF_r[7]_i_24_n_0 ),
        .I1(\FFTOutRe_FF_r[7]_i_25_n_0 ),
        .O(\FFTOutRe_FF_r_reg[7]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[7]_i_12 
       (.I0(\FFTOutRe_FF_r[7]_i_26_n_0 ),
        .I1(\FFTOutRe_FF_r[7]_i_27_n_0 ),
        .O(\FFTOutRe_FF_r_reg[7]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[7]_i_13 
       (.I0(\FFTOutRe_FF_r[7]_i_28_n_0 ),
        .I1(\FFTOutRe_FF_r[7]_i_29_n_0 ),
        .O(\FFTOutRe_FF_r_reg[7]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutRe_FF_r_reg[7]_i_2 
       (.I0(\FFTOutRe_FF_r_reg[7]_i_6_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[7]_i_7_n_0 ),
        .O(\FFTOutRe_FF_r_reg[7]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[7]_i_3 
       (.I0(\FFTOutRe_FF_r_reg[7]_i_8_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[7]_i_9_n_0 ),
        .O(\FFTOutRe_FF_r_reg[7]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[7]_i_4 
       (.I0(\FFTOutRe_FF_r_reg[7]_i_10_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[7]_i_11_n_0 ),
        .O(\FFTOutRe_FF_r_reg[7]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[7]_i_5 
       (.I0(\FFTOutRe_FF_r_reg[7]_i_12_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[7]_i_13_n_0 ),
        .O(\FFTOutRe_FF_r_reg[7]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutRe_FF_r_reg[7]_i_6 
       (.I0(\FFTOutRe_FF_r[7]_i_14_n_0 ),
        .I1(\FFTOutRe_FF_r[7]_i_15_n_0 ),
        .O(\FFTOutRe_FF_r_reg[7]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[7]_i_7 
       (.I0(\FFTOutRe_FF_r[7]_i_16_n_0 ),
        .I1(\FFTOutRe_FF_r[7]_i_17_n_0 ),
        .O(\FFTOutRe_FF_r_reg[7]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[7]_i_8 
       (.I0(\FFTOutRe_FF_r[7]_i_18_n_0 ),
        .I1(\FFTOutRe_FF_r[7]_i_19_n_0 ),
        .O(\FFTOutRe_FF_r_reg[7]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[7]_i_9 
       (.I0(\FFTOutRe_FF_r[7]_i_20_n_0 ),
        .I1(\FFTOutRe_FF_r[7]_i_21_n_0 ),
        .O(\FFTOutRe_FF_r_reg[7]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[8]_i_10 
       (.I0(\FFTOutRe_FF_r[8]_i_22_n_0 ),
        .I1(\FFTOutRe_FF_r[8]_i_23_n_0 ),
        .O(\FFTOutRe_FF_r_reg[8]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[8]_i_11 
       (.I0(\FFTOutRe_FF_r[8]_i_24_n_0 ),
        .I1(\FFTOutRe_FF_r[8]_i_25_n_0 ),
        .O(\FFTOutRe_FF_r_reg[8]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[8]_i_12 
       (.I0(\FFTOutRe_FF_r[8]_i_26_n_0 ),
        .I1(\FFTOutRe_FF_r[8]_i_27_n_0 ),
        .O(\FFTOutRe_FF_r_reg[8]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[8]_i_13 
       (.I0(\FFTOutRe_FF_r[8]_i_28_n_0 ),
        .I1(\FFTOutRe_FF_r[8]_i_29_n_0 ),
        .O(\FFTOutRe_FF_r_reg[8]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutRe_FF_r_reg[8]_i_2 
       (.I0(\FFTOutRe_FF_r_reg[8]_i_6_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[8]_i_7_n_0 ),
        .O(\FFTOutRe_FF_r_reg[8]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[8]_i_3 
       (.I0(\FFTOutRe_FF_r_reg[8]_i_8_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[8]_i_9_n_0 ),
        .O(\FFTOutRe_FF_r_reg[8]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[8]_i_4 
       (.I0(\FFTOutRe_FF_r_reg[8]_i_10_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[8]_i_11_n_0 ),
        .O(\FFTOutRe_FF_r_reg[8]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[8]_i_5 
       (.I0(\FFTOutRe_FF_r_reg[8]_i_12_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[8]_i_13_n_0 ),
        .O(\FFTOutRe_FF_r_reg[8]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutRe_FF_r_reg[8]_i_6 
       (.I0(\FFTOutRe_FF_r[8]_i_14_n_0 ),
        .I1(\FFTOutRe_FF_r[8]_i_15_n_0 ),
        .O(\FFTOutRe_FF_r_reg[8]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[8]_i_7 
       (.I0(\FFTOutRe_FF_r[8]_i_16_n_0 ),
        .I1(\FFTOutRe_FF_r[8]_i_17_n_0 ),
        .O(\FFTOutRe_FF_r_reg[8]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[8]_i_8 
       (.I0(\FFTOutRe_FF_r[8]_i_18_n_0 ),
        .I1(\FFTOutRe_FF_r[8]_i_19_n_0 ),
        .O(\FFTOutRe_FF_r_reg[8]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[8]_i_9 
       (.I0(\FFTOutRe_FF_r[8]_i_20_n_0 ),
        .I1(\FFTOutRe_FF_r[8]_i_21_n_0 ),
        .O(\FFTOutRe_FF_r_reg[8]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[9]_i_10 
       (.I0(\FFTOutRe_FF_r[9]_i_22_n_0 ),
        .I1(\FFTOutRe_FF_r[9]_i_23_n_0 ),
        .O(\FFTOutRe_FF_r_reg[9]_i_10_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[9]_i_11 
       (.I0(\FFTOutRe_FF_r[9]_i_24_n_0 ),
        .I1(\FFTOutRe_FF_r[9]_i_25_n_0 ),
        .O(\FFTOutRe_FF_r_reg[9]_i_11_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[9]_i_12 
       (.I0(\FFTOutRe_FF_r[9]_i_26_n_0 ),
        .I1(\FFTOutRe_FF_r[9]_i_27_n_0 ),
        .O(\FFTOutRe_FF_r_reg[9]_i_12_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[9]_i_13 
       (.I0(\FFTOutRe_FF_r[9]_i_28_n_0 ),
        .I1(\FFTOutRe_FF_r[9]_i_29_n_0 ),
        .O(\FFTOutRe_FF_r_reg[9]_i_13_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF8 \FFTOutRe_FF_r_reg[9]_i_2 
       (.I0(\FFTOutRe_FF_r_reg[9]_i_6_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[9]_i_7_n_0 ),
        .O(\FFTOutRe_FF_r_reg[9]_i_2_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[9]_i_3 
       (.I0(\FFTOutRe_FF_r_reg[9]_i_8_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[9]_i_9_n_0 ),
        .O(\FFTOutRe_FF_r_reg[9]_i_3_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[9]_i_4 
       (.I0(\FFTOutRe_FF_r_reg[9]_i_10_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[9]_i_11_n_0 ),
        .O(\FFTOutRe_FF_r_reg[9]_i_4_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF8 \FFTOutRe_FF_r_reg[9]_i_5 
       (.I0(\FFTOutRe_FF_r_reg[9]_i_12_n_0 ),
        .I1(\FFTOutRe_FF_r_reg[9]_i_13_n_0 ),
        .O(\FFTOutRe_FF_r_reg[9]_i_5_n_0 ),
        .S(main_cnt_r_reg[3]));
  MUXF7 \FFTOutRe_FF_r_reg[9]_i_6 
       (.I0(\FFTOutRe_FF_r[9]_i_14_n_0 ),
        .I1(\FFTOutRe_FF_r[9]_i_15_n_0 ),
        .O(\FFTOutRe_FF_r_reg[9]_i_6_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[9]_i_7 
       (.I0(\FFTOutRe_FF_r[9]_i_16_n_0 ),
        .I1(\FFTOutRe_FF_r[9]_i_17_n_0 ),
        .O(\FFTOutRe_FF_r_reg[9]_i_7_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[9]_i_8 
       (.I0(\FFTOutRe_FF_r[9]_i_18_n_0 ),
        .I1(\FFTOutRe_FF_r[9]_i_19_n_0 ),
        .O(\FFTOutRe_FF_r_reg[9]_i_8_n_0 ),
        .S(main_cnt_r_reg[2]));
  MUXF7 \FFTOutRe_FF_r_reg[9]_i_9 
       (.I0(\FFTOutRe_FF_r[9]_i_20_n_0 ),
        .I1(\FFTOutRe_FF_r[9]_i_21_n_0 ),
        .O(\FFTOutRe_FF_r_reg[9]_i_9_n_0 ),
        .S(main_cnt_r_reg[2]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \bank_A_regfile_r[0][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I3(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .O(bank_A_regfile_w));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \bank_A_regfile_r[10][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I4(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I5(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .O(\bank_A_regfile_r[10][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \bank_A_regfile_r[11][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(sub_cnt_x2[1]),
        .I3(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .O(\bank_A_regfile_r[11][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \bank_A_regfile_r[12][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(sub_cnt_x2[4]),
        .I3(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I5(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .O(\bank_A_regfile_r[12][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \bank_A_regfile_r[13][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I3(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I4(sub_cnt_x2[4]),
        .I5(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .O(\bank_A_regfile_r[13][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \bank_A_regfile_r[14][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\sub_cnt_r_reg[2]_rep_n_0 ),
        .O(\bank_A_regfile_r[14][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \bank_A_regfile_r[15][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I3(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I4(sub_cnt_x2[4]),
        .I5(\sub_cnt_r_reg[2]_rep_n_0 ),
        .O(\bank_A_regfile_r[15][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \bank_A_regfile_r[1][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I3(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .O(\bank_A_regfile_r[1][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \bank_A_regfile_r[2][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I3(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I5(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .O(\bank_A_regfile_r[2][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \bank_A_regfile_r[3][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I3(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .O(\bank_A_regfile_r[3][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \bank_A_regfile_r[4][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I5(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .O(\bank_A_regfile_r[4][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \bank_A_regfile_r[5][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I3(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .O(\bank_A_regfile_r[5][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \bank_A_regfile_r[6][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I3(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I4(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I5(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .O(\bank_A_regfile_r[6][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \bank_A_regfile_r[7][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .O(\bank_A_regfile_r[7][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \bank_A_regfile_r[8][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .O(\bank_A_regfile_r[8][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \bank_A_regfile_r[9][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(in_bank_id_r),
        .I2(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I3(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .O(\bank_A_regfile_r[9][21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[0]_32 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[0]_32 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][11] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[0]_32 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][12] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[0]_32 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][13] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[0]_32 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][14] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[0]_32 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][15] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[0]_32 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][16] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[0]_32 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][17] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[0]_32 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][18] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[0]_32 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][19] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[0]_32 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[0]_32 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][20] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[0]_32 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][21] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[0]_32 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[0]_32 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[0]_32 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[0]_32 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[0]_32 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[0]_32 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[0]_32 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[0]_32 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[0]_32 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[10]_42 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[10]_42 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[10]_42 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[10]_42 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[10]_42 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[10]_42 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[10]_42 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[10]_42 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[10]_42 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[10]_42 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[10]_42 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[10]_42 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[10]_42 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[10]_42 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[10]_42 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[10]_42 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[10]_42 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[10]_42 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[10]_42 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[10]_42 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[10]_42 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[10][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[10]_42 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[11]_43 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[11]_43 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[11]_43 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[11]_43 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[11]_43 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[11]_43 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[11]_43 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[11]_43 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[11]_43 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[11]_43 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[11]_43 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[11]_43 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[11]_43 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[11]_43 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[11]_43 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[11]_43 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[11]_43 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[11]_43 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[11]_43 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[11]_43 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[11]_43 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[11][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[11]_43 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[12]_44 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[12]_44 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[12]_44 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[12]_44 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[12]_44 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[12]_44 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[12]_44 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[12]_44 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[12]_44 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[12]_44 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[12]_44 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[12]_44 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[12]_44 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[12]_44 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[12]_44 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[12]_44 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[12]_44 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[12]_44 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[12]_44 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[12]_44 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[12]_44 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[12][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[12]_44 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[13]_45 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[13]_45 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[13]_45 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[13]_45 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[13]_45 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[13]_45 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[13]_45 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[13]_45 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[13]_45 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[13]_45 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[13]_45 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[13]_45 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[13]_45 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[13]_45 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[13]_45 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[13]_45 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[13]_45 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[13]_45 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[13]_45 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[13]_45 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[13]_45 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[13][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[13]_45 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[14]_46 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[14]_46 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[14]_46 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[14]_46 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[14]_46 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[14]_46 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[14]_46 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[14]_46 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[14]_46 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[14]_46 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[14]_46 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[14]_46 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[14]_46 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[14]_46 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[14]_46 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[14]_46 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[14]_46 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[14]_46 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[14]_46 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[14]_46 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[14]_46 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[14][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[14]_46 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[15]_47 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[15]_47 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[15]_47 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[15]_47 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[15]_47 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[15]_47 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[15]_47 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[15]_47 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[15]_47 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[15]_47 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[15]_47 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[15]_47 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[15]_47 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[15]_47 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[15]_47 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[15]_47 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[15]_47 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[15]_47 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[15]_47 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[15]_47 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[15]_47 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[15][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[15]_47 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][0] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [0]),
        .Q(\bank_A_regfile_r_reg[16]_48 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][10] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [10]),
        .Q(\bank_A_regfile_r_reg[16]_48 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][11] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [11]),
        .Q(\bank_A_regfile_r_reg[16]_48 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][12] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [12]),
        .Q(\bank_A_regfile_r_reg[16]_48 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][13] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [13]),
        .Q(\bank_A_regfile_r_reg[16]_48 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][14] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [14]),
        .Q(\bank_A_regfile_r_reg[16]_48 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][15] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [15]),
        .Q(\bank_A_regfile_r_reg[16]_48 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][16] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [16]),
        .Q(\bank_A_regfile_r_reg[16]_48 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][17] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [17]),
        .Q(\bank_A_regfile_r_reg[16]_48 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][18] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [18]),
        .Q(\bank_A_regfile_r_reg[16]_48 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][19] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [19]),
        .Q(\bank_A_regfile_r_reg[16]_48 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][1] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [1]),
        .Q(\bank_A_regfile_r_reg[16]_48 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][20] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [20]),
        .Q(\bank_A_regfile_r_reg[16]_48 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][21] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [21]),
        .Q(\bank_A_regfile_r_reg[16]_48 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][2] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [2]),
        .Q(\bank_A_regfile_r_reg[16]_48 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][3] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [3]),
        .Q(\bank_A_regfile_r_reg[16]_48 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][4] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [4]),
        .Q(\bank_A_regfile_r_reg[16]_48 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][5] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [5]),
        .Q(\bank_A_regfile_r_reg[16]_48 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][6] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [6]),
        .Q(\bank_A_regfile_r_reg[16]_48 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][7] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [7]),
        .Q(\bank_A_regfile_r_reg[16]_48 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][8] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [8]),
        .Q(\bank_A_regfile_r_reg[16]_48 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[16][9] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_A_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [9]),
        .Q(\bank_A_regfile_r_reg[16]_48 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [0]),
        .Q(\bank_A_regfile_r_reg[17]_49 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [10]),
        .Q(\bank_A_regfile_r_reg[17]_49 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [11]),
        .Q(\bank_A_regfile_r_reg[17]_49 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [12]),
        .Q(\bank_A_regfile_r_reg[17]_49 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [13]),
        .Q(\bank_A_regfile_r_reg[17]_49 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [14]),
        .Q(\bank_A_regfile_r_reg[17]_49 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [15]),
        .Q(\bank_A_regfile_r_reg[17]_49 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [16]),
        .Q(\bank_A_regfile_r_reg[17]_49 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [17]),
        .Q(\bank_A_regfile_r_reg[17]_49 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [18]),
        .Q(\bank_A_regfile_r_reg[17]_49 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [19]),
        .Q(\bank_A_regfile_r_reg[17]_49 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [1]),
        .Q(\bank_A_regfile_r_reg[17]_49 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [20]),
        .Q(\bank_A_regfile_r_reg[17]_49 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [21]),
        .Q(\bank_A_regfile_r_reg[17]_49 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [2]),
        .Q(\bank_A_regfile_r_reg[17]_49 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [3]),
        .Q(\bank_A_regfile_r_reg[17]_49 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [4]),
        .Q(\bank_A_regfile_r_reg[17]_49 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [5]),
        .Q(\bank_A_regfile_r_reg[17]_49 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [6]),
        .Q(\bank_A_regfile_r_reg[17]_49 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [7]),
        .Q(\bank_A_regfile_r_reg[17]_49 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [8]),
        .Q(\bank_A_regfile_r_reg[17]_49 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[17][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [9]),
        .Q(\bank_A_regfile_r_reg[17]_49 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [0]),
        .Q(\bank_A_regfile_r_reg[18]_50 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [10]),
        .Q(\bank_A_regfile_r_reg[18]_50 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [11]),
        .Q(\bank_A_regfile_r_reg[18]_50 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [12]),
        .Q(\bank_A_regfile_r_reg[18]_50 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [13]),
        .Q(\bank_A_regfile_r_reg[18]_50 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [14]),
        .Q(\bank_A_regfile_r_reg[18]_50 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [15]),
        .Q(\bank_A_regfile_r_reg[18]_50 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [16]),
        .Q(\bank_A_regfile_r_reg[18]_50 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [17]),
        .Q(\bank_A_regfile_r_reg[18]_50 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [18]),
        .Q(\bank_A_regfile_r_reg[18]_50 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [19]),
        .Q(\bank_A_regfile_r_reg[18]_50 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [1]),
        .Q(\bank_A_regfile_r_reg[18]_50 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [20]),
        .Q(\bank_A_regfile_r_reg[18]_50 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [21]),
        .Q(\bank_A_regfile_r_reg[18]_50 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [2]),
        .Q(\bank_A_regfile_r_reg[18]_50 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [3]),
        .Q(\bank_A_regfile_r_reg[18]_50 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [4]),
        .Q(\bank_A_regfile_r_reg[18]_50 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [5]),
        .Q(\bank_A_regfile_r_reg[18]_50 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [6]),
        .Q(\bank_A_regfile_r_reg[18]_50 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [7]),
        .Q(\bank_A_regfile_r_reg[18]_50 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [8]),
        .Q(\bank_A_regfile_r_reg[18]_50 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[18][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [9]),
        .Q(\bank_A_regfile_r_reg[18]_50 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [0]),
        .Q(\bank_A_regfile_r_reg[19]_51 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [10]),
        .Q(\bank_A_regfile_r_reg[19]_51 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [11]),
        .Q(\bank_A_regfile_r_reg[19]_51 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [12]),
        .Q(\bank_A_regfile_r_reg[19]_51 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [13]),
        .Q(\bank_A_regfile_r_reg[19]_51 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [14]),
        .Q(\bank_A_regfile_r_reg[19]_51 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [15]),
        .Q(\bank_A_regfile_r_reg[19]_51 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [16]),
        .Q(\bank_A_regfile_r_reg[19]_51 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [17]),
        .Q(\bank_A_regfile_r_reg[19]_51 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [18]),
        .Q(\bank_A_regfile_r_reg[19]_51 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [19]),
        .Q(\bank_A_regfile_r_reg[19]_51 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [1]),
        .Q(\bank_A_regfile_r_reg[19]_51 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [20]),
        .Q(\bank_A_regfile_r_reg[19]_51 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [21]),
        .Q(\bank_A_regfile_r_reg[19]_51 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [2]),
        .Q(\bank_A_regfile_r_reg[19]_51 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [3]),
        .Q(\bank_A_regfile_r_reg[19]_51 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [4]),
        .Q(\bank_A_regfile_r_reg[19]_51 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [5]),
        .Q(\bank_A_regfile_r_reg[19]_51 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [6]),
        .Q(\bank_A_regfile_r_reg[19]_51 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [7]),
        .Q(\bank_A_regfile_r_reg[19]_51 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [8]),
        .Q(\bank_A_regfile_r_reg[19]_51 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[19][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [9]),
        .Q(\bank_A_regfile_r_reg[19]_51 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[1]_33 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[1]_33 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[1]_33 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[1]_33 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[1]_33 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[1]_33 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[1]_33 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[1]_33 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[1]_33 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[1]_33 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[1]_33 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[1]_33 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[1]_33 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[1]_33 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[1]_33 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[1]_33 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[1]_33 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[1]_33 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[1]_33 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[1]_33 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[1]_33 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[1][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[1]_33 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [0]),
        .Q(\bank_A_regfile_r_reg[20]_52 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [10]),
        .Q(\bank_A_regfile_r_reg[20]_52 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [11]),
        .Q(\bank_A_regfile_r_reg[20]_52 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [12]),
        .Q(\bank_A_regfile_r_reg[20]_52 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [13]),
        .Q(\bank_A_regfile_r_reg[20]_52 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [14]),
        .Q(\bank_A_regfile_r_reg[20]_52 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [15]),
        .Q(\bank_A_regfile_r_reg[20]_52 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [16]),
        .Q(\bank_A_regfile_r_reg[20]_52 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [17]),
        .Q(\bank_A_regfile_r_reg[20]_52 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [18]),
        .Q(\bank_A_regfile_r_reg[20]_52 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [19]),
        .Q(\bank_A_regfile_r_reg[20]_52 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [1]),
        .Q(\bank_A_regfile_r_reg[20]_52 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [20]),
        .Q(\bank_A_regfile_r_reg[20]_52 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [21]),
        .Q(\bank_A_regfile_r_reg[20]_52 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [2]),
        .Q(\bank_A_regfile_r_reg[20]_52 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [3]),
        .Q(\bank_A_regfile_r_reg[20]_52 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [4]),
        .Q(\bank_A_regfile_r_reg[20]_52 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [5]),
        .Q(\bank_A_regfile_r_reg[20]_52 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [6]),
        .Q(\bank_A_regfile_r_reg[20]_52 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [7]),
        .Q(\bank_A_regfile_r_reg[20]_52 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [8]),
        .Q(\bank_A_regfile_r_reg[20]_52 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[20][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [9]),
        .Q(\bank_A_regfile_r_reg[20]_52 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [0]),
        .Q(\bank_A_regfile_r_reg[21]_53 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [10]),
        .Q(\bank_A_regfile_r_reg[21]_53 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [11]),
        .Q(\bank_A_regfile_r_reg[21]_53 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [12]),
        .Q(\bank_A_regfile_r_reg[21]_53 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [13]),
        .Q(\bank_A_regfile_r_reg[21]_53 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [14]),
        .Q(\bank_A_regfile_r_reg[21]_53 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [15]),
        .Q(\bank_A_regfile_r_reg[21]_53 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [16]),
        .Q(\bank_A_regfile_r_reg[21]_53 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [17]),
        .Q(\bank_A_regfile_r_reg[21]_53 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [18]),
        .Q(\bank_A_regfile_r_reg[21]_53 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [19]),
        .Q(\bank_A_regfile_r_reg[21]_53 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [1]),
        .Q(\bank_A_regfile_r_reg[21]_53 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [20]),
        .Q(\bank_A_regfile_r_reg[21]_53 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [21]),
        .Q(\bank_A_regfile_r_reg[21]_53 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [2]),
        .Q(\bank_A_regfile_r_reg[21]_53 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [3]),
        .Q(\bank_A_regfile_r_reg[21]_53 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [4]),
        .Q(\bank_A_regfile_r_reg[21]_53 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [5]),
        .Q(\bank_A_regfile_r_reg[21]_53 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [6]),
        .Q(\bank_A_regfile_r_reg[21]_53 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [7]),
        .Q(\bank_A_regfile_r_reg[21]_53 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [8]),
        .Q(\bank_A_regfile_r_reg[21]_53 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[21][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [9]),
        .Q(\bank_A_regfile_r_reg[21]_53 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [0]),
        .Q(\bank_A_regfile_r_reg[22]_54 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [10]),
        .Q(\bank_A_regfile_r_reg[22]_54 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [11]),
        .Q(\bank_A_regfile_r_reg[22]_54 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [12]),
        .Q(\bank_A_regfile_r_reg[22]_54 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [13]),
        .Q(\bank_A_regfile_r_reg[22]_54 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [14]),
        .Q(\bank_A_regfile_r_reg[22]_54 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [15]),
        .Q(\bank_A_regfile_r_reg[22]_54 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [16]),
        .Q(\bank_A_regfile_r_reg[22]_54 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [17]),
        .Q(\bank_A_regfile_r_reg[22]_54 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [18]),
        .Q(\bank_A_regfile_r_reg[22]_54 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [19]),
        .Q(\bank_A_regfile_r_reg[22]_54 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [1]),
        .Q(\bank_A_regfile_r_reg[22]_54 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [20]),
        .Q(\bank_A_regfile_r_reg[22]_54 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [21]),
        .Q(\bank_A_regfile_r_reg[22]_54 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [2]),
        .Q(\bank_A_regfile_r_reg[22]_54 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [3]),
        .Q(\bank_A_regfile_r_reg[22]_54 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [4]),
        .Q(\bank_A_regfile_r_reg[22]_54 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [5]),
        .Q(\bank_A_regfile_r_reg[22]_54 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [6]),
        .Q(\bank_A_regfile_r_reg[22]_54 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [7]),
        .Q(\bank_A_regfile_r_reg[22]_54 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [8]),
        .Q(\bank_A_regfile_r_reg[22]_54 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[22][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [9]),
        .Q(\bank_A_regfile_r_reg[22]_54 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [0]),
        .Q(\bank_A_regfile_r_reg[23]_55 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [10]),
        .Q(\bank_A_regfile_r_reg[23]_55 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [11]),
        .Q(\bank_A_regfile_r_reg[23]_55 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [12]),
        .Q(\bank_A_regfile_r_reg[23]_55 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [13]),
        .Q(\bank_A_regfile_r_reg[23]_55 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [14]),
        .Q(\bank_A_regfile_r_reg[23]_55 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [15]),
        .Q(\bank_A_regfile_r_reg[23]_55 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [16]),
        .Q(\bank_A_regfile_r_reg[23]_55 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [17]),
        .Q(\bank_A_regfile_r_reg[23]_55 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [18]),
        .Q(\bank_A_regfile_r_reg[23]_55 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [19]),
        .Q(\bank_A_regfile_r_reg[23]_55 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [1]),
        .Q(\bank_A_regfile_r_reg[23]_55 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [20]),
        .Q(\bank_A_regfile_r_reg[23]_55 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [21]),
        .Q(\bank_A_regfile_r_reg[23]_55 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [2]),
        .Q(\bank_A_regfile_r_reg[23]_55 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [3]),
        .Q(\bank_A_regfile_r_reg[23]_55 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [4]),
        .Q(\bank_A_regfile_r_reg[23]_55 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [5]),
        .Q(\bank_A_regfile_r_reg[23]_55 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [6]),
        .Q(\bank_A_regfile_r_reg[23]_55 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [7]),
        .Q(\bank_A_regfile_r_reg[23]_55 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [8]),
        .Q(\bank_A_regfile_r_reg[23]_55 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[23][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [9]),
        .Q(\bank_A_regfile_r_reg[23]_55 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [0]),
        .Q(\bank_A_regfile_r_reg[24]_56 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [10]),
        .Q(\bank_A_regfile_r_reg[24]_56 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [11]),
        .Q(\bank_A_regfile_r_reg[24]_56 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [12]),
        .Q(\bank_A_regfile_r_reg[24]_56 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [13]),
        .Q(\bank_A_regfile_r_reg[24]_56 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [14]),
        .Q(\bank_A_regfile_r_reg[24]_56 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [15]),
        .Q(\bank_A_regfile_r_reg[24]_56 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [16]),
        .Q(\bank_A_regfile_r_reg[24]_56 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [17]),
        .Q(\bank_A_regfile_r_reg[24]_56 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [18]),
        .Q(\bank_A_regfile_r_reg[24]_56 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [19]),
        .Q(\bank_A_regfile_r_reg[24]_56 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [1]),
        .Q(\bank_A_regfile_r_reg[24]_56 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [20]),
        .Q(\bank_A_regfile_r_reg[24]_56 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [21]),
        .Q(\bank_A_regfile_r_reg[24]_56 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [2]),
        .Q(\bank_A_regfile_r_reg[24]_56 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [3]),
        .Q(\bank_A_regfile_r_reg[24]_56 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [4]),
        .Q(\bank_A_regfile_r_reg[24]_56 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [5]),
        .Q(\bank_A_regfile_r_reg[24]_56 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [6]),
        .Q(\bank_A_regfile_r_reg[24]_56 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [7]),
        .Q(\bank_A_regfile_r_reg[24]_56 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [8]),
        .Q(\bank_A_regfile_r_reg[24]_56 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[24][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [9]),
        .Q(\bank_A_regfile_r_reg[24]_56 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [0]),
        .Q(\bank_A_regfile_r_reg[25]_57 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [10]),
        .Q(\bank_A_regfile_r_reg[25]_57 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [11]),
        .Q(\bank_A_regfile_r_reg[25]_57 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [12]),
        .Q(\bank_A_regfile_r_reg[25]_57 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [13]),
        .Q(\bank_A_regfile_r_reg[25]_57 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [14]),
        .Q(\bank_A_regfile_r_reg[25]_57 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [15]),
        .Q(\bank_A_regfile_r_reg[25]_57 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [16]),
        .Q(\bank_A_regfile_r_reg[25]_57 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [17]),
        .Q(\bank_A_regfile_r_reg[25]_57 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [18]),
        .Q(\bank_A_regfile_r_reg[25]_57 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [19]),
        .Q(\bank_A_regfile_r_reg[25]_57 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [1]),
        .Q(\bank_A_regfile_r_reg[25]_57 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [20]),
        .Q(\bank_A_regfile_r_reg[25]_57 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [21]),
        .Q(\bank_A_regfile_r_reg[25]_57 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [2]),
        .Q(\bank_A_regfile_r_reg[25]_57 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [3]),
        .Q(\bank_A_regfile_r_reg[25]_57 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [4]),
        .Q(\bank_A_regfile_r_reg[25]_57 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [5]),
        .Q(\bank_A_regfile_r_reg[25]_57 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [6]),
        .Q(\bank_A_regfile_r_reg[25]_57 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [7]),
        .Q(\bank_A_regfile_r_reg[25]_57 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [8]),
        .Q(\bank_A_regfile_r_reg[25]_57 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[25][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [9]),
        .Q(\bank_A_regfile_r_reg[25]_57 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [0]),
        .Q(\bank_A_regfile_r_reg[26]_58 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [10]),
        .Q(\bank_A_regfile_r_reg[26]_58 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [11]),
        .Q(\bank_A_regfile_r_reg[26]_58 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [12]),
        .Q(\bank_A_regfile_r_reg[26]_58 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [13]),
        .Q(\bank_A_regfile_r_reg[26]_58 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [14]),
        .Q(\bank_A_regfile_r_reg[26]_58 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [15]),
        .Q(\bank_A_regfile_r_reg[26]_58 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [16]),
        .Q(\bank_A_regfile_r_reg[26]_58 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [17]),
        .Q(\bank_A_regfile_r_reg[26]_58 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [18]),
        .Q(\bank_A_regfile_r_reg[26]_58 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [19]),
        .Q(\bank_A_regfile_r_reg[26]_58 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [1]),
        .Q(\bank_A_regfile_r_reg[26]_58 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [20]),
        .Q(\bank_A_regfile_r_reg[26]_58 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [21]),
        .Q(\bank_A_regfile_r_reg[26]_58 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [2]),
        .Q(\bank_A_regfile_r_reg[26]_58 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [3]),
        .Q(\bank_A_regfile_r_reg[26]_58 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [4]),
        .Q(\bank_A_regfile_r_reg[26]_58 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [5]),
        .Q(\bank_A_regfile_r_reg[26]_58 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [6]),
        .Q(\bank_A_regfile_r_reg[26]_58 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [7]),
        .Q(\bank_A_regfile_r_reg[26]_58 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [8]),
        .Q(\bank_A_regfile_r_reg[26]_58 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[26][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [9]),
        .Q(\bank_A_regfile_r_reg[26]_58 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [0]),
        .Q(\bank_A_regfile_r_reg[27]_59 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [10]),
        .Q(\bank_A_regfile_r_reg[27]_59 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [11]),
        .Q(\bank_A_regfile_r_reg[27]_59 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [12]),
        .Q(\bank_A_regfile_r_reg[27]_59 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [13]),
        .Q(\bank_A_regfile_r_reg[27]_59 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [14]),
        .Q(\bank_A_regfile_r_reg[27]_59 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [15]),
        .Q(\bank_A_regfile_r_reg[27]_59 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [16]),
        .Q(\bank_A_regfile_r_reg[27]_59 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [17]),
        .Q(\bank_A_regfile_r_reg[27]_59 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [18]),
        .Q(\bank_A_regfile_r_reg[27]_59 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [19]),
        .Q(\bank_A_regfile_r_reg[27]_59 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [1]),
        .Q(\bank_A_regfile_r_reg[27]_59 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [20]),
        .Q(\bank_A_regfile_r_reg[27]_59 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [21]),
        .Q(\bank_A_regfile_r_reg[27]_59 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [2]),
        .Q(\bank_A_regfile_r_reg[27]_59 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [3]),
        .Q(\bank_A_regfile_r_reg[27]_59 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [4]),
        .Q(\bank_A_regfile_r_reg[27]_59 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [5]),
        .Q(\bank_A_regfile_r_reg[27]_59 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [6]),
        .Q(\bank_A_regfile_r_reg[27]_59 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [7]),
        .Q(\bank_A_regfile_r_reg[27]_59 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [8]),
        .Q(\bank_A_regfile_r_reg[27]_59 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[27][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [9]),
        .Q(\bank_A_regfile_r_reg[27]_59 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [0]),
        .Q(\bank_A_regfile_r_reg[28]_60 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [10]),
        .Q(\bank_A_regfile_r_reg[28]_60 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [11]),
        .Q(\bank_A_regfile_r_reg[28]_60 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [12]),
        .Q(\bank_A_regfile_r_reg[28]_60 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [13]),
        .Q(\bank_A_regfile_r_reg[28]_60 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [14]),
        .Q(\bank_A_regfile_r_reg[28]_60 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [15]),
        .Q(\bank_A_regfile_r_reg[28]_60 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [16]),
        .Q(\bank_A_regfile_r_reg[28]_60 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [17]),
        .Q(\bank_A_regfile_r_reg[28]_60 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [18]),
        .Q(\bank_A_regfile_r_reg[28]_60 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [19]),
        .Q(\bank_A_regfile_r_reg[28]_60 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [1]),
        .Q(\bank_A_regfile_r_reg[28]_60 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [20]),
        .Q(\bank_A_regfile_r_reg[28]_60 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [21]),
        .Q(\bank_A_regfile_r_reg[28]_60 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [2]),
        .Q(\bank_A_regfile_r_reg[28]_60 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [3]),
        .Q(\bank_A_regfile_r_reg[28]_60 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [4]),
        .Q(\bank_A_regfile_r_reg[28]_60 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [5]),
        .Q(\bank_A_regfile_r_reg[28]_60 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [6]),
        .Q(\bank_A_regfile_r_reg[28]_60 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [7]),
        .Q(\bank_A_regfile_r_reg[28]_60 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [8]),
        .Q(\bank_A_regfile_r_reg[28]_60 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[28][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [9]),
        .Q(\bank_A_regfile_r_reg[28]_60 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [0]),
        .Q(\bank_A_regfile_r_reg[29]_61 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [10]),
        .Q(\bank_A_regfile_r_reg[29]_61 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [11]),
        .Q(\bank_A_regfile_r_reg[29]_61 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [12]),
        .Q(\bank_A_regfile_r_reg[29]_61 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [13]),
        .Q(\bank_A_regfile_r_reg[29]_61 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [14]),
        .Q(\bank_A_regfile_r_reg[29]_61 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [15]),
        .Q(\bank_A_regfile_r_reg[29]_61 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [16]),
        .Q(\bank_A_regfile_r_reg[29]_61 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [17]),
        .Q(\bank_A_regfile_r_reg[29]_61 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [18]),
        .Q(\bank_A_regfile_r_reg[29]_61 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [19]),
        .Q(\bank_A_regfile_r_reg[29]_61 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [1]),
        .Q(\bank_A_regfile_r_reg[29]_61 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [20]),
        .Q(\bank_A_regfile_r_reg[29]_61 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [21]),
        .Q(\bank_A_regfile_r_reg[29]_61 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [2]),
        .Q(\bank_A_regfile_r_reg[29]_61 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [3]),
        .Q(\bank_A_regfile_r_reg[29]_61 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [4]),
        .Q(\bank_A_regfile_r_reg[29]_61 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [5]),
        .Q(\bank_A_regfile_r_reg[29]_61 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [6]),
        .Q(\bank_A_regfile_r_reg[29]_61 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [7]),
        .Q(\bank_A_regfile_r_reg[29]_61 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [8]),
        .Q(\bank_A_regfile_r_reg[29]_61 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[29][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [9]),
        .Q(\bank_A_regfile_r_reg[29]_61 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[2]_34 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[2]_34 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[2]_34 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[2]_34 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[2]_34 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[2]_34 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[2]_34 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[2]_34 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[2]_34 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[2]_34 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[2]_34 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[2]_34 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[2]_34 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[2]_34 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[2]_34 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[2]_34 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[2]_34 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[2]_34 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[2]_34 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[2]_34 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[2]_34 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[2][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[2]_34 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [0]),
        .Q(\bank_A_regfile_r_reg[30]_62 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [10]),
        .Q(\bank_A_regfile_r_reg[30]_62 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [11]),
        .Q(\bank_A_regfile_r_reg[30]_62 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [12]),
        .Q(\bank_A_regfile_r_reg[30]_62 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [13]),
        .Q(\bank_A_regfile_r_reg[30]_62 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [14]),
        .Q(\bank_A_regfile_r_reg[30]_62 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [15]),
        .Q(\bank_A_regfile_r_reg[30]_62 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [16]),
        .Q(\bank_A_regfile_r_reg[30]_62 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [17]),
        .Q(\bank_A_regfile_r_reg[30]_62 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [18]),
        .Q(\bank_A_regfile_r_reg[30]_62 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [19]),
        .Q(\bank_A_regfile_r_reg[30]_62 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [1]),
        .Q(\bank_A_regfile_r_reg[30]_62 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [20]),
        .Q(\bank_A_regfile_r_reg[30]_62 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [21]),
        .Q(\bank_A_regfile_r_reg[30]_62 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [2]),
        .Q(\bank_A_regfile_r_reg[30]_62 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [3]),
        .Q(\bank_A_regfile_r_reg[30]_62 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [4]),
        .Q(\bank_A_regfile_r_reg[30]_62 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [5]),
        .Q(\bank_A_regfile_r_reg[30]_62 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [6]),
        .Q(\bank_A_regfile_r_reg[30]_62 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [7]),
        .Q(\bank_A_regfile_r_reg[30]_62 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [8]),
        .Q(\bank_A_regfile_r_reg[30]_62 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[30][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [9]),
        .Q(\bank_A_regfile_r_reg[30]_62 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [0]),
        .Q(\bank_A_regfile_r_reg[31]_63 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [10]),
        .Q(\bank_A_regfile_r_reg[31]_63 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [11]),
        .Q(\bank_A_regfile_r_reg[31]_63 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [12]),
        .Q(\bank_A_regfile_r_reg[31]_63 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [13]),
        .Q(\bank_A_regfile_r_reg[31]_63 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [14]),
        .Q(\bank_A_regfile_r_reg[31]_63 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [15]),
        .Q(\bank_A_regfile_r_reg[31]_63 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [16]),
        .Q(\bank_A_regfile_r_reg[31]_63 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [17]),
        .Q(\bank_A_regfile_r_reg[31]_63 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [18]),
        .Q(\bank_A_regfile_r_reg[31]_63 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [19]),
        .Q(\bank_A_regfile_r_reg[31]_63 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [1]),
        .Q(\bank_A_regfile_r_reg[31]_63 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [20]),
        .Q(\bank_A_regfile_r_reg[31]_63 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [21]),
        .Q(\bank_A_regfile_r_reg[31]_63 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [2]),
        .Q(\bank_A_regfile_r_reg[31]_63 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [3]),
        .Q(\bank_A_regfile_r_reg[31]_63 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [4]),
        .Q(\bank_A_regfile_r_reg[31]_63 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [5]),
        .Q(\bank_A_regfile_r_reg[31]_63 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [6]),
        .Q(\bank_A_regfile_r_reg[31]_63 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [7]),
        .Q(\bank_A_regfile_r_reg[31]_63 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [8]),
        .Q(\bank_A_regfile_r_reg[31]_63 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[31][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [9]),
        .Q(\bank_A_regfile_r_reg[31]_63 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[3]_35 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[3]_35 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[3]_35 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[3]_35 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[3]_35 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[3]_35 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[3]_35 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[3]_35 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[3]_35 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[3]_35 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[3]_35 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[3]_35 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[3]_35 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[3]_35 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[3]_35 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[3]_35 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[3]_35 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[3]_35 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[3]_35 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[3]_35 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[3]_35 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[3]_35 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[4]_36 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[4]_36 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[4]_36 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[4]_36 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[4]_36 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[4]_36 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[4]_36 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[4]_36 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[4]_36 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[4]_36 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[4]_36 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[4]_36 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[4]_36 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[4]_36 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[4]_36 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[4]_36 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[4]_36 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[4]_36 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[4]_36 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[4]_36 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[4]_36 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[4][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[4]_36 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[5]_37 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[5]_37 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[5]_37 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[5]_37 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[5]_37 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[5]_37 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[5]_37 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[5]_37 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[5]_37 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[5]_37 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[5]_37 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[5]_37 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[5]_37 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[5]_37 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[5]_37 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[5]_37 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[5]_37 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[5]_37 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[5]_37 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[5]_37 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[5]_37 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[5]_37 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[6]_38 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[6]_38 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[6]_38 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[6]_38 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[6]_38 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[6]_38 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[6]_38 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[6]_38 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[6]_38 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[6]_38 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[6]_38 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[6]_38 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[6]_38 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[6]_38 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[6]_38 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[6]_38 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[6]_38 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[6]_38 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[6]_38 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[6]_38 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[6]_38 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[6][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[6]_38 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[7]_39 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[7]_39 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[7]_39 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[7]_39 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[7]_39 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[7]_39 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[7]_39 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[7]_39 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[7]_39 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[7]_39 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[7]_39 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[7]_39 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[7]_39 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[7]_39 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[7]_39 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[7]_39 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[7]_39 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[7]_39 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[7]_39 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[7]_39 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[7]_39 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[7][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[7]_39 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[8]_40 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[8]_40 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[8]_40 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[8]_40 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[8]_40 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[8]_40 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[8]_40 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[8]_40 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[8]_40 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[8]_40 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[8]_40 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[8]_40 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[8]_40 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[8]_40 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[8]_40 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[8]_40 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[8]_40 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[8]_40 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[8]_40 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[8]_40 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[8]_40 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[8][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[8]_40 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_A_regfile_r_reg[9]_41 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_A_regfile_r_reg[9]_41 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_A_regfile_r_reg[9]_41 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_A_regfile_r_reg[9]_41 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_A_regfile_r_reg[9]_41 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_A_regfile_r_reg[9]_41 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_A_regfile_r_reg[9]_41 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_A_regfile_r_reg[9]_41 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_A_regfile_r_reg[9]_41 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_A_regfile_r_reg[9]_41 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_A_regfile_r_reg[9]_41 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_A_regfile_r_reg[9]_41 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_A_regfile_r_reg[9]_41 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_A_regfile_r_reg[9]_41 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_A_regfile_r_reg[9]_41 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_A_regfile_r_reg[9]_41 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_A_regfile_r_reg[9]_41 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_A_regfile_r_reg[9]_41 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_A_regfile_r_reg[9]_41 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_A_regfile_r_reg[9]_41 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_A_regfile_r_reg[9]_41 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_A_regfile_r_reg[9][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_A_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_A_regfile_r_reg[9]_41 [9]),
        .R(i_rst_IBUF));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \bank_B_regfile_r[0][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I5(in_bank_id_r),
        .O(bank_B_regfile_w));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \bank_B_regfile_r[10][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I3(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(in_bank_id_r),
        .O(\bank_B_regfile_r[10][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \bank_B_regfile_r[11][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(sub_cnt_x2[1]),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I5(in_bank_id_r),
        .O(\bank_B_regfile_r[11][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \bank_B_regfile_r[12][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(sub_cnt_x2[4]),
        .I2(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I5(in_bank_id_r),
        .O(\bank_B_regfile_r[12][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \bank_B_regfile_r[13][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(in_bank_id_r),
        .O(\bank_B_regfile_r[13][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \bank_B_regfile_r[14][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I4(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I5(in_bank_id_r),
        .O(\bank_B_regfile_r[14][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bank_B_regfile_r[15][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I5(in_bank_id_r),
        .O(\bank_B_regfile_r[15][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][0]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .I1(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[16]_79 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][10]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[16]_79 [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][11]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(Q[0]),
        .O(\bank_A_regfile_w_reg[16]_79 [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][12]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(Q[1]),
        .O(\bank_A_regfile_w_reg[16]_79 [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][13]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(Q[2]),
        .O(\bank_A_regfile_w_reg[16]_79 [13]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][14]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(Q[3]),
        .O(\bank_A_regfile_w_reg[16]_79 [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][15]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(Q[4]),
        .O(\bank_A_regfile_w_reg[16]_79 [15]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][16]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(Q[5]),
        .O(\bank_A_regfile_w_reg[16]_79 [16]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][17]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(Q[6]),
        .O(\bank_A_regfile_w_reg[16]_79 [17]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][18]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(Q[7]),
        .O(\bank_A_regfile_w_reg[16]_79 [18]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][19]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(Q[8]),
        .O(\bank_A_regfile_w_reg[16]_79 [19]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][1]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .I1(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[16]_79 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][20]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .I1(sub_cnt_x2[3]),
        .I2(sub_cnt_x2[4]),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(Q[9]),
        .O(\bank_A_regfile_w_reg[16]_79 [20]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][21]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .I1(sub_cnt_x2[3]),
        .I2(sub_cnt_x2[4]),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(Q[10]),
        .O(\bank_A_regfile_w_reg[16]_79 [21]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][2]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .I1(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[16]_79 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][3]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .I1(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[16]_79 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][4]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .I1(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[16]_79 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][5]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .I1(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[16]_79 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][6]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[16]_79 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][7]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[16]_79 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][8]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[16]_79 [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \bank_B_regfile_r[16][9]_i_1 
       (.I0(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[16]_79 [9]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][0]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[17]_70 [0]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][10]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[17]_70 [10]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][11]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(Q[0]),
        .O(\bank_A_regfile_w_reg[17]_70 [11]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][12]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(Q[1]),
        .O(\bank_A_regfile_w_reg[17]_70 [12]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][13]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(Q[2]),
        .O(\bank_A_regfile_w_reg[17]_70 [13]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][14]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(Q[3]),
        .O(\bank_A_regfile_w_reg[17]_70 [14]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][15]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(Q[4]),
        .O(\bank_A_regfile_w_reg[17]_70 [15]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][16]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(Q[5]),
        .O(\bank_A_regfile_w_reg[17]_70 [16]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][17]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(Q[6]),
        .O(\bank_A_regfile_w_reg[17]_70 [17]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][18]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(Q[7]),
        .O(\bank_A_regfile_w_reg[17]_70 [18]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][19]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(Q[8]),
        .O(\bank_A_regfile_w_reg[17]_70 [19]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][1]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[17]_70 [1]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][20]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(Q[9]),
        .O(\bank_A_regfile_w_reg[17]_70 [20]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][21]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(Q[10]),
        .O(\bank_A_regfile_w_reg[17]_70 [21]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][2]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[17]_70 [2]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][3]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[17]_70 [3]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][4]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[17]_70 [4]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][5]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[17]_70 [5]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][6]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[17]_70 [6]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][7]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[17]_70 [7]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][8]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[17]_70 [8]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[17][9]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[17]_70 [9]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][0]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[18]_65 [0]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][10]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[18]_65 [10]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][11]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(Q[0]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .O(\bank_A_regfile_w_reg[18]_65 [11]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][12]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(Q[1]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .O(\bank_A_regfile_w_reg[18]_65 [12]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][13]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(Q[2]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .O(\bank_A_regfile_w_reg[18]_65 [13]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][14]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(Q[3]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .O(\bank_A_regfile_w_reg[18]_65 [14]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][15]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(Q[4]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .O(\bank_A_regfile_w_reg[18]_65 [15]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][16]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(Q[5]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .O(\bank_A_regfile_w_reg[18]_65 [16]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][17]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(Q[6]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .O(\bank_A_regfile_w_reg[18]_65 [17]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][18]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(Q[7]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .O(\bank_A_regfile_w_reg[18]_65 [18]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][19]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(Q[8]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .O(\bank_A_regfile_w_reg[18]_65 [19]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][1]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[18]_65 [1]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][20]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(Q[9]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .O(\bank_A_regfile_w_reg[18]_65 [20]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][21]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(Q[10]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .O(\bank_A_regfile_w_reg[18]_65 [21]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][2]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[18]_65 [2]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][3]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[18]_65 [3]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][4]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[18]_65 [4]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][5]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[18]_65 [5]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][6]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[18]_65 [6]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][7]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[18]_65 [7]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][8]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[18]_65 [8]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[18][9]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[18]_65 [9]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][0]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[19]_67 [0]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][10]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[19]_67 [10]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][11]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[0]),
        .O(\bank_A_regfile_w_reg[19]_67 [11]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][12]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[1]),
        .O(\bank_A_regfile_w_reg[19]_67 [12]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][13]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[2]),
        .O(\bank_A_regfile_w_reg[19]_67 [13]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][14]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[3]),
        .O(\bank_A_regfile_w_reg[19]_67 [14]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][15]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[4]),
        .O(\bank_A_regfile_w_reg[19]_67 [15]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][16]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[5]),
        .O(\bank_A_regfile_w_reg[19]_67 [16]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][17]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[6]),
        .O(\bank_A_regfile_w_reg[19]_67 [17]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][18]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[7]),
        .O(\bank_A_regfile_w_reg[19]_67 [18]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][19]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[8]),
        .O(\bank_A_regfile_w_reg[19]_67 [19]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][1]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[19]_67 [1]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][20]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[9]),
        .O(\bank_A_regfile_w_reg[19]_67 [20]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][21]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[10]),
        .O(\bank_A_regfile_w_reg[19]_67 [21]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][2]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[19]_67 [2]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][3]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[19]_67 [3]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][4]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[19]_67 [4]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][5]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[19]_67 [5]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][6]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[19]_67 [6]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][7]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[19]_67 [7]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][8]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[19]_67 [8]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[19][9]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[19]_67 [9]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \bank_B_regfile_r[1][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I5(in_bank_id_r),
        .O(\bank_B_regfile_r[1][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][0]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[20]_72 [0]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][10]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[20]_72 [10]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][11]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[0]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .O(\bank_A_regfile_w_reg[20]_72 [11]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][12]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[1]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .O(\bank_A_regfile_w_reg[20]_72 [12]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][13]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[2]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .O(\bank_A_regfile_w_reg[20]_72 [13]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][14]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[3]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .O(\bank_A_regfile_w_reg[20]_72 [14]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][15]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[4]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .O(\bank_A_regfile_w_reg[20]_72 [15]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][16]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[5]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .O(\bank_A_regfile_w_reg[20]_72 [16]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][17]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[6]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .O(\bank_A_regfile_w_reg[20]_72 [17]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][18]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[7]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .O(\bank_A_regfile_w_reg[20]_72 [18]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][19]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[8]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .O(\bank_A_regfile_w_reg[20]_72 [19]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][1]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[20]_72 [1]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][20]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[9]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .O(\bank_A_regfile_w_reg[20]_72 [20]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][21]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[10]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .O(\bank_A_regfile_w_reg[20]_72 [21]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][2]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[20]_72 [2]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][3]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[20]_72 [3]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][4]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[20]_72 [4]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][5]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[20]_72 [5]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][6]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[20]_72 [6]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][7]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[20]_72 [7]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][8]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[20]_72 [8]));
  LUT6 #(
    .INIT(64'hFF00FF10FF00EF00)) 
    \bank_B_regfile_r[20][9]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[20]_72 [9]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][0]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[21]_74 [0]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][10]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[21]_74 [10]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][11]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[0]),
        .O(\bank_A_regfile_w_reg[21]_74 [11]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][12]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[1]),
        .O(\bank_A_regfile_w_reg[21]_74 [12]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][13]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[2]),
        .O(\bank_A_regfile_w_reg[21]_74 [13]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][14]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[3]),
        .O(\bank_A_regfile_w_reg[21]_74 [14]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][15]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[4]),
        .O(\bank_A_regfile_w_reg[21]_74 [15]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][16]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[5]),
        .O(\bank_A_regfile_w_reg[21]_74 [16]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][17]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[6]),
        .O(\bank_A_regfile_w_reg[21]_74 [17]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][18]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[7]),
        .O(\bank_A_regfile_w_reg[21]_74 [18]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][19]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[8]),
        .O(\bank_A_regfile_w_reg[21]_74 [19]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][1]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[21]_74 [1]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][20]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[9]),
        .O(\bank_A_regfile_w_reg[21]_74 [20]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][21]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(Q[10]),
        .O(\bank_A_regfile_w_reg[21]_74 [21]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][2]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[21]_74 [2]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][3]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[21]_74 [3]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][4]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[21]_74 [4]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][5]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[21]_74 [5]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][6]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[21]_74 [6]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][7]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[21]_74 [7]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][8]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[21]_74 [8]));
  LUT6 #(
    .INIT(64'hFFEFFFFF10000000)) 
    \bank_B_regfile_r[21][9]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[21]_74 [9]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][0]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[22]_78 [0]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][10]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[22]_78 [10]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][11]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[0]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .O(\bank_A_regfile_w_reg[22]_78 [11]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][12]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[1]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .O(\bank_A_regfile_w_reg[22]_78 [12]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][13]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[2]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .O(\bank_A_regfile_w_reg[22]_78 [13]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][14]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[3]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .O(\bank_A_regfile_w_reg[22]_78 [14]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][15]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[4]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .O(\bank_A_regfile_w_reg[22]_78 [15]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][16]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[5]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .O(\bank_A_regfile_w_reg[22]_78 [16]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][17]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[6]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .O(\bank_A_regfile_w_reg[22]_78 [17]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][18]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[7]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .O(\bank_A_regfile_w_reg[22]_78 [18]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][19]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[8]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .O(\bank_A_regfile_w_reg[22]_78 [19]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][1]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[22]_78 [1]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][20]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[9]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .O(\bank_A_regfile_w_reg[22]_78 [20]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][21]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(Q[10]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .O(\bank_A_regfile_w_reg[22]_78 [21]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][2]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[22]_78 [2]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][3]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[22]_78 [3]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][4]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[22]_78 [4]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][5]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[22]_78 [5]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][6]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[22]_78 [6]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][7]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[22]_78 [7]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][8]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[22]_78 [8]));
  LUT6 #(
    .INIT(64'hFF00FF40FF00BF00)) 
    \bank_B_regfile_r[22][9]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[22]_78 [9]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][0]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[23]_76 [0]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][10]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[23]_76 [10]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][11]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(Q[0]),
        .O(\bank_A_regfile_w_reg[23]_76 [11]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][12]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(Q[1]),
        .O(\bank_A_regfile_w_reg[23]_76 [12]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][13]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(Q[2]),
        .O(\bank_A_regfile_w_reg[23]_76 [13]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][14]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(Q[3]),
        .O(\bank_A_regfile_w_reg[23]_76 [14]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][15]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(Q[4]),
        .O(\bank_A_regfile_w_reg[23]_76 [15]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][16]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(Q[5]),
        .O(\bank_A_regfile_w_reg[23]_76 [16]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][17]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(Q[6]),
        .O(\bank_A_regfile_w_reg[23]_76 [17]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][18]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(Q[7]),
        .O(\bank_A_regfile_w_reg[23]_76 [18]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][19]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(Q[8]),
        .O(\bank_A_regfile_w_reg[23]_76 [19]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][1]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[23]_76 [1]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][20]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(Q[9]),
        .O(\bank_A_regfile_w_reg[23]_76 [20]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][21]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(Q[10]),
        .O(\bank_A_regfile_w_reg[23]_76 [21]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][2]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[23]_76 [2]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][3]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[23]_76 [3]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][4]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[23]_76 [4]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][5]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[23]_76 [5]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][6]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[23]_76 [6]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][7]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .I4(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[23]_76 [7]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][8]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[23]_76 [8]));
  LUT6 #(
    .INIT(64'hFFBFFFFF40000000)) 
    \bank_B_regfile_r[23][9]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .I4(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[23]_76 [9]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][0]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[24]_68 [0]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][10]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[24]_68 [10]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][11]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[0]),
        .O(\bank_A_regfile_w_reg[24]_68 [11]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][12]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[1]),
        .O(\bank_A_regfile_w_reg[24]_68 [12]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][13]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[2]),
        .O(\bank_A_regfile_w_reg[24]_68 [13]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][14]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[3]),
        .O(\bank_A_regfile_w_reg[24]_68 [14]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][15]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[4]),
        .O(\bank_A_regfile_w_reg[24]_68 [15]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][16]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[5]),
        .O(\bank_A_regfile_w_reg[24]_68 [16]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][17]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[6]),
        .O(\bank_A_regfile_w_reg[24]_68 [17]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][18]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[7]),
        .O(\bank_A_regfile_w_reg[24]_68 [18]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][19]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[8]),
        .O(\bank_A_regfile_w_reg[24]_68 [19]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][1]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[24]_68 [1]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][20]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[9]),
        .O(\bank_A_regfile_w_reg[24]_68 [20]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][21]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[10]),
        .O(\bank_A_regfile_w_reg[24]_68 [21]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][2]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[24]_68 [2]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][3]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[24]_68 [3]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][4]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[24]_68 [4]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][5]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[24]_68 [5]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][6]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[24]_68 [6]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][7]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[24]_68 [7]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][8]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[24]_68 [8]));
  LUT6 #(
    .INIT(64'hFFFEFFFF01000000)) 
    \bank_B_regfile_r[24][9]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[24]_68 [9]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][0]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[25]_69 [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][10]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[25]_69 [10]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][11]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[0]),
        .O(\bank_A_regfile_w_reg[25]_69 [11]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][12]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[1]),
        .O(\bank_A_regfile_w_reg[25]_69 [12]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][13]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[2]),
        .O(\bank_A_regfile_w_reg[25]_69 [13]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][14]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[3]),
        .O(\bank_A_regfile_w_reg[25]_69 [14]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][15]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[4]),
        .O(\bank_A_regfile_w_reg[25]_69 [15]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][16]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[5]),
        .O(\bank_A_regfile_w_reg[25]_69 [16]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][17]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[6]),
        .O(\bank_A_regfile_w_reg[25]_69 [17]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][18]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[7]),
        .O(\bank_A_regfile_w_reg[25]_69 [18]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][19]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[8]),
        .O(\bank_A_regfile_w_reg[25]_69 [19]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][1]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[25]_69 [1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][20]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[9]),
        .O(\bank_A_regfile_w_reg[25]_69 [20]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][21]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[10]),
        .O(\bank_A_regfile_w_reg[25]_69 [21]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][2]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[25]_69 [2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][3]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[25]_69 [3]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][4]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[25]_69 [4]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][5]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[25]_69 [5]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][6]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[25]_69 [6]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][7]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[25]_69 [7]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][8]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[25]_69 [8]));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \bank_B_regfile_r[25][9]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[25]_69 [9]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][0]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[26]_64 [0]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][10]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[26]_64 [10]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][11]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[0]),
        .O(\bank_A_regfile_w_reg[26]_64 [11]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][12]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[1]),
        .O(\bank_A_regfile_w_reg[26]_64 [12]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][13]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[2]),
        .O(\bank_A_regfile_w_reg[26]_64 [13]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][14]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[3]),
        .O(\bank_A_regfile_w_reg[26]_64 [14]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][15]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[4]),
        .O(\bank_A_regfile_w_reg[26]_64 [15]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][16]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[5]),
        .O(\bank_A_regfile_w_reg[26]_64 [16]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][17]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[6]),
        .O(\bank_A_regfile_w_reg[26]_64 [17]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][18]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[7]),
        .O(\bank_A_regfile_w_reg[26]_64 [18]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][19]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[8]),
        .O(\bank_A_regfile_w_reg[26]_64 [19]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][1]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[26]_64 [1]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][20]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[9]),
        .O(\bank_A_regfile_w_reg[26]_64 [20]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][21]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(Q[10]),
        .O(\bank_A_regfile_w_reg[26]_64 [21]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][2]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[26]_64 [2]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][3]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[26]_64 [3]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][4]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[26]_64 [4]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][5]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[26]_64 [5]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][6]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[26]_64 [6]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][7]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[26]_64 [7]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][8]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[26]_64 [8]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[26][9]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[26]_64 [9]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][0]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[27]_66 [0]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][10]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[27]_66 [10]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][11]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(Q[0]),
        .O(\bank_A_regfile_w_reg[27]_66 [11]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][12]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(Q[1]),
        .O(\bank_A_regfile_w_reg[27]_66 [12]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][13]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(Q[2]),
        .O(\bank_A_regfile_w_reg[27]_66 [13]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][14]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(Q[3]),
        .O(\bank_A_regfile_w_reg[27]_66 [14]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][15]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(Q[4]),
        .O(\bank_A_regfile_w_reg[27]_66 [15]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][16]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(Q[5]),
        .O(\bank_A_regfile_w_reg[27]_66 [16]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][17]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(Q[6]),
        .O(\bank_A_regfile_w_reg[27]_66 [17]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][18]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(Q[7]),
        .O(\bank_A_regfile_w_reg[27]_66 [18]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][19]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(Q[8]),
        .O(\bank_A_regfile_w_reg[27]_66 [19]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][1]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[27]_66 [1]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][20]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(Q[9]),
        .O(\bank_A_regfile_w_reg[27]_66 [20]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][21]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(Q[10]),
        .O(\bank_A_regfile_w_reg[27]_66 [21]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][2]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[27]_66 [2]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][3]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[27]_66 [3]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][4]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[27]_66 [4]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][5]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[27]_66 [5]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][6]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[27]_66 [6]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][7]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[27]_66 [7]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][8]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[27]_66 [8]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[27][9]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[27]_66 [9]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][0]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(sub_cnt_x2[2]),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[28]_71 [0]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][10]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .I4(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[28]_71 [10]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][11]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .I4(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I5(Q[0]),
        .O(\bank_A_regfile_w_reg[28]_71 [11]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][12]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .I4(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I5(Q[1]),
        .O(\bank_A_regfile_w_reg[28]_71 [12]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][13]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .I4(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I5(Q[2]),
        .O(\bank_A_regfile_w_reg[28]_71 [13]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][14]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .I4(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I5(Q[3]),
        .O(\bank_A_regfile_w_reg[28]_71 [14]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][15]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .I4(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I5(Q[4]),
        .O(\bank_A_regfile_w_reg[28]_71 [15]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][16]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .I4(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I5(Q[5]),
        .O(\bank_A_regfile_w_reg[28]_71 [16]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][17]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .I4(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I5(Q[6]),
        .O(\bank_A_regfile_w_reg[28]_71 [17]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][18]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .I4(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I5(Q[7]),
        .O(\bank_A_regfile_w_reg[28]_71 [18]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][19]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .I4(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I5(Q[8]),
        .O(\bank_A_regfile_w_reg[28]_71 [19]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][1]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(sub_cnt_x2[2]),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[28]_71 [1]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][20]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .I4(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I5(Q[9]),
        .O(\bank_A_regfile_w_reg[28]_71 [20]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][21]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .I4(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I5(Q[10]),
        .O(\bank_A_regfile_w_reg[28]_71 [21]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][2]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(sub_cnt_x2[2]),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[28]_71 [2]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][3]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[28]_71 [3]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][4]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[28]_71 [4]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][5]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[28]_71 [5]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][6]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[28]_71 [6]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][7]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[28]_71 [7]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][8]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[28]_71 [8]));
  LUT6 #(
    .INIT(64'hFFFBFFFF04000000)) 
    \bank_B_regfile_r[28][9]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .I4(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[28]_71 [9]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][0]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[29]_73 [0]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][10]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[29]_73 [10]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][11]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[0]),
        .O(\bank_A_regfile_w_reg[29]_73 [11]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][12]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[1]),
        .O(\bank_A_regfile_w_reg[29]_73 [12]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][13]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[2]),
        .O(\bank_A_regfile_w_reg[29]_73 [13]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][14]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[3]),
        .O(\bank_A_regfile_w_reg[29]_73 [14]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][15]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[4]),
        .O(\bank_A_regfile_w_reg[29]_73 [15]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][16]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[5]),
        .O(\bank_A_regfile_w_reg[29]_73 [16]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][17]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[6]),
        .O(\bank_A_regfile_w_reg[29]_73 [17]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][18]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[7]),
        .O(\bank_A_regfile_w_reg[29]_73 [18]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][19]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[8]),
        .O(\bank_A_regfile_w_reg[29]_73 [19]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][1]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[29]_73 [1]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][20]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[9]),
        .O(\bank_A_regfile_w_reg[29]_73 [20]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][21]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[10]),
        .O(\bank_A_regfile_w_reg[29]_73 [21]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][2]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[29]_73 [2]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][3]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[29]_73 [3]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][4]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[29]_73 [4]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][5]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[29]_73 [5]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][6]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[29]_73 [6]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][7]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[29]_73 [7]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][8]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[29]_73 [8]));
  LUT6 #(
    .INIT(64'hFBFFFFFF40000000)) 
    \bank_B_regfile_r[29][9]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[29]_73 [9]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \bank_B_regfile_r[2][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I3(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I4(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I5(in_bank_id_r),
        .O(\bank_B_regfile_r[2][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][0]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[30]_77 [0]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][10]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[30]_77 [10]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][11]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[0]),
        .O(\bank_A_regfile_w_reg[30]_77 [11]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][12]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[1]),
        .O(\bank_A_regfile_w_reg[30]_77 [12]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][13]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[2]),
        .O(\bank_A_regfile_w_reg[30]_77 [13]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][14]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[3]),
        .O(\bank_A_regfile_w_reg[30]_77 [14]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][15]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[4]),
        .O(\bank_A_regfile_w_reg[30]_77 [15]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][16]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[5]),
        .O(\bank_A_regfile_w_reg[30]_77 [16]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][17]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[6]),
        .O(\bank_A_regfile_w_reg[30]_77 [17]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][18]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[7]),
        .O(\bank_A_regfile_w_reg[30]_77 [18]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][19]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[8]),
        .O(\bank_A_regfile_w_reg[30]_77 [19]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][1]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[30]_77 [1]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][20]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[9]),
        .O(\bank_A_regfile_w_reg[30]_77 [20]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][21]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[10]),
        .O(\bank_A_regfile_w_reg[30]_77 [21]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][2]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[30]_77 [2]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][3]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[30]_77 [3]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][4]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[30]_77 [4]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][5]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[30]_77 [5]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][6]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[30]_77 [6]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][7]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[30]_77 [7]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][8]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[30]_77 [8]));
  LUT6 #(
    .INIT(64'hFFF7FFFF08000000)) 
    \bank_B_regfile_r[30][9]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[4]),
        .I3(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[30]_77 [9]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][0]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [0]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .O(\bank_A_regfile_w_reg[31]_75 [0]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][10]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [10]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .O(\bank_A_regfile_w_reg[31]_75 [10]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][11]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [0]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[0]),
        .O(\bank_A_regfile_w_reg[31]_75 [11]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][12]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [1]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[1]),
        .O(\bank_A_regfile_w_reg[31]_75 [12]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][13]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [2]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[2]),
        .O(\bank_A_regfile_w_reg[31]_75 [13]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][14]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [3]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[3]),
        .O(\bank_A_regfile_w_reg[31]_75 [14]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][15]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [4]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[4]),
        .O(\bank_A_regfile_w_reg[31]_75 [15]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][16]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [5]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[5]),
        .O(\bank_A_regfile_w_reg[31]_75 [16]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][17]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [6]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[6]),
        .O(\bank_A_regfile_w_reg[31]_75 [17]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][18]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [7]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[7]),
        .O(\bank_A_regfile_w_reg[31]_75 [18]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][19]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [8]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[8]),
        .O(\bank_A_regfile_w_reg[31]_75 [19]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][1]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [1]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .O(\bank_A_regfile_w_reg[31]_75 [1]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][20]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [9]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[9]),
        .O(\bank_A_regfile_w_reg[31]_75 [20]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][21]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][21]_0 [10]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(Q[10]),
        .O(\bank_A_regfile_w_reg[31]_75 [21]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][2]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [2]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .O(\bank_A_regfile_w_reg[31]_75 [2]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][3]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [3]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .O(\bank_A_regfile_w_reg[31]_75 [3]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][4]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [4]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .O(\bank_A_regfile_w_reg[31]_75 [4]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][5]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [5]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .O(\bank_A_regfile_w_reg[31]_75 [5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][6]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [6]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .O(\bank_A_regfile_w_reg[31]_75 [6]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][7]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [7]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .O(\bank_A_regfile_w_reg[31]_75 [7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][8]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [8]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .O(\bank_A_regfile_w_reg[31]_75 [8]));
  LUT6 #(
    .INIT(64'hF7FFFFFF80000000)) 
    \bank_B_regfile_r[31][9]_i_1 
       (.I0(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(\bank_A_regfile_r_reg[26][10]_0 [9]),
        .I3(sub_cnt_x2[4]),
        .I4(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I5(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .O(\bank_A_regfile_w_reg[31]_75 [9]));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \bank_B_regfile_r[3][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .I5(in_bank_id_r),
        .O(\bank_B_regfile_r[3][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \bank_B_regfile_r[4][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I3(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I4(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I5(in_bank_id_r),
        .O(\bank_B_regfile_r[4][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \bank_B_regfile_r[5][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I5(in_bank_id_r),
        .O(\bank_B_regfile_r[5][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \bank_B_regfile_r[6][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .I2(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .I3(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .I5(in_bank_id_r),
        .O(\bank_B_regfile_r[6][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \bank_B_regfile_r[7][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I2(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I5(in_bank_id_r),
        .O(\bank_B_regfile_r[7][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \bank_B_regfile_r[8][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I4(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I5(in_bank_id_r),
        .O(\bank_B_regfile_r[8][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \bank_B_regfile_r[9][21]_i_1 
       (.I0(MDC_out_valid_OBUF),
        .I1(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .I2(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .I3(\sub_cnt_r_reg[3]_rep_n_0 ),
        .I4(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .I5(in_bank_id_r),
        .O(\bank_B_regfile_r[9][21]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[0]_0 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[0]_0 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][11] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[0]_0 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][12] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[0]_0 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][13] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[0]_0 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][14] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[0]_0 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][15] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[0]_0 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][16] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[0]_0 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][17] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[0]_0 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][18] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[0]_0 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][19] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[0]_0 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[0]_0 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][20] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[0]_0 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][21] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[0]_0 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[0]_0 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[0]_0 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[0]_0 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[0]_0 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[0]_0 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[0]_0 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[0]_0 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[0]_0 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[10]_10 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[10]_10 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[10]_10 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[10]_10 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[10]_10 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[10]_10 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[10]_10 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[10]_10 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[10]_10 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[10]_10 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[10]_10 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[10]_10 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[10]_10 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[10]_10 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[10]_10 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[10]_10 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[10]_10 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[10]_10 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[10]_10 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[10]_10 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[10]_10 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[10][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[10]_10 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[11]_11 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[11]_11 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[11]_11 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[11]_11 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[11]_11 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[11]_11 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[11]_11 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[11]_11 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[11]_11 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[11]_11 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[11]_11 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[11]_11 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[11]_11 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[11]_11 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[11]_11 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[11]_11 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[11]_11 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[11]_11 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[11]_11 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[11]_11 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[11]_11 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[11][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[11]_11 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[12]_12 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[12]_12 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[12]_12 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[12]_12 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[12]_12 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[12]_12 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[12]_12 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[12]_12 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[12]_12 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[12]_12 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[12]_12 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[12]_12 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[12]_12 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[12]_12 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[12]_12 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[12]_12 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[12]_12 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[12]_12 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[12]_12 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[12]_12 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[12]_12 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[12][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[12]_12 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[13]_13 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[13]_13 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[13]_13 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[13]_13 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[13]_13 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[13]_13 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[13]_13 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[13]_13 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[13]_13 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[13]_13 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[13]_13 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[13]_13 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[13]_13 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[13]_13 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[13]_13 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[13]_13 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[13]_13 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[13]_13 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[13]_13 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[13]_13 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[13]_13 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[13][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[13]_13 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[14]_14 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[14]_14 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[14]_14 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[14]_14 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[14]_14 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[14]_14 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[14]_14 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[14]_14 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[14]_14 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[14]_14 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[14]_14 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[14]_14 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[14]_14 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[14]_14 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[14]_14 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[14]_14 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[14]_14 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[14]_14 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[14]_14 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[14]_14 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[14]_14 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[14][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[14]_14 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[15]_15 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[15]_15 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[15]_15 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[15]_15 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[15]_15 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[15]_15 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[15]_15 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[15]_15 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[15]_15 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[15]_15 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[15]_15 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[15]_15 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[15]_15 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[15]_15 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[15]_15 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[15]_15 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[15]_15 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[15]_15 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[15]_15 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[15]_15 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[15]_15 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[15][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[15]_15 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][0] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [0]),
        .Q(\bank_B_regfile_r_reg[16]_16 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][10] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [10]),
        .Q(\bank_B_regfile_r_reg[16]_16 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][11] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [11]),
        .Q(\bank_B_regfile_r_reg[16]_16 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][12] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [12]),
        .Q(\bank_B_regfile_r_reg[16]_16 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][13] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [13]),
        .Q(\bank_B_regfile_r_reg[16]_16 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][14] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [14]),
        .Q(\bank_B_regfile_r_reg[16]_16 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][15] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [15]),
        .Q(\bank_B_regfile_r_reg[16]_16 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][16] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [16]),
        .Q(\bank_B_regfile_r_reg[16]_16 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][17] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [17]),
        .Q(\bank_B_regfile_r_reg[16]_16 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][18] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [18]),
        .Q(\bank_B_regfile_r_reg[16]_16 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][19] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [19]),
        .Q(\bank_B_regfile_r_reg[16]_16 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][1] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [1]),
        .Q(\bank_B_regfile_r_reg[16]_16 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][20] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [20]),
        .Q(\bank_B_regfile_r_reg[16]_16 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][21] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [21]),
        .Q(\bank_B_regfile_r_reg[16]_16 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][2] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [2]),
        .Q(\bank_B_regfile_r_reg[16]_16 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][3] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [3]),
        .Q(\bank_B_regfile_r_reg[16]_16 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][4] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [4]),
        .Q(\bank_B_regfile_r_reg[16]_16 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][5] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [5]),
        .Q(\bank_B_regfile_r_reg[16]_16 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][6] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [6]),
        .Q(\bank_B_regfile_r_reg[16]_16 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][7] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [7]),
        .Q(\bank_B_regfile_r_reg[16]_16 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][8] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [8]),
        .Q(\bank_B_regfile_r_reg[16]_16 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[16][9] 
       (.C(clk_IBUF_BUFG),
        .CE(bank_B_regfile_w),
        .D(\bank_A_regfile_w_reg[16]_79 [9]),
        .Q(\bank_B_regfile_r_reg[16]_16 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [0]),
        .Q(\bank_B_regfile_r_reg[17]_17 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [10]),
        .Q(\bank_B_regfile_r_reg[17]_17 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [11]),
        .Q(\bank_B_regfile_r_reg[17]_17 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [12]),
        .Q(\bank_B_regfile_r_reg[17]_17 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [13]),
        .Q(\bank_B_regfile_r_reg[17]_17 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [14]),
        .Q(\bank_B_regfile_r_reg[17]_17 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [15]),
        .Q(\bank_B_regfile_r_reg[17]_17 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [16]),
        .Q(\bank_B_regfile_r_reg[17]_17 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [17]),
        .Q(\bank_B_regfile_r_reg[17]_17 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [18]),
        .Q(\bank_B_regfile_r_reg[17]_17 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [19]),
        .Q(\bank_B_regfile_r_reg[17]_17 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [1]),
        .Q(\bank_B_regfile_r_reg[17]_17 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [20]),
        .Q(\bank_B_regfile_r_reg[17]_17 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [21]),
        .Q(\bank_B_regfile_r_reg[17]_17 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [2]),
        .Q(\bank_B_regfile_r_reg[17]_17 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [3]),
        .Q(\bank_B_regfile_r_reg[17]_17 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [4]),
        .Q(\bank_B_regfile_r_reg[17]_17 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [5]),
        .Q(\bank_B_regfile_r_reg[17]_17 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [6]),
        .Q(\bank_B_regfile_r_reg[17]_17 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [7]),
        .Q(\bank_B_regfile_r_reg[17]_17 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [8]),
        .Q(\bank_B_regfile_r_reg[17]_17 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[17][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[17]_70 [9]),
        .Q(\bank_B_regfile_r_reg[17]_17 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [0]),
        .Q(\bank_B_regfile_r_reg[18]_18 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [10]),
        .Q(\bank_B_regfile_r_reg[18]_18 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [11]),
        .Q(\bank_B_regfile_r_reg[18]_18 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [12]),
        .Q(\bank_B_regfile_r_reg[18]_18 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [13]),
        .Q(\bank_B_regfile_r_reg[18]_18 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [14]),
        .Q(\bank_B_regfile_r_reg[18]_18 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [15]),
        .Q(\bank_B_regfile_r_reg[18]_18 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [16]),
        .Q(\bank_B_regfile_r_reg[18]_18 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [17]),
        .Q(\bank_B_regfile_r_reg[18]_18 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [18]),
        .Q(\bank_B_regfile_r_reg[18]_18 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [19]),
        .Q(\bank_B_regfile_r_reg[18]_18 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [1]),
        .Q(\bank_B_regfile_r_reg[18]_18 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [20]),
        .Q(\bank_B_regfile_r_reg[18]_18 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [21]),
        .Q(\bank_B_regfile_r_reg[18]_18 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [2]),
        .Q(\bank_B_regfile_r_reg[18]_18 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [3]),
        .Q(\bank_B_regfile_r_reg[18]_18 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [4]),
        .Q(\bank_B_regfile_r_reg[18]_18 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [5]),
        .Q(\bank_B_regfile_r_reg[18]_18 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [6]),
        .Q(\bank_B_regfile_r_reg[18]_18 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [7]),
        .Q(\bank_B_regfile_r_reg[18]_18 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [8]),
        .Q(\bank_B_regfile_r_reg[18]_18 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[18][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[18]_65 [9]),
        .Q(\bank_B_regfile_r_reg[18]_18 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [0]),
        .Q(\bank_B_regfile_r_reg[19]_19 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [10]),
        .Q(\bank_B_regfile_r_reg[19]_19 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [11]),
        .Q(\bank_B_regfile_r_reg[19]_19 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [12]),
        .Q(\bank_B_regfile_r_reg[19]_19 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [13]),
        .Q(\bank_B_regfile_r_reg[19]_19 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [14]),
        .Q(\bank_B_regfile_r_reg[19]_19 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [15]),
        .Q(\bank_B_regfile_r_reg[19]_19 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [16]),
        .Q(\bank_B_regfile_r_reg[19]_19 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [17]),
        .Q(\bank_B_regfile_r_reg[19]_19 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [18]),
        .Q(\bank_B_regfile_r_reg[19]_19 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [19]),
        .Q(\bank_B_regfile_r_reg[19]_19 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [1]),
        .Q(\bank_B_regfile_r_reg[19]_19 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [20]),
        .Q(\bank_B_regfile_r_reg[19]_19 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [21]),
        .Q(\bank_B_regfile_r_reg[19]_19 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [2]),
        .Q(\bank_B_regfile_r_reg[19]_19 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [3]),
        .Q(\bank_B_regfile_r_reg[19]_19 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [4]),
        .Q(\bank_B_regfile_r_reg[19]_19 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [5]),
        .Q(\bank_B_regfile_r_reg[19]_19 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [6]),
        .Q(\bank_B_regfile_r_reg[19]_19 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [7]),
        .Q(\bank_B_regfile_r_reg[19]_19 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [8]),
        .Q(\bank_B_regfile_r_reg[19]_19 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[19][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[19]_67 [9]),
        .Q(\bank_B_regfile_r_reg[19]_19 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[1]_1 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[1]_1 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[1]_1 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[1]_1 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[1]_1 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[1]_1 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[1]_1 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[1]_1 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[1]_1 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[1]_1 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[1]_1 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[1]_1 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[1]_1 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[1]_1 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[1]_1 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[1]_1 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[1]_1 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[1]_1 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[1]_1 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[1]_1 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[1]_1 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[1][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[1][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[1]_1 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [0]),
        .Q(\bank_B_regfile_r_reg[20]_20 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [10]),
        .Q(\bank_B_regfile_r_reg[20]_20 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [11]),
        .Q(\bank_B_regfile_r_reg[20]_20 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [12]),
        .Q(\bank_B_regfile_r_reg[20]_20 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [13]),
        .Q(\bank_B_regfile_r_reg[20]_20 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [14]),
        .Q(\bank_B_regfile_r_reg[20]_20 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [15]),
        .Q(\bank_B_regfile_r_reg[20]_20 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [16]),
        .Q(\bank_B_regfile_r_reg[20]_20 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [17]),
        .Q(\bank_B_regfile_r_reg[20]_20 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [18]),
        .Q(\bank_B_regfile_r_reg[20]_20 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [19]),
        .Q(\bank_B_regfile_r_reg[20]_20 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [1]),
        .Q(\bank_B_regfile_r_reg[20]_20 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [20]),
        .Q(\bank_B_regfile_r_reg[20]_20 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [21]),
        .Q(\bank_B_regfile_r_reg[20]_20 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [2]),
        .Q(\bank_B_regfile_r_reg[20]_20 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [3]),
        .Q(\bank_B_regfile_r_reg[20]_20 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [4]),
        .Q(\bank_B_regfile_r_reg[20]_20 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [5]),
        .Q(\bank_B_regfile_r_reg[20]_20 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [6]),
        .Q(\bank_B_regfile_r_reg[20]_20 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [7]),
        .Q(\bank_B_regfile_r_reg[20]_20 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [8]),
        .Q(\bank_B_regfile_r_reg[20]_20 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[20][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[20]_72 [9]),
        .Q(\bank_B_regfile_r_reg[20]_20 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [0]),
        .Q(\bank_B_regfile_r_reg[21]_21 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [10]),
        .Q(\bank_B_regfile_r_reg[21]_21 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [11]),
        .Q(\bank_B_regfile_r_reg[21]_21 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [12]),
        .Q(\bank_B_regfile_r_reg[21]_21 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [13]),
        .Q(\bank_B_regfile_r_reg[21]_21 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [14]),
        .Q(\bank_B_regfile_r_reg[21]_21 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [15]),
        .Q(\bank_B_regfile_r_reg[21]_21 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [16]),
        .Q(\bank_B_regfile_r_reg[21]_21 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [17]),
        .Q(\bank_B_regfile_r_reg[21]_21 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [18]),
        .Q(\bank_B_regfile_r_reg[21]_21 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [19]),
        .Q(\bank_B_regfile_r_reg[21]_21 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [1]),
        .Q(\bank_B_regfile_r_reg[21]_21 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [20]),
        .Q(\bank_B_regfile_r_reg[21]_21 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [21]),
        .Q(\bank_B_regfile_r_reg[21]_21 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [2]),
        .Q(\bank_B_regfile_r_reg[21]_21 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [3]),
        .Q(\bank_B_regfile_r_reg[21]_21 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [4]),
        .Q(\bank_B_regfile_r_reg[21]_21 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [5]),
        .Q(\bank_B_regfile_r_reg[21]_21 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [6]),
        .Q(\bank_B_regfile_r_reg[21]_21 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [7]),
        .Q(\bank_B_regfile_r_reg[21]_21 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [8]),
        .Q(\bank_B_regfile_r_reg[21]_21 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[21][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[21]_74 [9]),
        .Q(\bank_B_regfile_r_reg[21]_21 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [0]),
        .Q(\bank_B_regfile_r_reg[22]_22 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [10]),
        .Q(\bank_B_regfile_r_reg[22]_22 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [11]),
        .Q(\bank_B_regfile_r_reg[22]_22 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [12]),
        .Q(\bank_B_regfile_r_reg[22]_22 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [13]),
        .Q(\bank_B_regfile_r_reg[22]_22 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [14]),
        .Q(\bank_B_regfile_r_reg[22]_22 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [15]),
        .Q(\bank_B_regfile_r_reg[22]_22 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [16]),
        .Q(\bank_B_regfile_r_reg[22]_22 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [17]),
        .Q(\bank_B_regfile_r_reg[22]_22 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [18]),
        .Q(\bank_B_regfile_r_reg[22]_22 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [19]),
        .Q(\bank_B_regfile_r_reg[22]_22 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [1]),
        .Q(\bank_B_regfile_r_reg[22]_22 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [20]),
        .Q(\bank_B_regfile_r_reg[22]_22 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [21]),
        .Q(\bank_B_regfile_r_reg[22]_22 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [2]),
        .Q(\bank_B_regfile_r_reg[22]_22 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [3]),
        .Q(\bank_B_regfile_r_reg[22]_22 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [4]),
        .Q(\bank_B_regfile_r_reg[22]_22 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [5]),
        .Q(\bank_B_regfile_r_reg[22]_22 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [6]),
        .Q(\bank_B_regfile_r_reg[22]_22 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [7]),
        .Q(\bank_B_regfile_r_reg[22]_22 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [8]),
        .Q(\bank_B_regfile_r_reg[22]_22 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[22][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[22]_78 [9]),
        .Q(\bank_B_regfile_r_reg[22]_22 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [0]),
        .Q(\bank_B_regfile_r_reg[23]_23 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [10]),
        .Q(\bank_B_regfile_r_reg[23]_23 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [11]),
        .Q(\bank_B_regfile_r_reg[23]_23 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [12]),
        .Q(\bank_B_regfile_r_reg[23]_23 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [13]),
        .Q(\bank_B_regfile_r_reg[23]_23 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [14]),
        .Q(\bank_B_regfile_r_reg[23]_23 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [15]),
        .Q(\bank_B_regfile_r_reg[23]_23 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [16]),
        .Q(\bank_B_regfile_r_reg[23]_23 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [17]),
        .Q(\bank_B_regfile_r_reg[23]_23 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [18]),
        .Q(\bank_B_regfile_r_reg[23]_23 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [19]),
        .Q(\bank_B_regfile_r_reg[23]_23 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [1]),
        .Q(\bank_B_regfile_r_reg[23]_23 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [20]),
        .Q(\bank_B_regfile_r_reg[23]_23 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [21]),
        .Q(\bank_B_regfile_r_reg[23]_23 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [2]),
        .Q(\bank_B_regfile_r_reg[23]_23 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [3]),
        .Q(\bank_B_regfile_r_reg[23]_23 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [4]),
        .Q(\bank_B_regfile_r_reg[23]_23 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [5]),
        .Q(\bank_B_regfile_r_reg[23]_23 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [6]),
        .Q(\bank_B_regfile_r_reg[23]_23 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [7]),
        .Q(\bank_B_regfile_r_reg[23]_23 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [8]),
        .Q(\bank_B_regfile_r_reg[23]_23 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[23][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[23]_76 [9]),
        .Q(\bank_B_regfile_r_reg[23]_23 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [0]),
        .Q(\bank_B_regfile_r_reg[24]_24 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [10]),
        .Q(\bank_B_regfile_r_reg[24]_24 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [11]),
        .Q(\bank_B_regfile_r_reg[24]_24 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [12]),
        .Q(\bank_B_regfile_r_reg[24]_24 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [13]),
        .Q(\bank_B_regfile_r_reg[24]_24 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [14]),
        .Q(\bank_B_regfile_r_reg[24]_24 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [15]),
        .Q(\bank_B_regfile_r_reg[24]_24 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [16]),
        .Q(\bank_B_regfile_r_reg[24]_24 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [17]),
        .Q(\bank_B_regfile_r_reg[24]_24 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [18]),
        .Q(\bank_B_regfile_r_reg[24]_24 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [19]),
        .Q(\bank_B_regfile_r_reg[24]_24 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [1]),
        .Q(\bank_B_regfile_r_reg[24]_24 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [20]),
        .Q(\bank_B_regfile_r_reg[24]_24 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [21]),
        .Q(\bank_B_regfile_r_reg[24]_24 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [2]),
        .Q(\bank_B_regfile_r_reg[24]_24 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [3]),
        .Q(\bank_B_regfile_r_reg[24]_24 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [4]),
        .Q(\bank_B_regfile_r_reg[24]_24 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [5]),
        .Q(\bank_B_regfile_r_reg[24]_24 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [6]),
        .Q(\bank_B_regfile_r_reg[24]_24 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [7]),
        .Q(\bank_B_regfile_r_reg[24]_24 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [8]),
        .Q(\bank_B_regfile_r_reg[24]_24 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[24][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[24]_68 [9]),
        .Q(\bank_B_regfile_r_reg[24]_24 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [0]),
        .Q(\bank_B_regfile_r_reg[25]_25 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [10]),
        .Q(\bank_B_regfile_r_reg[25]_25 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [11]),
        .Q(\bank_B_regfile_r_reg[25]_25 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [12]),
        .Q(\bank_B_regfile_r_reg[25]_25 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [13]),
        .Q(\bank_B_regfile_r_reg[25]_25 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [14]),
        .Q(\bank_B_regfile_r_reg[25]_25 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [15]),
        .Q(\bank_B_regfile_r_reg[25]_25 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [16]),
        .Q(\bank_B_regfile_r_reg[25]_25 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [17]),
        .Q(\bank_B_regfile_r_reg[25]_25 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [18]),
        .Q(\bank_B_regfile_r_reg[25]_25 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [19]),
        .Q(\bank_B_regfile_r_reg[25]_25 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [1]),
        .Q(\bank_B_regfile_r_reg[25]_25 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [20]),
        .Q(\bank_B_regfile_r_reg[25]_25 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [21]),
        .Q(\bank_B_regfile_r_reg[25]_25 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [2]),
        .Q(\bank_B_regfile_r_reg[25]_25 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [3]),
        .Q(\bank_B_regfile_r_reg[25]_25 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [4]),
        .Q(\bank_B_regfile_r_reg[25]_25 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [5]),
        .Q(\bank_B_regfile_r_reg[25]_25 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [6]),
        .Q(\bank_B_regfile_r_reg[25]_25 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [7]),
        .Q(\bank_B_regfile_r_reg[25]_25 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [8]),
        .Q(\bank_B_regfile_r_reg[25]_25 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[25][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[25]_69 [9]),
        .Q(\bank_B_regfile_r_reg[25]_25 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [0]),
        .Q(\bank_B_regfile_r_reg[26]_26 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [10]),
        .Q(\bank_B_regfile_r_reg[26]_26 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [11]),
        .Q(\bank_B_regfile_r_reg[26]_26 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [12]),
        .Q(\bank_B_regfile_r_reg[26]_26 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [13]),
        .Q(\bank_B_regfile_r_reg[26]_26 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [14]),
        .Q(\bank_B_regfile_r_reg[26]_26 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [15]),
        .Q(\bank_B_regfile_r_reg[26]_26 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [16]),
        .Q(\bank_B_regfile_r_reg[26]_26 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [17]),
        .Q(\bank_B_regfile_r_reg[26]_26 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [18]),
        .Q(\bank_B_regfile_r_reg[26]_26 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [19]),
        .Q(\bank_B_regfile_r_reg[26]_26 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [1]),
        .Q(\bank_B_regfile_r_reg[26]_26 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [20]),
        .Q(\bank_B_regfile_r_reg[26]_26 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [21]),
        .Q(\bank_B_regfile_r_reg[26]_26 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [2]),
        .Q(\bank_B_regfile_r_reg[26]_26 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [3]),
        .Q(\bank_B_regfile_r_reg[26]_26 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [4]),
        .Q(\bank_B_regfile_r_reg[26]_26 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [5]),
        .Q(\bank_B_regfile_r_reg[26]_26 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [6]),
        .Q(\bank_B_regfile_r_reg[26]_26 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [7]),
        .Q(\bank_B_regfile_r_reg[26]_26 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [8]),
        .Q(\bank_B_regfile_r_reg[26]_26 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[26][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[10][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[26]_64 [9]),
        .Q(\bank_B_regfile_r_reg[26]_26 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [0]),
        .Q(\bank_B_regfile_r_reg[27]_27 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [10]),
        .Q(\bank_B_regfile_r_reg[27]_27 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [11]),
        .Q(\bank_B_regfile_r_reg[27]_27 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [12]),
        .Q(\bank_B_regfile_r_reg[27]_27 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [13]),
        .Q(\bank_B_regfile_r_reg[27]_27 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [14]),
        .Q(\bank_B_regfile_r_reg[27]_27 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [15]),
        .Q(\bank_B_regfile_r_reg[27]_27 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [16]),
        .Q(\bank_B_regfile_r_reg[27]_27 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [17]),
        .Q(\bank_B_regfile_r_reg[27]_27 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [18]),
        .Q(\bank_B_regfile_r_reg[27]_27 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [19]),
        .Q(\bank_B_regfile_r_reg[27]_27 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [1]),
        .Q(\bank_B_regfile_r_reg[27]_27 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [20]),
        .Q(\bank_B_regfile_r_reg[27]_27 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [21]),
        .Q(\bank_B_regfile_r_reg[27]_27 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [2]),
        .Q(\bank_B_regfile_r_reg[27]_27 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [3]),
        .Q(\bank_B_regfile_r_reg[27]_27 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [4]),
        .Q(\bank_B_regfile_r_reg[27]_27 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [5]),
        .Q(\bank_B_regfile_r_reg[27]_27 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [6]),
        .Q(\bank_B_regfile_r_reg[27]_27 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [7]),
        .Q(\bank_B_regfile_r_reg[27]_27 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [8]),
        .Q(\bank_B_regfile_r_reg[27]_27 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[27][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[11][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[27]_66 [9]),
        .Q(\bank_B_regfile_r_reg[27]_27 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [0]),
        .Q(\bank_B_regfile_r_reg[28]_28 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [10]),
        .Q(\bank_B_regfile_r_reg[28]_28 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [11]),
        .Q(\bank_B_regfile_r_reg[28]_28 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [12]),
        .Q(\bank_B_regfile_r_reg[28]_28 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [13]),
        .Q(\bank_B_regfile_r_reg[28]_28 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [14]),
        .Q(\bank_B_regfile_r_reg[28]_28 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [15]),
        .Q(\bank_B_regfile_r_reg[28]_28 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [16]),
        .Q(\bank_B_regfile_r_reg[28]_28 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [17]),
        .Q(\bank_B_regfile_r_reg[28]_28 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [18]),
        .Q(\bank_B_regfile_r_reg[28]_28 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [19]),
        .Q(\bank_B_regfile_r_reg[28]_28 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [1]),
        .Q(\bank_B_regfile_r_reg[28]_28 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [20]),
        .Q(\bank_B_regfile_r_reg[28]_28 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [21]),
        .Q(\bank_B_regfile_r_reg[28]_28 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [2]),
        .Q(\bank_B_regfile_r_reg[28]_28 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [3]),
        .Q(\bank_B_regfile_r_reg[28]_28 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [4]),
        .Q(\bank_B_regfile_r_reg[28]_28 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [5]),
        .Q(\bank_B_regfile_r_reg[28]_28 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [6]),
        .Q(\bank_B_regfile_r_reg[28]_28 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [7]),
        .Q(\bank_B_regfile_r_reg[28]_28 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [8]),
        .Q(\bank_B_regfile_r_reg[28]_28 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[28][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[12][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[28]_71 [9]),
        .Q(\bank_B_regfile_r_reg[28]_28 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [0]),
        .Q(\bank_B_regfile_r_reg[29]_29 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [10]),
        .Q(\bank_B_regfile_r_reg[29]_29 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [11]),
        .Q(\bank_B_regfile_r_reg[29]_29 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [12]),
        .Q(\bank_B_regfile_r_reg[29]_29 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [13]),
        .Q(\bank_B_regfile_r_reg[29]_29 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [14]),
        .Q(\bank_B_regfile_r_reg[29]_29 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [15]),
        .Q(\bank_B_regfile_r_reg[29]_29 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [16]),
        .Q(\bank_B_regfile_r_reg[29]_29 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [17]),
        .Q(\bank_B_regfile_r_reg[29]_29 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [18]),
        .Q(\bank_B_regfile_r_reg[29]_29 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [19]),
        .Q(\bank_B_regfile_r_reg[29]_29 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [1]),
        .Q(\bank_B_regfile_r_reg[29]_29 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [20]),
        .Q(\bank_B_regfile_r_reg[29]_29 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [21]),
        .Q(\bank_B_regfile_r_reg[29]_29 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [2]),
        .Q(\bank_B_regfile_r_reg[29]_29 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [3]),
        .Q(\bank_B_regfile_r_reg[29]_29 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [4]),
        .Q(\bank_B_regfile_r_reg[29]_29 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [5]),
        .Q(\bank_B_regfile_r_reg[29]_29 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [6]),
        .Q(\bank_B_regfile_r_reg[29]_29 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [7]),
        .Q(\bank_B_regfile_r_reg[29]_29 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [8]),
        .Q(\bank_B_regfile_r_reg[29]_29 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[29][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[13][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[29]_73 [9]),
        .Q(\bank_B_regfile_r_reg[29]_29 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[2]_2 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[2]_2 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[2]_2 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[2]_2 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[2]_2 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[2]_2 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[2]_2 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[2]_2 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[2]_2 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[2]_2 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[2]_2 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[2]_2 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[2]_2 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[2]_2 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[2]_2 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[2]_2 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[2]_2 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[2]_2 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[2]_2 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[2]_2 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[2]_2 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[2][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[2][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[2]_2 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [0]),
        .Q(\bank_B_regfile_r_reg[30]_30 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [10]),
        .Q(\bank_B_regfile_r_reg[30]_30 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [11]),
        .Q(\bank_B_regfile_r_reg[30]_30 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [12]),
        .Q(\bank_B_regfile_r_reg[30]_30 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [13]),
        .Q(\bank_B_regfile_r_reg[30]_30 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [14]),
        .Q(\bank_B_regfile_r_reg[30]_30 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [15]),
        .Q(\bank_B_regfile_r_reg[30]_30 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [16]),
        .Q(\bank_B_regfile_r_reg[30]_30 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [17]),
        .Q(\bank_B_regfile_r_reg[30]_30 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [18]),
        .Q(\bank_B_regfile_r_reg[30]_30 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [19]),
        .Q(\bank_B_regfile_r_reg[30]_30 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [1]),
        .Q(\bank_B_regfile_r_reg[30]_30 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [20]),
        .Q(\bank_B_regfile_r_reg[30]_30 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [21]),
        .Q(\bank_B_regfile_r_reg[30]_30 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [2]),
        .Q(\bank_B_regfile_r_reg[30]_30 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [3]),
        .Q(\bank_B_regfile_r_reg[30]_30 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [4]),
        .Q(\bank_B_regfile_r_reg[30]_30 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [5]),
        .Q(\bank_B_regfile_r_reg[30]_30 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [6]),
        .Q(\bank_B_regfile_r_reg[30]_30 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [7]),
        .Q(\bank_B_regfile_r_reg[30]_30 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [8]),
        .Q(\bank_B_regfile_r_reg[30]_30 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[30][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[14][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[30]_77 [9]),
        .Q(\bank_B_regfile_r_reg[30]_30 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [0]),
        .Q(\bank_B_regfile_r_reg[31]_31 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [10]),
        .Q(\bank_B_regfile_r_reg[31]_31 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [11]),
        .Q(\bank_B_regfile_r_reg[31]_31 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [12]),
        .Q(\bank_B_regfile_r_reg[31]_31 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [13]),
        .Q(\bank_B_regfile_r_reg[31]_31 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [14]),
        .Q(\bank_B_regfile_r_reg[31]_31 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [15]),
        .Q(\bank_B_regfile_r_reg[31]_31 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [16]),
        .Q(\bank_B_regfile_r_reg[31]_31 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [17]),
        .Q(\bank_B_regfile_r_reg[31]_31 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [18]),
        .Q(\bank_B_regfile_r_reg[31]_31 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [19]),
        .Q(\bank_B_regfile_r_reg[31]_31 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [1]),
        .Q(\bank_B_regfile_r_reg[31]_31 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [20]),
        .Q(\bank_B_regfile_r_reg[31]_31 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [21]),
        .Q(\bank_B_regfile_r_reg[31]_31 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [2]),
        .Q(\bank_B_regfile_r_reg[31]_31 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [3]),
        .Q(\bank_B_regfile_r_reg[31]_31 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [4]),
        .Q(\bank_B_regfile_r_reg[31]_31 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [5]),
        .Q(\bank_B_regfile_r_reg[31]_31 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [6]),
        .Q(\bank_B_regfile_r_reg[31]_31 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [7]),
        .Q(\bank_B_regfile_r_reg[31]_31 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [8]),
        .Q(\bank_B_regfile_r_reg[31]_31 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[31][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[15][21]_i_1_n_0 ),
        .D(\bank_A_regfile_w_reg[31]_75 [9]),
        .Q(\bank_B_regfile_r_reg[31]_31 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[3]_3 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[3]_3 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[3]_3 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[3]_3 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[3]_3 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[3]_3 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[3]_3 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[3]_3 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[3]_3 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[3]_3 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[3]_3 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[3]_3 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[3]_3 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[3]_3 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[3]_3 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[3]_3 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[3]_3 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[3]_3 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[3]_3 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[3]_3 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[3]_3 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[3][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[3]_3 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[4]_4 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[4]_4 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[4]_4 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[4]_4 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[4]_4 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[4]_4 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[4]_4 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[4]_4 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[4]_4 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[4]_4 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[4]_4 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[4]_4 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[4]_4 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[4]_4 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[4]_4 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[4]_4 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[4]_4 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[4]_4 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[4]_4 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[4]_4 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[4]_4 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[4][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[4][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[4]_4 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[5]_5 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[5]_5 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[5]_5 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[5]_5 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[5]_5 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[5]_5 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[5]_5 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[5]_5 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[5]_5 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[5]_5 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[5]_5 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[5]_5 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[5]_5 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[5]_5 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[5]_5 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[5]_5 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[5]_5 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[5]_5 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[5]_5 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[5]_5 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[5]_5 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[5][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[5]_5 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[6]_6 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[6]_6 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[6]_6 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[6]_6 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[6]_6 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[6]_6 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[6]_6 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[6]_6 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[6]_6 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[6]_6 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[6]_6 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[6]_6 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[6]_6 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[6]_6 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[6]_6 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[6]_6 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[6]_6 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[6]_6 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[6]_6 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[6]_6 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[6]_6 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[6][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[6][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[6]_6 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[7]_7 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[7]_7 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[7]_7 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[7]_7 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[7]_7 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[7]_7 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[7]_7 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[7]_7 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[7]_7 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[7]_7 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[7]_7 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[7]_7 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[7]_7 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[7]_7 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[7]_7 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[7]_7 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[7]_7 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[7]_7 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[7]_7 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[7]_7 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[7]_7 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[7][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[7][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[7]_7 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[8]_8 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[8]_8 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[8]_8 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[8]_8 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[8]_8 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[8]_8 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[8]_8 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[8]_8 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[8]_8 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[8]_8 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[8]_8 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[8]_8 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[8]_8 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[8]_8 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[8]_8 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[8]_8 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[8]_8 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[8]_8 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[8]_8 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[8]_8 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[8]_8 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[8][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[8][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[8]_8 [9]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [0]),
        .Q(\bank_B_regfile_r_reg[9]_9 [0]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [10]),
        .Q(\bank_B_regfile_r_reg[9]_9 [10]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\bank_B_regfile_r_reg[9]_9 [11]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\bank_B_regfile_r_reg[9]_9 [12]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\bank_B_regfile_r_reg[9]_9 [13]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\bank_B_regfile_r_reg[9]_9 [14]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\bank_B_regfile_r_reg[9]_9 [15]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][16] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\bank_B_regfile_r_reg[9]_9 [16]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][17] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\bank_B_regfile_r_reg[9]_9 [17]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][18] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\bank_B_regfile_r_reg[9]_9 [18]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][19] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\bank_B_regfile_r_reg[9]_9 [19]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [1]),
        .Q(\bank_B_regfile_r_reg[9]_9 [1]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][20] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\bank_B_regfile_r_reg[9]_9 [20]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][21] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(Q[10]),
        .Q(\bank_B_regfile_r_reg[9]_9 [21]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [2]),
        .Q(\bank_B_regfile_r_reg[9]_9 [2]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [3]),
        .Q(\bank_B_regfile_r_reg[9]_9 [3]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [4]),
        .Q(\bank_B_regfile_r_reg[9]_9 [4]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [5]),
        .Q(\bank_B_regfile_r_reg[9]_9 [5]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [6]),
        .Q(\bank_B_regfile_r_reg[9]_9 [6]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [7]),
        .Q(\bank_B_regfile_r_reg[9]_9 [7]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [8]),
        .Q(\bank_B_regfile_r_reg[9]_9 [8]),
        .R(i_rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bank_B_regfile_r_reg[9][9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bank_B_regfile_r[9][21]_i_1_n_0 ),
        .D(\bank_B_regfile_r_reg[15][10]_0 [9]),
        .Q(\bank_B_regfile_r_reg[9]_9 [9]),
        .R(i_rst_IBUF));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    in_bank_id_r_i_1
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I2(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I3(sub_cnt_x2[4]),
        .I4(in_bank_id_r),
        .O(in_bank_id_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    in_bank_id_r_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(in_bank_id_r_i_1_n_0),
        .Q(in_bank_id_r),
        .R(i_rst_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \main_cnt_r[0]_i_1 
       (.I0(main_cnt_r_reg[0]),
        .O(p_0_in__0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \main_cnt_r[0]_rep__0_i_1 
       (.I0(main_cnt_r_reg[0]),
        .O(\main_cnt_r[0]_rep__0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \main_cnt_r[0]_rep_i_1 
       (.I0(main_cnt_r_reg[0]),
        .O(\main_cnt_r[0]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \main_cnt_r[1]_i_1 
       (.I0(main_cnt_r_reg[0]),
        .I1(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .O(p_0_in__0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \main_cnt_r[1]_rep__0_i_1 
       (.I0(main_cnt_r_reg[0]),
        .I1(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .O(\main_cnt_r[1]_rep__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \main_cnt_r[1]_rep_i_1 
       (.I0(main_cnt_r_reg[0]),
        .I1(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .O(\main_cnt_r[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \main_cnt_r[2]_i_1 
       (.I0(main_cnt_r_reg[0]),
        .I1(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(main_cnt_r_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \main_cnt_r[3]_i_1 
       (.I0(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I1(main_cnt_r_reg[0]),
        .I2(main_cnt_r_reg[2]),
        .I3(main_cnt_r_reg[3]),
        .O(p_0_in__0[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \main_cnt_r[4]_i_1 
       (.I0(i_rst_IBUF),
        .I1(out_valid),
        .O(\main_cnt_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \main_cnt_r[4]_i_2 
       (.I0(main_cnt_r_reg[2]),
        .I1(main_cnt_r_reg[0]),
        .I2(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I3(main_cnt_r_reg[3]),
        .I4(main_cnt_r_reg[4]),
        .O(p_0_in__0[4]));
  (* ORIG_CELL_NAME = "main_cnt_r_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \main_cnt_r_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(out_valid),
        .D(p_0_in__0[0]),
        .Q(main_cnt_r_reg[0]),
        .R(\main_cnt_r[4]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "main_cnt_r_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \main_cnt_r_reg[0]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(out_valid),
        .D(\main_cnt_r[0]_rep_i_1_n_0 ),
        .Q(\main_cnt_r_reg[0]_rep_n_0 ),
        .R(\main_cnt_r[4]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "main_cnt_r_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \main_cnt_r_reg[0]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(out_valid),
        .D(\main_cnt_r[0]_rep__0_i_1_n_0 ),
        .Q(\main_cnt_r_reg[0]_rep__0_n_0 ),
        .R(\main_cnt_r[4]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "main_cnt_r_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \main_cnt_r_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(out_valid),
        .D(p_0_in__0[1]),
        .Q(main_cnt_r_reg[1]),
        .R(\main_cnt_r[4]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "main_cnt_r_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \main_cnt_r_reg[1]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(out_valid),
        .D(\main_cnt_r[1]_rep_i_1_n_0 ),
        .Q(\main_cnt_r_reg[1]_rep_n_0 ),
        .R(\main_cnt_r[4]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "main_cnt_r_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \main_cnt_r_reg[1]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(out_valid),
        .D(\main_cnt_r[1]_rep__0_i_1_n_0 ),
        .Q(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .R(\main_cnt_r[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \main_cnt_r_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(out_valid),
        .D(p_0_in__0[2]),
        .Q(main_cnt_r_reg[2]),
        .R(\main_cnt_r[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \main_cnt_r_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(out_valid),
        .D(p_0_in__0[3]),
        .Q(main_cnt_r_reg[3]),
        .R(\main_cnt_r[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \main_cnt_r_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(out_valid),
        .D(p_0_in__0[4]),
        .Q(main_cnt_r_reg[4]),
        .R(\main_cnt_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    out_bank_id_r_i_1
       (.I0(main_cnt_r_reg[0]),
        .I1(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I2(main_cnt_r_reg[2]),
        .I3(main_cnt_r_reg[4]),
        .I4(main_cnt_r_reg[3]),
        .I5(out_bank_id_r),
        .O(out_bank_id_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_bank_id_r_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(out_bank_id_r_i_1_n_0),
        .Q(out_bank_id_r),
        .R(i_rst_IBUF));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    st_i_1
       (.I0(st_i_2_n_0),
        .I1(out_valid),
        .I2(sub_cnt_x2[4]),
        .I3(\sub_cnt_r_reg[2]_rep_n_0 ),
        .I4(sub_cnt_x2[1]),
        .I5(\sub_cnt_r_reg[1]_rep_n_0 ),
        .O(nst));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    st_i_2
       (.I0(main_cnt_r_reg[3]),
        .I1(main_cnt_r_reg[4]),
        .I2(main_cnt_r_reg[2]),
        .I3(\main_cnt_r_reg[1]_rep__0_n_0 ),
        .I4(main_cnt_r_reg[0]),
        .O(st_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    st_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(nst),
        .Q(out_valid),
        .R(i_rst_IBUF));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_cnt_r[0]_i_1 
       (.I0(sub_cnt_x2[1]),
        .O(\sub_cnt_r[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_cnt_r[0]_rep__0_i_1 
       (.I0(sub_cnt_x2[1]),
        .O(\sub_cnt_r[0]_rep__0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_cnt_r[0]_rep__1_i_1 
       (.I0(sub_cnt_x2[1]),
        .O(\sub_cnt_r[0]_rep__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_cnt_r[0]_rep__2_i_1 
       (.I0(sub_cnt_x2[1]),
        .O(\sub_cnt_r[0]_rep__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_cnt_r[0]_rep_i_1 
       (.I0(sub_cnt_x2[1]),
        .O(\sub_cnt_r[0]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_cnt_r[1]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(sub_cnt_x2[2]),
        .O(p_0_in[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_cnt_r[1]_rep__0_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(sub_cnt_x2[2]),
        .O(\sub_cnt_r[1]_rep__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_cnt_r[1]_rep__1_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(sub_cnt_x2[2]),
        .O(\sub_cnt_r[1]_rep__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_cnt_r[1]_rep__2_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(sub_cnt_x2[2]),
        .O(\sub_cnt_r[1]_rep__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_cnt_r[1]_rep_i_1 
       (.I0(sub_cnt_x2[1]),
        .I1(sub_cnt_x2[2]),
        .O(\sub_cnt_r[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sub_cnt_r[2]_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(sub_cnt_x2[3]),
        .O(\sub_cnt_r[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sub_cnt_r[2]_rep__0_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(sub_cnt_x2[3]),
        .O(\sub_cnt_r[2]_rep__0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sub_cnt_r[2]_rep__1_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(sub_cnt_x2[3]),
        .O(\sub_cnt_r[2]_rep__1_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sub_cnt_r[2]_rep__2_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I2(sub_cnt_x2[3]),
        .O(\sub_cnt_r[2]_rep__2_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sub_cnt_r[2]_rep_i_1 
       (.I0(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I1(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I2(sub_cnt_x2[3]),
        .O(\sub_cnt_r[2]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sub_cnt_r[3]_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .I1(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .I2(sub_cnt_x2[3]),
        .I3(sub_cnt_x2[4]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sub_cnt_r[3]_rep__0_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I2(sub_cnt_x2[3]),
        .I3(sub_cnt_x2[4]),
        .O(\sub_cnt_r[3]_rep__0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sub_cnt_r[3]_rep__1_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I2(sub_cnt_x2[3]),
        .I3(sub_cnt_x2[4]),
        .O(\sub_cnt_r[3]_rep__1_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sub_cnt_r[3]_rep_i_1 
       (.I0(\sub_cnt_r_reg[1]_rep_n_0 ),
        .I1(\sub_cnt_r_reg[0]_rep_n_0 ),
        .I2(sub_cnt_x2[3]),
        .I3(sub_cnt_x2[4]),
        .O(\sub_cnt_r[3]_rep_i_1_n_0 ));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[0]_i_1_n_0 ),
        .Q(sub_cnt_x2[1]),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[0]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[0]_rep_i_1_n_0 ),
        .Q(\sub_cnt_r_reg[0]_rep_n_0 ),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[0]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[0]_rep__0_i_1_n_0 ),
        .Q(\sub_cnt_r_reg[0]_rep__0_n_0 ),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[0]_rep__1 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[0]_rep__1_i_1_n_0 ),
        .Q(\sub_cnt_r_reg[0]_rep__1_n_0 ),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[0]_rep__2 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[0]_rep__2_i_1_n_0 ),
        .Q(\sub_cnt_r_reg[0]_rep__2_n_0 ),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(p_0_in[1]),
        .Q(sub_cnt_x2[2]),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[1]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[1]_rep_i_1_n_0 ),
        .Q(\sub_cnt_r_reg[1]_rep_n_0 ),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[1]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[1]_rep__0_i_1_n_0 ),
        .Q(\sub_cnt_r_reg[1]_rep__0_n_0 ),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[1]_rep__1 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[1]_rep__1_i_1_n_0 ),
        .Q(\sub_cnt_r_reg[1]_rep__1_n_0 ),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[1]_rep__2 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[1]_rep__2_i_1_n_0 ),
        .Q(\sub_cnt_r_reg[1]_rep__2_n_0 ),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[2]_i_1_n_0 ),
        .Q(sub_cnt_x2[3]),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[2]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[2]_rep_i_1_n_0 ),
        .Q(\sub_cnt_r_reg[2]_rep_n_0 ),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[2]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[2]_rep__0_i_1_n_0 ),
        .Q(\sub_cnt_r_reg[2]_rep__0_n_0 ),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[2]_rep__1 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[2]_rep__1_i_1_n_0 ),
        .Q(\sub_cnt_r_reg[2]_rep__1_n_0 ),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[2]_rep__2 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[2]_rep__2_i_1_n_0 ),
        .Q(\sub_cnt_r_reg[2]_rep__2_n_0 ),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(p_0_in[3]),
        .Q(sub_cnt_x2[4]),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[3]_rep 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[3]_rep_i_1_n_0 ),
        .Q(\sub_cnt_r_reg[3]_rep_n_0 ),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[3]_rep__0 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[3]_rep__0_i_1_n_0 ),
        .Q(\sub_cnt_r_reg[3]_rep__0_n_0 ),
        .R(i_rst_IBUF));
  (* ORIG_CELL_NAME = "sub_cnt_r_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sub_cnt_r_reg[3]_rep__1 
       (.C(clk_IBUF_BUFG),
        .CE(MDC_out_valid_OBUF),
        .D(\sub_cnt_r[3]_rep__1_i_1_n_0 ),
        .Q(\sub_cnt_r_reg[3]_rep__1_n_0 ),
        .R(i_rst_IBUF));
endmodule

module twiddle_mul
   (i_butterfly_LI_im,
    i_butterfly_LI_re,
    \w_twiddle_mul_result_re_stage[0] ,
    \w_twiddle_mul_result_im_stage[0] ,
    Q,
    result_re_i_22,
    prod_arbr_i_23,
    clk_IBUF_BUFG,
    i_rst_IBUF,
    i_butterfly_LO_re,
    i_butterfly_LO_im);
  output [0:0]i_butterfly_LI_im;
  output [0:0]i_butterfly_LI_re;
  output [10:0]\w_twiddle_mul_result_re_stage[0] ;
  output [10:0]\w_twiddle_mul_result_im_stage[0] ;
  input [4:0]Q;
  input [0:0]result_re_i_22;
  input [0:0]prod_arbr_i_23;
  input clk_IBUF_BUFG;
  input i_rst_IBUF;
  input [10:0]i_butterfly_LO_re;
  input [10:0]i_butterfly_LO_im;

  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_10_n_0 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_1 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_2 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_3 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_n_3 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_4_n_3 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_5_n_0 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_6_n_7 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_7_n_0 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_8_n_0 ;
  wire \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_9_n_0 ;
  wire \DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ;
  wire \DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_1 ;
  wire \DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_2 ;
  wire \DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_3 ;
  wire \DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ;
  wire \DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ;
  wire \DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ;
  wire \DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 ;
  wire \DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_n_0 ;
  wire \DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ;
  wire \DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_1 ;
  wire \DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_2 ;
  wire \DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_3 ;
  wire \DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ;
  wire \DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ;
  wire \DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ;
  wire \DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_10_n_0 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_1 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_2 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_3 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_n_3 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_4_n_3 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_5_n_0 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_6_n_0 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_7_n_0 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_8_n_0 ;
  wire \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_9_n_3 ;
  wire \DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ;
  wire \DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_1 ;
  wire \DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_2 ;
  wire \DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_3 ;
  wire \DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ;
  wire \DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ;
  wire \DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ;
  wire \DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 ;
  wire \DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_n_0 ;
  wire \DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ;
  wire \DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_1 ;
  wire \DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_2 ;
  wire \DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_3 ;
  wire \DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ;
  wire \DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ;
  wire \DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ;
  wire \DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 ;
  wire [4:0]Q;
  wire clk_IBUF_BUFG;
  wire [0:0]i_butterfly_LI_im;
  wire [0:0]i_butterfly_LI_re;
  wire [10:0]i_butterfly_LO_im;
  wire [10:0]i_butterfly_LO_re;
  wire i_rst_IBUF;
  wire o_twiddle_mul_result_im1;
  wire o_twiddle_mul_result_im2;
  wire o_twiddle_mul_result_re1;
  wire o_twiddle_mul_result_re2;
  wire p_0_in;
  wire [12:0]p_1_in;
  wire prod_arbi_n_100;
  wire prod_arbi_n_101;
  wire prod_arbi_n_102;
  wire prod_arbi_n_103;
  wire prod_arbi_n_104;
  wire prod_arbi_n_105;
  wire prod_arbi_n_106;
  wire prod_arbi_n_107;
  wire prod_arbi_n_108;
  wire prod_arbi_n_109;
  wire prod_arbi_n_110;
  wire prod_arbi_n_111;
  wire prod_arbi_n_112;
  wire prod_arbi_n_113;
  wire prod_arbi_n_114;
  wire prod_arbi_n_115;
  wire prod_arbi_n_116;
  wire prod_arbi_n_117;
  wire prod_arbi_n_118;
  wire prod_arbi_n_119;
  wire prod_arbi_n_120;
  wire prod_arbi_n_121;
  wire prod_arbi_n_122;
  wire prod_arbi_n_123;
  wire prod_arbi_n_124;
  wire prod_arbi_n_125;
  wire prod_arbi_n_126;
  wire prod_arbi_n_127;
  wire prod_arbi_n_128;
  wire prod_arbi_n_129;
  wire prod_arbi_n_130;
  wire prod_arbi_n_131;
  wire prod_arbi_n_132;
  wire prod_arbi_n_133;
  wire prod_arbi_n_134;
  wire prod_arbi_n_135;
  wire prod_arbi_n_136;
  wire prod_arbi_n_137;
  wire prod_arbi_n_138;
  wire prod_arbi_n_139;
  wire prod_arbi_n_140;
  wire prod_arbi_n_141;
  wire prod_arbi_n_142;
  wire prod_arbi_n_143;
  wire prod_arbi_n_144;
  wire prod_arbi_n_145;
  wire prod_arbi_n_146;
  wire prod_arbi_n_147;
  wire prod_arbi_n_148;
  wire prod_arbi_n_149;
  wire prod_arbi_n_150;
  wire prod_arbi_n_151;
  wire prod_arbi_n_152;
  wire prod_arbi_n_153;
  wire prod_arbi_n_84;
  wire prod_arbi_n_85;
  wire prod_arbi_n_86;
  wire prod_arbi_n_87;
  wire prod_arbi_n_88;
  wire prod_arbi_n_89;
  wire prod_arbi_n_90;
  wire prod_arbi_n_91;
  wire prod_arbi_n_92;
  wire prod_arbi_n_93;
  wire prod_arbi_n_94;
  wire prod_arbi_n_95;
  wire prod_arbi_n_96;
  wire prod_arbi_n_97;
  wire prod_arbi_n_98;
  wire prod_arbi_n_99;
  wire prod_arbr_i_12__2_n_0;
  wire [0:0]prod_arbr_i_23;
  wire prod_arbr_n_100;
  wire prod_arbr_n_101;
  wire prod_arbr_n_102;
  wire prod_arbr_n_103;
  wire prod_arbr_n_104;
  wire prod_arbr_n_105;
  wire prod_arbr_n_106;
  wire prod_arbr_n_107;
  wire prod_arbr_n_108;
  wire prod_arbr_n_109;
  wire prod_arbr_n_110;
  wire prod_arbr_n_111;
  wire prod_arbr_n_112;
  wire prod_arbr_n_113;
  wire prod_arbr_n_114;
  wire prod_arbr_n_115;
  wire prod_arbr_n_116;
  wire prod_arbr_n_117;
  wire prod_arbr_n_118;
  wire prod_arbr_n_119;
  wire prod_arbr_n_120;
  wire prod_arbr_n_121;
  wire prod_arbr_n_122;
  wire prod_arbr_n_123;
  wire prod_arbr_n_124;
  wire prod_arbr_n_125;
  wire prod_arbr_n_126;
  wire prod_arbr_n_127;
  wire prod_arbr_n_128;
  wire prod_arbr_n_129;
  wire prod_arbr_n_130;
  wire prod_arbr_n_131;
  wire prod_arbr_n_132;
  wire prod_arbr_n_133;
  wire prod_arbr_n_134;
  wire prod_arbr_n_135;
  wire prod_arbr_n_136;
  wire prod_arbr_n_137;
  wire prod_arbr_n_138;
  wire prod_arbr_n_139;
  wire prod_arbr_n_140;
  wire prod_arbr_n_141;
  wire prod_arbr_n_142;
  wire prod_arbr_n_143;
  wire prod_arbr_n_144;
  wire prod_arbr_n_145;
  wire prod_arbr_n_146;
  wire prod_arbr_n_147;
  wire prod_arbr_n_148;
  wire prod_arbr_n_149;
  wire prod_arbr_n_150;
  wire prod_arbr_n_151;
  wire prod_arbr_n_152;
  wire prod_arbr_n_153;
  wire prod_arbr_n_84;
  wire prod_arbr_n_85;
  wire prod_arbr_n_86;
  wire prod_arbr_n_87;
  wire prod_arbr_n_88;
  wire prod_arbr_n_89;
  wire prod_arbr_n_90;
  wire prod_arbr_n_91;
  wire prod_arbr_n_92;
  wire prod_arbr_n_93;
  wire prod_arbr_n_94;
  wire prod_arbr_n_95;
  wire prod_arbr_n_96;
  wire prod_arbr_n_97;
  wire prod_arbr_n_98;
  wire prod_arbr_n_99;
  wire result_im_n_100;
  wire result_im_n_101;
  wire result_im_n_102;
  wire result_im_n_103;
  wire result_im_n_104;
  wire result_im_n_105;
  wire result_im_n_96;
  wire result_im_n_97;
  wire result_im_n_98;
  wire result_im_n_99;
  wire result_re_i_12__1_n_0;
  wire [0:0]result_re_i_22;
  wire result_re_n_100;
  wire result_re_n_101;
  wire result_re_n_102;
  wire result_re_n_103;
  wire result_re_n_104;
  wire result_re_n_105;
  wire result_re_n_84;
  wire result_re_n_85;
  wire result_re_n_86;
  wire result_re_n_87;
  wire result_re_n_88;
  wire result_re_n_89;
  wire result_re_n_90;
  wire result_re_n_91;
  wire result_re_n_92;
  wire result_re_n_93;
  wire result_re_n_94;
  wire result_re_n_95;
  wire result_re_n_97;
  wire result_re_n_98;
  wire result_re_n_99;
  wire [9:1]\w_ROM_out_im_stage[0] ;
  wire [9:0]\w_ROM_out_re_stage[0] ;
  wire [10:0]\w_twiddle_mul_result_im_stage[0] ;
  wire [10:0]\w_twiddle_mul_result_re_stage[0] ;
  wire [3:2]\NLW_DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_9_O_UNCONNECTED ;
  wire NLW_prod_arbi_CARRYCASCOUT_UNCONNECTED;
  wire NLW_prod_arbi_MULTSIGNOUT_UNCONNECTED;
  wire NLW_prod_arbi_OVERFLOW_UNCONNECTED;
  wire NLW_prod_arbi_PATTERNBDETECT_UNCONNECTED;
  wire NLW_prod_arbi_PATTERNDETECT_UNCONNECTED;
  wire NLW_prod_arbi_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_prod_arbi_ACOUT_UNCONNECTED;
  wire [17:0]NLW_prod_arbi_BCOUT_UNCONNECTED;
  wire [3:0]NLW_prod_arbi_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_prod_arbi_P_UNCONNECTED;
  wire NLW_prod_arbr_CARRYCASCOUT_UNCONNECTED;
  wire NLW_prod_arbr_MULTSIGNOUT_UNCONNECTED;
  wire NLW_prod_arbr_OVERFLOW_UNCONNECTED;
  wire NLW_prod_arbr_PATTERNBDETECT_UNCONNECTED;
  wire NLW_prod_arbr_PATTERNDETECT_UNCONNECTED;
  wire NLW_prod_arbr_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_prod_arbr_ACOUT_UNCONNECTED;
  wire [17:0]NLW_prod_arbr_BCOUT_UNCONNECTED;
  wire [3:0]NLW_prod_arbr_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_prod_arbr_P_UNCONNECTED;
  wire NLW_result_im_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result_im_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result_im_OVERFLOW_UNCONNECTED;
  wire NLW_result_im_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result_im_PATTERNDETECT_UNCONNECTED;
  wire NLW_result_im_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result_im_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result_im_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result_im_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_result_im_P_UNCONNECTED;
  wire [47:0]NLW_result_im_PCOUT_UNCONNECTED;
  wire NLW_result_re_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result_re_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result_re_OVERFLOW_UNCONNECTED;
  wire NLW_result_re_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result_re_PATTERNDETECT_UNCONNECTED;
  wire NLW_result_re_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result_re_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result_re_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result_re_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_result_re_P_UNCONNECTED;
  wire [47:0]NLW_result_re_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[5][0]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 ),
        .O(\w_twiddle_mul_result_im_stage[0] [0]));
  LUT3 #(
    .INIT(8'h0E)) 
    \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ),
        .I1(o_twiddle_mul_result_im2),
        .I2(o_twiddle_mul_result_im1),
        .O(\w_twiddle_mul_result_im_stage[0] [10]));
  LUT2 #(
    .INIT(4'h1)) 
    \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_10 
       (.I0(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ),
        .I1(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ),
        .O(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_10_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2 
       (.CI(\DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ),
        .CO({\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ,\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_1 ,\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_2 ,\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ,\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ,\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ,\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 }),
        .S(p_1_in[11:8]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3 
       (.CI(1'b0),
        .CO({\NLW_DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_CO_UNCONNECTED [3:2],o_twiddle_mul_result_im2,\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_5_n_0 }),
        .O(\NLW_DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_6_n_7 ,\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_4 
       (.CI(1'b0),
        .CO({\NLW_DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_4_CO_UNCONNECTED [3:2],o_twiddle_mul_result_im1,\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_8_n_0 }),
        .O(\NLW_DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_9_n_0 ,\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_10_n_0 }));
  LUT2 #(
    .INIT(4'h7)) 
    \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_5 
       (.I0(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ),
        .I1(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ),
        .O(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_6 
       (.CI(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ),
        .CO(\NLW_DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_6_O_UNCONNECTED [3:1],\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_6_n_7 }),
        .S({1'b0,1'b0,1'b0,p_1_in[12]}));
  LUT2 #(
    .INIT(4'h8)) 
    \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_7 
       (.I0(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ),
        .I1(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ),
        .O(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_8 
       (.I0(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ),
        .I1(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ),
        .O(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_9 
       (.I0(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_6_n_7 ),
        .O(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[5][1]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ),
        .O(\w_twiddle_mul_result_im_stage[0] [1]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[5][2]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ),
        .O(\w_twiddle_mul_result_im_stage[0] [2]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ),
        .O(\w_twiddle_mul_result_im_stage[0] [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2 
       (.CI(1'b0),
        .CO({\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ,\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_1 ,\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_2 ,\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in[0]}),
        .O({\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ,\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ,\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ,\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 }),
        .S({p_1_in[3:1],\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3 
       (.I0(p_1_in[0]),
        .I1(result_im_n_96),
        .O(\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[5][4]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 ),
        .O(\w_twiddle_mul_result_im_stage[0] [4]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[5][5]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ),
        .O(\w_twiddle_mul_result_im_stage[0] [5]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[5][6]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ),
        .O(\w_twiddle_mul_result_im_stage[0] [6]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ),
        .O(\w_twiddle_mul_result_im_stage[0] [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2 
       (.CI(\DFF_im_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ),
        .CO({\DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ,\DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_1 ,\DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_2 ,\DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ,\DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ,\DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ,\DFF_im_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 }),
        .S(p_1_in[7:4]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[5][8]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 ),
        .O(\w_twiddle_mul_result_im_stage[0] [8]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[5][9]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ),
        .O(\w_twiddle_mul_result_im_stage[0] [9]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[5][0]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 ),
        .O(\w_twiddle_mul_result_re_stage[0] [0]));
  LUT3 #(
    .INIT(8'h0E)) 
    \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ),
        .I1(o_twiddle_mul_result_re2),
        .I2(o_twiddle_mul_result_re1),
        .O(\w_twiddle_mul_result_re_stage[0] [10]));
  LUT2 #(
    .INIT(4'h1)) 
    \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_10 
       (.I0(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ),
        .I1(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ),
        .O(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_10_n_0 ));
  CARRY4 \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2 
       (.CI(\DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ),
        .CO({\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ,\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_1 ,\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_2 ,\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O({\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ,\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ,\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ,\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 }),
        .S({result_re_n_84,result_re_n_85,result_re_n_86,result_re_n_87}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3 
       (.CI(1'b0),
        .CO({\NLW_DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_CO_UNCONNECTED [3:2],o_twiddle_mul_result_re2,\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_5_n_0 }),
        .O(\NLW_DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_6_n_0 ,\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_4 
       (.CI(1'b0),
        .CO({\NLW_DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_4_CO_UNCONNECTED [3:2],o_twiddle_mul_result_re1,\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_8_n_0 }),
        .O(\NLW_DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_9_n_3 ,\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_10_n_0 }));
  LUT2 #(
    .INIT(4'h7)) 
    \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_5 
       (.I0(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ),
        .I1(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ),
        .O(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_6 
       (.I0(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_9_n_3 ),
        .O(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_7 
       (.I0(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ),
        .I1(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ),
        .O(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_8 
       (.I0(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ),
        .I1(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ),
        .O(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_8_n_0 ));
  CARRY4 \DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_9 
       (.CI(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ),
        .CO({\NLW_DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_9_CO_UNCONNECTED [3:1],\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[5][1]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ),
        .O(\w_twiddle_mul_result_re_stage[0] [1]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[5][2]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ),
        .O(\w_twiddle_mul_result_re_stage[0] [2]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ),
        .O(\w_twiddle_mul_result_re_stage[0] [3]));
  CARRY4 \DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2 
       (.CI(1'b0),
        .CO({\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ,\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_1 ,\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_2 ,\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,result_re_n_95}),
        .O({\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ,\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ,\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ,\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 }),
        .S({result_re_n_92,result_re_n_93,result_re_n_94,\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3 
       (.I0(result_re_n_95),
        .I1(p_0_in),
        .O(\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[5][4]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 ),
        .O(\w_twiddle_mul_result_re_stage[0] [4]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[5][5]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ),
        .O(\w_twiddle_mul_result_re_stage[0] [5]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[5][6]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ),
        .O(\w_twiddle_mul_result_re_stage[0] [6]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ),
        .O(\w_twiddle_mul_result_re_stage[0] [7]));
  CARRY4 \DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2 
       (.CI(\DFF_re_r_reg[5][3]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ),
        .CO({\DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_0 ,\DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_1 ,\DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_2 ,\DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_4 ,\DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_5 ,\DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ,\DFF_re_r_reg[5][7]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 }),
        .S({result_re_n_88,result_re_n_89,result_re_n_90,result_re_n_91}));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[5][8]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_7 ),
        .O(\w_twiddle_mul_result_re_stage[0] [8]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[5][9]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[5][10]_srl6___delay_element_U_stage1_DFF_re_r_reg_r_4_i_2_n_6 ),
        .O(\w_twiddle_mul_result_re_stage[0] [9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    prod_arbi
       (.A({prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,\w_ROM_out_re_stage[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_prod_arbi_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_prod_arbi_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_prod_arbi_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_prod_arbi_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_prod_arbi_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_prod_arbi_OVERFLOW_UNCONNECTED),
        .P({NLW_prod_arbi_P_UNCONNECTED[47:22],prod_arbi_n_84,prod_arbi_n_85,prod_arbi_n_86,prod_arbi_n_87,prod_arbi_n_88,prod_arbi_n_89,prod_arbi_n_90,prod_arbi_n_91,prod_arbi_n_92,prod_arbi_n_93,prod_arbi_n_94,prod_arbi_n_95,prod_arbi_n_96,prod_arbi_n_97,prod_arbi_n_98,prod_arbi_n_99,prod_arbi_n_100,prod_arbi_n_101,prod_arbi_n_102,prod_arbi_n_103,prod_arbi_n_104,prod_arbi_n_105}),
        .PATTERNBDETECT(NLW_prod_arbi_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_prod_arbi_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({prod_arbi_n_106,prod_arbi_n_107,prod_arbi_n_108,prod_arbi_n_109,prod_arbi_n_110,prod_arbi_n_111,prod_arbi_n_112,prod_arbi_n_113,prod_arbi_n_114,prod_arbi_n_115,prod_arbi_n_116,prod_arbi_n_117,prod_arbi_n_118,prod_arbi_n_119,prod_arbi_n_120,prod_arbi_n_121,prod_arbi_n_122,prod_arbi_n_123,prod_arbi_n_124,prod_arbi_n_125,prod_arbi_n_126,prod_arbi_n_127,prod_arbi_n_128,prod_arbi_n_129,prod_arbi_n_130,prod_arbi_n_131,prod_arbi_n_132,prod_arbi_n_133,prod_arbi_n_134,prod_arbi_n_135,prod_arbi_n_136,prod_arbi_n_137,prod_arbi_n_138,prod_arbi_n_139,prod_arbi_n_140,prod_arbi_n_141,prod_arbi_n_142,prod_arbi_n_143,prod_arbi_n_144,prod_arbi_n_145,prod_arbi_n_146,prod_arbi_n_147,prod_arbi_n_148,prod_arbi_n_149,prod_arbi_n_150,prod_arbi_n_151,prod_arbi_n_152,prod_arbi_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_prod_arbi_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    prod_arbr
       (.A({prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,prod_arbr_i_12__2_n_0,\w_ROM_out_re_stage[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_prod_arbr_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_prod_arbr_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_prod_arbr_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_prod_arbr_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_prod_arbr_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_prod_arbr_OVERFLOW_UNCONNECTED),
        .P({NLW_prod_arbr_P_UNCONNECTED[47:22],prod_arbr_n_84,prod_arbr_n_85,prod_arbr_n_86,prod_arbr_n_87,prod_arbr_n_88,prod_arbr_n_89,prod_arbr_n_90,prod_arbr_n_91,prod_arbr_n_92,prod_arbr_n_93,prod_arbr_n_94,prod_arbr_n_95,prod_arbr_n_96,prod_arbr_n_97,prod_arbr_n_98,prod_arbr_n_99,prod_arbr_n_100,prod_arbr_n_101,prod_arbr_n_102,prod_arbr_n_103,prod_arbr_n_104,prod_arbr_n_105}),
        .PATTERNBDETECT(NLW_prod_arbr_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_prod_arbr_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({prod_arbr_n_106,prod_arbr_n_107,prod_arbr_n_108,prod_arbr_n_109,prod_arbr_n_110,prod_arbr_n_111,prod_arbr_n_112,prod_arbr_n_113,prod_arbr_n_114,prod_arbr_n_115,prod_arbr_n_116,prod_arbr_n_117,prod_arbr_n_118,prod_arbr_n_119,prod_arbr_n_120,prod_arbr_n_121,prod_arbr_n_122,prod_arbr_n_123,prod_arbr_n_124,prod_arbr_n_125,prod_arbr_n_126,prod_arbr_n_127,prod_arbr_n_128,prod_arbr_n_129,prod_arbr_n_130,prod_arbr_n_131,prod_arbr_n_132,prod_arbr_n_133,prod_arbr_n_134,prod_arbr_n_135,prod_arbr_n_136,prod_arbr_n_137,prod_arbr_n_138,prod_arbr_n_139,prod_arbr_n_140,prod_arbr_n_141,prod_arbr_n_142,prod_arbr_n_143,prod_arbr_n_144,prod_arbr_n_145,prod_arbr_n_146,prod_arbr_n_147,prod_arbr_n_148,prod_arbr_n_149,prod_arbr_n_150,prod_arbr_n_151,prod_arbr_n_152,prod_arbr_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_prod_arbr_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hAA89)) 
    prod_arbr_i_12__2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(prod_arbr_i_12__2_n_0));
  LUT4 #(
    .INIT(16'h0A7E)) 
    prod_arbr_i_13
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_re_stage[0] [9]));
  LUT4 #(
    .INIT(16'h529E)) 
    prod_arbr_i_14
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_re_stage[0] [8]));
  LUT4 #(
    .INIT(16'h31CE)) 
    prod_arbr_i_15
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_re_stage[0] [7]));
  LUT4 #(
    .INIT(16'h9956)) 
    prod_arbr_i_16
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_re_stage[0] [6]));
  LUT4 #(
    .INIT(16'h6A2E)) 
    prod_arbr_i_17
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_re_stage[0] [5]));
  LUT4 #(
    .INIT(16'h0A7D)) 
    prod_arbr_i_18
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_re_stage[0] [4]));
  LUT4 #(
    .INIT(16'hEBA6)) 
    prod_arbr_i_19
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_re_stage[0] [3]));
  LUT4 #(
    .INIT(16'hF047)) 
    prod_arbr_i_20
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_re_stage[0] [2]));
  LUT4 #(
    .INIT(16'h901C)) 
    prod_arbr_i_21
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_re_stage[0] [1]));
  LUT4 #(
    .INIT(16'h3034)) 
    prod_arbr_i_22
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_re_stage[0] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    prod_arbr_i_26
       (.I0(Q[4]),
        .I1(prod_arbr_i_23),
        .O(i_butterfly_LI_re));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result_im
       (.A({result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,\w_ROM_out_im_stage[0] ,\w_ROM_out_im_stage[0] [7]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result_im_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result_im_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result_im_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result_im_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result_im_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result_im_OVERFLOW_UNCONNECTED),
        .P({NLW_result_im_P_UNCONNECTED[47:23],p_1_in,result_im_n_96,result_im_n_97,result_im_n_98,result_im_n_99,result_im_n_100,result_im_n_101,result_im_n_102,result_im_n_103,result_im_n_104,result_im_n_105}),
        .PATTERNBDETECT(NLW_result_im_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result_im_PATTERNDETECT_UNCONNECTED),
        .PCIN({prod_arbi_n_106,prod_arbi_n_107,prod_arbi_n_108,prod_arbi_n_109,prod_arbi_n_110,prod_arbi_n_111,prod_arbi_n_112,prod_arbi_n_113,prod_arbi_n_114,prod_arbi_n_115,prod_arbi_n_116,prod_arbi_n_117,prod_arbi_n_118,prod_arbi_n_119,prod_arbi_n_120,prod_arbi_n_121,prod_arbi_n_122,prod_arbi_n_123,prod_arbi_n_124,prod_arbi_n_125,prod_arbi_n_126,prod_arbi_n_127,prod_arbi_n_128,prod_arbi_n_129,prod_arbi_n_130,prod_arbi_n_131,prod_arbi_n_132,prod_arbi_n_133,prod_arbi_n_134,prod_arbi_n_135,prod_arbi_n_136,prod_arbi_n_137,prod_arbi_n_138,prod_arbi_n_139,prod_arbi_n_140,prod_arbi_n_141,prod_arbi_n_142,prod_arbi_n_143,prod_arbi_n_144,prod_arbi_n_145,prod_arbi_n_146,prod_arbi_n_147,prod_arbi_n_148,prod_arbi_n_149,prod_arbi_n_150,prod_arbi_n_151,prod_arbi_n_152,prod_arbi_n_153}),
        .PCOUT(NLW_result_im_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result_im_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result_re
       (.A({result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,result_re_i_12__1_n_0,\w_ROM_out_im_stage[0] ,\w_ROM_out_im_stage[0] [7]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result_re_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result_re_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result_re_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result_re_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result_re_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result_re_OVERFLOW_UNCONNECTED),
        .P({NLW_result_re_P_UNCONNECTED[47:22],result_re_n_84,result_re_n_85,result_re_n_86,result_re_n_87,result_re_n_88,result_re_n_89,result_re_n_90,result_re_n_91,result_re_n_92,result_re_n_93,result_re_n_94,result_re_n_95,p_0_in,result_re_n_97,result_re_n_98,result_re_n_99,result_re_n_100,result_re_n_101,result_re_n_102,result_re_n_103,result_re_n_104,result_re_n_105}),
        .PATTERNBDETECT(NLW_result_re_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result_re_PATTERNDETECT_UNCONNECTED),
        .PCIN({prod_arbr_n_106,prod_arbr_n_107,prod_arbr_n_108,prod_arbr_n_109,prod_arbr_n_110,prod_arbr_n_111,prod_arbr_n_112,prod_arbr_n_113,prod_arbr_n_114,prod_arbr_n_115,prod_arbr_n_116,prod_arbr_n_117,prod_arbr_n_118,prod_arbr_n_119,prod_arbr_n_120,prod_arbr_n_121,prod_arbr_n_122,prod_arbr_n_123,prod_arbr_n_124,prod_arbr_n_125,prod_arbr_n_126,prod_arbr_n_127,prod_arbr_n_128,prod_arbr_n_129,prod_arbr_n_130,prod_arbr_n_131,prod_arbr_n_132,prod_arbr_n_133,prod_arbr_n_134,prod_arbr_n_135,prod_arbr_n_136,prod_arbr_n_137,prod_arbr_n_138,prod_arbr_n_139,prod_arbr_n_140,prod_arbr_n_141,prod_arbr_n_142,prod_arbr_n_143,prod_arbr_n_144,prod_arbr_n_145,prod_arbr_n_146,prod_arbr_n_147,prod_arbr_n_148,prod_arbr_n_149,prod_arbr_n_150,prod_arbr_n_151,prod_arbr_n_152,prod_arbr_n_153}),
        .PCOUT(NLW_result_re_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result_re_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFFEF)) 
    result_re_i_12__1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(result_re_i_12__1_n_0));
  LUT4 #(
    .INIT(16'h800B)) 
    result_re_i_13
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_im_stage[0] [9]));
  LUT4 #(
    .INIT(16'h6053)) 
    result_re_i_14
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_im_stage[0] [8]));
  LUT2 #(
    .INIT(4'h4)) 
    result_re_i_15
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\w_ROM_out_im_stage[0] [7]));
  LUT4 #(
    .INIT(16'hA898)) 
    result_re_i_16
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_im_stage[0] [6]));
  LUT4 #(
    .INIT(16'hD06B)) 
    result_re_i_17
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_im_stage[0] [5]));
  LUT4 #(
    .INIT(16'h830B)) 
    result_re_i_18
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_im_stage[0] [4]));
  LUT4 #(
    .INIT(16'hD8EB)) 
    result_re_i_19
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_im_stage[0] [3]));
  LUT4 #(
    .INIT(16'h7BF0)) 
    result_re_i_20
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_im_stage[0] [2]));
  LUT4 #(
    .INIT(16'h2890)) 
    result_re_i_21
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\w_ROM_out_im_stage[0] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    result_re_i_25
       (.I0(Q[4]),
        .I1(result_re_i_22),
        .O(i_butterfly_LI_im));
endmodule

(* ORIG_REF_NAME = "twiddle_mul" *) 
module twiddle_mul_4
   (i_twiddle_factor_re,
    i_twiddle_factor_im,
    \w_twiddle_mul_result_re_stage[1] ,
    \w_twiddle_mul_result_im_stage[1] ,
    Q,
    clk_IBUF_BUFG,
    i_rst_IBUF,
    i_butterfly_LO_re,
    i_butterfly_LO_im,
    A);
  output [0:0]i_twiddle_factor_re;
  output [0:0]i_twiddle_factor_im;
  output [10:0]\w_twiddle_mul_result_re_stage[1] ;
  output [10:0]\w_twiddle_mul_result_im_stage[1] ;
  input [2:0]Q;
  input clk_IBUF_BUFG;
  input i_rst_IBUF;
  input [10:0]i_butterfly_LO_re;
  input [10:0]i_butterfly_LO_im;
  input [0:0]A;

  wire [0:0]A;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_10_n_0 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_1 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_2 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_3 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_n_3 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_4_n_3 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_5_n_0 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_6_n_7 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_7_n_0 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_8_n_0 ;
  wire \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_9_n_0 ;
  wire \DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ;
  wire \DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_1 ;
  wire \DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_2 ;
  wire \DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_3 ;
  wire \DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ;
  wire \DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ;
  wire \DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ;
  wire \DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 ;
  wire \DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_n_0 ;
  wire \DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ;
  wire \DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_1 ;
  wire \DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_2 ;
  wire \DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_3 ;
  wire \DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ;
  wire \DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ;
  wire \DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ;
  wire \DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_10_n_0 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_1 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_2 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_3 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_n_3 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_4_n_3 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_5_n_0 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_6_n_0 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_7_n_0 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_8_n_0 ;
  wire \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_9_n_3 ;
  wire \DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ;
  wire \DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_1 ;
  wire \DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_2 ;
  wire \DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_3 ;
  wire \DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ;
  wire \DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ;
  wire \DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ;
  wire \DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 ;
  wire \DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_n_0 ;
  wire \DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ;
  wire \DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_1 ;
  wire \DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_2 ;
  wire \DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_3 ;
  wire \DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ;
  wire \DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ;
  wire \DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ;
  wire \DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 ;
  wire [2:0]Q;
  wire clk_IBUF_BUFG;
  wire [10:0]i_butterfly_LO_im;
  wire [10:0]i_butterfly_LO_re;
  wire i_rst_IBUF;
  wire [0:0]i_twiddle_factor_im;
  wire [0:0]i_twiddle_factor_re;
  wire o_twiddle_mul_result_im1;
  wire o_twiddle_mul_result_im2;
  wire o_twiddle_mul_result_re1;
  wire o_twiddle_mul_result_re2;
  wire p_0_in;
  wire [12:0]p_1_in;
  wire prod_arbi_n_100;
  wire prod_arbi_n_101;
  wire prod_arbi_n_102;
  wire prod_arbi_n_103;
  wire prod_arbi_n_104;
  wire prod_arbi_n_105;
  wire prod_arbi_n_106;
  wire prod_arbi_n_107;
  wire prod_arbi_n_108;
  wire prod_arbi_n_109;
  wire prod_arbi_n_110;
  wire prod_arbi_n_111;
  wire prod_arbi_n_112;
  wire prod_arbi_n_113;
  wire prod_arbi_n_114;
  wire prod_arbi_n_115;
  wire prod_arbi_n_116;
  wire prod_arbi_n_117;
  wire prod_arbi_n_118;
  wire prod_arbi_n_119;
  wire prod_arbi_n_120;
  wire prod_arbi_n_121;
  wire prod_arbi_n_122;
  wire prod_arbi_n_123;
  wire prod_arbi_n_124;
  wire prod_arbi_n_125;
  wire prod_arbi_n_126;
  wire prod_arbi_n_127;
  wire prod_arbi_n_128;
  wire prod_arbi_n_129;
  wire prod_arbi_n_130;
  wire prod_arbi_n_131;
  wire prod_arbi_n_132;
  wire prod_arbi_n_133;
  wire prod_arbi_n_134;
  wire prod_arbi_n_135;
  wire prod_arbi_n_136;
  wire prod_arbi_n_137;
  wire prod_arbi_n_138;
  wire prod_arbi_n_139;
  wire prod_arbi_n_140;
  wire prod_arbi_n_141;
  wire prod_arbi_n_142;
  wire prod_arbi_n_143;
  wire prod_arbi_n_144;
  wire prod_arbi_n_145;
  wire prod_arbi_n_146;
  wire prod_arbi_n_147;
  wire prod_arbi_n_148;
  wire prod_arbi_n_149;
  wire prod_arbi_n_150;
  wire prod_arbi_n_151;
  wire prod_arbi_n_152;
  wire prod_arbi_n_153;
  wire prod_arbi_n_84;
  wire prod_arbi_n_85;
  wire prod_arbi_n_86;
  wire prod_arbi_n_87;
  wire prod_arbi_n_88;
  wire prod_arbi_n_89;
  wire prod_arbi_n_90;
  wire prod_arbi_n_91;
  wire prod_arbi_n_92;
  wire prod_arbi_n_93;
  wire prod_arbi_n_94;
  wire prod_arbi_n_95;
  wire prod_arbi_n_96;
  wire prod_arbi_n_97;
  wire prod_arbi_n_98;
  wire prod_arbi_n_99;
  wire prod_arbr_i_21__1_n_0;
  wire prod_arbr_n_100;
  wire prod_arbr_n_101;
  wire prod_arbr_n_102;
  wire prod_arbr_n_103;
  wire prod_arbr_n_104;
  wire prod_arbr_n_105;
  wire prod_arbr_n_106;
  wire prod_arbr_n_107;
  wire prod_arbr_n_108;
  wire prod_arbr_n_109;
  wire prod_arbr_n_110;
  wire prod_arbr_n_111;
  wire prod_arbr_n_112;
  wire prod_arbr_n_113;
  wire prod_arbr_n_114;
  wire prod_arbr_n_115;
  wire prod_arbr_n_116;
  wire prod_arbr_n_117;
  wire prod_arbr_n_118;
  wire prod_arbr_n_119;
  wire prod_arbr_n_120;
  wire prod_arbr_n_121;
  wire prod_arbr_n_122;
  wire prod_arbr_n_123;
  wire prod_arbr_n_124;
  wire prod_arbr_n_125;
  wire prod_arbr_n_126;
  wire prod_arbr_n_127;
  wire prod_arbr_n_128;
  wire prod_arbr_n_129;
  wire prod_arbr_n_130;
  wire prod_arbr_n_131;
  wire prod_arbr_n_132;
  wire prod_arbr_n_133;
  wire prod_arbr_n_134;
  wire prod_arbr_n_135;
  wire prod_arbr_n_136;
  wire prod_arbr_n_137;
  wire prod_arbr_n_138;
  wire prod_arbr_n_139;
  wire prod_arbr_n_140;
  wire prod_arbr_n_141;
  wire prod_arbr_n_142;
  wire prod_arbr_n_143;
  wire prod_arbr_n_144;
  wire prod_arbr_n_145;
  wire prod_arbr_n_146;
  wire prod_arbr_n_147;
  wire prod_arbr_n_148;
  wire prod_arbr_n_149;
  wire prod_arbr_n_150;
  wire prod_arbr_n_151;
  wire prod_arbr_n_152;
  wire prod_arbr_n_153;
  wire prod_arbr_n_84;
  wire prod_arbr_n_85;
  wire prod_arbr_n_86;
  wire prod_arbr_n_87;
  wire prod_arbr_n_88;
  wire prod_arbr_n_89;
  wire prod_arbr_n_90;
  wire prod_arbr_n_91;
  wire prod_arbr_n_92;
  wire prod_arbr_n_93;
  wire prod_arbr_n_94;
  wire prod_arbr_n_95;
  wire prod_arbr_n_96;
  wire prod_arbr_n_97;
  wire prod_arbr_n_98;
  wire prod_arbr_n_99;
  wire result_im_n_100;
  wire result_im_n_101;
  wire result_im_n_102;
  wire result_im_n_103;
  wire result_im_n_104;
  wire result_im_n_105;
  wire result_im_n_96;
  wire result_im_n_97;
  wire result_im_n_98;
  wire result_im_n_99;
  wire result_re_i_12__0_n_0;
  wire result_re_i_13__1_n_0;
  wire result_re_i_14__2_n_0;
  wire result_re_i_19__0_n_0;
  wire result_re_n_100;
  wire result_re_n_101;
  wire result_re_n_102;
  wire result_re_n_103;
  wire result_re_n_104;
  wire result_re_n_105;
  wire result_re_n_84;
  wire result_re_n_85;
  wire result_re_n_86;
  wire result_re_n_87;
  wire result_re_n_88;
  wire result_re_n_89;
  wire result_re_n_90;
  wire result_re_n_91;
  wire result_re_n_92;
  wire result_re_n_93;
  wire result_re_n_94;
  wire result_re_n_95;
  wire result_re_n_97;
  wire result_re_n_98;
  wire result_re_n_99;
  wire [5:2]\w_ROM_out_im_stage[1] ;
  wire [10:1]\w_ROM_out_re_stage[1] ;
  wire [10:0]\w_twiddle_mul_result_im_stage[1] ;
  wire [10:0]\w_twiddle_mul_result_re_stage[1] ;
  wire [3:2]\NLW_DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_9_O_UNCONNECTED ;
  wire NLW_prod_arbi_CARRYCASCOUT_UNCONNECTED;
  wire NLW_prod_arbi_MULTSIGNOUT_UNCONNECTED;
  wire NLW_prod_arbi_OVERFLOW_UNCONNECTED;
  wire NLW_prod_arbi_PATTERNBDETECT_UNCONNECTED;
  wire NLW_prod_arbi_PATTERNDETECT_UNCONNECTED;
  wire NLW_prod_arbi_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_prod_arbi_ACOUT_UNCONNECTED;
  wire [17:0]NLW_prod_arbi_BCOUT_UNCONNECTED;
  wire [3:0]NLW_prod_arbi_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_prod_arbi_P_UNCONNECTED;
  wire NLW_prod_arbr_CARRYCASCOUT_UNCONNECTED;
  wire NLW_prod_arbr_MULTSIGNOUT_UNCONNECTED;
  wire NLW_prod_arbr_OVERFLOW_UNCONNECTED;
  wire NLW_prod_arbr_PATTERNBDETECT_UNCONNECTED;
  wire NLW_prod_arbr_PATTERNDETECT_UNCONNECTED;
  wire NLW_prod_arbr_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_prod_arbr_ACOUT_UNCONNECTED;
  wire [17:0]NLW_prod_arbr_BCOUT_UNCONNECTED;
  wire [3:0]NLW_prod_arbr_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_prod_arbr_P_UNCONNECTED;
  wire NLW_result_im_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result_im_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result_im_OVERFLOW_UNCONNECTED;
  wire NLW_result_im_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result_im_PATTERNDETECT_UNCONNECTED;
  wire NLW_result_im_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result_im_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result_im_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result_im_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_result_im_P_UNCONNECTED;
  wire [47:0]NLW_result_im_PCOUT_UNCONNECTED;
  wire NLW_result_re_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result_re_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result_re_OVERFLOW_UNCONNECTED;
  wire NLW_result_re_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result_re_PATTERNDETECT_UNCONNECTED;
  wire NLW_result_re_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result_re_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result_re_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result_re_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_result_re_P_UNCONNECTED;
  wire [47:0]NLW_result_re_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[1][0]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 ),
        .O(\w_twiddle_mul_result_im_stage[1] [0]));
  LUT3 #(
    .INIT(8'h0E)) 
    \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ),
        .I1(o_twiddle_mul_result_im2),
        .I2(o_twiddle_mul_result_im1),
        .O(\w_twiddle_mul_result_im_stage[1] [10]));
  LUT2 #(
    .INIT(4'h1)) 
    \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_10 
       (.I0(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ),
        .I1(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ),
        .O(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_10_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2 
       (.CI(\DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ),
        .CO({\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ,\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_1 ,\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_2 ,\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ,\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ,\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ,\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 }),
        .S(p_1_in[11:8]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3 
       (.CI(1'b0),
        .CO({\NLW_DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_CO_UNCONNECTED [3:2],o_twiddle_mul_result_im2,\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_5_n_0 }),
        .O(\NLW_DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_6_n_7 ,\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_4 
       (.CI(1'b0),
        .CO({\NLW_DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_4_CO_UNCONNECTED [3:2],o_twiddle_mul_result_im1,\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_8_n_0 }),
        .O(\NLW_DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_9_n_0 ,\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_10_n_0 }));
  LUT2 #(
    .INIT(4'h7)) 
    \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_5 
       (.I0(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ),
        .I1(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ),
        .O(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_6 
       (.CI(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ),
        .CO(\NLW_DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_6_O_UNCONNECTED [3:1],\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_6_n_7 }),
        .S({1'b0,1'b0,1'b0,p_1_in[12]}));
  LUT2 #(
    .INIT(4'h8)) 
    \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_7 
       (.I0(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ),
        .I1(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ),
        .O(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_8 
       (.I0(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ),
        .I1(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ),
        .O(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_9 
       (.I0(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_6_n_7 ),
        .O(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[1][1]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ),
        .O(\w_twiddle_mul_result_im_stage[1] [1]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[1][2]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ),
        .O(\w_twiddle_mul_result_im_stage[1] [2]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ),
        .O(\w_twiddle_mul_result_im_stage[1] [3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2 
       (.CI(1'b0),
        .CO({\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ,\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_1 ,\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_2 ,\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in[0]}),
        .O({\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ,\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ,\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ,\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 }),
        .S({p_1_in[3:1],\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3 
       (.I0(p_1_in[0]),
        .I1(result_im_n_96),
        .O(\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[1][4]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 ),
        .O(\w_twiddle_mul_result_im_stage[1] [4]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[1][5]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ),
        .O(\w_twiddle_mul_result_im_stage[1] [5]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[1][6]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ),
        .O(\w_twiddle_mul_result_im_stage[1] [6]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ),
        .O(\w_twiddle_mul_result_im_stage[1] [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2 
       (.CI(\DFF_im_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ),
        .CO({\DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ,\DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_1 ,\DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_2 ,\DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ,\DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ,\DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ,\DFF_im_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 }),
        .S(p_1_in[7:4]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[1][8]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 ),
        .O(\w_twiddle_mul_result_im_stage[1] [8]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r_reg[1][9]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ),
        .O(\w_twiddle_mul_result_im_stage[1] [9]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[1][0]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 ),
        .O(\w_twiddle_mul_result_re_stage[1] [0]));
  LUT3 #(
    .INIT(8'h0E)) 
    \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ),
        .I1(o_twiddle_mul_result_re2),
        .I2(o_twiddle_mul_result_re1),
        .O(\w_twiddle_mul_result_re_stage[1] [10]));
  LUT2 #(
    .INIT(4'h1)) 
    \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_10 
       (.I0(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ),
        .I1(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ),
        .O(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_10_n_0 ));
  CARRY4 \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2 
       (.CI(\DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ),
        .CO({\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ,\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_1 ,\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_2 ,\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O({\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ,\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ,\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ,\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 }),
        .S({result_re_n_84,result_re_n_85,result_re_n_86,result_re_n_87}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3 
       (.CI(1'b0),
        .CO({\NLW_DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_CO_UNCONNECTED [3:2],o_twiddle_mul_result_re2,\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_5_n_0 }),
        .O(\NLW_DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_6_n_0 ,\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_4 
       (.CI(1'b0),
        .CO({\NLW_DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_4_CO_UNCONNECTED [3:2],o_twiddle_mul_result_re1,\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_8_n_0 }),
        .O(\NLW_DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_9_n_3 ,\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_10_n_0 }));
  LUT2 #(
    .INIT(4'h7)) 
    \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_5 
       (.I0(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ),
        .I1(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ),
        .O(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_6 
       (.I0(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_9_n_3 ),
        .O(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_7 
       (.I0(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ),
        .I1(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ),
        .O(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_8 
       (.I0(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ),
        .I1(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ),
        .O(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_8_n_0 ));
  CARRY4 \DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_9 
       (.CI(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ),
        .CO({\NLW_DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_9_CO_UNCONNECTED [3:1],\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[1][1]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ),
        .O(\w_twiddle_mul_result_re_stage[1] [1]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[1][2]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ),
        .O(\w_twiddle_mul_result_re_stage[1] [2]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ),
        .O(\w_twiddle_mul_result_re_stage[1] [3]));
  CARRY4 \DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2 
       (.CI(1'b0),
        .CO({\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ,\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_1 ,\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_2 ,\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,result_re_n_95}),
        .O({\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ,\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ,\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ,\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 }),
        .S({result_re_n_92,result_re_n_93,result_re_n_94,\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3 
       (.I0(result_re_n_95),
        .I1(p_0_in),
        .O(\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[1][4]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 ),
        .O(\w_twiddle_mul_result_re_stage[1] [4]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[1][5]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ),
        .O(\w_twiddle_mul_result_re_stage[1] [5]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[1][6]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ),
        .O(\w_twiddle_mul_result_re_stage[1] [6]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ),
        .O(\w_twiddle_mul_result_re_stage[1] [7]));
  CARRY4 \DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2 
       (.CI(\DFF_re_r_reg[1][3]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ),
        .CO({\DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_0 ,\DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_1 ,\DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_2 ,\DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_4 ,\DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_5 ,\DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ,\DFF_re_r_reg[1][7]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 }),
        .S({result_re_n_88,result_re_n_89,result_re_n_90,result_re_n_91}));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[1][8]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_7 ),
        .O(\w_twiddle_mul_result_re_stage[1] [8]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r_reg[1][9]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[1][10]_srl2___delay_element_U_stage1_DFF_re_r_reg_r_0_i_2_n_6 ),
        .O(\w_twiddle_mul_result_re_stage[1] [9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    prod_arbi
       (.A({\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10:8],i_twiddle_factor_re,\w_ROM_out_re_stage[1] [6:5],\w_ROM_out_re_stage[1] [9],\w_ROM_out_re_stage[1] [3:1],prod_arbr_i_21__1_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_prod_arbi_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_prod_arbi_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_prod_arbi_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_prod_arbi_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_prod_arbi_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_prod_arbi_OVERFLOW_UNCONNECTED),
        .P({NLW_prod_arbi_P_UNCONNECTED[47:22],prod_arbi_n_84,prod_arbi_n_85,prod_arbi_n_86,prod_arbi_n_87,prod_arbi_n_88,prod_arbi_n_89,prod_arbi_n_90,prod_arbi_n_91,prod_arbi_n_92,prod_arbi_n_93,prod_arbi_n_94,prod_arbi_n_95,prod_arbi_n_96,prod_arbi_n_97,prod_arbi_n_98,prod_arbi_n_99,prod_arbi_n_100,prod_arbi_n_101,prod_arbi_n_102,prod_arbi_n_103,prod_arbi_n_104,prod_arbi_n_105}),
        .PATTERNBDETECT(NLW_prod_arbi_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_prod_arbi_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({prod_arbi_n_106,prod_arbi_n_107,prod_arbi_n_108,prod_arbi_n_109,prod_arbi_n_110,prod_arbi_n_111,prod_arbi_n_112,prod_arbi_n_113,prod_arbi_n_114,prod_arbi_n_115,prod_arbi_n_116,prod_arbi_n_117,prod_arbi_n_118,prod_arbi_n_119,prod_arbi_n_120,prod_arbi_n_121,prod_arbi_n_122,prod_arbi_n_123,prod_arbi_n_124,prod_arbi_n_125,prod_arbi_n_126,prod_arbi_n_127,prod_arbi_n_128,prod_arbi_n_129,prod_arbi_n_130,prod_arbi_n_131,prod_arbi_n_132,prod_arbi_n_133,prod_arbi_n_134,prod_arbi_n_135,prod_arbi_n_136,prod_arbi_n_137,prod_arbi_n_138,prod_arbi_n_139,prod_arbi_n_140,prod_arbi_n_141,prod_arbi_n_142,prod_arbi_n_143,prod_arbi_n_144,prod_arbi_n_145,prod_arbi_n_146,prod_arbi_n_147,prod_arbi_n_148,prod_arbi_n_149,prod_arbi_n_150,prod_arbi_n_151,prod_arbi_n_152,prod_arbi_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_prod_arbi_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    prod_arbr
       (.A({\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10],\w_ROM_out_re_stage[1] [10:8],i_twiddle_factor_re,\w_ROM_out_re_stage[1] [6:5],\w_ROM_out_re_stage[1] [9],\w_ROM_out_re_stage[1] [3:1],prod_arbr_i_21__1_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_prod_arbr_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_prod_arbr_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_prod_arbr_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_prod_arbr_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_prod_arbr_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_prod_arbr_OVERFLOW_UNCONNECTED),
        .P({NLW_prod_arbr_P_UNCONNECTED[47:22],prod_arbr_n_84,prod_arbr_n_85,prod_arbr_n_86,prod_arbr_n_87,prod_arbr_n_88,prod_arbr_n_89,prod_arbr_n_90,prod_arbr_n_91,prod_arbr_n_92,prod_arbr_n_93,prod_arbr_n_94,prod_arbr_n_95,prod_arbr_n_96,prod_arbr_n_97,prod_arbr_n_98,prod_arbr_n_99,prod_arbr_n_100,prod_arbr_n_101,prod_arbr_n_102,prod_arbr_n_103,prod_arbr_n_104,prod_arbr_n_105}),
        .PATTERNBDETECT(NLW_prod_arbr_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_prod_arbr_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({prod_arbr_n_106,prod_arbr_n_107,prod_arbr_n_108,prod_arbr_n_109,prod_arbr_n_110,prod_arbr_n_111,prod_arbr_n_112,prod_arbr_n_113,prod_arbr_n_114,prod_arbr_n_115,prod_arbr_n_116,prod_arbr_n_117,prod_arbr_n_118,prod_arbr_n_119,prod_arbr_n_120,prod_arbr_n_121,prod_arbr_n_122,prod_arbr_n_123,prod_arbr_n_124,prod_arbr_n_125,prod_arbr_n_126,prod_arbr_n_127,prod_arbr_n_128,prod_arbr_n_129,prod_arbr_n_130,prod_arbr_n_131,prod_arbr_n_132,prod_arbr_n_133,prod_arbr_n_134,prod_arbr_n_135,prod_arbr_n_136,prod_arbr_n_137,prod_arbr_n_138,prod_arbr_n_139,prod_arbr_n_140,prod_arbr_n_141,prod_arbr_n_142,prod_arbr_n_143,prod_arbr_n_144,prod_arbr_n_145,prod_arbr_n_146,prod_arbr_n_147,prod_arbr_n_148,prod_arbr_n_149,prod_arbr_n_150,prod_arbr_n_151,prod_arbr_n_152,prod_arbr_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_prod_arbr_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h13)) 
    prod_arbr_i_12
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\w_ROM_out_re_stage[1] [10]));
  LUT3 #(
    .INIT(8'h4B)) 
    prod_arbr_i_13__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\w_ROM_out_re_stage[1] [9]));
  LUT2 #(
    .INIT(4'h6)) 
    prod_arbr_i_14__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\w_ROM_out_re_stage[1] [8]));
  LUT3 #(
    .INIT(8'h78)) 
    prod_arbr_i_15__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(i_twiddle_factor_re));
  LUT3 #(
    .INIT(8'h2D)) 
    prod_arbr_i_16__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\w_ROM_out_re_stage[1] [6]));
  LUT3 #(
    .INIT(8'h47)) 
    prod_arbr_i_17__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\w_ROM_out_re_stage[1] [5]));
  LUT3 #(
    .INIT(8'h73)) 
    prod_arbr_i_18__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\w_ROM_out_re_stage[1] [3]));
  LUT3 #(
    .INIT(8'h3A)) 
    prod_arbr_i_19__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\w_ROM_out_re_stage[1] [2]));
  LUT3 #(
    .INIT(8'h34)) 
    prod_arbr_i_20__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\w_ROM_out_re_stage[1] [1]));
  LUT3 #(
    .INIT(8'h40)) 
    prod_arbr_i_21__1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(prod_arbr_i_21__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result_im
       (.A({result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_13__1_n_0,result_re_i_14__2_n_0,1'b0,A,\w_ROM_out_im_stage[1] [5],result_re_i_13__1_n_0,i_twiddle_factor_im,\w_ROM_out_im_stage[1] [2],result_re_i_19__0_n_0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result_im_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result_im_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result_im_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result_im_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result_im_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result_im_OVERFLOW_UNCONNECTED),
        .P({NLW_result_im_P_UNCONNECTED[47:23],p_1_in,result_im_n_96,result_im_n_97,result_im_n_98,result_im_n_99,result_im_n_100,result_im_n_101,result_im_n_102,result_im_n_103,result_im_n_104,result_im_n_105}),
        .PATTERNBDETECT(NLW_result_im_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result_im_PATTERNDETECT_UNCONNECTED),
        .PCIN({prod_arbi_n_106,prod_arbi_n_107,prod_arbi_n_108,prod_arbi_n_109,prod_arbi_n_110,prod_arbi_n_111,prod_arbi_n_112,prod_arbi_n_113,prod_arbi_n_114,prod_arbi_n_115,prod_arbi_n_116,prod_arbi_n_117,prod_arbi_n_118,prod_arbi_n_119,prod_arbi_n_120,prod_arbi_n_121,prod_arbi_n_122,prod_arbi_n_123,prod_arbi_n_124,prod_arbi_n_125,prod_arbi_n_126,prod_arbi_n_127,prod_arbi_n_128,prod_arbi_n_129,prod_arbi_n_130,prod_arbi_n_131,prod_arbi_n_132,prod_arbi_n_133,prod_arbi_n_134,prod_arbi_n_135,prod_arbi_n_136,prod_arbi_n_137,prod_arbi_n_138,prod_arbi_n_139,prod_arbi_n_140,prod_arbi_n_141,prod_arbi_n_142,prod_arbi_n_143,prod_arbi_n_144,prod_arbi_n_145,prod_arbi_n_146,prod_arbi_n_147,prod_arbi_n_148,prod_arbi_n_149,prod_arbi_n_150,prod_arbi_n_151,prod_arbi_n_152,prod_arbi_n_153}),
        .PCOUT(NLW_result_im_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result_im_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result_re
       (.A({result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_12__0_n_0,result_re_i_13__1_n_0,result_re_i_14__2_n_0,1'b0,A,\w_ROM_out_im_stage[1] [5],result_re_i_13__1_n_0,i_twiddle_factor_im,\w_ROM_out_im_stage[1] [2],result_re_i_19__0_n_0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result_re_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result_re_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result_re_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result_re_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result_re_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result_re_OVERFLOW_UNCONNECTED),
        .P({NLW_result_re_P_UNCONNECTED[47:22],result_re_n_84,result_re_n_85,result_re_n_86,result_re_n_87,result_re_n_88,result_re_n_89,result_re_n_90,result_re_n_91,result_re_n_92,result_re_n_93,result_re_n_94,result_re_n_95,p_0_in,result_re_n_97,result_re_n_98,result_re_n_99,result_re_n_100,result_re_n_101,result_re_n_102,result_re_n_103,result_re_n_104,result_re_n_105}),
        .PATTERNBDETECT(NLW_result_re_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result_re_PATTERNDETECT_UNCONNECTED),
        .PCIN({prod_arbr_n_106,prod_arbr_n_107,prod_arbr_n_108,prod_arbr_n_109,prod_arbr_n_110,prod_arbr_n_111,prod_arbr_n_112,prod_arbr_n_113,prod_arbr_n_114,prod_arbr_n_115,prod_arbr_n_116,prod_arbr_n_117,prod_arbr_n_118,prod_arbr_n_119,prod_arbr_n_120,prod_arbr_n_121,prod_arbr_n_122,prod_arbr_n_123,prod_arbr_n_124,prod_arbr_n_125,prod_arbr_n_126,prod_arbr_n_127,prod_arbr_n_128,prod_arbr_n_129,prod_arbr_n_130,prod_arbr_n_131,prod_arbr_n_132,prod_arbr_n_133,prod_arbr_n_134,prod_arbr_n_135,prod_arbr_n_136,prod_arbr_n_137,prod_arbr_n_138,prod_arbr_n_139,prod_arbr_n_140,prod_arbr_n_141,prod_arbr_n_142,prod_arbr_n_143,prod_arbr_n_144,prod_arbr_n_145,prod_arbr_n_146,prod_arbr_n_147,prod_arbr_n_148,prod_arbr_n_149,prod_arbr_n_150,prod_arbr_n_151,prod_arbr_n_152,prod_arbr_n_153}),
        .PCOUT(NLW_result_re_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result_re_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hDF)) 
    result_re_i_12__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(result_re_i_12__0_n_0));
  LUT3 #(
    .INIT(8'h06)) 
    result_re_i_13__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(result_re_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h4)) 
    result_re_i_14__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(result_re_i_14__2_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    result_re_i_16__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\w_ROM_out_im_stage[1] [5]));
  LUT2 #(
    .INIT(4'h7)) 
    result_re_i_17__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(i_twiddle_factor_im));
  LUT3 #(
    .INIT(8'h4B)) 
    result_re_i_18__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\w_ROM_out_im_stage[1] [2]));
  LUT3 #(
    .INIT(8'h09)) 
    result_re_i_19__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(result_re_i_19__0_n_0));
endmodule

(* ORIG_REF_NAME = "twiddle_mul" *) 
module twiddle_mul_5
   (D,
    result_im_0,
    Q,
    i_twiddle_factor_re,
    clk_IBUF_BUFG,
    i_rst_IBUF,
    i_butterfly_LO_re,
    i_butterfly_LO_im);
  output [10:0]D;
  output [10:0]result_im_0;
  input [1:0]Q;
  input [0:0]i_twiddle_factor_re;
  input clk_IBUF_BUFG;
  input i_rst_IBUF;
  input [10:0]i_butterfly_LO_re;
  input [10:0]i_butterfly_LO_im;

  wire [10:0]D;
  wire \DFF_im_r[0][10]_i_10_n_0 ;
  wire \DFF_im_r[0][10]_i_5_n_0 ;
  wire \DFF_im_r[0][10]_i_7_n_0 ;
  wire \DFF_im_r[0][10]_i_8_n_0 ;
  wire \DFF_im_r[0][10]_i_9_n_0 ;
  wire \DFF_im_r[0][3]_i_3_n_0 ;
  wire \DFF_im_r_reg[0][10]_i_2_n_0 ;
  wire \DFF_im_r_reg[0][10]_i_2_n_1 ;
  wire \DFF_im_r_reg[0][10]_i_2_n_2 ;
  wire \DFF_im_r_reg[0][10]_i_2_n_3 ;
  wire \DFF_im_r_reg[0][10]_i_2_n_4 ;
  wire \DFF_im_r_reg[0][10]_i_2_n_5 ;
  wire \DFF_im_r_reg[0][10]_i_2_n_6 ;
  wire \DFF_im_r_reg[0][10]_i_2_n_7 ;
  wire \DFF_im_r_reg[0][10]_i_3_n_3 ;
  wire \DFF_im_r_reg[0][10]_i_4_n_3 ;
  wire \DFF_im_r_reg[0][10]_i_6_n_7 ;
  wire \DFF_im_r_reg[0][3]_i_2_n_0 ;
  wire \DFF_im_r_reg[0][3]_i_2_n_1 ;
  wire \DFF_im_r_reg[0][3]_i_2_n_2 ;
  wire \DFF_im_r_reg[0][3]_i_2_n_3 ;
  wire \DFF_im_r_reg[0][3]_i_2_n_4 ;
  wire \DFF_im_r_reg[0][3]_i_2_n_5 ;
  wire \DFF_im_r_reg[0][3]_i_2_n_6 ;
  wire \DFF_im_r_reg[0][3]_i_2_n_7 ;
  wire \DFF_im_r_reg[0][7]_i_2_n_0 ;
  wire \DFF_im_r_reg[0][7]_i_2_n_1 ;
  wire \DFF_im_r_reg[0][7]_i_2_n_2 ;
  wire \DFF_im_r_reg[0][7]_i_2_n_3 ;
  wire \DFF_im_r_reg[0][7]_i_2_n_4 ;
  wire \DFF_im_r_reg[0][7]_i_2_n_5 ;
  wire \DFF_im_r_reg[0][7]_i_2_n_6 ;
  wire \DFF_im_r_reg[0][7]_i_2_n_7 ;
  wire \DFF_re_r[0][10]_i_10_n_0 ;
  wire \DFF_re_r[0][10]_i_5_n_0 ;
  wire \DFF_re_r[0][10]_i_6_n_0 ;
  wire \DFF_re_r[0][10]_i_7_n_0 ;
  wire \DFF_re_r[0][10]_i_8_n_0 ;
  wire \DFF_re_r[0][3]_i_3_n_0 ;
  wire \DFF_re_r_reg[0][10]_i_2_n_0 ;
  wire \DFF_re_r_reg[0][10]_i_2_n_1 ;
  wire \DFF_re_r_reg[0][10]_i_2_n_2 ;
  wire \DFF_re_r_reg[0][10]_i_2_n_3 ;
  wire \DFF_re_r_reg[0][10]_i_2_n_4 ;
  wire \DFF_re_r_reg[0][10]_i_2_n_5 ;
  wire \DFF_re_r_reg[0][10]_i_2_n_6 ;
  wire \DFF_re_r_reg[0][10]_i_2_n_7 ;
  wire \DFF_re_r_reg[0][10]_i_3_n_3 ;
  wire \DFF_re_r_reg[0][10]_i_4_n_3 ;
  wire \DFF_re_r_reg[0][10]_i_9_n_3 ;
  wire \DFF_re_r_reg[0][3]_i_2_n_0 ;
  wire \DFF_re_r_reg[0][3]_i_2_n_1 ;
  wire \DFF_re_r_reg[0][3]_i_2_n_2 ;
  wire \DFF_re_r_reg[0][3]_i_2_n_3 ;
  wire \DFF_re_r_reg[0][3]_i_2_n_4 ;
  wire \DFF_re_r_reg[0][3]_i_2_n_5 ;
  wire \DFF_re_r_reg[0][3]_i_2_n_6 ;
  wire \DFF_re_r_reg[0][3]_i_2_n_7 ;
  wire \DFF_re_r_reg[0][7]_i_2_n_0 ;
  wire \DFF_re_r_reg[0][7]_i_2_n_1 ;
  wire \DFF_re_r_reg[0][7]_i_2_n_2 ;
  wire \DFF_re_r_reg[0][7]_i_2_n_3 ;
  wire \DFF_re_r_reg[0][7]_i_2_n_4 ;
  wire \DFF_re_r_reg[0][7]_i_2_n_5 ;
  wire \DFF_re_r_reg[0][7]_i_2_n_6 ;
  wire \DFF_re_r_reg[0][7]_i_2_n_7 ;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire [10:0]i_butterfly_LO_im;
  wire [10:0]i_butterfly_LO_re;
  wire i_rst_IBUF;
  wire [0:0]i_twiddle_factor_re;
  wire o_twiddle_mul_result_im1;
  wire o_twiddle_mul_result_im2;
  wire o_twiddle_mul_result_re1;
  wire o_twiddle_mul_result_re2;
  wire p_0_in;
  wire [12:0]p_1_in;
  wire prod_arbi_n_100;
  wire prod_arbi_n_101;
  wire prod_arbi_n_102;
  wire prod_arbi_n_103;
  wire prod_arbi_n_104;
  wire prod_arbi_n_105;
  wire prod_arbi_n_106;
  wire prod_arbi_n_107;
  wire prod_arbi_n_108;
  wire prod_arbi_n_109;
  wire prod_arbi_n_110;
  wire prod_arbi_n_111;
  wire prod_arbi_n_112;
  wire prod_arbi_n_113;
  wire prod_arbi_n_114;
  wire prod_arbi_n_115;
  wire prod_arbi_n_116;
  wire prod_arbi_n_117;
  wire prod_arbi_n_118;
  wire prod_arbi_n_119;
  wire prod_arbi_n_120;
  wire prod_arbi_n_121;
  wire prod_arbi_n_122;
  wire prod_arbi_n_123;
  wire prod_arbi_n_124;
  wire prod_arbi_n_125;
  wire prod_arbi_n_126;
  wire prod_arbi_n_127;
  wire prod_arbi_n_128;
  wire prod_arbi_n_129;
  wire prod_arbi_n_130;
  wire prod_arbi_n_131;
  wire prod_arbi_n_132;
  wire prod_arbi_n_133;
  wire prod_arbi_n_134;
  wire prod_arbi_n_135;
  wire prod_arbi_n_136;
  wire prod_arbi_n_137;
  wire prod_arbi_n_138;
  wire prod_arbi_n_139;
  wire prod_arbi_n_140;
  wire prod_arbi_n_141;
  wire prod_arbi_n_142;
  wire prod_arbi_n_143;
  wire prod_arbi_n_144;
  wire prod_arbi_n_145;
  wire prod_arbi_n_146;
  wire prod_arbi_n_147;
  wire prod_arbi_n_148;
  wire prod_arbi_n_149;
  wire prod_arbi_n_150;
  wire prod_arbi_n_151;
  wire prod_arbi_n_152;
  wire prod_arbi_n_153;
  wire prod_arbi_n_84;
  wire prod_arbi_n_85;
  wire prod_arbi_n_86;
  wire prod_arbi_n_87;
  wire prod_arbi_n_88;
  wire prod_arbi_n_89;
  wire prod_arbi_n_90;
  wire prod_arbi_n_91;
  wire prod_arbi_n_92;
  wire prod_arbi_n_93;
  wire prod_arbi_n_94;
  wire prod_arbi_n_95;
  wire prod_arbi_n_96;
  wire prod_arbi_n_97;
  wire prod_arbi_n_98;
  wire prod_arbi_n_99;
  wire prod_arbr_i_12__1_n_0;
  wire prod_arbr_n_100;
  wire prod_arbr_n_101;
  wire prod_arbr_n_102;
  wire prod_arbr_n_103;
  wire prod_arbr_n_104;
  wire prod_arbr_n_105;
  wire prod_arbr_n_106;
  wire prod_arbr_n_107;
  wire prod_arbr_n_108;
  wire prod_arbr_n_109;
  wire prod_arbr_n_110;
  wire prod_arbr_n_111;
  wire prod_arbr_n_112;
  wire prod_arbr_n_113;
  wire prod_arbr_n_114;
  wire prod_arbr_n_115;
  wire prod_arbr_n_116;
  wire prod_arbr_n_117;
  wire prod_arbr_n_118;
  wire prod_arbr_n_119;
  wire prod_arbr_n_120;
  wire prod_arbr_n_121;
  wire prod_arbr_n_122;
  wire prod_arbr_n_123;
  wire prod_arbr_n_124;
  wire prod_arbr_n_125;
  wire prod_arbr_n_126;
  wire prod_arbr_n_127;
  wire prod_arbr_n_128;
  wire prod_arbr_n_129;
  wire prod_arbr_n_130;
  wire prod_arbr_n_131;
  wire prod_arbr_n_132;
  wire prod_arbr_n_133;
  wire prod_arbr_n_134;
  wire prod_arbr_n_135;
  wire prod_arbr_n_136;
  wire prod_arbr_n_137;
  wire prod_arbr_n_138;
  wire prod_arbr_n_139;
  wire prod_arbr_n_140;
  wire prod_arbr_n_141;
  wire prod_arbr_n_142;
  wire prod_arbr_n_143;
  wire prod_arbr_n_144;
  wire prod_arbr_n_145;
  wire prod_arbr_n_146;
  wire prod_arbr_n_147;
  wire prod_arbr_n_148;
  wire prod_arbr_n_149;
  wire prod_arbr_n_150;
  wire prod_arbr_n_151;
  wire prod_arbr_n_152;
  wire prod_arbr_n_153;
  wire prod_arbr_n_84;
  wire prod_arbr_n_85;
  wire prod_arbr_n_86;
  wire prod_arbr_n_87;
  wire prod_arbr_n_88;
  wire prod_arbr_n_89;
  wire prod_arbr_n_90;
  wire prod_arbr_n_91;
  wire prod_arbr_n_92;
  wire prod_arbr_n_93;
  wire prod_arbr_n_94;
  wire prod_arbr_n_95;
  wire prod_arbr_n_96;
  wire prod_arbr_n_97;
  wire prod_arbr_n_98;
  wire prod_arbr_n_99;
  wire [10:0]result_im_0;
  wire result_im_n_100;
  wire result_im_n_101;
  wire result_im_n_102;
  wire result_im_n_103;
  wire result_im_n_104;
  wire result_im_n_105;
  wire result_im_n_96;
  wire result_im_n_97;
  wire result_im_n_98;
  wire result_im_n_99;
  wire result_re_i_12__2_n_0;
  wire result_re_i_13__2_n_0;
  wire result_re_n_100;
  wire result_re_n_101;
  wire result_re_n_102;
  wire result_re_n_103;
  wire result_re_n_104;
  wire result_re_n_105;
  wire result_re_n_84;
  wire result_re_n_85;
  wire result_re_n_86;
  wire result_re_n_87;
  wire result_re_n_88;
  wire result_re_n_89;
  wire result_re_n_90;
  wire result_re_n_91;
  wire result_re_n_92;
  wire result_re_n_93;
  wire result_re_n_94;
  wire result_re_n_95;
  wire result_re_n_97;
  wire result_re_n_98;
  wire result_re_n_99;
  wire [9:1]\w_ROM_out_re_stage[2] ;
  wire [3:2]\NLW_DFF_im_r_reg[0][10]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_im_r_reg[0][10]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_DFF_im_r_reg[0][10]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_im_r_reg[0][10]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_DFF_im_r_reg[0][10]_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_DFF_im_r_reg[0][10]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_DFF_re_r_reg[0][10]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_re_r_reg[0][10]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_DFF_re_r_reg[0][10]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_re_r_reg[0][10]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_DFF_re_r_reg[0][10]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_re_r_reg[0][10]_i_9_O_UNCONNECTED ;
  wire NLW_prod_arbi_CARRYCASCOUT_UNCONNECTED;
  wire NLW_prod_arbi_MULTSIGNOUT_UNCONNECTED;
  wire NLW_prod_arbi_OVERFLOW_UNCONNECTED;
  wire NLW_prod_arbi_PATTERNBDETECT_UNCONNECTED;
  wire NLW_prod_arbi_PATTERNDETECT_UNCONNECTED;
  wire NLW_prod_arbi_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_prod_arbi_ACOUT_UNCONNECTED;
  wire [17:0]NLW_prod_arbi_BCOUT_UNCONNECTED;
  wire [3:0]NLW_prod_arbi_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_prod_arbi_P_UNCONNECTED;
  wire NLW_prod_arbr_CARRYCASCOUT_UNCONNECTED;
  wire NLW_prod_arbr_MULTSIGNOUT_UNCONNECTED;
  wire NLW_prod_arbr_OVERFLOW_UNCONNECTED;
  wire NLW_prod_arbr_PATTERNBDETECT_UNCONNECTED;
  wire NLW_prod_arbr_PATTERNDETECT_UNCONNECTED;
  wire NLW_prod_arbr_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_prod_arbr_ACOUT_UNCONNECTED;
  wire [17:0]NLW_prod_arbr_BCOUT_UNCONNECTED;
  wire [3:0]NLW_prod_arbr_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_prod_arbr_P_UNCONNECTED;
  wire NLW_result_im_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result_im_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result_im_OVERFLOW_UNCONNECTED;
  wire NLW_result_im_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result_im_PATTERNDETECT_UNCONNECTED;
  wire NLW_result_im_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result_im_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result_im_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result_im_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_result_im_P_UNCONNECTED;
  wire [47:0]NLW_result_im_PCOUT_UNCONNECTED;
  wire NLW_result_re_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result_re_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result_re_OVERFLOW_UNCONNECTED;
  wire NLW_result_re_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result_re_PATTERNDETECT_UNCONNECTED;
  wire NLW_result_re_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result_re_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result_re_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result_re_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_result_re_P_UNCONNECTED;
  wire [47:0]NLW_result_re_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][0]_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][3]_i_2_n_7 ),
        .O(result_im_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \DFF_im_r[0][10]_i_1 
       (.I0(\DFF_im_r_reg[0][10]_i_2_n_5 ),
        .I1(o_twiddle_mul_result_im2),
        .I2(o_twiddle_mul_result_im1),
        .O(result_im_0[10]));
  LUT2 #(
    .INIT(4'h1)) 
    \DFF_im_r[0][10]_i_10 
       (.I0(\DFF_im_r_reg[0][10]_i_2_n_5 ),
        .I1(\DFF_im_r_reg[0][10]_i_2_n_4 ),
        .O(\DFF_im_r[0][10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \DFF_im_r[0][10]_i_5 
       (.I0(\DFF_im_r_reg[0][10]_i_2_n_5 ),
        .I1(\DFF_im_r_reg[0][10]_i_2_n_4 ),
        .O(\DFF_im_r[0][10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \DFF_im_r[0][10]_i_7 
       (.I0(\DFF_im_r_reg[0][10]_i_2_n_5 ),
        .I1(\DFF_im_r_reg[0][10]_i_2_n_4 ),
        .O(\DFF_im_r[0][10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \DFF_im_r[0][10]_i_8 
       (.I0(\DFF_im_r_reg[0][10]_i_2_n_5 ),
        .I1(\DFF_im_r_reg[0][10]_i_2_n_4 ),
        .O(\DFF_im_r[0][10]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DFF_im_r[0][10]_i_9 
       (.I0(\DFF_im_r_reg[0][10]_i_6_n_7 ),
        .O(\DFF_im_r[0][10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][1]_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][3]_i_2_n_6 ),
        .O(result_im_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][2]_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][3]_i_2_n_5 ),
        .O(result_im_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][3]_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][3]_i_2_n_4 ),
        .O(result_im_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \DFF_im_r[0][3]_i_3 
       (.I0(p_1_in[0]),
        .I1(result_im_n_96),
        .O(\DFF_im_r[0][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][4]_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][7]_i_2_n_7 ),
        .O(result_im_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][5]_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][7]_i_2_n_6 ),
        .O(result_im_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][6]_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][7]_i_2_n_5 ),
        .O(result_im_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][7]_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][7]_i_2_n_4 ),
        .O(result_im_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][8]_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][10]_i_2_n_7 ),
        .O(result_im_0[8]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][9]_i_1 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][10]_i_2_n_6 ),
        .O(result_im_0[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[0][10]_i_2 
       (.CI(\DFF_im_r_reg[0][7]_i_2_n_0 ),
        .CO({\DFF_im_r_reg[0][10]_i_2_n_0 ,\DFF_im_r_reg[0][10]_i_2_n_1 ,\DFF_im_r_reg[0][10]_i_2_n_2 ,\DFF_im_r_reg[0][10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DFF_im_r_reg[0][10]_i_2_n_4 ,\DFF_im_r_reg[0][10]_i_2_n_5 ,\DFF_im_r_reg[0][10]_i_2_n_6 ,\DFF_im_r_reg[0][10]_i_2_n_7 }),
        .S(p_1_in[11:8]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_im_r_reg[0][10]_i_3 
       (.CI(1'b0),
        .CO({\NLW_DFF_im_r_reg[0][10]_i_3_CO_UNCONNECTED [3:2],o_twiddle_mul_result_im2,\DFF_im_r_reg[0][10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_im_r[0][10]_i_5_n_0 }),
        .O(\NLW_DFF_im_r_reg[0][10]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_im_r_reg[0][10]_i_6_n_7 ,\DFF_im_r[0][10]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_im_r_reg[0][10]_i_4 
       (.CI(1'b0),
        .CO({\NLW_DFF_im_r_reg[0][10]_i_4_CO_UNCONNECTED [3:2],o_twiddle_mul_result_im1,\DFF_im_r_reg[0][10]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_im_r[0][10]_i_8_n_0 }),
        .O(\NLW_DFF_im_r_reg[0][10]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_im_r[0][10]_i_9_n_0 ,\DFF_im_r[0][10]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[0][10]_i_6 
       (.CI(\DFF_im_r_reg[0][10]_i_2_n_0 ),
        .CO(\NLW_DFF_im_r_reg[0][10]_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_DFF_im_r_reg[0][10]_i_6_O_UNCONNECTED [3:1],\DFF_im_r_reg[0][10]_i_6_n_7 }),
        .S({1'b0,1'b0,1'b0,p_1_in[12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[0][3]_i_2 
       (.CI(1'b0),
        .CO({\DFF_im_r_reg[0][3]_i_2_n_0 ,\DFF_im_r_reg[0][3]_i_2_n_1 ,\DFF_im_r_reg[0][3]_i_2_n_2 ,\DFF_im_r_reg[0][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in[0]}),
        .O({\DFF_im_r_reg[0][3]_i_2_n_4 ,\DFF_im_r_reg[0][3]_i_2_n_5 ,\DFF_im_r_reg[0][3]_i_2_n_6 ,\DFF_im_r_reg[0][3]_i_2_n_7 }),
        .S({p_1_in[3:1],\DFF_im_r[0][3]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[0][7]_i_2 
       (.CI(\DFF_im_r_reg[0][3]_i_2_n_0 ),
        .CO({\DFF_im_r_reg[0][7]_i_2_n_0 ,\DFF_im_r_reg[0][7]_i_2_n_1 ,\DFF_im_r_reg[0][7]_i_2_n_2 ,\DFF_im_r_reg[0][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DFF_im_r_reg[0][7]_i_2_n_4 ,\DFF_im_r_reg[0][7]_i_2_n_5 ,\DFF_im_r_reg[0][7]_i_2_n_6 ,\DFF_im_r_reg[0][7]_i_2_n_7 }),
        .S(p_1_in[7:4]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][0]_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][3]_i_2_n_7 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \DFF_re_r[0][10]_i_1 
       (.I0(\DFF_re_r_reg[0][10]_i_2_n_5 ),
        .I1(o_twiddle_mul_result_re2),
        .I2(o_twiddle_mul_result_re1),
        .O(D[10]));
  LUT2 #(
    .INIT(4'h1)) 
    \DFF_re_r[0][10]_i_10 
       (.I0(\DFF_re_r_reg[0][10]_i_2_n_5 ),
        .I1(\DFF_re_r_reg[0][10]_i_2_n_4 ),
        .O(\DFF_re_r[0][10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \DFF_re_r[0][10]_i_5 
       (.I0(\DFF_re_r_reg[0][10]_i_2_n_5 ),
        .I1(\DFF_re_r_reg[0][10]_i_2_n_4 ),
        .O(\DFF_re_r[0][10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DFF_re_r[0][10]_i_6 
       (.I0(\DFF_re_r_reg[0][10]_i_9_n_3 ),
        .O(\DFF_re_r[0][10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \DFF_re_r[0][10]_i_7 
       (.I0(\DFF_re_r_reg[0][10]_i_2_n_5 ),
        .I1(\DFF_re_r_reg[0][10]_i_2_n_4 ),
        .O(\DFF_re_r[0][10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \DFF_re_r[0][10]_i_8 
       (.I0(\DFF_re_r_reg[0][10]_i_2_n_5 ),
        .I1(\DFF_re_r_reg[0][10]_i_2_n_4 ),
        .O(\DFF_re_r[0][10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][1]_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][3]_i_2_n_6 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][2]_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][3]_i_2_n_5 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][3]_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][3]_i_2_n_4 ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \DFF_re_r[0][3]_i_3 
       (.I0(result_re_n_95),
        .I1(p_0_in),
        .O(\DFF_re_r[0][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][4]_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][7]_i_2_n_7 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][5]_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][7]_i_2_n_6 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][6]_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][7]_i_2_n_5 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][7]_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][7]_i_2_n_4 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][8]_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][10]_i_2_n_7 ),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][9]_i_1 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][10]_i_2_n_6 ),
        .O(D[9]));
  CARRY4 \DFF_re_r_reg[0][10]_i_2 
       (.CI(\DFF_re_r_reg[0][7]_i_2_n_0 ),
        .CO({\DFF_re_r_reg[0][10]_i_2_n_0 ,\DFF_re_r_reg[0][10]_i_2_n_1 ,\DFF_re_r_reg[0][10]_i_2_n_2 ,\DFF_re_r_reg[0][10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O({\DFF_re_r_reg[0][10]_i_2_n_4 ,\DFF_re_r_reg[0][10]_i_2_n_5 ,\DFF_re_r_reg[0][10]_i_2_n_6 ,\DFF_re_r_reg[0][10]_i_2_n_7 }),
        .S({result_re_n_84,result_re_n_85,result_re_n_86,result_re_n_87}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_re_r_reg[0][10]_i_3 
       (.CI(1'b0),
        .CO({\NLW_DFF_re_r_reg[0][10]_i_3_CO_UNCONNECTED [3:2],o_twiddle_mul_result_re2,\DFF_re_r_reg[0][10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_re_r[0][10]_i_5_n_0 }),
        .O(\NLW_DFF_re_r_reg[0][10]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_re_r[0][10]_i_6_n_0 ,\DFF_re_r[0][10]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_re_r_reg[0][10]_i_4 
       (.CI(1'b0),
        .CO({\NLW_DFF_re_r_reg[0][10]_i_4_CO_UNCONNECTED [3:2],o_twiddle_mul_result_re1,\DFF_re_r_reg[0][10]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_re_r[0][10]_i_8_n_0 }),
        .O(\NLW_DFF_re_r_reg[0][10]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_re_r_reg[0][10]_i_9_n_3 ,\DFF_re_r[0][10]_i_10_n_0 }));
  CARRY4 \DFF_re_r_reg[0][10]_i_9 
       (.CI(\DFF_re_r_reg[0][10]_i_2_n_0 ),
        .CO({\NLW_DFF_re_r_reg[0][10]_i_9_CO_UNCONNECTED [3:1],\DFF_re_r_reg[0][10]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_DFF_re_r_reg[0][10]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \DFF_re_r_reg[0][3]_i_2 
       (.CI(1'b0),
        .CO({\DFF_re_r_reg[0][3]_i_2_n_0 ,\DFF_re_r_reg[0][3]_i_2_n_1 ,\DFF_re_r_reg[0][3]_i_2_n_2 ,\DFF_re_r_reg[0][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,result_re_n_95}),
        .O({\DFF_re_r_reg[0][3]_i_2_n_4 ,\DFF_re_r_reg[0][3]_i_2_n_5 ,\DFF_re_r_reg[0][3]_i_2_n_6 ,\DFF_re_r_reg[0][3]_i_2_n_7 }),
        .S({result_re_n_92,result_re_n_93,result_re_n_94,\DFF_re_r[0][3]_i_3_n_0 }));
  CARRY4 \DFF_re_r_reg[0][7]_i_2 
       (.CI(\DFF_re_r_reg[0][3]_i_2_n_0 ),
        .CO({\DFF_re_r_reg[0][7]_i_2_n_0 ,\DFF_re_r_reg[0][7]_i_2_n_1 ,\DFF_re_r_reg[0][7]_i_2_n_2 ,\DFF_re_r_reg[0][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DFF_re_r_reg[0][7]_i_2_n_4 ,\DFF_re_r_reg[0][7]_i_2_n_5 ,\DFF_re_r_reg[0][7]_i_2_n_6 ,\DFF_re_r_reg[0][7]_i_2_n_7 }),
        .S({result_re_n_88,result_re_n_89,result_re_n_90,result_re_n_91}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    prod_arbi
       (.A({prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,\w_ROM_out_re_stage[2] [9:8],\w_ROM_out_re_stage[2] [9],\w_ROM_out_re_stage[2] [9],\w_ROM_out_re_stage[2] [5],\w_ROM_out_re_stage[2] [9],\w_ROM_out_re_stage[2] [3],i_twiddle_factor_re,\w_ROM_out_re_stage[2] [1],\w_ROM_out_re_stage[2] [1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_prod_arbi_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_prod_arbi_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_prod_arbi_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_prod_arbi_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_prod_arbi_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_prod_arbi_OVERFLOW_UNCONNECTED),
        .P({NLW_prod_arbi_P_UNCONNECTED[47:22],prod_arbi_n_84,prod_arbi_n_85,prod_arbi_n_86,prod_arbi_n_87,prod_arbi_n_88,prod_arbi_n_89,prod_arbi_n_90,prod_arbi_n_91,prod_arbi_n_92,prod_arbi_n_93,prod_arbi_n_94,prod_arbi_n_95,prod_arbi_n_96,prod_arbi_n_97,prod_arbi_n_98,prod_arbi_n_99,prod_arbi_n_100,prod_arbi_n_101,prod_arbi_n_102,prod_arbi_n_103,prod_arbi_n_104,prod_arbi_n_105}),
        .PATTERNBDETECT(NLW_prod_arbi_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_prod_arbi_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({prod_arbi_n_106,prod_arbi_n_107,prod_arbi_n_108,prod_arbi_n_109,prod_arbi_n_110,prod_arbi_n_111,prod_arbi_n_112,prod_arbi_n_113,prod_arbi_n_114,prod_arbi_n_115,prod_arbi_n_116,prod_arbi_n_117,prod_arbi_n_118,prod_arbi_n_119,prod_arbi_n_120,prod_arbi_n_121,prod_arbi_n_122,prod_arbi_n_123,prod_arbi_n_124,prod_arbi_n_125,prod_arbi_n_126,prod_arbi_n_127,prod_arbi_n_128,prod_arbi_n_129,prod_arbi_n_130,prod_arbi_n_131,prod_arbi_n_132,prod_arbi_n_133,prod_arbi_n_134,prod_arbi_n_135,prod_arbi_n_136,prod_arbi_n_137,prod_arbi_n_138,prod_arbi_n_139,prod_arbi_n_140,prod_arbi_n_141,prod_arbi_n_142,prod_arbi_n_143,prod_arbi_n_144,prod_arbi_n_145,prod_arbi_n_146,prod_arbi_n_147,prod_arbi_n_148,prod_arbi_n_149,prod_arbi_n_150,prod_arbi_n_151,prod_arbi_n_152,prod_arbi_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_prod_arbi_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    prod_arbr
       (.A({prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,prod_arbr_i_12__1_n_0,\w_ROM_out_re_stage[2] [9:8],\w_ROM_out_re_stage[2] [9],\w_ROM_out_re_stage[2] [9],\w_ROM_out_re_stage[2] [5],\w_ROM_out_re_stage[2] [9],\w_ROM_out_re_stage[2] [3],i_twiddle_factor_re,\w_ROM_out_re_stage[2] [1],\w_ROM_out_re_stage[2] [1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_prod_arbr_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_prod_arbr_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_prod_arbr_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_prod_arbr_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_prod_arbr_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_prod_arbr_OVERFLOW_UNCONNECTED),
        .P({NLW_prod_arbr_P_UNCONNECTED[47:22],prod_arbr_n_84,prod_arbr_n_85,prod_arbr_n_86,prod_arbr_n_87,prod_arbr_n_88,prod_arbr_n_89,prod_arbr_n_90,prod_arbr_n_91,prod_arbr_n_92,prod_arbr_n_93,prod_arbr_n_94,prod_arbr_n_95,prod_arbr_n_96,prod_arbr_n_97,prod_arbr_n_98,prod_arbr_n_99,prod_arbr_n_100,prod_arbr_n_101,prod_arbr_n_102,prod_arbr_n_103,prod_arbr_n_104,prod_arbr_n_105}),
        .PATTERNBDETECT(NLW_prod_arbr_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_prod_arbr_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({prod_arbr_n_106,prod_arbr_n_107,prod_arbr_n_108,prod_arbr_n_109,prod_arbr_n_110,prod_arbr_n_111,prod_arbr_n_112,prod_arbr_n_113,prod_arbr_n_114,prod_arbr_n_115,prod_arbr_n_116,prod_arbr_n_117,prod_arbr_n_118,prod_arbr_n_119,prod_arbr_n_120,prod_arbr_n_121,prod_arbr_n_122,prod_arbr_n_123,prod_arbr_n_124,prod_arbr_n_125,prod_arbr_n_126,prod_arbr_n_127,prod_arbr_n_128,prod_arbr_n_129,prod_arbr_n_130,prod_arbr_n_131,prod_arbr_n_132,prod_arbr_n_133,prod_arbr_n_134,prod_arbr_n_135,prod_arbr_n_136,prod_arbr_n_137,prod_arbr_n_138,prod_arbr_n_139,prod_arbr_n_140,prod_arbr_n_141,prod_arbr_n_142,prod_arbr_n_143,prod_arbr_n_144,prod_arbr_n_145,prod_arbr_n_146,prod_arbr_n_147,prod_arbr_n_148,prod_arbr_n_149,prod_arbr_n_150,prod_arbr_n_151,prod_arbr_n_152,prod_arbr_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_prod_arbr_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    prod_arbr_i_12__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(prod_arbr_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    prod_arbr_i_13__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\w_ROM_out_re_stage[2] [9]));
  LUT1 #(
    .INIT(2'h1)) 
    prod_arbr_i_14__1
       (.I0(Q[1]),
        .O(\w_ROM_out_re_stage[2] [8]));
  LUT1 #(
    .INIT(2'h1)) 
    prod_arbr_i_15__0
       (.I0(Q[1]),
        .O(\w_ROM_out_re_stage[2] [5]));
  LUT1 #(
    .INIT(2'h1)) 
    prod_arbr_i_16__1
       (.I0(Q[1]),
        .O(\w_ROM_out_re_stage[2] [3]));
  LUT2 #(
    .INIT(4'h2)) 
    prod_arbr_i_17__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\w_ROM_out_re_stage[2] [1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result_im
       (.A({result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,1'b0,result_re_i_13__2_n_0,1'b0,1'b0,result_re_i_13__2_n_0,1'b0,result_re_i_13__2_n_0,result_re_i_13__2_n_0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result_im_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result_im_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result_im_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result_im_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result_im_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result_im_OVERFLOW_UNCONNECTED),
        .P({NLW_result_im_P_UNCONNECTED[47:23],p_1_in,result_im_n_96,result_im_n_97,result_im_n_98,result_im_n_99,result_im_n_100,result_im_n_101,result_im_n_102,result_im_n_103,result_im_n_104,result_im_n_105}),
        .PATTERNBDETECT(NLW_result_im_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result_im_PATTERNDETECT_UNCONNECTED),
        .PCIN({prod_arbi_n_106,prod_arbi_n_107,prod_arbi_n_108,prod_arbi_n_109,prod_arbi_n_110,prod_arbi_n_111,prod_arbi_n_112,prod_arbi_n_113,prod_arbi_n_114,prod_arbi_n_115,prod_arbi_n_116,prod_arbi_n_117,prod_arbi_n_118,prod_arbi_n_119,prod_arbi_n_120,prod_arbi_n_121,prod_arbi_n_122,prod_arbi_n_123,prod_arbi_n_124,prod_arbi_n_125,prod_arbi_n_126,prod_arbi_n_127,prod_arbi_n_128,prod_arbi_n_129,prod_arbi_n_130,prod_arbi_n_131,prod_arbi_n_132,prod_arbi_n_133,prod_arbi_n_134,prod_arbi_n_135,prod_arbi_n_136,prod_arbi_n_137,prod_arbi_n_138,prod_arbi_n_139,prod_arbi_n_140,prod_arbi_n_141,prod_arbi_n_142,prod_arbi_n_143,prod_arbi_n_144,prod_arbi_n_145,prod_arbi_n_146,prod_arbi_n_147,prod_arbi_n_148,prod_arbi_n_149,prod_arbi_n_150,prod_arbi_n_151,prod_arbi_n_152,prod_arbi_n_153}),
        .PCOUT(NLW_result_im_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result_im_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result_re
       (.A({result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,result_re_i_12__2_n_0,1'b0,result_re_i_13__2_n_0,1'b0,1'b0,result_re_i_13__2_n_0,1'b0,result_re_i_13__2_n_0,result_re_i_13__2_n_0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result_re_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result_re_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result_re_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result_re_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result_re_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result_re_OVERFLOW_UNCONNECTED),
        .P({NLW_result_re_P_UNCONNECTED[47:22],result_re_n_84,result_re_n_85,result_re_n_86,result_re_n_87,result_re_n_88,result_re_n_89,result_re_n_90,result_re_n_91,result_re_n_92,result_re_n_93,result_re_n_94,result_re_n_95,p_0_in,result_re_n_97,result_re_n_98,result_re_n_99,result_re_n_100,result_re_n_101,result_re_n_102,result_re_n_103,result_re_n_104,result_re_n_105}),
        .PATTERNBDETECT(NLW_result_re_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result_re_PATTERNDETECT_UNCONNECTED),
        .PCIN({prod_arbr_n_106,prod_arbr_n_107,prod_arbr_n_108,prod_arbr_n_109,prod_arbr_n_110,prod_arbr_n_111,prod_arbr_n_112,prod_arbr_n_113,prod_arbr_n_114,prod_arbr_n_115,prod_arbr_n_116,prod_arbr_n_117,prod_arbr_n_118,prod_arbr_n_119,prod_arbr_n_120,prod_arbr_n_121,prod_arbr_n_122,prod_arbr_n_123,prod_arbr_n_124,prod_arbr_n_125,prod_arbr_n_126,prod_arbr_n_127,prod_arbr_n_128,prod_arbr_n_129,prod_arbr_n_130,prod_arbr_n_131,prod_arbr_n_132,prod_arbr_n_133,prod_arbr_n_134,prod_arbr_n_135,prod_arbr_n_136,prod_arbr_n_137,prod_arbr_n_138,prod_arbr_n_139,prod_arbr_n_140,prod_arbr_n_141,prod_arbr_n_142,prod_arbr_n_143,prod_arbr_n_144,prod_arbr_n_145,prod_arbr_n_146,prod_arbr_n_147,prod_arbr_n_148,prod_arbr_n_149,prod_arbr_n_150,prod_arbr_n_151,prod_arbr_n_152,prod_arbr_n_153}),
        .PCOUT(NLW_result_re_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result_re_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'hD)) 
    result_re_i_12__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(result_re_i_12__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    result_re_i_13__2
       (.I0(Q[0]),
        .O(result_re_i_13__2_n_0));
endmodule

(* ORIG_REF_NAME = "twiddle_mul" *) 
module twiddle_mul_6
   (A,
    D,
    result_im_0,
    Q,
    E,
    clk_IBUF_BUFG,
    i_rst_IBUF,
    i_butterfly_LO_re,
    i_butterfly_LO_im);
  output [0:0]A;
  output [10:0]D;
  output [10:0]result_im_0;
  input [0:0]Q;
  input [0:0]E;
  input clk_IBUF_BUFG;
  input i_rst_IBUF;
  input [10:0]i_butterfly_LO_re;
  input [10:0]i_butterfly_LO_im;

  wire [0:0]A;
  wire [10:0]D;
  wire \DFF_im_r[0][10]_i_10__0_n_0 ;
  wire \DFF_im_r[0][10]_i_5__0_n_0 ;
  wire \DFF_im_r[0][10]_i_7__0_n_0 ;
  wire \DFF_im_r[0][10]_i_8__0_n_0 ;
  wire \DFF_im_r[0][10]_i_9__0_n_0 ;
  wire \DFF_im_r[0][3]_i_3__0_n_0 ;
  wire \DFF_im_r_reg[0][10]_i_2__0_n_0 ;
  wire \DFF_im_r_reg[0][10]_i_2__0_n_1 ;
  wire \DFF_im_r_reg[0][10]_i_2__0_n_2 ;
  wire \DFF_im_r_reg[0][10]_i_2__0_n_3 ;
  wire \DFF_im_r_reg[0][10]_i_2__0_n_4 ;
  wire \DFF_im_r_reg[0][10]_i_2__0_n_5 ;
  wire \DFF_im_r_reg[0][10]_i_2__0_n_6 ;
  wire \DFF_im_r_reg[0][10]_i_2__0_n_7 ;
  wire \DFF_im_r_reg[0][10]_i_3__0_n_3 ;
  wire \DFF_im_r_reg[0][10]_i_4__0_n_3 ;
  wire \DFF_im_r_reg[0][10]_i_6__0_n_7 ;
  wire \DFF_im_r_reg[0][3]_i_2__0_n_0 ;
  wire \DFF_im_r_reg[0][3]_i_2__0_n_1 ;
  wire \DFF_im_r_reg[0][3]_i_2__0_n_2 ;
  wire \DFF_im_r_reg[0][3]_i_2__0_n_3 ;
  wire \DFF_im_r_reg[0][3]_i_2__0_n_4 ;
  wire \DFF_im_r_reg[0][3]_i_2__0_n_5 ;
  wire \DFF_im_r_reg[0][3]_i_2__0_n_6 ;
  wire \DFF_im_r_reg[0][3]_i_2__0_n_7 ;
  wire \DFF_im_r_reg[0][7]_i_2__0_n_0 ;
  wire \DFF_im_r_reg[0][7]_i_2__0_n_1 ;
  wire \DFF_im_r_reg[0][7]_i_2__0_n_2 ;
  wire \DFF_im_r_reg[0][7]_i_2__0_n_3 ;
  wire \DFF_im_r_reg[0][7]_i_2__0_n_4 ;
  wire \DFF_im_r_reg[0][7]_i_2__0_n_5 ;
  wire \DFF_im_r_reg[0][7]_i_2__0_n_6 ;
  wire \DFF_im_r_reg[0][7]_i_2__0_n_7 ;
  wire \DFF_re_r[0][10]_i_10__0_n_0 ;
  wire \DFF_re_r[0][10]_i_5__0_n_0 ;
  wire \DFF_re_r[0][10]_i_6__0_n_0 ;
  wire \DFF_re_r[0][10]_i_7__0_n_0 ;
  wire \DFF_re_r[0][10]_i_8__0_n_0 ;
  wire \DFF_re_r[0][3]_i_3__0_n_0 ;
  wire \DFF_re_r_reg[0][10]_i_2__0_n_0 ;
  wire \DFF_re_r_reg[0][10]_i_2__0_n_1 ;
  wire \DFF_re_r_reg[0][10]_i_2__0_n_2 ;
  wire \DFF_re_r_reg[0][10]_i_2__0_n_3 ;
  wire \DFF_re_r_reg[0][10]_i_2__0_n_4 ;
  wire \DFF_re_r_reg[0][10]_i_2__0_n_5 ;
  wire \DFF_re_r_reg[0][10]_i_2__0_n_6 ;
  wire \DFF_re_r_reg[0][10]_i_2__0_n_7 ;
  wire \DFF_re_r_reg[0][10]_i_3__0_n_3 ;
  wire \DFF_re_r_reg[0][10]_i_4__0_n_3 ;
  wire \DFF_re_r_reg[0][10]_i_9__0_n_3 ;
  wire \DFF_re_r_reg[0][3]_i_2__0_n_0 ;
  wire \DFF_re_r_reg[0][3]_i_2__0_n_1 ;
  wire \DFF_re_r_reg[0][3]_i_2__0_n_2 ;
  wire \DFF_re_r_reg[0][3]_i_2__0_n_3 ;
  wire \DFF_re_r_reg[0][3]_i_2__0_n_4 ;
  wire \DFF_re_r_reg[0][3]_i_2__0_n_5 ;
  wire \DFF_re_r_reg[0][3]_i_2__0_n_6 ;
  wire \DFF_re_r_reg[0][3]_i_2__0_n_7 ;
  wire \DFF_re_r_reg[0][7]_i_2__0_n_0 ;
  wire \DFF_re_r_reg[0][7]_i_2__0_n_1 ;
  wire \DFF_re_r_reg[0][7]_i_2__0_n_2 ;
  wire \DFF_re_r_reg[0][7]_i_2__0_n_3 ;
  wire \DFF_re_r_reg[0][7]_i_2__0_n_4 ;
  wire \DFF_re_r_reg[0][7]_i_2__0_n_5 ;
  wire \DFF_re_r_reg[0][7]_i_2__0_n_6 ;
  wire \DFF_re_r_reg[0][7]_i_2__0_n_7 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire clk_IBUF_BUFG;
  wire [10:0]i_butterfly_LO_im;
  wire [10:0]i_butterfly_LO_re;
  wire i_rst_IBUF;
  wire o_twiddle_mul_result_im1;
  wire o_twiddle_mul_result_im2;
  wire o_twiddle_mul_result_re1;
  wire o_twiddle_mul_result_re2;
  wire p_0_in;
  wire [12:0]p_1_in;
  wire prod_arbi_n_100;
  wire prod_arbi_n_101;
  wire prod_arbi_n_102;
  wire prod_arbi_n_103;
  wire prod_arbi_n_104;
  wire prod_arbi_n_105;
  wire prod_arbi_n_106;
  wire prod_arbi_n_107;
  wire prod_arbi_n_108;
  wire prod_arbi_n_109;
  wire prod_arbi_n_110;
  wire prod_arbi_n_111;
  wire prod_arbi_n_112;
  wire prod_arbi_n_113;
  wire prod_arbi_n_114;
  wire prod_arbi_n_115;
  wire prod_arbi_n_116;
  wire prod_arbi_n_117;
  wire prod_arbi_n_118;
  wire prod_arbi_n_119;
  wire prod_arbi_n_120;
  wire prod_arbi_n_121;
  wire prod_arbi_n_122;
  wire prod_arbi_n_123;
  wire prod_arbi_n_124;
  wire prod_arbi_n_125;
  wire prod_arbi_n_126;
  wire prod_arbi_n_127;
  wire prod_arbi_n_128;
  wire prod_arbi_n_129;
  wire prod_arbi_n_130;
  wire prod_arbi_n_131;
  wire prod_arbi_n_132;
  wire prod_arbi_n_133;
  wire prod_arbi_n_134;
  wire prod_arbi_n_135;
  wire prod_arbi_n_136;
  wire prod_arbi_n_137;
  wire prod_arbi_n_138;
  wire prod_arbi_n_139;
  wire prod_arbi_n_140;
  wire prod_arbi_n_141;
  wire prod_arbi_n_142;
  wire prod_arbi_n_143;
  wire prod_arbi_n_144;
  wire prod_arbi_n_145;
  wire prod_arbi_n_146;
  wire prod_arbi_n_147;
  wire prod_arbi_n_148;
  wire prod_arbi_n_149;
  wire prod_arbi_n_150;
  wire prod_arbi_n_151;
  wire prod_arbi_n_152;
  wire prod_arbi_n_153;
  wire prod_arbi_n_84;
  wire prod_arbi_n_85;
  wire prod_arbi_n_86;
  wire prod_arbi_n_87;
  wire prod_arbi_n_88;
  wire prod_arbi_n_89;
  wire prod_arbi_n_90;
  wire prod_arbi_n_91;
  wire prod_arbi_n_92;
  wire prod_arbi_n_93;
  wire prod_arbi_n_94;
  wire prod_arbi_n_95;
  wire prod_arbi_n_96;
  wire prod_arbi_n_97;
  wire prod_arbi_n_98;
  wire prod_arbi_n_99;
  wire prod_arbr_n_100;
  wire prod_arbr_n_101;
  wire prod_arbr_n_102;
  wire prod_arbr_n_103;
  wire prod_arbr_n_104;
  wire prod_arbr_n_105;
  wire prod_arbr_n_106;
  wire prod_arbr_n_107;
  wire prod_arbr_n_108;
  wire prod_arbr_n_109;
  wire prod_arbr_n_110;
  wire prod_arbr_n_111;
  wire prod_arbr_n_112;
  wire prod_arbr_n_113;
  wire prod_arbr_n_114;
  wire prod_arbr_n_115;
  wire prod_arbr_n_116;
  wire prod_arbr_n_117;
  wire prod_arbr_n_118;
  wire prod_arbr_n_119;
  wire prod_arbr_n_120;
  wire prod_arbr_n_121;
  wire prod_arbr_n_122;
  wire prod_arbr_n_123;
  wire prod_arbr_n_124;
  wire prod_arbr_n_125;
  wire prod_arbr_n_126;
  wire prod_arbr_n_127;
  wire prod_arbr_n_128;
  wire prod_arbr_n_129;
  wire prod_arbr_n_130;
  wire prod_arbr_n_131;
  wire prod_arbr_n_132;
  wire prod_arbr_n_133;
  wire prod_arbr_n_134;
  wire prod_arbr_n_135;
  wire prod_arbr_n_136;
  wire prod_arbr_n_137;
  wire prod_arbr_n_138;
  wire prod_arbr_n_139;
  wire prod_arbr_n_140;
  wire prod_arbr_n_141;
  wire prod_arbr_n_142;
  wire prod_arbr_n_143;
  wire prod_arbr_n_144;
  wire prod_arbr_n_145;
  wire prod_arbr_n_146;
  wire prod_arbr_n_147;
  wire prod_arbr_n_148;
  wire prod_arbr_n_149;
  wire prod_arbr_n_150;
  wire prod_arbr_n_151;
  wire prod_arbr_n_152;
  wire prod_arbr_n_153;
  wire prod_arbr_n_84;
  wire prod_arbr_n_85;
  wire prod_arbr_n_86;
  wire prod_arbr_n_87;
  wire prod_arbr_n_88;
  wire prod_arbr_n_89;
  wire prod_arbr_n_90;
  wire prod_arbr_n_91;
  wire prod_arbr_n_92;
  wire prod_arbr_n_93;
  wire prod_arbr_n_94;
  wire prod_arbr_n_95;
  wire prod_arbr_n_96;
  wire prod_arbr_n_97;
  wire prod_arbr_n_98;
  wire prod_arbr_n_99;
  wire [10:0]result_im_0;
  wire result_im_n_100;
  wire result_im_n_101;
  wire result_im_n_102;
  wire result_im_n_103;
  wire result_im_n_104;
  wire result_im_n_105;
  wire result_im_n_96;
  wire result_im_n_97;
  wire result_im_n_98;
  wire result_im_n_99;
  wire result_re_n_100;
  wire result_re_n_101;
  wire result_re_n_102;
  wire result_re_n_103;
  wire result_re_n_104;
  wire result_re_n_105;
  wire result_re_n_84;
  wire result_re_n_85;
  wire result_re_n_86;
  wire result_re_n_87;
  wire result_re_n_88;
  wire result_re_n_89;
  wire result_re_n_90;
  wire result_re_n_91;
  wire result_re_n_92;
  wire result_re_n_93;
  wire result_re_n_94;
  wire result_re_n_95;
  wire result_re_n_97;
  wire result_re_n_98;
  wire result_re_n_99;
  wire [3:2]\NLW_DFF_im_r_reg[0][10]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_im_r_reg[0][10]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_DFF_im_r_reg[0][10]_i_4__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_im_r_reg[0][10]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_DFF_im_r_reg[0][10]_i_6__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_DFF_im_r_reg[0][10]_i_6__0_O_UNCONNECTED ;
  wire [3:2]\NLW_DFF_re_r_reg[0][10]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_re_r_reg[0][10]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_DFF_re_r_reg[0][10]_i_4__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_re_r_reg[0][10]_i_4__0_O_UNCONNECTED ;
  wire [3:1]\NLW_DFF_re_r_reg[0][10]_i_9__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_DFF_re_r_reg[0][10]_i_9__0_O_UNCONNECTED ;
  wire NLW_prod_arbi_CARRYCASCOUT_UNCONNECTED;
  wire NLW_prod_arbi_MULTSIGNOUT_UNCONNECTED;
  wire NLW_prod_arbi_OVERFLOW_UNCONNECTED;
  wire NLW_prod_arbi_PATTERNBDETECT_UNCONNECTED;
  wire NLW_prod_arbi_PATTERNDETECT_UNCONNECTED;
  wire NLW_prod_arbi_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_prod_arbi_ACOUT_UNCONNECTED;
  wire [17:0]NLW_prod_arbi_BCOUT_UNCONNECTED;
  wire [3:0]NLW_prod_arbi_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_prod_arbi_P_UNCONNECTED;
  wire NLW_prod_arbr_CARRYCASCOUT_UNCONNECTED;
  wire NLW_prod_arbr_MULTSIGNOUT_UNCONNECTED;
  wire NLW_prod_arbr_OVERFLOW_UNCONNECTED;
  wire NLW_prod_arbr_PATTERNBDETECT_UNCONNECTED;
  wire NLW_prod_arbr_PATTERNDETECT_UNCONNECTED;
  wire NLW_prod_arbr_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_prod_arbr_ACOUT_UNCONNECTED;
  wire [17:0]NLW_prod_arbr_BCOUT_UNCONNECTED;
  wire [3:0]NLW_prod_arbr_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_prod_arbr_P_UNCONNECTED;
  wire NLW_result_im_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result_im_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result_im_OVERFLOW_UNCONNECTED;
  wire NLW_result_im_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result_im_PATTERNDETECT_UNCONNECTED;
  wire NLW_result_im_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result_im_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result_im_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result_im_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_result_im_P_UNCONNECTED;
  wire [47:0]NLW_result_im_PCOUT_UNCONNECTED;
  wire NLW_result_re_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result_re_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result_re_OVERFLOW_UNCONNECTED;
  wire NLW_result_re_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result_re_PATTERNDETECT_UNCONNECTED;
  wire NLW_result_re_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result_re_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result_re_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result_re_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_result_re_P_UNCONNECTED;
  wire [47:0]NLW_result_re_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][0]_i_1__0 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][3]_i_2__0_n_7 ),
        .O(result_im_0[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \DFF_im_r[0][10]_i_10__0 
       (.I0(\DFF_im_r_reg[0][10]_i_2__0_n_5 ),
        .I1(\DFF_im_r_reg[0][10]_i_2__0_n_4 ),
        .O(\DFF_im_r[0][10]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \DFF_im_r[0][10]_i_1__0 
       (.I0(\DFF_im_r_reg[0][10]_i_2__0_n_5 ),
        .I1(o_twiddle_mul_result_im2),
        .I2(o_twiddle_mul_result_im1),
        .O(result_im_0[10]));
  LUT2 #(
    .INIT(4'h7)) 
    \DFF_im_r[0][10]_i_5__0 
       (.I0(\DFF_im_r_reg[0][10]_i_2__0_n_5 ),
        .I1(\DFF_im_r_reg[0][10]_i_2__0_n_4 ),
        .O(\DFF_im_r[0][10]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \DFF_im_r[0][10]_i_7__0 
       (.I0(\DFF_im_r_reg[0][10]_i_2__0_n_5 ),
        .I1(\DFF_im_r_reg[0][10]_i_2__0_n_4 ),
        .O(\DFF_im_r[0][10]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \DFF_im_r[0][10]_i_8__0 
       (.I0(\DFF_im_r_reg[0][10]_i_2__0_n_5 ),
        .I1(\DFF_im_r_reg[0][10]_i_2__0_n_4 ),
        .O(\DFF_im_r[0][10]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DFF_im_r[0][10]_i_9__0 
       (.I0(\DFF_im_r_reg[0][10]_i_6__0_n_7 ),
        .O(\DFF_im_r[0][10]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][1]_i_1__0 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][3]_i_2__0_n_6 ),
        .O(result_im_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][2]_i_1__0 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][3]_i_2__0_n_5 ),
        .O(result_im_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][3]_i_1__0 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][3]_i_2__0_n_4 ),
        .O(result_im_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \DFF_im_r[0][3]_i_3__0 
       (.I0(p_1_in[0]),
        .I1(result_im_n_96),
        .O(\DFF_im_r[0][3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][4]_i_1__0 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][7]_i_2__0_n_7 ),
        .O(result_im_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][5]_i_1__0 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][7]_i_2__0_n_6 ),
        .O(result_im_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][6]_i_1__0 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][7]_i_2__0_n_5 ),
        .O(result_im_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][7]_i_1__0 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][7]_i_2__0_n_4 ),
        .O(result_im_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][8]_i_1__0 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][10]_i_2__0_n_7 ),
        .O(result_im_0[8]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_im_r[0][9]_i_1__0 
       (.I0(o_twiddle_mul_result_im1),
        .I1(o_twiddle_mul_result_im2),
        .I2(\DFF_im_r_reg[0][10]_i_2__0_n_6 ),
        .O(result_im_0[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[0][10]_i_2__0 
       (.CI(\DFF_im_r_reg[0][7]_i_2__0_n_0 ),
        .CO({\DFF_im_r_reg[0][10]_i_2__0_n_0 ,\DFF_im_r_reg[0][10]_i_2__0_n_1 ,\DFF_im_r_reg[0][10]_i_2__0_n_2 ,\DFF_im_r_reg[0][10]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DFF_im_r_reg[0][10]_i_2__0_n_4 ,\DFF_im_r_reg[0][10]_i_2__0_n_5 ,\DFF_im_r_reg[0][10]_i_2__0_n_6 ,\DFF_im_r_reg[0][10]_i_2__0_n_7 }),
        .S(p_1_in[11:8]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_im_r_reg[0][10]_i_3__0 
       (.CI(1'b0),
        .CO({\NLW_DFF_im_r_reg[0][10]_i_3__0_CO_UNCONNECTED [3:2],o_twiddle_mul_result_im2,\DFF_im_r_reg[0][10]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_im_r[0][10]_i_5__0_n_0 }),
        .O(\NLW_DFF_im_r_reg[0][10]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_im_r_reg[0][10]_i_6__0_n_7 ,\DFF_im_r[0][10]_i_7__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_im_r_reg[0][10]_i_4__0 
       (.CI(1'b0),
        .CO({\NLW_DFF_im_r_reg[0][10]_i_4__0_CO_UNCONNECTED [3:2],o_twiddle_mul_result_im1,\DFF_im_r_reg[0][10]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_im_r[0][10]_i_8__0_n_0 }),
        .O(\NLW_DFF_im_r_reg[0][10]_i_4__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_im_r[0][10]_i_9__0_n_0 ,\DFF_im_r[0][10]_i_10__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[0][10]_i_6__0 
       (.CI(\DFF_im_r_reg[0][10]_i_2__0_n_0 ),
        .CO(\NLW_DFF_im_r_reg[0][10]_i_6__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_DFF_im_r_reg[0][10]_i_6__0_O_UNCONNECTED [3:1],\DFF_im_r_reg[0][10]_i_6__0_n_7 }),
        .S({1'b0,1'b0,1'b0,p_1_in[12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[0][3]_i_2__0 
       (.CI(1'b0),
        .CO({\DFF_im_r_reg[0][3]_i_2__0_n_0 ,\DFF_im_r_reg[0][3]_i_2__0_n_1 ,\DFF_im_r_reg[0][3]_i_2__0_n_2 ,\DFF_im_r_reg[0][3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in[0]}),
        .O({\DFF_im_r_reg[0][3]_i_2__0_n_4 ,\DFF_im_r_reg[0][3]_i_2__0_n_5 ,\DFF_im_r_reg[0][3]_i_2__0_n_6 ,\DFF_im_r_reg[0][3]_i_2__0_n_7 }),
        .S({p_1_in[3:1],\DFF_im_r[0][3]_i_3__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \DFF_im_r_reg[0][7]_i_2__0 
       (.CI(\DFF_im_r_reg[0][3]_i_2__0_n_0 ),
        .CO({\DFF_im_r_reg[0][7]_i_2__0_n_0 ,\DFF_im_r_reg[0][7]_i_2__0_n_1 ,\DFF_im_r_reg[0][7]_i_2__0_n_2 ,\DFF_im_r_reg[0][7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DFF_im_r_reg[0][7]_i_2__0_n_4 ,\DFF_im_r_reg[0][7]_i_2__0_n_5 ,\DFF_im_r_reg[0][7]_i_2__0_n_6 ,\DFF_im_r_reg[0][7]_i_2__0_n_7 }),
        .S(p_1_in[7:4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][0]_i_1__0 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][3]_i_2__0_n_7 ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \DFF_re_r[0][10]_i_10__0 
       (.I0(\DFF_re_r_reg[0][10]_i_2__0_n_5 ),
        .I1(\DFF_re_r_reg[0][10]_i_2__0_n_4 ),
        .O(\DFF_re_r[0][10]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \DFF_re_r[0][10]_i_1__0 
       (.I0(\DFF_re_r_reg[0][10]_i_2__0_n_5 ),
        .I1(o_twiddle_mul_result_re2),
        .I2(o_twiddle_mul_result_re1),
        .O(D[10]));
  LUT2 #(
    .INIT(4'h7)) 
    \DFF_re_r[0][10]_i_5__0 
       (.I0(\DFF_re_r_reg[0][10]_i_2__0_n_5 ),
        .I1(\DFF_re_r_reg[0][10]_i_2__0_n_4 ),
        .O(\DFF_re_r[0][10]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DFF_re_r[0][10]_i_6__0 
       (.I0(\DFF_re_r_reg[0][10]_i_9__0_n_3 ),
        .O(\DFF_re_r[0][10]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \DFF_re_r[0][10]_i_7__0 
       (.I0(\DFF_re_r_reg[0][10]_i_2__0_n_5 ),
        .I1(\DFF_re_r_reg[0][10]_i_2__0_n_4 ),
        .O(\DFF_re_r[0][10]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \DFF_re_r[0][10]_i_8__0 
       (.I0(\DFF_re_r_reg[0][10]_i_2__0_n_5 ),
        .I1(\DFF_re_r_reg[0][10]_i_2__0_n_4 ),
        .O(\DFF_re_r[0][10]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][1]_i_1__0 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][3]_i_2__0_n_6 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][2]_i_1__0 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][3]_i_2__0_n_5 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][3]_i_1__0 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][3]_i_2__0_n_4 ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \DFF_re_r[0][3]_i_3__0 
       (.I0(result_re_n_95),
        .I1(p_0_in),
        .O(\DFF_re_r[0][3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][4]_i_1__0 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][7]_i_2__0_n_7 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][5]_i_1__0 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][7]_i_2__0_n_6 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][6]_i_1__0 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][7]_i_2__0_n_5 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][7]_i_1__0 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][7]_i_2__0_n_4 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][8]_i_1__0 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][10]_i_2__0_n_7 ),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hBA)) 
    \DFF_re_r[0][9]_i_1__0 
       (.I0(o_twiddle_mul_result_re1),
        .I1(o_twiddle_mul_result_re2),
        .I2(\DFF_re_r_reg[0][10]_i_2__0_n_6 ),
        .O(D[9]));
  CARRY4 \DFF_re_r_reg[0][10]_i_2__0 
       (.CI(\DFF_re_r_reg[0][7]_i_2__0_n_0 ),
        .CO({\DFF_re_r_reg[0][10]_i_2__0_n_0 ,\DFF_re_r_reg[0][10]_i_2__0_n_1 ,\DFF_re_r_reg[0][10]_i_2__0_n_2 ,\DFF_re_r_reg[0][10]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O({\DFF_re_r_reg[0][10]_i_2__0_n_4 ,\DFF_re_r_reg[0][10]_i_2__0_n_5 ,\DFF_re_r_reg[0][10]_i_2__0_n_6 ,\DFF_re_r_reg[0][10]_i_2__0_n_7 }),
        .S({result_re_n_84,result_re_n_85,result_re_n_86,result_re_n_87}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_re_r_reg[0][10]_i_3__0 
       (.CI(1'b0),
        .CO({\NLW_DFF_re_r_reg[0][10]_i_3__0_CO_UNCONNECTED [3:2],o_twiddle_mul_result_re2,\DFF_re_r_reg[0][10]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_re_r[0][10]_i_5__0_n_0 }),
        .O(\NLW_DFF_re_r_reg[0][10]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_re_r[0][10]_i_6__0_n_0 ,\DFF_re_r[0][10]_i_7__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DFF_re_r_reg[0][10]_i_4__0 
       (.CI(1'b0),
        .CO({\NLW_DFF_re_r_reg[0][10]_i_4__0_CO_UNCONNECTED [3:2],o_twiddle_mul_result_re1,\DFF_re_r_reg[0][10]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\DFF_re_r[0][10]_i_8__0_n_0 }),
        .O(\NLW_DFF_re_r_reg[0][10]_i_4__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\DFF_re_r_reg[0][10]_i_9__0_n_3 ,\DFF_re_r[0][10]_i_10__0_n_0 }));
  CARRY4 \DFF_re_r_reg[0][10]_i_9__0 
       (.CI(\DFF_re_r_reg[0][10]_i_2__0_n_0 ),
        .CO({\NLW_DFF_re_r_reg[0][10]_i_9__0_CO_UNCONNECTED [3:1],\DFF_re_r_reg[0][10]_i_9__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_DFF_re_r_reg[0][10]_i_9__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \DFF_re_r_reg[0][3]_i_2__0 
       (.CI(1'b0),
        .CO({\DFF_re_r_reg[0][3]_i_2__0_n_0 ,\DFF_re_r_reg[0][3]_i_2__0_n_1 ,\DFF_re_r_reg[0][3]_i_2__0_n_2 ,\DFF_re_r_reg[0][3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,result_re_n_95}),
        .O({\DFF_re_r_reg[0][3]_i_2__0_n_4 ,\DFF_re_r_reg[0][3]_i_2__0_n_5 ,\DFF_re_r_reg[0][3]_i_2__0_n_6 ,\DFF_re_r_reg[0][3]_i_2__0_n_7 }),
        .S({result_re_n_92,result_re_n_93,result_re_n_94,\DFF_re_r[0][3]_i_3__0_n_0 }));
  CARRY4 \DFF_re_r_reg[0][7]_i_2__0 
       (.CI(\DFF_re_r_reg[0][3]_i_2__0_n_0 ),
        .CO({\DFF_re_r_reg[0][7]_i_2__0_n_0 ,\DFF_re_r_reg[0][7]_i_2__0_n_1 ,\DFF_re_r_reg[0][7]_i_2__0_n_2 ,\DFF_re_r_reg[0][7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DFF_re_r_reg[0][7]_i_2__0_n_4 ,\DFF_re_r_reg[0][7]_i_2__0_n_5 ,\DFF_re_r_reg[0][7]_i_2__0_n_6 ,\DFF_re_r_reg[0][7]_i_2__0_n_7 }),
        .S({result_re_n_88,result_re_n_89,result_re_n_90,result_re_n_91}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    prod_arbi
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,A,A,A,A,A,A,A,A,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_prod_arbi_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_prod_arbi_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_prod_arbi_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_prod_arbi_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_prod_arbi_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_prod_arbi_OVERFLOW_UNCONNECTED),
        .P({NLW_prod_arbi_P_UNCONNECTED[47:22],prod_arbi_n_84,prod_arbi_n_85,prod_arbi_n_86,prod_arbi_n_87,prod_arbi_n_88,prod_arbi_n_89,prod_arbi_n_90,prod_arbi_n_91,prod_arbi_n_92,prod_arbi_n_93,prod_arbi_n_94,prod_arbi_n_95,prod_arbi_n_96,prod_arbi_n_97,prod_arbi_n_98,prod_arbi_n_99,prod_arbi_n_100,prod_arbi_n_101,prod_arbi_n_102,prod_arbi_n_103,prod_arbi_n_104,prod_arbi_n_105}),
        .PATTERNBDETECT(NLW_prod_arbi_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_prod_arbi_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({prod_arbi_n_106,prod_arbi_n_107,prod_arbi_n_108,prod_arbi_n_109,prod_arbi_n_110,prod_arbi_n_111,prod_arbi_n_112,prod_arbi_n_113,prod_arbi_n_114,prod_arbi_n_115,prod_arbi_n_116,prod_arbi_n_117,prod_arbi_n_118,prod_arbi_n_119,prod_arbi_n_120,prod_arbi_n_121,prod_arbi_n_122,prod_arbi_n_123,prod_arbi_n_124,prod_arbi_n_125,prod_arbi_n_126,prod_arbi_n_127,prod_arbi_n_128,prod_arbi_n_129,prod_arbi_n_130,prod_arbi_n_131,prod_arbi_n_132,prod_arbi_n_133,prod_arbi_n_134,prod_arbi_n_135,prod_arbi_n_136,prod_arbi_n_137,prod_arbi_n_138,prod_arbi_n_139,prod_arbi_n_140,prod_arbi_n_141,prod_arbi_n_142,prod_arbi_n_143,prod_arbi_n_144,prod_arbi_n_145,prod_arbi_n_146,prod_arbi_n_147,prod_arbi_n_148,prod_arbi_n_149,prod_arbi_n_150,prod_arbi_n_151,prod_arbi_n_152,prod_arbi_n_153}),
        .RSTA(i_rst_IBUF),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_prod_arbi_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    prod_arbr
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,A,A,A,A,A,A,A,A,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_prod_arbr_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_prod_arbr_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_prod_arbr_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_prod_arbr_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_prod_arbr_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_prod_arbr_OVERFLOW_UNCONNECTED),
        .P({NLW_prod_arbr_P_UNCONNECTED[47:22],prod_arbr_n_84,prod_arbr_n_85,prod_arbr_n_86,prod_arbr_n_87,prod_arbr_n_88,prod_arbr_n_89,prod_arbr_n_90,prod_arbr_n_91,prod_arbr_n_92,prod_arbr_n_93,prod_arbr_n_94,prod_arbr_n_95,prod_arbr_n_96,prod_arbr_n_97,prod_arbr_n_98,prod_arbr_n_99,prod_arbr_n_100,prod_arbr_n_101,prod_arbr_n_102,prod_arbr_n_103,prod_arbr_n_104,prod_arbr_n_105}),
        .PATTERNBDETECT(NLW_prod_arbr_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_prod_arbr_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({prod_arbr_n_106,prod_arbr_n_107,prod_arbr_n_108,prod_arbr_n_109,prod_arbr_n_110,prod_arbr_n_111,prod_arbr_n_112,prod_arbr_n_113,prod_arbr_n_114,prod_arbr_n_115,prod_arbr_n_116,prod_arbr_n_117,prod_arbr_n_118,prod_arbr_n_119,prod_arbr_n_120,prod_arbr_n_121,prod_arbr_n_122,prod_arbr_n_123,prod_arbr_n_124,prod_arbr_n_125,prod_arbr_n_126,prod_arbr_n_127,prod_arbr_n_128,prod_arbr_n_129,prod_arbr_n_130,prod_arbr_n_131,prod_arbr_n_132,prod_arbr_n_133,prod_arbr_n_134,prod_arbr_n_135,prod_arbr_n_136,prod_arbr_n_137,prod_arbr_n_138,prod_arbr_n_139,prod_arbr_n_140,prod_arbr_n_141,prod_arbr_n_142,prod_arbr_n_143,prod_arbr_n_144,prod_arbr_n_145,prod_arbr_n_146,prod_arbr_n_147,prod_arbr_n_148,prod_arbr_n_149,prod_arbr_n_150,prod_arbr_n_151,prod_arbr_n_152,prod_arbr_n_153}),
        .RSTA(i_rst_IBUF),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_prod_arbr_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result_im
       (.A({A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result_im_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re[10],i_butterfly_LO_re}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result_im_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result_im_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result_im_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result_im_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result_im_OVERFLOW_UNCONNECTED),
        .P({NLW_result_im_P_UNCONNECTED[47:23],p_1_in,result_im_n_96,result_im_n_97,result_im_n_98,result_im_n_99,result_im_n_100,result_im_n_101,result_im_n_102,result_im_n_103,result_im_n_104,result_im_n_105}),
        .PATTERNBDETECT(NLW_result_im_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result_im_PATTERNDETECT_UNCONNECTED),
        .PCIN({prod_arbi_n_106,prod_arbi_n_107,prod_arbi_n_108,prod_arbi_n_109,prod_arbi_n_110,prod_arbi_n_111,prod_arbi_n_112,prod_arbi_n_113,prod_arbi_n_114,prod_arbi_n_115,prod_arbi_n_116,prod_arbi_n_117,prod_arbi_n_118,prod_arbi_n_119,prod_arbi_n_120,prod_arbi_n_121,prod_arbi_n_122,prod_arbi_n_123,prod_arbi_n_124,prod_arbi_n_125,prod_arbi_n_126,prod_arbi_n_127,prod_arbi_n_128,prod_arbi_n_129,prod_arbi_n_130,prod_arbi_n_131,prod_arbi_n_132,prod_arbi_n_133,prod_arbi_n_134,prod_arbi_n_135,prod_arbi_n_136,prod_arbi_n_137,prod_arbi_n_138,prod_arbi_n_139,prod_arbi_n_140,prod_arbi_n_141,prod_arbi_n_142,prod_arbi_n_143,prod_arbi_n_144,prod_arbi_n_145,prod_arbi_n_146,prod_arbi_n_147,prod_arbi_n_148,prod_arbi_n_149,prod_arbi_n_150,prod_arbi_n_151,prod_arbi_n_152,prod_arbi_n_153}),
        .PCOUT(NLW_result_im_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result_im_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result_re
       (.A({A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result_re_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im[10],i_butterfly_LO_im}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result_re_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result_re_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result_re_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk_IBUF_BUFG),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result_re_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result_re_OVERFLOW_UNCONNECTED),
        .P({NLW_result_re_P_UNCONNECTED[47:22],result_re_n_84,result_re_n_85,result_re_n_86,result_re_n_87,result_re_n_88,result_re_n_89,result_re_n_90,result_re_n_91,result_re_n_92,result_re_n_93,result_re_n_94,result_re_n_95,p_0_in,result_re_n_97,result_re_n_98,result_re_n_99,result_re_n_100,result_re_n_101,result_re_n_102,result_re_n_103,result_re_n_104,result_re_n_105}),
        .PATTERNBDETECT(NLW_result_re_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result_re_PATTERNDETECT_UNCONNECTED),
        .PCIN({prod_arbr_n_106,prod_arbr_n_107,prod_arbr_n_108,prod_arbr_n_109,prod_arbr_n_110,prod_arbr_n_111,prod_arbr_n_112,prod_arbr_n_113,prod_arbr_n_114,prod_arbr_n_115,prod_arbr_n_116,prod_arbr_n_117,prod_arbr_n_118,prod_arbr_n_119,prod_arbr_n_120,prod_arbr_n_121,prod_arbr_n_122,prod_arbr_n_123,prod_arbr_n_124,prod_arbr_n_125,prod_arbr_n_126,prod_arbr_n_127,prod_arbr_n_128,prod_arbr_n_129,prod_arbr_n_130,prod_arbr_n_131,prod_arbr_n_132,prod_arbr_n_133,prod_arbr_n_134,prod_arbr_n_135,prod_arbr_n_136,prod_arbr_n_137,prod_arbr_n_138,prod_arbr_n_139,prod_arbr_n_140,prod_arbr_n_141,prod_arbr_n_142,prod_arbr_n_143,prod_arbr_n_144,prod_arbr_n_145,prod_arbr_n_146,prod_arbr_n_147,prod_arbr_n_148,prod_arbr_n_149,prod_arbr_n_150,prod_arbr_n_151,prod_arbr_n_152,prod_arbr_n_153}),
        .PCOUT(NLW_result_re_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_rst_IBUF),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result_re_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    result_re_i_15__1
       (.I0(Q),
        .O(A));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
