# Specify Global Variables
clockPeriod: &CLK_PERIOD "17.70ns"
clockPeriodby5: &CLK_PERIOD_BY_5 "3.54ns" # used for pin delays, update accordingly
verilogSrc: &VERILOG_SRC
  - "src/ALU.v"
  - "src/ALUdec.v"
  - "src/Control.v"
  - "src/Cache.v"
  - "src/BranchComp.v"
  - "src/ImmGen.v"
  - "src/RegFile.v"
  - "src/PartialLoad.v"
  - "src/PartialStore.v"
  - "src/Riscv151.v"
  - "src/Memory151.v"
  - "src/ExtMemModel.v"
  - "src/no_cache_mem.v"
  - "src/riscv_top.v"
  - "src/riscv_arbiter.v"
  # - "src/riscv_test_harness.v"
  # Add more source files here if you need


# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clk", period: *CLK_PERIOD, uncertainty: "0.1ns"}
]

# Input delays match INPUT_DELAY parameter in riscv_test_harness.v
vlsi.inputs.delays: [
  {name: "mem*", clock: "clk", direction: "input", delay: *CLK_PERIOD_BY_5}
]

# Synthesis Constraints
synthesis.inputs:
  top_module: "riscv_top"
  input_files: *VERILOG_SRC
