OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0223]     Created 24 technology layers
[INFO ODB-0224]     Created 9 technology vias
[INFO ODB-0226] Finished LEF file:  /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0222] Reading LEF file: /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7sc7p5t_27_R_1x_201211.lef
[INFO ODB-0225]     Created 212 library cells
[INFO ODB-0226] Finished LEF file:  /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7sc7p5t_27_R_1x_201211.lef
number instances in verilog is 60251
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.052, 2.160).
[INFO IFP-0001] Added 513 rows of 2569 sites.
[INFO RSZ-0026] Removed 2766 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -2014713.62

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -4949.43

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -4949.43

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09506_/CLK ^
 130.98
encoder/gen_encoder_units[0].encoder_unit/_531_/CLK ^
   0.00      0.00     130.98


==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09457_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
    12    6.16                           rst_ni (net)
                  0.00    0.00  150.00 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09404_/A (INVx1_ASAP7_75t_R)
                 56.90   27.90  177.90 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09404_/Y (INVx1_ASAP7_75t_R)
    16   11.41                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_00016_ (net)
                 56.90    0.00  177.90 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09457_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                177.90   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09457_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         44.54   44.54   library removal time
                                 44.54   data required time
-----------------------------------------------------------------------------
                                 44.54   data required time
                               -177.90   data arrival time
-----------------------------------------------------------------------------
                                133.36   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09456_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09247_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                  0.00    0.00  750.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09456_/CLK (DLLx1_ASAP7_75t_R)
                  6.19   17.27  767.27 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09456_/Q (DLLx1_ASAP7_75t_R)
     1    0.32                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/cg_we_global.en_latch (net)
                  6.19    0.00  767.27 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09247_/B (AND2x2_ASAP7_75t_R)
                                767.27   data arrival time

                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                          0.00  750.00   clock reconvergence pessimism
                                750.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09247_/A (AND2x2_ASAP7_75t_R)
                          0.00  750.00   clock gating hold time
                                750.00   data required time
-----------------------------------------------------------------------------
                                750.00   data required time
                               -767.27   data arrival time
-----------------------------------------------------------------------------
                                 17.27   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/_386_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/_421_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_decoderX_units[0].decoder/_386_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 24.27   43.55   43.55 ^ gen_decoderX_units[0].decoder/_386_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     3    2.30                           gen_decoderX_units[0].decoder/_039_ (net)
                 24.27    0.00   43.55 ^ gen_decoderX_units[0].decoder/_382_/A1 (OAI21x1_ASAP7_75t_R)
                  5.53    7.40   50.95 v gen_decoderX_units[0].decoder/_382_/Y (OAI21x1_ASAP7_75t_R)
     1    0.55                           gen_decoderX_units[0].decoder/_073_ (net)
                  5.53    0.00   50.95 v gen_decoderX_units[0].decoder/_421_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                 50.95   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/_421_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          5.32    5.32   library hold time
                                  5.32   data required time
-----------------------------------------------------------------------------
                                  5.32   data required time
                                -50.95   data arrival time
-----------------------------------------------------------------------------
                                 45.63   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_702_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
    12    8.20                           rst_ni (net)
                  0.00    0.00  150.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_362_/A (INVx1_ASAP7_75t_R)
                346.83  165.50  315.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_362_/Y (INVx1_ASAP7_75t_R)
    86   70.99                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_087_ (net)
                346.83    0.00  315.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_702_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                315.50   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_702_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         35.89 1535.89   library recovery time
                               1535.89   data required time
-----------------------------------------------------------------------------
                               1535.89   data required time
                               -315.50   data arrival time
-----------------------------------------------------------------------------
                               1220.39   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09505_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09249_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                  0.00    0.00  750.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09505_/CLK (DLLx1_ASAP7_75t_R)
                 96.90   73.38  823.38 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09505_/Q (DLLx1_ASAP7_75t_R)
    33   19.41                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.cg_we_global.en_latch (net)
                 96.90    0.00  823.38 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09249_/B (AND2x2_ASAP7_75t_R)
                                823.38   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09249_/A (AND2x2_ASAP7_75t_R)
                          0.00 1500.00   clock gating setup time
                               1500.00   data required time
-----------------------------------------------------------------------------
                               1500.00   data required time
                               -823.38   data arrival time
-----------------------------------------------------------------------------
                                676.62   slack (MET)


Startpoint: encoder/_280_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_740_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_280_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 13.17   33.82   33.82 v encoder/_280_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1    0.68                           encoder/_009_ (net)
                 13.17    0.00   33.82 v encoder/_151_/A (INVx1_ASAP7_75t_R)
               1729.71  772.43  806.24 ^ encoder/_151_/Y (INVx1_ASAP7_75t_R)
   214  292.67                           c_addr_enc_o[0] (net)
               1729.71    0.00  806.24 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32204_/A (NOR3x2_ASAP7_75t_R)
                778.94 1324.58 2130.82 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32204_/Y (NOR3x2_ASAP7_75t_R)
   170  235.04                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_18011_ (net)
                778.94    0.00 2130.82 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32205_/B (NAND2x1_ASAP7_75t_R)
               2411.75 1955.55 4086.37 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32205_/Y (NAND2x1_ASAP7_75t_R)
   257  353.52                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_18012_ (net)
               2411.75    0.00 4086.37 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32353_/A (INVx1_ASAP7_75t_R)
               1130.18 2154.13 6240.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32353_/Y (INVx1_ASAP7_75t_R)
   256  156.57                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_00079_ (net)
               1130.18    0.00 6240.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29802_/A1 (AO21x1_ASAP7_75t_R)
                 26.50  123.37 6363.87 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29802_/Y (AO21x1_ASAP7_75t_R)
     1    1.24                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_16700_ (net)
                 26.50    0.00 6363.87 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29803_/B (AOI21x1_ASAP7_75t_R)
                 16.26   13.65 6377.52 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29803_/Y (AOI21x1_ASAP7_75t_R)
     1    1.04                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_16701_ (net)
                 16.26    0.00 6377.52 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29868_/A (NOR2x1_ASAP7_75t_R)
                 12.33   11.96 6389.48 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29868_/Y (NOR2x1_ASAP7_75t_R)
     1    1.03                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_16766_ (net)
                 12.33    0.00 6389.48 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29998_/A (NAND2x1_ASAP7_75t_R)
                 13.82   12.29 6401.77 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29998_/Y (NAND2x1_ASAP7_75t_R)
     1    1.04                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_16896_ (net)
                 13.82    0.00 6401.77 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_30258_/A (NOR2x1_ASAP7_75t_R)
                 11.75   11.21 6412.98 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_30258_/Y (NOR2x1_ASAP7_75t_R)
     1    1.03                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17156_ (net)
                 11.75    0.00 6412.98 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_30778_/A (NAND2x1_ASAP7_75t_R)
                 11.14   10.78 6423.76 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_30778_/Y (NAND2x1_ASAP7_75t_R)
     1    0.63                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[0] (net)
                 11.14    0.00 6423.76 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_566_/A2 (AO21x1_ASAP7_75t_R)
                 18.61   13.70 6437.47 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_566_/Y (AO21x1_ASAP7_75t_R)
     1    0.62                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_125_ (net)
                 18.61    0.00 6437.47 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_740_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               6437.47   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_740_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -11.96 1488.04   library setup time
                               1488.04   data required time
-----------------------------------------------------------------------------
                               1488.04   data required time
                               -6437.47   data arrival time
-----------------------------------------------------------------------------
                               -4949.43   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_702_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
    12    8.20                           rst_ni (net)
                  0.00    0.00  150.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_362_/A (INVx1_ASAP7_75t_R)
                346.83  165.50  315.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_362_/Y (INVx1_ASAP7_75t_R)
    86   70.99                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_087_ (net)
                346.83    0.00  315.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_702_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                315.50   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_702_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         35.89 1535.89   library recovery time
                               1535.89   data required time
-----------------------------------------------------------------------------
                               1535.89   data required time
                               -315.50   data arrival time
-----------------------------------------------------------------------------
                               1220.39   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09505_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09249_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                  0.00    0.00  750.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09505_/CLK (DLLx1_ASAP7_75t_R)
                 96.90   73.38  823.38 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09505_/Q (DLLx1_ASAP7_75t_R)
    33   19.41                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.cg_we_global.en_latch (net)
                 96.90    0.00  823.38 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09249_/B (AND2x2_ASAP7_75t_R)
                                823.38   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_09249_/A (AND2x2_ASAP7_75t_R)
                          0.00 1500.00   clock gating setup time
                               1500.00   data required time
-----------------------------------------------------------------------------
                               1500.00   data required time
                               -823.38   data arrival time
-----------------------------------------------------------------------------
                                676.62   slack (MET)


Startpoint: encoder/_280_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_740_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_280_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 13.17   33.82   33.82 v encoder/_280_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1    0.68                           encoder/_009_ (net)
                 13.17    0.00   33.82 v encoder/_151_/A (INVx1_ASAP7_75t_R)
               1729.71  772.43  806.24 ^ encoder/_151_/Y (INVx1_ASAP7_75t_R)
   214  292.67                           c_addr_enc_o[0] (net)
               1729.71    0.00  806.24 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32204_/A (NOR3x2_ASAP7_75t_R)
                778.94 1324.58 2130.82 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32204_/Y (NOR3x2_ASAP7_75t_R)
   170  235.04                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_18011_ (net)
                778.94    0.00 2130.82 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32205_/B (NAND2x1_ASAP7_75t_R)
               2411.75 1955.55 4086.37 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32205_/Y (NAND2x1_ASAP7_75t_R)
   257  353.52                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_18012_ (net)
               2411.75    0.00 4086.37 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32353_/A (INVx1_ASAP7_75t_R)
               1130.18 2154.13 6240.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32353_/Y (INVx1_ASAP7_75t_R)
   256  156.57                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_00079_ (net)
               1130.18    0.00 6240.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29802_/A1 (AO21x1_ASAP7_75t_R)
                 26.50  123.37 6363.87 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29802_/Y (AO21x1_ASAP7_75t_R)
     1    1.24                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_16700_ (net)
                 26.50    0.00 6363.87 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29803_/B (AOI21x1_ASAP7_75t_R)
                 16.26   13.65 6377.52 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29803_/Y (AOI21x1_ASAP7_75t_R)
     1    1.04                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_16701_ (net)
                 16.26    0.00 6377.52 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29868_/A (NOR2x1_ASAP7_75t_R)
                 12.33   11.96 6389.48 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29868_/Y (NOR2x1_ASAP7_75t_R)
     1    1.03                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_16766_ (net)
                 12.33    0.00 6389.48 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29998_/A (NAND2x1_ASAP7_75t_R)
                 13.82   12.29 6401.77 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_29998_/Y (NAND2x1_ASAP7_75t_R)
     1    1.04                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_16896_ (net)
                 13.82    0.00 6401.77 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_30258_/A (NOR2x1_ASAP7_75t_R)
                 11.75   11.21 6412.98 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_30258_/Y (NOR2x1_ASAP7_75t_R)
     1    1.03                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_17156_ (net)
                 11.75    0.00 6412.98 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_30778_/A (NAND2x1_ASAP7_75t_R)
                 11.14   10.78 6423.76 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_30778_/Y (NAND2x1_ASAP7_75t_R)
     1    0.63                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[0] (net)
                 11.14    0.00 6423.76 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_566_/A2 (AO21x1_ASAP7_75t_R)
                 18.61   13.70 6437.47 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_566_/Y (AO21x1_ASAP7_75t_R)
     1    0.62                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_125_ (net)
                 18.61    0.00 6437.47 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_740_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               6437.47   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_740_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -11.96 1488.04   library setup time
                               1488.04   data required time
-----------------------------------------------------------------------------
                               1488.04   data required time
                               -6437.47   data arrival time
-----------------------------------------------------------------------------
                               -4949.43   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.05e-02   4.20e-04   1.65e-06   1.09e-02  49.1%
Combinational          3.94e-03   7.40e-03   3.71e-06   1.13e-02  50.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.45e-02   7.82e-03   5.36e-06   2.23e-02 100.0%
                          64.9%      35.1%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 7485 u^2 39% utilization.

Elapsed time: 0:09.38[h:]min:sec. CPU time: user 9.21 sys 0.15 (99%). Peak memory: 411820KB.
