

================================================================
== Vitis HLS Report for 'load_patch_tile'
================================================================
* Date:           Tue Oct 28 14:00:50 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.661 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      178|    71298|  1.780 us|  0.713 ms|  178|  71298|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tw_eff_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tw_eff"   --->   Operation 7 'read' 'tw_eff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%th_eff_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %th_eff"   --->   Operation 8 'read' 'th_eff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%th_eff_cast = zext i8 %th_eff_read"   --->   Operation 9 'zext' 'th_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tw_eff_cast = zext i8 %tw_eff_read"   --->   Operation 10 'zext' 'tw_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.76ns)   --->   "%add_ln50_1 = add i9 %tw_eff_cast, i9 12" [src/srcnn.cpp:50]   --->   Operation 11 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (2.39ns) (grouped into DSP with root node mul_ln50)   --->   "%add_ln50_2 = add i9 %th_eff_cast, i9 12" [src/srcnn.cpp:50]   --->   Operation 12 'add' 'add_ln50_2' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into DSP with root node mul_ln50)   --->   "%zext_ln50 = zext i9 %add_ln50_2" [src/srcnn.cpp:50]   --->   Operation 13 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i9 %add_ln50_1" [src/srcnn.cpp:50]   --->   Operation 14 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln50 = mul i17 %zext_ln50, i17 %zext_ln50_4" [src/srcnn.cpp:50]   --->   Operation 15 'mul' 'mul_ln50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 16 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln50 = mul i17 %zext_ln50, i17 %zext_ln50_4" [src/srcnn.cpp:50]   --->   Operation 16 'mul' 'mul_ln50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 17 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln50 = mul i17 %zext_ln50, i17 %zext_ln50_4" [src/srcnn.cpp:50]   --->   Operation 17 'mul' 'mul_ln50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln50 = mul i17 %zext_ln50, i17 %zext_ln50_4" [src/srcnn.cpp:50]   --->   Operation 18 'mul' 'mul_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.77>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0"   --->   Operation 19 'read' 'w0_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0"   --->   Operation 20 'read' 'h0_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i9 %h0_read"   --->   Operation 21 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.77ns)   --->   "%tmp = add i9 %h0_read, i9 506"   --->   Operation 22 'add' 'tmp' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln50 = call void @load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2, i9 %tmp, i8 %empty, i17 %mul_ln50, i9 %add_ln50_1, i32 %patch, i8 %w0_read, i8 %w0_read, i32 %input_ftmap" [src/srcnn.cpp:50]   --->   Operation 23 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln50 = call void @load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2, i9 %tmp, i8 %empty, i17 %mul_ln50, i9 %add_ln50_1, i32 %patch, i8 %w0_read, i8 %w0_read, i32 %input_ftmap" [src/srcnn.cpp:50]   --->   Operation 25 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [src/srcnn.cpp:59]   --->   Operation 26 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.392ns
The critical path consists of the following:
	wire read operation ('th_eff_read') on port 'th_eff' [8]  (0.000 ns)
	'add' operation of DSP[20] ('add_ln50_2', src/srcnn.cpp:50) [16]  (2.396 ns)
	'mul' operation of DSP[20] ('mul_ln50', src/srcnn.cpp:50) [20]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[20] ('mul_ln50', src/srcnn.cpp:50) [20]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[20] ('mul_ln50', src/srcnn.cpp:50) [20]  (0.996 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.776ns
The critical path consists of the following:
	wire read operation ('h0_read') on port 'h0' [10]  (0.000 ns)
	'add' operation ('tmp') [17]  (0.776 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
