// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft1D_512_fft1D_512_Pipeline_loop1_twiddles (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_x_address0,
        data_x_ce0,
        data_x_we0,
        data_x_d0,
        data_x_q0,
        data_x_address1,
        data_x_ce1,
        data_x_we1,
        data_x_d1,
        data_x_q1,
        data_y_address0,
        data_y_ce0,
        data_y_we0,
        data_y_d0,
        data_y_q0,
        data_y_address1,
        data_y_ce1,
        data_y_we1,
        data_y_d1,
        data_y_q1,
        DATA_x_r_address0,
        DATA_x_r_ce0,
        DATA_x_r_we0,
        DATA_x_r_d0,
        DATA_x_r_address1,
        DATA_x_r_ce1,
        DATA_x_r_we1,
        DATA_x_r_d1,
        DATA_y_r_address0,
        DATA_y_r_ce0,
        DATA_y_r_we0,
        DATA_y_r_d0,
        DATA_y_r_address1,
        DATA_y_r_ce1,
        DATA_y_r_we1,
        DATA_y_r_d1,
        work_x_address0,
        work_x_ce0,
        work_x_q0,
        work_x_address1,
        work_x_ce1,
        work_x_q1,
        work_y_address0,
        work_y_ce0,
        work_y_q0,
        work_y_address1,
        work_y_ce1,
        work_y_q1,
        twiddles8_reversed8_address0,
        twiddles8_reversed8_ce0,
        twiddles8_reversed8_q0,
        grp_fu_1602_p_din0,
        grp_fu_1602_p_din1,
        grp_fu_1602_p_opcode,
        grp_fu_1602_p_dout0,
        grp_fu_1602_p_ce,
        grp_fu_1607_p_din0,
        grp_fu_1607_p_din1,
        grp_fu_1607_p_opcode,
        grp_fu_1607_p_dout0,
        grp_fu_1607_p_ce,
        grp_fu_1612_p_din0,
        grp_fu_1612_p_din1,
        grp_fu_1612_p_opcode,
        grp_fu_1612_p_dout0,
        grp_fu_1612_p_ce,
        grp_fu_1617_p_din0,
        grp_fu_1617_p_din1,
        grp_fu_1617_p_opcode,
        grp_fu_1617_p_dout0,
        grp_fu_1617_p_ce,
        grp_fu_1622_p_din0,
        grp_fu_1622_p_din1,
        grp_fu_1622_p_opcode,
        grp_fu_1622_p_dout0,
        grp_fu_1622_p_ce,
        grp_fu_1627_p_din0,
        grp_fu_1627_p_din1,
        grp_fu_1627_p_opcode,
        grp_fu_1627_p_dout0,
        grp_fu_1627_p_ce,
        grp_fu_1650_p_din0,
        grp_fu_1650_p_din1,
        grp_fu_1650_p_dout0,
        grp_fu_1650_p_ce,
        grp_fu_1655_p_din0,
        grp_fu_1655_p_din1,
        grp_fu_1655_p_dout0,
        grp_fu_1655_p_ce,
        grp_fu_1662_p_din0,
        grp_fu_1662_p_din1,
        grp_fu_1662_p_dout0,
        grp_fu_1662_p_ce,
        grp_fu_1667_p_din0,
        grp_fu_1667_p_din1,
        grp_fu_1667_p_dout0,
        grp_fu_1667_p_ce,
        grp_sin_or_cos_double_s_fu_5138_p_din1,
        grp_sin_or_cos_double_s_fu_5138_p_din2,
        grp_sin_or_cos_double_s_fu_5138_p_dout0,
        grp_sin_or_cos_double_s_fu_5138_p_ce,
        grp_sin_or_cos_double_s_fu_5138_p_start,
        grp_sin_or_cos_double_s_fu_5138_p_ready,
        grp_sin_or_cos_double_s_fu_5138_p_done,
        grp_sin_or_cos_double_s_fu_5138_p_idle
);

parameter    ap_ST_fsm_pp0_stage0 = 17'd1;
parameter    ap_ST_fsm_pp0_stage1 = 17'd2;
parameter    ap_ST_fsm_pp0_stage2 = 17'd4;
parameter    ap_ST_fsm_pp0_stage3 = 17'd8;
parameter    ap_ST_fsm_pp0_stage4 = 17'd16;
parameter    ap_ST_fsm_pp0_stage5 = 17'd32;
parameter    ap_ST_fsm_pp0_stage6 = 17'd64;
parameter    ap_ST_fsm_pp0_stage7 = 17'd128;
parameter    ap_ST_fsm_pp0_stage8 = 17'd256;
parameter    ap_ST_fsm_pp0_stage9 = 17'd512;
parameter    ap_ST_fsm_pp0_stage10 = 17'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 17'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 17'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 17'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 17'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 17'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] data_x_address0;
output   data_x_ce0;
output   data_x_we0;
output  [63:0] data_x_d0;
input  [63:0] data_x_q0;
output  [2:0] data_x_address1;
output   data_x_ce1;
output   data_x_we1;
output  [63:0] data_x_d1;
input  [63:0] data_x_q1;
output  [2:0] data_y_address0;
output   data_y_ce0;
output   data_y_we0;
output  [63:0] data_y_d0;
input  [63:0] data_y_q0;
output  [2:0] data_y_address1;
output   data_y_ce1;
output   data_y_we1;
output  [63:0] data_y_d1;
input  [63:0] data_y_q1;
output  [8:0] DATA_x_r_address0;
output   DATA_x_r_ce0;
output   DATA_x_r_we0;
output  [63:0] DATA_x_r_d0;
output  [8:0] DATA_x_r_address1;
output   DATA_x_r_ce1;
output   DATA_x_r_we1;
output  [63:0] DATA_x_r_d1;
output  [8:0] DATA_y_r_address0;
output   DATA_y_r_ce0;
output   DATA_y_r_we0;
output  [63:0] DATA_y_r_d0;
output  [8:0] DATA_y_r_address1;
output   DATA_y_r_ce1;
output   DATA_y_r_we1;
output  [63:0] DATA_y_r_d1;
output  [8:0] work_x_address0;
output   work_x_ce0;
input  [63:0] work_x_q0;
output  [8:0] work_x_address1;
output   work_x_ce1;
input  [63:0] work_x_q1;
output  [8:0] work_y_address0;
output   work_y_ce0;
input  [63:0] work_y_q0;
output  [8:0] work_y_address1;
output   work_y_ce1;
input  [63:0] work_y_q1;
output  [2:0] twiddles8_reversed8_address0;
output   twiddles8_reversed8_ce0;
input  [31:0] twiddles8_reversed8_q0;
output  [63:0] grp_fu_1602_p_din0;
output  [63:0] grp_fu_1602_p_din1;
output  [1:0] grp_fu_1602_p_opcode;
input  [63:0] grp_fu_1602_p_dout0;
output   grp_fu_1602_p_ce;
output  [63:0] grp_fu_1607_p_din0;
output  [63:0] grp_fu_1607_p_din1;
output  [1:0] grp_fu_1607_p_opcode;
input  [63:0] grp_fu_1607_p_dout0;
output   grp_fu_1607_p_ce;
output  [63:0] grp_fu_1612_p_din0;
output  [63:0] grp_fu_1612_p_din1;
output  [1:0] grp_fu_1612_p_opcode;
input  [63:0] grp_fu_1612_p_dout0;
output   grp_fu_1612_p_ce;
output  [63:0] grp_fu_1617_p_din0;
output  [63:0] grp_fu_1617_p_din1;
output  [1:0] grp_fu_1617_p_opcode;
input  [63:0] grp_fu_1617_p_dout0;
output   grp_fu_1617_p_ce;
output  [63:0] grp_fu_1622_p_din0;
output  [63:0] grp_fu_1622_p_din1;
output  [1:0] grp_fu_1622_p_opcode;
input  [63:0] grp_fu_1622_p_dout0;
output   grp_fu_1622_p_ce;
output  [63:0] grp_fu_1627_p_din0;
output  [63:0] grp_fu_1627_p_din1;
output  [1:0] grp_fu_1627_p_opcode;
input  [63:0] grp_fu_1627_p_dout0;
output   grp_fu_1627_p_ce;
output  [63:0] grp_fu_1650_p_din0;
output  [63:0] grp_fu_1650_p_din1;
input  [63:0] grp_fu_1650_p_dout0;
output   grp_fu_1650_p_ce;
output  [63:0] grp_fu_1655_p_din0;
output  [63:0] grp_fu_1655_p_din1;
input  [63:0] grp_fu_1655_p_dout0;
output   grp_fu_1655_p_ce;
output  [63:0] grp_fu_1662_p_din0;
output  [63:0] grp_fu_1662_p_din1;
input  [63:0] grp_fu_1662_p_dout0;
output   grp_fu_1662_p_ce;
output  [63:0] grp_fu_1667_p_din0;
output  [63:0] grp_fu_1667_p_din1;
input  [63:0] grp_fu_1667_p_dout0;
output   grp_fu_1667_p_ce;
output  [63:0] grp_sin_or_cos_double_s_fu_5138_p_din1;
output  [0:0] grp_sin_or_cos_double_s_fu_5138_p_din2;
input  [63:0] grp_sin_or_cos_double_s_fu_5138_p_dout0;
output   grp_sin_or_cos_double_s_fu_5138_p_ce;
output   grp_sin_or_cos_double_s_fu_5138_p_start;
input   grp_sin_or_cos_double_s_fu_5138_p_ready;
input   grp_sin_or_cos_double_s_fu_5138_p_done;
input   grp_sin_or_cos_double_s_fu_5138_p_idle;

reg ap_idle;
reg[2:0] data_x_address0;
reg data_x_ce0;
reg data_x_we0;
reg[63:0] data_x_d0;
reg[2:0] data_x_address1;
reg data_x_ce1;
reg data_x_we1;
reg[63:0] data_x_d1;
reg[2:0] data_y_address0;
reg data_y_ce0;
reg data_y_we0;
reg[63:0] data_y_d0;
reg[2:0] data_y_address1;
reg data_y_ce1;
reg data_y_we1;
reg[63:0] data_y_d1;
reg[8:0] DATA_x_r_address0;
reg DATA_x_r_ce0;
reg DATA_x_r_we0;
reg[63:0] DATA_x_r_d0;
reg[8:0] DATA_x_r_address1;
reg DATA_x_r_ce1;
reg DATA_x_r_we1;
reg[63:0] DATA_x_r_d1;
reg[8:0] DATA_y_r_address0;
reg DATA_y_r_ce0;
reg DATA_y_r_we0;
reg[63:0] DATA_y_r_d0;
reg[8:0] DATA_y_r_address1;
reg DATA_y_r_ce1;
reg DATA_y_r_we1;
reg[63:0] DATA_y_r_d1;
reg[8:0] work_x_address0;
reg work_x_ce0;
reg[8:0] work_x_address1;
reg work_x_ce1;
reg[8:0] work_y_address0;
reg work_y_ce0;
reg[8:0] work_y_address1;
reg work_y_ce1;
reg twiddles8_reversed8_ce0;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_subdone;
reg   [0:0] icmp_ln128_reg_1420;
reg    ap_condition_exit_pp0_iter0_stage16;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [63:0] reg_716;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
reg   [63:0] reg_724;
reg   [63:0] reg_732;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] reg_739;
reg   [63:0] reg_746;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
reg   [63:0] reg_752;
reg   [63:0] reg_758;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
reg   [63:0] reg_766;
reg   [63:0] reg_774;
reg   [63:0] reg_779;
reg   [63:0] reg_784;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
reg   [63:0] reg_790;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
reg   [63:0] reg_798;
reg   [63:0] reg_806;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
reg   [63:0] reg_813;
reg   [63:0] reg_820;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
reg   [63:0] reg_826;
reg   [63:0] reg_833;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
reg   [63:0] reg_839;
reg   [63:0] reg_846;
reg   [63:0] reg_852;
reg   [63:0] reg_859;
reg   [63:0] reg_866;
reg   [63:0] reg_871;
wire   [0:0] icmp_ln128_fu_894_p2;
reg   [0:0] icmp_ln128_reg_1420_pp0_iter1_reg;
wire   [0:0] or_ln115_fu_918_p2;
reg   [0:0] or_ln115_reg_1424;
reg   [0:0] or_ln115_reg_1424_pp0_iter1_reg;
wire   [3:0] select_ln115_fu_924_p3;
reg   [3:0] select_ln115_reg_1428;
wire   [6:0] select_ln128_fu_938_p3;
reg   [6:0] select_ln128_reg_1433;
wire  signed [6:0] xor_ln132_fu_946_p2;
reg  signed [6:0] xor_ln132_reg_1441;
wire   [5:0] trunc_ln153_fu_968_p1;
reg   [5:0] trunc_ln153_reg_1466;
wire   [31:0] zext_ln153_fu_972_p1;
reg   [2:0] data_x_addr_reg_1481;
reg   [2:0] data_x_addr_reg_1481_pp0_iter1_reg;
reg   [2:0] data_x_addr_reg_1481_pp0_iter2_reg;
reg   [2:0] data_y_addr_reg_1486;
reg   [2:0] data_y_addr_reg_1486_pp0_iter1_reg;
reg   [2:0] data_y_addr_reg_1486_pp0_iter2_reg;
reg   [63:0] work_x_load_1_reg_1491;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [63:0] work_x_load_3_reg_1496;
reg   [63:0] work_y_load_1_reg_1511;
reg   [63:0] work_y_load_3_reg_1516;
wire   [63:0] grp_fu_712_p1;
reg   [63:0] conv2_i_reg_1531;
wire   [63:0] c0_x_12_fu_1018_p1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [63:0] c0_x_14_fu_1036_p1;
reg   [63:0] c0_x_14_reg_1552;
wire   [63:0] bitcast_ln136_fu_1040_p1;
wire   [63:0] bitcast_ln138_fu_1056_p1;
reg   [63:0] bitcast_ln138_reg_1568;
wire   [63:0] c0_y_12_fu_1061_p1;
wire   [63:0] c0_y_14_fu_1066_p1;
reg   [63:0] c0_y_14_reg_1584;
wire   [63:0] bitcast_ln145_fu_1070_p1;
wire   [63:0] bitcast_ln147_fu_1076_p1;
reg   [63:0] bitcast_ln147_reg_1600;
reg   [63:0] conv_i_reg_1605;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire   [63:0] c0_x_13_fu_1086_p1;
wire   [63:0] bitcast_ln137_fu_1105_p1;
wire   [63:0] c0_y_13_fu_1111_p1;
wire   [63:0] bitcast_ln146_fu_1117_p1;
wire   [63:0] c0_x_fu_1123_p1;
wire   [63:0] bitcast_ln135_fu_1129_p1;
wire   [63:0] c0_y_fu_1135_p1;
wire   [63:0] bitcast_ln144_fu_1141_p1;
wire   [63:0] bitcast_ln150_1_fu_1157_p1;
wire   [63:0] bitcast_ln150_3_fu_1172_p1;
wire   [63:0] bitcast_ln150_9_fu_1187_p1;
wire   [63:0] bitcast_ln150_11_fu_1203_p1;
reg   [63:0] c0_x_8_reg_1700;
reg   [63:0] c0_y_8_reg_1706;
wire   [63:0] xor_ln150_2_fu_1213_p2;
reg   [63:0] xor_ln150_2_reg_1712;
wire   [63:0] xor_ln150_3_fu_1223_p2;
reg   [63:0] xor_ln150_3_reg_1717;
wire   [63:0] bitcast_ln150_5_fu_1229_p1;
wire   [63:0] bitcast_ln150_7_fu_1233_p1;
reg   [63:0] c0_x_7_reg_1732;
reg   [63:0] c0_y_7_reg_1738;
wire   [63:0] xor_ln150_6_fu_1241_p2;
reg   [63:0] xor_ln150_6_reg_1744;
wire   [63:0] xor_ln150_7_fu_1251_p2;
reg   [63:0] xor_ln150_7_reg_1749;
reg   [63:0] mul1_reg_1754;
wire   [63:0] bitcast_ln150_13_fu_1257_p1;
wire   [63:0] bitcast_ln150_15_fu_1261_p1;
wire   [0:0] icmp_ln28_2_fu_1270_p2;
reg   [0:0] icmp_ln28_2_reg_1770;
reg   [0:0] icmp_ln28_2_reg_1770_pp0_iter1_reg;
wire   [8:0] shl_ln_fu_1276_p3;
reg   [8:0] shl_ln_reg_1774;
reg   [8:0] shl_ln_reg_1774_pp0_iter1_reg;
reg   [63:0] add13_reg_1785;
reg   [63:0] add14_reg_1790;
reg   [63:0] sub4_reg_1795;
reg   [63:0] sub6_reg_1801;
reg   [63:0] c0_x_15_reg_1807;
reg   [63:0] c0_y_15_reg_1812;
reg   [63:0] c0_x_16_reg_1817;
reg   [63:0] c0_y_16_reg_1823;
wire   [63:0] xor_ln150_8_fu_1298_p2;
reg   [63:0] xor_ln150_8_reg_1829;
wire   [63:0] xor_ln150_9_fu_1308_p2;
reg   [63:0] xor_ln150_9_reg_1834;
wire   [63:0] bitcast_ln150_17_fu_1314_p1;
wire   [63:0] bitcast_ln150_19_fu_1318_p1;
reg   [63:0] phi_x_reg_1849;
reg   [63:0] phi_y_reg_1855;
wire   [2:0] data_x_addr_9_reg_1861;
wire   [2:0] data_x_addr_10_reg_1866;
wire   [2:0] data_y_addr_9_reg_1871;
wire   [2:0] data_y_addr_10_reg_1876;
wire   [2:0] data_x_addr_11_reg_1881;
wire   [2:0] data_x_addr_12_reg_1886;
wire   [2:0] data_y_addr_11_reg_1891;
wire   [2:0] data_y_addr_12_reg_1896;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage12_subdone;
wire    grp_sin_or_cos_double_s_fu_632_ap_ready;
reg   [0:0] grp_sin_or_cos_double_s_fu_632_do_cos;
reg   [0:0] ap_phi_mux_first_iter_0_phi_fu_624_p4;
wire    ap_loop_init;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0;
reg    grp_sin_or_cos_double_s_fu_632_ap_start_reg;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln132_fu_952_p1;
wire   [63:0] zext_ln134_fu_962_p1;
wire   [63:0] zext_ln28_fu_977_p1;
wire   [63:0] zext_ln136_fu_1003_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln138_fu_1012_p1;
wire   [63:0] zext_ln133_fu_1030_p1;
wire   [63:0] zext_ln137_fu_1050_p1;
wire   [63:0] zext_ln128_fu_1081_p1;
wire   [63:0] zext_ln135_fu_1099_p1;
wire   [63:0] zext_ln156_fu_1283_p1;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln158_fu_1327_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln161_fu_1338_p1;
wire   [63:0] zext_ln159_fu_1349_p1;
wire   [63:0] zext_ln160_fu_1360_p1;
wire   [63:0] zext_ln157_fu_1371_p1;
wire   [63:0] zext_ln162_fu_1382_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln163_fu_1393_p1;
reg   [3:0] j_fu_120;
wire   [3:0] add_ln28_fu_1265_p2;
reg   [3:0] ap_sig_allocacmp_j_load;
reg   [6:0] tid_fu_124;
reg   [6:0] ap_sig_allocacmp_tid_load;
reg   [8:0] indvar_flatten_fu_128;
wire   [8:0] add_ln128_fu_900_p2;
reg   [8:0] ap_sig_allocacmp_indvar_flatten_load;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage5;
reg   [63:0] grp_fu_652_p0;
reg   [63:0] grp_fu_652_p1;
wire    ap_block_pp0_stage14;
reg   [63:0] grp_fu_656_p0;
reg   [63:0] grp_fu_656_p1;
reg   [63:0] grp_fu_660_p0;
reg   [63:0] grp_fu_660_p1;
reg   [63:0] grp_fu_664_p0;
reg   [63:0] grp_fu_664_p1;
reg   [63:0] grp_fu_668_p0;
reg   [63:0] grp_fu_668_p1;
reg   [63:0] grp_fu_672_p0;
reg   [63:0] grp_fu_672_p1;
reg   [63:0] grp_fu_684_p0;
reg   [63:0] grp_fu_684_p1;
reg   [63:0] grp_fu_690_p0;
reg   [63:0] grp_fu_690_p1;
reg   [63:0] grp_fu_695_p0;
reg   [63:0] grp_fu_695_p1;
reg   [63:0] grp_fu_703_p0;
reg   [63:0] grp_fu_703_p1;
reg   [31:0] grp_fu_712_p0;
wire   [0:0] icmp_ln28_fu_912_p2;
wire   [6:0] add_ln128_1_fu_932_p2;
wire  signed [7:0] sext_ln134_fu_958_p1;
wire   [8:0] zext_ln128_1_fu_994_p1;
wire   [8:0] add_ln136_fu_997_p2;
wire  signed [8:0] sext_ln138_fu_1009_p1;
wire  signed [7:0] zext_ln133_cast_fu_1023_p3;
wire  signed [8:0] sext_ln137_fu_1046_p1;
wire   [8:0] zext_ln135_cast_fu_1092_p3;
wire   [63:0] bitcast_ln150_fu_1147_p1;
wire   [63:0] xor_ln150_fu_1151_p2;
wire   [63:0] bitcast_ln150_2_fu_1162_p1;
wire   [63:0] xor_ln150_1_fu_1166_p2;
wire   [63:0] bitcast_ln150_8_fu_1177_p1;
wire   [63:0] xor_ln150_4_fu_1181_p2;
wire   [63:0] bitcast_ln150_10_fu_1193_p1;
wire   [63:0] xor_ln150_5_fu_1197_p2;
wire   [63:0] bitcast_ln150_4_fu_1209_p1;
wire   [63:0] bitcast_ln150_6_fu_1219_p1;
wire   [63:0] bitcast_ln150_12_fu_1237_p1;
wire   [63:0] bitcast_ln150_14_fu_1247_p1;
wire   [63:0] bitcast_ln150_16_fu_1294_p1;
wire   [63:0] bitcast_ln150_18_fu_1304_p1;
wire   [8:0] or_ln158_fu_1322_p2;
wire   [8:0] or_ln161_fu_1333_p2;
wire   [8:0] or_ln159_fu_1344_p2;
wire   [8:0] or_ln160_fu_1355_p2;
wire   [8:0] or_ln157_fu_1366_p2;
wire   [8:0] or_ln162_fu_1377_p2;
wire   [8:0] or_ln163_fu_1388_p2;
reg   [1:0] grp_fu_652_opcode;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage12_00001;
wire    ap_block_pp0_stage14_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage11_00001;
wire    ap_block_pp0_stage15_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage1_00001;
reg   [1:0] grp_fu_656_opcode;
reg   [1:0] grp_fu_660_opcode;
reg   [1:0] grp_fu_664_opcode;
reg   [1:0] grp_fu_668_opcode;
reg   [1:0] grp_fu_672_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
wire    ap_block_pp0_stage16_11001;
reg    ap_condition_exit_pp0_iter1_stage12;
reg    ap_idle_pp0_0to0;
reg   [16:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1489;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_sin_or_cos_double_s_fu_632_ap_start_reg = 1'b0;
#0 j_fu_120 = 4'd0;
#0 tid_fu_124 = 7'd0;
#0 indvar_flatten_fu_128 = 9'd0;
#0 ap_done_reg = 1'b0;
end

fft1D_512_sitodp_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_2_no_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_712_p0),
    .ce(1'b1),
    .dout(grp_fu_712_p1)
);

fft1D_512_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage16),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage16)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage16_subdone) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage12_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage16_subdone) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_double_s_fu_632_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
            grp_sin_or_cos_double_s_fu_632_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_double_s_fu_632_ap_ready == 1'b1)) begin
            grp_sin_or_cos_double_s_fu_632_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter1_stage12) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln128_fu_894_p2 == 1'd0))) begin
            indvar_flatten_fu_128 <= add_ln128_fu_900_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_128 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_120 <= 4'd1;
    end else if (((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        j_fu_120 <= add_ln28_fu_1265_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln128_fu_894_p2 == 1'd0))) begin
            tid_fu_124 <= select_ln128_fu_938_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            tid_fu_124 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add13_reg_1785 <= grp_fu_1602_p_dout0;
        add14_reg_1790 <= grp_fu_1607_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        bitcast_ln138_reg_1568 <= bitcast_ln138_fu_1056_p1;
        bitcast_ln147_reg_1600 <= bitcast_ln147_fu_1076_p1;
        c0_x_14_reg_1552 <= c0_x_14_fu_1036_p1;
        c0_y_14_reg_1584 <= c0_y_14_fu_1066_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c0_x_15_reg_1807 <= grp_fu_1612_p_dout0;
        c0_x_16_reg_1817 <= grp_fu_1622_p_dout0;
        c0_y_15_reg_1812 <= grp_fu_1617_p_dout0;
        c0_y_16_reg_1823 <= grp_fu_1627_p_dout0;
        sub4_reg_1795 <= grp_fu_1602_p_dout0;
        sub6_reg_1801 <= grp_fu_1607_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        c0_x_7_reg_1732 <= grp_fu_1612_p_dout0;
        c0_y_7_reg_1738 <= grp_fu_1617_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        c0_x_8_reg_1700 <= grp_fu_1612_p_dout0;
        c0_y_8_reg_1706 <= grp_fu_1617_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv2_i_reg_1531 <= grp_fu_712_p1;
        work_x_load_1_reg_1491 <= work_x_q1;
        work_x_load_3_reg_1496 <= work_x_q0;
        work_y_load_1_reg_1511 <= work_y_q1;
        work_y_load_3_reg_1516 <= work_y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv_i_reg_1605 <= grp_fu_712_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_x_addr_reg_1481 <= zext_ln28_fu_977_p1;
        data_x_addr_reg_1481_pp0_iter1_reg <= data_x_addr_reg_1481;
        data_x_addr_reg_1481_pp0_iter2_reg <= data_x_addr_reg_1481_pp0_iter1_reg;
        data_y_addr_reg_1486 <= zext_ln28_fu_977_p1;
        data_y_addr_reg_1486_pp0_iter1_reg <= data_y_addr_reg_1486;
        data_y_addr_reg_1486_pp0_iter2_reg <= data_y_addr_reg_1486_pp0_iter1_reg;
        icmp_ln128_reg_1420 <= icmp_ln128_fu_894_p2;
        icmp_ln128_reg_1420_pp0_iter1_reg <= icmp_ln128_reg_1420;
        or_ln115_reg_1424 <= or_ln115_fu_918_p2;
        or_ln115_reg_1424_pp0_iter1_reg <= or_ln115_reg_1424;
        select_ln115_reg_1428 <= select_ln115_fu_924_p3;
        select_ln128_reg_1433 <= select_ln128_fu_938_p3;
        trunc_ln153_reg_1466 <= trunc_ln153_fu_968_p1;
        xor_ln132_reg_1441 <= xor_ln132_fu_946_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        icmp_ln28_2_reg_1770 <= icmp_ln28_2_fu_1270_p2;
        icmp_ln28_2_reg_1770_pp0_iter1_reg <= icmp_ln28_2_reg_1770;
        shl_ln_reg_1774[8 : 3] <= shl_ln_fu_1276_p3[8 : 3];
        shl_ln_reg_1774_pp0_iter1_reg[8 : 3] <= shl_ln_reg_1774[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul1_reg_1754 <= grp_fu_1662_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        phi_x_reg_1849 <= grp_sin_or_cos_double_s_fu_5138_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        phi_y_reg_1855 <= grp_sin_or_cos_double_s_fu_5138_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_716 <= grp_fu_1602_p_dout0;
        reg_724 <= grp_fu_1607_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_732 <= grp_fu_1612_p_dout0;
        reg_739 <= grp_fu_1617_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_746 <= grp_fu_1622_p_dout0;
        reg_752 <= grp_fu_1627_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_758 <= grp_fu_1602_p_dout0;
        reg_766 <= grp_fu_1607_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_774 <= grp_fu_1612_p_dout0;
        reg_779 <= grp_fu_1617_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_784 <= grp_fu_1650_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_790 <= grp_fu_1602_p_dout0;
        reg_798 <= grp_fu_1607_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_806 <= grp_fu_1602_p_dout0;
        reg_813 <= grp_fu_1607_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_820 <= grp_fu_1655_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_826 <= grp_fu_1662_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_833 <= grp_fu_1650_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_839 <= grp_fu_1655_p_dout0;
        reg_846 <= grp_fu_1667_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_852 <= grp_fu_1612_p_dout0;
        reg_859 <= grp_fu_1617_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_866 <= grp_fu_1622_p_dout0;
        reg_871 <= grp_fu_1627_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        xor_ln150_2_reg_1712 <= xor_ln150_2_fu_1213_p2;
        xor_ln150_3_reg_1717 <= xor_ln150_3_fu_1223_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        xor_ln150_6_reg_1744 <= xor_ln150_6_fu_1241_p2;
        xor_ln150_7_reg_1749 <= xor_ln150_7_fu_1251_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        xor_ln150_8_reg_1829 <= xor_ln150_8_fu_1298_p2;
        xor_ln150_9_reg_1834 <= xor_ln150_9_fu_1308_p2;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            DATA_x_r_address0 = zext_ln163_fu_1393_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            DATA_x_r_address0 = zext_ln157_fu_1371_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            DATA_x_r_address0 = zext_ln160_fu_1360_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            DATA_x_r_address0 = zext_ln161_fu_1338_p1;
        end else begin
            DATA_x_r_address0 = 'bx;
        end
    end else begin
        DATA_x_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        DATA_x_r_address1 = zext_ln162_fu_1382_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        DATA_x_r_address1 = zext_ln159_fu_1349_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        DATA_x_r_address1 = zext_ln158_fu_1327_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        DATA_x_r_address1 = zext_ln156_fu_1283_p1;
    end else begin
        DATA_x_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        DATA_x_r_ce0 = 1'b1;
    end else begin
        DATA_x_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        DATA_x_r_ce1 = 1'b1;
    end else begin
        DATA_x_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        DATA_x_r_d0 = data_x_q1;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        DATA_x_r_d0 = data_x_q0;
    end else begin
        DATA_x_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        DATA_x_r_d1 = data_x_q0;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        DATA_x_r_d1 = data_x_q1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        DATA_x_r_d1 = grp_fu_1602_p_dout0;
    end else begin
        DATA_x_r_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln28_2_reg_1770_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln28_2_reg_1770_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln28_2_reg_1770_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln28_2_reg_1770_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        DATA_x_r_we0 = 1'b1;
    end else begin
        DATA_x_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln28_2_fu_1270_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln28_2_reg_1770_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln28_2_reg_1770_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln28_2_reg_1770_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        DATA_x_r_we1 = 1'b1;
    end else begin
        DATA_x_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            DATA_y_r_address0 = zext_ln163_fu_1393_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            DATA_y_r_address0 = zext_ln157_fu_1371_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            DATA_y_r_address0 = zext_ln160_fu_1360_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            DATA_y_r_address0 = zext_ln161_fu_1338_p1;
        end else begin
            DATA_y_r_address0 = 'bx;
        end
    end else begin
        DATA_y_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        DATA_y_r_address1 = zext_ln162_fu_1382_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        DATA_y_r_address1 = zext_ln159_fu_1349_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        DATA_y_r_address1 = zext_ln158_fu_1327_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        DATA_y_r_address1 = zext_ln156_fu_1283_p1;
    end else begin
        DATA_y_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        DATA_y_r_ce0 = 1'b1;
    end else begin
        DATA_y_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        DATA_y_r_ce1 = 1'b1;
    end else begin
        DATA_y_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        DATA_y_r_d0 = data_y_q1;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        DATA_y_r_d0 = data_y_q0;
    end else begin
        DATA_y_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        DATA_y_r_d1 = data_y_q0;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        DATA_y_r_d1 = data_y_q1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        DATA_y_r_d1 = grp_fu_1607_p_dout0;
    end else begin
        DATA_y_r_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln28_2_reg_1770_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln28_2_reg_1770_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln28_2_reg_1770_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln28_2_reg_1770_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        DATA_y_r_we0 = 1'b1;
    end else begin
        DATA_y_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln28_2_fu_1270_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln28_2_reg_1770_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln28_2_reg_1770_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln28_2_reg_1770_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        DATA_y_r_we1 = 1'b1;
    end else begin
        DATA_y_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln128_reg_1420 == 1'd1) & (1'b0 == ap_block_pp0_stage16_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ap_condition_exit_pp0_iter0_stage16 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln128_reg_1420_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ap_condition_exit_pp0_iter1_stage12 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1489)) begin
            ap_phi_mux_first_iter_0_phi_fu_624_p4 = 1'd0;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_first_iter_0_phi_fu_624_p4 = 1'd1;
        end else begin
            ap_phi_mux_first_iter_0_phi_fu_624_p4 = 1'd0;
        end
    end else begin
        ap_phi_mux_first_iter_0_phi_fu_624_p4 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_128;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 4'd1;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_120;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_tid_load = 7'd0;
    end else begin
        ap_sig_allocacmp_tid_load = tid_fu_124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        data_x_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_x_address0 = data_x_addr_9_reg_1861;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_x_address0 = data_x_addr_11_reg_1881;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_x_address0 = 64'd5;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_x_address0 = data_x_addr_reg_1481_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        data_x_address0 = data_x_addr_reg_1481_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_x_address0 = 64'd7;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_x_address0 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_x_address0 = 64'd1;
    end else begin
        data_x_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        data_x_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_x_address1 = data_x_addr_12_reg_1886;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_x_address1 = data_x_addr_10_reg_1866;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_x_address1 = 64'd6;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        data_x_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_x_address1 = 64'd4;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_x_address1 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_x_address1 = 64'd0;
    end else begin
        data_x_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        data_x_ce0 = 1'b1;
    end else begin
        data_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        data_x_ce1 = 1'b1;
    end else begin
        data_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_x_d0 = grp_fu_1602_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_x_d0 = grp_fu_1612_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_x_d0 = reg_806;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_x_d0 = reg_852;
    end else begin
        data_x_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_x_d1 = grp_fu_1602_p_dout0;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        data_x_d1 = reg_866;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_x_d1 = reg_806;
    end else begin
        data_x_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        data_x_we0 = 1'b1;
    end else begin
        data_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        data_x_we1 = 1'b1;
    end else begin
        data_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        data_y_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_y_address0 = data_y_addr_9_reg_1871;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_y_address0 = data_y_addr_11_reg_1891;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_y_address0 = 64'd5;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_y_address0 = data_y_addr_reg_1486_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        data_y_address0 = data_y_addr_reg_1486_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_y_address0 = 64'd7;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_y_address0 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_y_address0 = 64'd1;
    end else begin
        data_y_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        data_y_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_y_address1 = data_y_addr_12_reg_1896;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_y_address1 = data_y_addr_10_reg_1876;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_y_address1 = 64'd6;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        data_y_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_y_address1 = 64'd4;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_y_address1 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_y_address1 = 64'd0;
    end else begin
        data_y_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        data_y_ce0 = 1'b1;
    end else begin
        data_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        data_y_ce1 = 1'b1;
    end else begin
        data_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_y_d0 = grp_fu_1607_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_y_d0 = grp_fu_1617_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_y_d0 = reg_813;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_y_d0 = reg_859;
    end else begin
        data_y_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_y_d1 = grp_fu_1607_p_dout0;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        data_y_d1 = reg_871;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_y_d1 = reg_813;
    end else begin
        data_y_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        data_y_we0 = 1'b1;
    end else begin
        data_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1424_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        data_y_we1 = 1'b1;
    end else begin
        data_y_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage15_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage11_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_652_opcode = 2'd1;
    end else if ((((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage14_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage12_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage8_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_00001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_652_opcode = 2'd0;
    end else begin
        grp_fu_652_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_652_p0 = c0_x_16_reg_1817;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_652_p0 = c0_x_7_reg_1732;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_652_p0 = reg_833;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_652_p0 = reg_758;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_652_p0 = reg_784;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_652_p0 = reg_790;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_652_p0 = reg_716;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_652_p0 = reg_732;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_652_p0 = c0_x_fu_1123_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_652_p0 = c0_x_13_fu_1086_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_652_p0 = c0_x_12_fu_1018_p1;
    end else begin
        grp_fu_652_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_652_p1 = reg_839;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_652_p1 = reg_852;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_652_p1 = sub4_reg_1795;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_652_p1 = bitcast_ln150_13_fu_1257_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_652_p1 = mul1_reg_1754;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_652_p1 = reg_716;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_652_p1 = bitcast_ln150_5_fu_1229_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_652_p1 = reg_758;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_652_p1 = reg_746;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_652_p1 = bitcast_ln150_1_fu_1157_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_652_p1 = bitcast_ln135_fu_1129_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_652_p1 = bitcast_ln137_fu_1105_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_652_p1 = bitcast_ln136_fu_1040_p1;
    end else begin
        grp_fu_652_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage15_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_656_opcode = 2'd1;
    end else if ((((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage11_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage14_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage12_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage8_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln128_reg_1420 == 1'd0) 
    & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_656_opcode = 2'd0;
    end else begin
        grp_fu_656_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_656_p0 = reg_826;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_656_p0 = c0_y_16_reg_1823;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_656_p0 = c0_y_7_reg_1738;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_656_p0 = bitcast_ln150_15_fu_1261_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_656_p0 = reg_839;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_656_p0 = reg_766;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_656_p0 = bitcast_ln150_7_fu_1233_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_656_p0 = reg_798;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_656_p0 = reg_724;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_656_p0 = bitcast_ln150_3_fu_1172_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_656_p0 = c0_y_fu_1135_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_656_p0 = c0_y_13_fu_1111_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_656_p0 = c0_y_12_fu_1061_p1;
    end else begin
        grp_fu_656_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_656_p1 = reg_859;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_656_p1 = sub6_reg_1801;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_656_p1 = reg_846;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_656_p1 = reg_724;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_656_p1 = reg_820;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_656_p1 = reg_766;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_656_p1 = reg_752;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_656_p1 = reg_739;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_656_p1 = bitcast_ln144_fu_1141_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_656_p1 = bitcast_ln146_fu_1117_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_656_p1 = bitcast_ln145_fu_1070_p1;
    end else begin
        grp_fu_656_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage14_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage12_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage8_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln128_reg_1420 == 1'd0) & 
    (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_660_opcode = 2'd1;
    end else if (((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage15_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_660_opcode = 2'd0;
    end else begin
        grp_fu_660_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_660_p0 = c0_x_16_reg_1817;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_660_p0 = c0_x_8_reg_1700;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_660_p0 = reg_833;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_660_p0 = reg_758;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_660_p0 = reg_790;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_660_p0 = reg_716;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_660_p0 = bitcast_ln150_9_fu_1187_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_660_p0 = c0_x_fu_1123_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_660_p0 = c0_x_13_fu_1086_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_660_p0 = c0_x_12_fu_1018_p1;
    end else begin
        grp_fu_660_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_660_p1 = reg_852;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_660_p1 = bitcast_ln150_17_fu_1314_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_660_p1 = reg_790;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_660_p1 = mul1_reg_1754;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_660_p1 = reg_716;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_660_p1 = reg_758;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_660_p1 = reg_746;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_660_p1 = bitcast_ln150_11_fu_1203_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_660_p1 = bitcast_ln135_fu_1129_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_660_p1 = bitcast_ln137_fu_1105_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_660_p1 = bitcast_ln136_fu_1040_p1;
    end else begin
        grp_fu_660_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage14_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage12_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage8_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage5_00001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_664_opcode = 2'd1;
    end else if ((((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage15_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_664_opcode = 2'd0;
    end else begin
        grp_fu_664_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_664_p0 = c0_y_16_reg_1823;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_664_p0 = bitcast_ln150_19_fu_1318_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_664_p0 = c0_y_8_reg_1706;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_664_p0 = reg_839;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_664_p0 = reg_766;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_664_p0 = reg_798;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_664_p0 = reg_724;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_664_p0 = bitcast_ln150_9_fu_1187_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_664_p0 = c0_y_fu_1135_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_664_p0 = c0_y_13_fu_1111_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_664_p0 = c0_y_12_fu_1061_p1;
    end else begin
        grp_fu_664_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_664_p1 = reg_859;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_664_p1 = reg_820;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_664_p1 = reg_798;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_664_p1 = reg_846;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_664_p1 = reg_724;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_664_p1 = reg_766;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_664_p1 = reg_752;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_664_p1 = bitcast_ln150_11_fu_1203_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_664_p1 = bitcast_ln144_fu_1141_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_664_p1 = bitcast_ln146_fu_1117_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_664_p1 = bitcast_ln145_fu_1070_p1;
    end else begin
        grp_fu_664_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage15_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_668_opcode = 2'd1;
    end else if ((((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_668_opcode = 2'd0;
    end else begin
        grp_fu_668_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_668_p0 = c0_x_15_reg_1807;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_668_p0 = c0_x_7_reg_1732;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_668_p0 = c0_x_8_reg_1700;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_668_p0 = c0_x_14_reg_1552;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_668_p0 = c0_x_14_fu_1036_p1;
    end else begin
        grp_fu_668_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_668_p1 = add13_reg_1785;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_668_p1 = sub4_reg_1795;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_668_p1 = reg_790;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_668_p1 = bitcast_ln138_reg_1568;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_668_p1 = bitcast_ln138_fu_1056_p1;
    end else begin
        grp_fu_668_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage15_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_672_opcode = 2'd1;
    end else if ((((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_672_opcode = 2'd0;
    end else begin
        grp_fu_672_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_672_p0 = c0_y_15_reg_1812;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_672_p0 = c0_y_7_reg_1738;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_672_p0 = c0_y_8_reg_1706;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_672_p0 = c0_y_14_reg_1584;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_672_p0 = c0_y_14_fu_1066_p1;
    end else begin
        grp_fu_672_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_672_p1 = add14_reg_1790;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_672_p1 = sub6_reg_1801;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_672_p1 = reg_798;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_672_p1 = bitcast_ln147_reg_1600;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_672_p1 = bitcast_ln147_fu_1076_p1;
    end else begin
        grp_fu_672_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_684_p0 = data_x_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_684_p0 = reg_732;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_684_p0 = reg_806;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_684_p0 = reg_774;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_684_p0 = conv_i_reg_1605;
    end else begin
        grp_fu_684_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_684_p1 = phi_x_reg_1849;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_684_p1 = 64'd4604544271108800512;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_684_p1 = 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_684_p1 = 64'd13842132293033989956;
    end else begin
        grp_fu_684_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_690_p0 = data_y_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_690_p0 = reg_739;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_690_p0 = reg_813;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_690_p0 = reg_779;
    end else begin
        grp_fu_690_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_690_p1 = phi_y_reg_1855;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_690_p1 = 64'd4604544271108800512;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_690_p1 = 64'd0;
    end else begin
        grp_fu_690_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_695_p0 = data_x_q0;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_695_p0 = reg_826;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_695_p0 = reg_732;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_695_p0 = reg_784;
    end else begin
        grp_fu_695_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_695_p1 = phi_y_reg_1855;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_695_p1 = conv2_i_reg_1531;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_695_p1 = 64'd4604544271108800512;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_695_p1 = 64'd4566650022153682944;
    end else begin
        grp_fu_695_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_703_p0 = data_y_q0;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_703_p0 = reg_739;
    end else begin
        grp_fu_703_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_703_p1 = phi_x_reg_1849;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_703_p1 = 64'd4604544271108800512;
    end else begin
        grp_fu_703_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_712_p0 = twiddles8_reversed8_q0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_712_p0 = zext_ln153_fu_972_p1;
        end else begin
            grp_fu_712_p0 = 'bx;
        end
    end else begin
        grp_fu_712_p0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln128_reg_1420 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_sin_or_cos_double_s_fu_632_do_cos = 1'd0;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            grp_sin_or_cos_double_s_fu_632_do_cos = 1'd1;
        end else begin
            grp_sin_or_cos_double_s_fu_632_do_cos = 'bx;
        end
    end else begin
        grp_sin_or_cos_double_s_fu_632_do_cos = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        twiddles8_reversed8_ce0 = 1'b1;
    end else begin
        twiddles8_reversed8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            work_x_address0 = zext_ln135_fu_1099_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            work_x_address0 = zext_ln137_fu_1050_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            work_x_address0 = zext_ln138_fu_1012_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            work_x_address0 = zext_ln134_fu_962_p1;
        end else begin
            work_x_address0 = 'bx;
        end
    end else begin
        work_x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            work_x_address1 = zext_ln128_fu_1081_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            work_x_address1 = zext_ln133_fu_1030_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            work_x_address1 = zext_ln136_fu_1003_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            work_x_address1 = zext_ln132_fu_952_p1;
        end else begin
            work_x_address1 = 'bx;
        end
    end else begin
        work_x_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        work_x_ce0 = 1'b1;
    end else begin
        work_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        work_x_ce1 = 1'b1;
    end else begin
        work_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            work_y_address0 = zext_ln135_fu_1099_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            work_y_address0 = zext_ln137_fu_1050_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            work_y_address0 = zext_ln138_fu_1012_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            work_y_address0 = zext_ln134_fu_962_p1;
        end else begin
            work_y_address0 = 'bx;
        end
    end else begin
        work_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            work_y_address1 = zext_ln128_fu_1081_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            work_y_address1 = zext_ln133_fu_1030_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            work_y_address1 = zext_ln136_fu_1003_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            work_y_address1 = zext_ln132_fu_952_p1;
        end else begin
            work_y_address1 = 'bx;
        end
    end else begin
        work_y_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        work_y_ce0 = 1'b1;
    end else begin
        work_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        work_y_ce1 = 1'b1;
    end else begin
        work_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage12) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln128_1_fu_932_p2 = (ap_sig_allocacmp_tid_load + 7'd1);

assign add_ln128_fu_900_p2 = (ap_sig_allocacmp_indvar_flatten_load + 9'd1);

assign add_ln136_fu_997_p2 = ($signed(zext_ln128_1_fu_994_p1) + $signed(9'd320));

assign add_ln28_fu_1265_p2 = (select_ln115_reg_1428 + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1489 = ((icmp_ln128_reg_1420 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage16;

assign bitcast_ln135_fu_1129_p1 = work_x_q0;

assign bitcast_ln136_fu_1040_p1 = work_x_q1;

assign bitcast_ln137_fu_1105_p1 = work_x_q0;

assign bitcast_ln138_fu_1056_p1 = work_x_q0;

assign bitcast_ln144_fu_1141_p1 = work_y_q0;

assign bitcast_ln145_fu_1070_p1 = work_y_q1;

assign bitcast_ln146_fu_1117_p1 = work_y_q0;

assign bitcast_ln147_fu_1076_p1 = work_y_q0;

assign bitcast_ln150_10_fu_1193_p1 = reg_752;

assign bitcast_ln150_11_fu_1203_p1 = xor_ln150_5_fu_1197_p2;

assign bitcast_ln150_12_fu_1237_p1 = reg_779;

assign bitcast_ln150_13_fu_1257_p1 = xor_ln150_6_reg_1744;

assign bitcast_ln150_14_fu_1247_p1 = reg_774;

assign bitcast_ln150_15_fu_1261_p1 = xor_ln150_7_reg_1749;

assign bitcast_ln150_16_fu_1294_p1 = reg_739;

assign bitcast_ln150_17_fu_1314_p1 = xor_ln150_8_reg_1829;

assign bitcast_ln150_18_fu_1304_p1 = reg_732;

assign bitcast_ln150_19_fu_1318_p1 = xor_ln150_9_reg_1834;

assign bitcast_ln150_1_fu_1157_p1 = xor_ln150_fu_1151_p2;

assign bitcast_ln150_2_fu_1162_p1 = reg_732;

assign bitcast_ln150_3_fu_1172_p1 = xor_ln150_1_fu_1166_p2;

assign bitcast_ln150_4_fu_1209_p1 = reg_779;

assign bitcast_ln150_5_fu_1229_p1 = xor_ln150_2_reg_1712;

assign bitcast_ln150_6_fu_1219_p1 = reg_774;

assign bitcast_ln150_7_fu_1233_p1 = xor_ln150_3_reg_1717;

assign bitcast_ln150_8_fu_1177_p1 = reg_746;

assign bitcast_ln150_9_fu_1187_p1 = xor_ln150_4_fu_1181_p2;

assign bitcast_ln150_fu_1147_p1 = reg_739;

assign c0_x_12_fu_1018_p1 = work_x_load_1_reg_1491;

assign c0_x_13_fu_1086_p1 = work_x_q1;

assign c0_x_14_fu_1036_p1 = work_x_load_3_reg_1496;

assign c0_x_fu_1123_p1 = work_x_q1;

assign c0_y_12_fu_1061_p1 = work_y_load_1_reg_1511;

assign c0_y_13_fu_1111_p1 = work_y_q1;

assign c0_y_14_fu_1066_p1 = work_y_load_3_reg_1516;

assign c0_y_fu_1135_p1 = work_y_q1;

assign data_x_addr_10_reg_1866 = 64'd2;

assign data_x_addr_11_reg_1881 = 64'd3;

assign data_x_addr_12_reg_1886 = 64'd4;

assign data_x_addr_9_reg_1861 = 64'd1;

assign data_y_addr_10_reg_1876 = 64'd2;

assign data_y_addr_11_reg_1891 = 64'd3;

assign data_y_addr_12_reg_1896 = 64'd4;

assign data_y_addr_9_reg_1871 = 64'd1;

assign grp_fu_1602_p_ce = 1'b1;

assign grp_fu_1602_p_din0 = grp_fu_652_p0;

assign grp_fu_1602_p_din1 = grp_fu_652_p1;

assign grp_fu_1602_p_opcode = grp_fu_652_opcode;

assign grp_fu_1607_p_ce = 1'b1;

assign grp_fu_1607_p_din0 = grp_fu_656_p0;

assign grp_fu_1607_p_din1 = grp_fu_656_p1;

assign grp_fu_1607_p_opcode = grp_fu_656_opcode;

assign grp_fu_1612_p_ce = 1'b1;

assign grp_fu_1612_p_din0 = grp_fu_660_p0;

assign grp_fu_1612_p_din1 = grp_fu_660_p1;

assign grp_fu_1612_p_opcode = grp_fu_660_opcode;

assign grp_fu_1617_p_ce = 1'b1;

assign grp_fu_1617_p_din0 = grp_fu_664_p0;

assign grp_fu_1617_p_din1 = grp_fu_664_p1;

assign grp_fu_1617_p_opcode = grp_fu_664_opcode;

assign grp_fu_1622_p_ce = 1'b1;

assign grp_fu_1622_p_din0 = grp_fu_668_p0;

assign grp_fu_1622_p_din1 = grp_fu_668_p1;

assign grp_fu_1622_p_opcode = grp_fu_668_opcode;

assign grp_fu_1627_p_ce = 1'b1;

assign grp_fu_1627_p_din0 = grp_fu_672_p0;

assign grp_fu_1627_p_din1 = grp_fu_672_p1;

assign grp_fu_1627_p_opcode = grp_fu_672_opcode;

assign grp_fu_1650_p_ce = 1'b1;

assign grp_fu_1650_p_din0 = grp_fu_684_p0;

assign grp_fu_1650_p_din1 = grp_fu_684_p1;

assign grp_fu_1655_p_ce = 1'b1;

assign grp_fu_1655_p_din0 = grp_fu_690_p0;

assign grp_fu_1655_p_din1 = grp_fu_690_p1;

assign grp_fu_1662_p_ce = 1'b1;

assign grp_fu_1662_p_din0 = grp_fu_695_p0;

assign grp_fu_1662_p_din1 = grp_fu_695_p1;

assign grp_fu_1667_p_ce = 1'b1;

assign grp_fu_1667_p_din0 = grp_fu_703_p0;

assign grp_fu_1667_p_din1 = grp_fu_703_p1;

assign grp_sin_or_cos_double_s_fu_5138_p_ce = 1'b1;

assign grp_sin_or_cos_double_s_fu_5138_p_din1 = reg_826;

assign grp_sin_or_cos_double_s_fu_5138_p_din2 = grp_sin_or_cos_double_s_fu_632_do_cos;

assign grp_sin_or_cos_double_s_fu_5138_p_start = grp_sin_or_cos_double_s_fu_632_ap_start_reg;

assign grp_sin_or_cos_double_s_fu_632_ap_ready = grp_sin_or_cos_double_s_fu_5138_p_ready;

assign icmp_ln128_fu_894_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 9'd448) ? 1'b1 : 1'b0);

assign icmp_ln28_2_fu_1270_p2 = ((add_ln28_fu_1265_p2 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_912_p2 = ((ap_sig_allocacmp_j_load == 4'd8) ? 1'b1 : 1'b0);

assign or_ln115_fu_918_p2 = (icmp_ln28_fu_912_p2 | ap_phi_mux_first_iter_0_phi_fu_624_p4);

assign or_ln157_fu_1366_p2 = (shl_ln_reg_1774_pp0_iter1_reg | 9'd1);

assign or_ln158_fu_1322_p2 = (shl_ln_reg_1774_pp0_iter1_reg | 9'd2);

assign or_ln159_fu_1344_p2 = (shl_ln_reg_1774_pp0_iter1_reg | 9'd3);

assign or_ln160_fu_1355_p2 = (shl_ln_reg_1774_pp0_iter1_reg | 9'd4);

assign or_ln161_fu_1333_p2 = (shl_ln_reg_1774_pp0_iter1_reg | 9'd5);

assign or_ln162_fu_1377_p2 = (shl_ln_reg_1774_pp0_iter1_reg | 9'd6);

assign or_ln163_fu_1388_p2 = (shl_ln_reg_1774_pp0_iter1_reg | 9'd7);

assign select_ln115_fu_924_p3 = ((icmp_ln28_fu_912_p2[0:0] == 1'b1) ? 4'd1 : ap_sig_allocacmp_j_load);

assign select_ln128_fu_938_p3 = ((icmp_ln28_fu_912_p2[0:0] == 1'b1) ? add_ln128_1_fu_932_p2 : ap_sig_allocacmp_tid_load);

assign sext_ln134_fu_958_p1 = xor_ln132_fu_946_p2;

assign sext_ln137_fu_1046_p1 = zext_ln133_cast_fu_1023_p3;

assign sext_ln138_fu_1009_p1 = xor_ln132_reg_1441;

assign shl_ln_fu_1276_p3 = {{trunc_ln153_reg_1466}, {3'd0}};

assign trunc_ln153_fu_968_p1 = select_ln128_fu_938_p3[5:0];

assign twiddles8_reversed8_address0 = zext_ln28_fu_977_p1;

assign xor_ln132_fu_946_p2 = (select_ln128_fu_938_p3 ^ 7'd64);

assign xor_ln150_1_fu_1166_p2 = (bitcast_ln150_2_fu_1162_p1 ^ 64'd9223372036854775808);

assign xor_ln150_2_fu_1213_p2 = (bitcast_ln150_4_fu_1209_p1 ^ 64'd9223372036854775808);

assign xor_ln150_3_fu_1223_p2 = (bitcast_ln150_6_fu_1219_p1 ^ 64'd9223372036854775808);

assign xor_ln150_4_fu_1181_p2 = (bitcast_ln150_8_fu_1177_p1 ^ 64'd9223372036854775808);

assign xor_ln150_5_fu_1197_p2 = (bitcast_ln150_10_fu_1193_p1 ^ 64'd9223372036854775808);

assign xor_ln150_6_fu_1241_p2 = (bitcast_ln150_12_fu_1237_p1 ^ 64'd9223372036854775808);

assign xor_ln150_7_fu_1251_p2 = (bitcast_ln150_14_fu_1247_p1 ^ 64'd9223372036854775808);

assign xor_ln150_8_fu_1298_p2 = (bitcast_ln150_16_fu_1294_p1 ^ 64'd9223372036854775808);

assign xor_ln150_9_fu_1308_p2 = (bitcast_ln150_18_fu_1304_p1 ^ 64'd9223372036854775808);

assign xor_ln150_fu_1151_p2 = (bitcast_ln150_fu_1147_p1 ^ 64'd9223372036854775808);

assign zext_ln128_1_fu_994_p1 = select_ln128_reg_1433;

assign zext_ln128_fu_1081_p1 = select_ln128_reg_1433;

assign zext_ln132_fu_952_p1 = $unsigned(xor_ln132_fu_946_p2);

assign zext_ln133_cast_fu_1023_p3 = {{1'd1}, {select_ln128_reg_1433}};

assign zext_ln133_fu_1030_p1 = $unsigned(zext_ln133_cast_fu_1023_p3);

assign zext_ln134_fu_962_p1 = $unsigned(sext_ln134_fu_958_p1);

assign zext_ln135_cast_fu_1092_p3 = {{2'd2}, {select_ln128_reg_1433}};

assign zext_ln135_fu_1099_p1 = zext_ln135_cast_fu_1092_p3;

assign zext_ln136_fu_1003_p1 = add_ln136_fu_997_p2;

assign zext_ln137_fu_1050_p1 = $unsigned(sext_ln137_fu_1046_p1);

assign zext_ln138_fu_1012_p1 = $unsigned(sext_ln138_fu_1009_p1);

assign zext_ln153_fu_972_p1 = trunc_ln153_fu_968_p1;

assign zext_ln156_fu_1283_p1 = shl_ln_fu_1276_p3;

assign zext_ln157_fu_1371_p1 = or_ln157_fu_1366_p2;

assign zext_ln158_fu_1327_p1 = or_ln158_fu_1322_p2;

assign zext_ln159_fu_1349_p1 = or_ln159_fu_1344_p2;

assign zext_ln160_fu_1360_p1 = or_ln160_fu_1355_p2;

assign zext_ln161_fu_1338_p1 = or_ln161_fu_1333_p2;

assign zext_ln162_fu_1382_p1 = or_ln162_fu_1377_p2;

assign zext_ln163_fu_1393_p1 = or_ln163_fu_1388_p2;

assign zext_ln28_fu_977_p1 = select_ln115_fu_924_p3;

always @ (posedge ap_clk) begin
    shl_ln_reg_1774[2:0] <= 3'b000;
    shl_ln_reg_1774_pp0_iter1_reg[2:0] <= 3'b000;
end

endmodule //fft1D_512_fft1D_512_Pipeline_loop1_twiddles
