
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v' to AST representation.
Generating RTLIL representation for module `\output_logic'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: output_logic        
Automatically selected output_logic as design top module.

2.2. Analyzing design hierarchy..
Top module:  \output_logic

2.3. Analyzing design hierarchy..
Top module:  \output_logic
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6 in module output_logic.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
     1/20: $0\c_data_out_15[127:0]
     2/20: $0\c_data_out_14[127:0]
     3/20: $0\c_data_out_13[127:0]
     4/20: $0\c_data_out_12[127:0]
     5/20: $0\c_data_out_11[127:0]
     6/20: $0\c_data_out_10[127:0]
     7/20: $0\c_data_out_9[127:0]
     8/20: $0\c_data_out_8[127:0]
     9/20: $0\c_data_out_7[127:0]
    10/20: $0\c_data_out_6[127:0]
    11/20: $0\c_data_out_5[127:0]
    12/20: $0\c_data_out_4[127:0]
    13/20: $0\c_data_out_3[127:0]
    14/20: $0\c_data_out_2[127:0]
    15/20: $0\c_data_out_1[127:0]
    16/20: $0\counter[31:0]
    17/20: $0\start_capturing_c_data[0:0]
    18/20: $0\c_data_available[0:0]
    19/20: $0\c_addr[9:0]
    20/20: $0\c_data_out[127:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\output_logic.\c_data_out' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$292' with positive edge clock.
Creating register for signal `\output_logic.\c_addr' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$293' with positive edge clock.
Creating register for signal `\output_logic.\c_data_available' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$294' with positive edge clock.
Creating register for signal `\output_logic.\start_capturing_c_data' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$295' with positive edge clock.
Creating register for signal `\output_logic.\counter' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$296' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_1' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$297' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_2' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$298' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_3' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$299' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_4' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$300' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_5' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$301' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_6' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$302' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_7' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$303' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_8' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$304' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_9' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$305' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_10' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$306' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_11' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$307' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_12' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$308' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_13' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$309' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_14' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$310' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_15' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
  created $dff cell `$procdff$311' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
Removing empty process `output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v:632$6'.
Cleaned up 5 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_logic.
<suppressed ~1 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_logic.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_logic'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \output_logic.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_logic'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$311 ($dff) from module output_logic (D = $procmux$26_Y, Q = \c_data_out_15, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$312 ($sdff) from module output_logic (D = $procmux$26_Y, Q = \c_data_out_15).
Adding SRST signal on $procdff$307 ($dff) from module output_logic (D = $procmux$82_Y, Q = \c_data_out_11, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$316 ($sdff) from module output_logic (D = $procmux$82_Y, Q = \c_data_out_11).
Adding SRST signal on $procdff$308 ($dff) from module output_logic (D = $procmux$68_Y, Q = \c_data_out_12, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$320 ($sdff) from module output_logic (D = $procmux$68_Y, Q = \c_data_out_12).
Adding SRST signal on $procdff$309 ($dff) from module output_logic (D = $procmux$54_Y, Q = \c_data_out_13, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$324 ($sdff) from module output_logic (D = $procmux$54_Y, Q = \c_data_out_13).
Adding SRST signal on $procdff$310 ($dff) from module output_logic (D = $procmux$40_Y, Q = \c_data_out_14, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$328 ($sdff) from module output_logic (D = $procmux$40_Y, Q = \c_data_out_14).
Adding SRST signal on $procdff$292 ($dff) from module output_logic (D = $procmux$287_Y, Q = \c_data_out, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$332 ($sdff) from module output_logic (D = $procmux$287_Y, Q = \c_data_out).
Adding EN signal on $procdff$293 ($dff) from module output_logic (D = $procmux$276_Y, Q = \c_addr).
Adding SRST signal on $procdff$294 ($dff) from module output_logic (D = $procmux$259_Y, Q = \c_data_available, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$339 ($sdff) from module output_logic (D = $procmux$259_Y, Q = \c_data_available).
Adding SRST signal on $procdff$295 ($dff) from module output_logic (D = $procmux$245_Y, Q = \start_capturing_c_data, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$347 ($sdff) from module output_logic (D = $procmux$245_Y, Q = \start_capturing_c_data).
Adding SRST signal on $procdff$296 ($dff) from module output_logic (D = $procmux$236_Y, Q = \counter, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$351 ($sdff) from module output_logic (D = $procmux$236_Y, Q = \counter).
Adding SRST signal on $procdff$297 ($dff) from module output_logic (D = $procmux$222_Y, Q = \c_data_out_1, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$361 ($sdff) from module output_logic (D = $procmux$222_Y, Q = \c_data_out_1).
Adding SRST signal on $procdff$298 ($dff) from module output_logic (D = $procmux$208_Y, Q = \c_data_out_2, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$365 ($sdff) from module output_logic (D = $procmux$208_Y, Q = \c_data_out_2).
Adding SRST signal on $procdff$299 ($dff) from module output_logic (D = $procmux$194_Y, Q = \c_data_out_3, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$369 ($sdff) from module output_logic (D = $procmux$194_Y, Q = \c_data_out_3).
Adding SRST signal on $procdff$300 ($dff) from module output_logic (D = $procmux$180_Y, Q = \c_data_out_4, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$373 ($sdff) from module output_logic (D = $procmux$180_Y, Q = \c_data_out_4).
Adding SRST signal on $procdff$301 ($dff) from module output_logic (D = $procmux$166_Y, Q = \c_data_out_5, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$377 ($sdff) from module output_logic (D = $procmux$166_Y, Q = \c_data_out_5).
Adding SRST signal on $procdff$302 ($dff) from module output_logic (D = $procmux$152_Y, Q = \c_data_out_6, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$381 ($sdff) from module output_logic (D = $procmux$152_Y, Q = \c_data_out_6).
Adding SRST signal on $procdff$303 ($dff) from module output_logic (D = $procmux$138_Y, Q = \c_data_out_7, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$385 ($sdff) from module output_logic (D = $procmux$138_Y, Q = \c_data_out_7).
Adding SRST signal on $procdff$304 ($dff) from module output_logic (D = $procmux$124_Y, Q = \c_data_out_8, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$389 ($sdff) from module output_logic (D = $procmux$124_Y, Q = \c_data_out_8).
Adding SRST signal on $procdff$305 ($dff) from module output_logic (D = $procmux$110_Y, Q = \c_data_out_9, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$393 ($sdff) from module output_logic (D = $procmux$110_Y, Q = \c_data_out_9).
Adding SRST signal on $procdff$306 ($dff) from module output_logic (D = $procmux$96_Y, Q = \c_data_out_10, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$397 ($sdff) from module output_logic (D = $procmux$96_Y, Q = \c_data_out_10).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_logic..
Removed 19 unused cells and 143 unused wires.
<suppressed ~20 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_logic.
<suppressed ~20 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \output_logic.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_logic'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_logic..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_logic.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \output_logic.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_logic'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_logic..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_logic.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== output_logic ===

   Number of wires:                382
   Number of wire bits:          12862
   Number of public wires:         287
   Number of public wire bits:    4316
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     $add                           80
     $dffe                          10
     $eq                            32
     $ge                            32
     $mux                         8376
     $ne                             5
     $not                            1
     $or                             1
     $reduce_and                     5
     $reduce_bool                   11
     $sdffe                       2082
     $sub                           80

End of script. Logfile hash: ae19e86e4a, CPU: user 0.69s system 0.01s, MEM: 23.62 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 38% 3x opt_dff (0 sec), 17% 3x opt_clean (0 sec), ...
