{"vcs1":{"timestamp_begin":1760942657.320419162, "rt":1.60, "ut":1.02, "st":0.17}}
{"vcselab":{"timestamp_begin":1760942658.981314436, "rt":0.63, "ut":0.23, "st":0.09}}
{"link":{"timestamp_begin":1760942659.660135412, "rt":0.23, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760942656.925214695}
{"VCS_COMP_START_TIME": 1760942656.925214695}
{"VCS_COMP_END_TIME": 1760942664.000432992}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb.sv -debug_access+all -full64 -debug_region+cell +memcbk -f /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src/rtl_sim.f +incdir+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./include+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/prog1 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 372332}}
{"vcselab": {"peak_mem": 247084}}
