// Seed: 1547231118
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  uwire id_2,
    output wor   id_3,
    output wor   id_4,
    output uwire id_5,
    input  uwire id_6
);
  tri id_8;
  assign id_8 = 1;
  module_2(
      id_5, id_5, id_6, id_5, id_6, id_6, id_1
  );
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    output tri0  id_2
);
  assign id_1 = 1;
  assign id_1 = 1;
  module_0(
      id_0, id_0, id_0, id_1, id_2, id_1, id_0
  );
  wire id_4, id_5;
endmodule
module module_2 (
    output tri0 id_0,
    output supply1 id_1,
    input wand id_2,
    output uwire id_3
    , id_8,
    input wand id_4,
    input supply0 id_5,
    input tri id_6
);
  wire id_9;
  assign id_3 = 1 == 1;
endmodule
