ARM GAS  /tmp/ccY03Ayu.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"system_gd32f1x0.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemInit,"ax",%progbits
  16              		.align	1
  17              		.global	SystemInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	SystemInit:
  25              	.LFB56:
  26              		.file 1 "Drivers/CMSIS/Source/system_gd32f1x0.c"
   1:Drivers/CMSIS/Source/system_gd32f1x0.c **** /*!
   2:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \file  system_gd32f1x0.c
   3:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \brief CMSIS Cortex-M3 Device Peripheral Access Layer Source File for
   4:Drivers/CMSIS/Source/system_gd32f1x0.c ****            GD32F1x0 Device Series
   5:Drivers/CMSIS/Source/system_gd32f1x0.c **** */
   6:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
   7:Drivers/CMSIS/Source/system_gd32f1x0.c **** /* Copyright (c) 2012 ARM LIMITED
   8:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
   9:Drivers/CMSIS/Source/system_gd32f1x0.c ****    All rights reserved.
  10:Drivers/CMSIS/Source/system_gd32f1x0.c ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Source/system_gd32f1x0.c ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Source/system_gd32f1x0.c ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Source/system_gd32f1x0.c ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Source/system_gd32f1x0.c ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Source/system_gd32f1x0.c ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Source/system_gd32f1x0.c ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Source/system_gd32f1x0.c ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Source/system_gd32f1x0.c ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Source/system_gd32f1x0.c ****      specific prior written permission.
  20:Drivers/CMSIS/Source/system_gd32f1x0.c ****    *
  21:Drivers/CMSIS/Source/system_gd32f1x0.c ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Source/system_gd32f1x0.c ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Source/system_gd32f1x0.c ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Source/system_gd32f1x0.c ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Source/system_gd32f1x0.c ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Source/system_gd32f1x0.c ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Source/system_gd32f1x0.c ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Source/system_gd32f1x0.c ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Source/system_gd32f1x0.c ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Source/system_gd32f1x0.c ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Source/system_gd32f1x0.c ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Source/system_gd32f1x0.c ****    ---------------------------------------------------------------------------*/
ARM GAS  /tmp/ccY03Ayu.s 			page 2


  33:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
  34:Drivers/CMSIS/Source/system_gd32f1x0.c **** /* This file refers the CMSIS standard, some adjustments are made according to GigaDevice chips */
  35:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
  36:Drivers/CMSIS/Source/system_gd32f1x0.c **** #include "gd32f1x0.h"
  37:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
  38:Drivers/CMSIS/Source/system_gd32f1x0.c **** /* system frequency define */
  39:Drivers/CMSIS/Source/system_gd32f1x0.c **** #define __IRC8M           (IRC8M_VALUE)            /* internal 8 MHz RC oscillator frequency */
  40:Drivers/CMSIS/Source/system_gd32f1x0.c **** #define __HXTAL           (HXTAL_VALUE)            /* high speed crystal oscillator frequency */
  41:Drivers/CMSIS/Source/system_gd32f1x0.c **** #define __SYS_OSC_CLK     (__IRC8M)                /* main oscillator frequency */
  42:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
  43:Drivers/CMSIS/Source/system_gd32f1x0.c **** /* select a system clock by uncommenting the following line */
  44:Drivers/CMSIS/Source/system_gd32f1x0.c **** //#define __SYSTEM_CLOCK_8M_HXTAL              (__HXTAL)
  45:Drivers/CMSIS/Source/system_gd32f1x0.c **** //#define __SYSTEM_CLOCK_8M_IRC8M              (__IRC8M)
  46:Drivers/CMSIS/Source/system_gd32f1x0.c **** //#define __SYSTEM_CLOCK_72M_PLL_HXTAL         (uint32_t)(72000000)
  47:Drivers/CMSIS/Source/system_gd32f1x0.c **** #define __SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2    (uint32_t)(72000000)
  48:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
  49:Drivers/CMSIS/Source/system_gd32f1x0.c **** #define SEL_IRC8M       0x00
  50:Drivers/CMSIS/Source/system_gd32f1x0.c **** #define SEL_HXTAL       0x01
  51:Drivers/CMSIS/Source/system_gd32f1x0.c **** #define SEL_PLL         0x02
  52:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
  53:Drivers/CMSIS/Source/system_gd32f1x0.c **** /* set the system clock frequency and declare the system clock configuration function */
  54:Drivers/CMSIS/Source/system_gd32f1x0.c **** #ifdef __SYSTEM_CLOCK_8M_HXTAL
  55:Drivers/CMSIS/Source/system_gd32f1x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_8M_HXTAL;
  56:Drivers/CMSIS/Source/system_gd32f1x0.c **** static void system_clock_8m_hxtal(void);
  57:Drivers/CMSIS/Source/system_gd32f1x0.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_HXTAL)
  58:Drivers/CMSIS/Source/system_gd32f1x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_HXTAL;
  59:Drivers/CMSIS/Source/system_gd32f1x0.c **** static void system_clock_72m_hxtal(void);
  60:Drivers/CMSIS/Source/system_gd32f1x0.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2)
  61:Drivers/CMSIS/Source/system_gd32f1x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2;
  62:Drivers/CMSIS/Source/system_gd32f1x0.c **** static void system_clock_72m_irc8m(void);
  63:Drivers/CMSIS/Source/system_gd32f1x0.c **** #else
  64:Drivers/CMSIS/Source/system_gd32f1x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_8M_IRC8M;
  65:Drivers/CMSIS/Source/system_gd32f1x0.c **** static void system_clock_8m_irc8m(void);
  66:Drivers/CMSIS/Source/system_gd32f1x0.c **** #endif /* __SYSTEM_CLOCK_8M_HXTAL */
  67:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
  68:Drivers/CMSIS/Source/system_gd32f1x0.c **** /* configure the system clock */
  69:Drivers/CMSIS/Source/system_gd32f1x0.c **** static void system_clock_config(void);
  70:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
  71:Drivers/CMSIS/Source/system_gd32f1x0.c **** /*!
  72:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \brief      setup the microcontroller system, initialize the system
  73:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \param[in]  none
  74:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \param[out] none
  75:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \retval     none
  76:Drivers/CMSIS/Source/system_gd32f1x0.c **** */
  77:Drivers/CMSIS/Source/system_gd32f1x0.c **** void SystemInit (void)
  78:Drivers/CMSIS/Source/system_gd32f1x0.c **** {
  27              		.loc 1 78 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  79:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* enable IRC8M */
  80:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CTL0 |= RCU_CTL0_IRC8MEN;
  32              		.loc 1 80 5 view .LVU1
  33              		.loc 1 80 14 is_stmt 0 view .LVU2
  34 0000 284B     		ldr	r3, .L11
  35 0002 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccY03Ayu.s 			page 3


  36 0004 42F00102 		orr	r2, r2, #1
  37 0008 1A60     		str	r2, [r3]
  81:Drivers/CMSIS/Source/system_gd32f1x0.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)){
  38              		.loc 1 81 5 is_stmt 1 view .LVU3
  39              	.L2:
  82:Drivers/CMSIS/Source/system_gd32f1x0.c ****     }
  40              		.loc 1 82 5 discriminator 1 view .LVU4
  81:Drivers/CMSIS/Source/system_gd32f1x0.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)){
  41              		.loc 1 81 10 discriminator 1 view .LVU5
  81:Drivers/CMSIS/Source/system_gd32f1x0.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)){
  42              		.loc 1 81 18 is_stmt 0 discriminator 1 view .LVU6
  43 000a 1A68     		ldr	r2, [r3]
  81:Drivers/CMSIS/Source/system_gd32f1x0.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)){
  44              		.loc 1 81 10 discriminator 1 view .LVU7
  45 000c 9007     		lsls	r0, r2, #30
  46 000e FCD5     		bpl	.L2
  83:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* reset RCU */
  84:Drivers/CMSIS/Source/system_gd32f1x0.c **** #ifdef GD32F130_150
  85:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |\
  47              		.loc 1 85 5 is_stmt 1 view .LVU8
  48              		.loc 1 85 14 is_stmt 0 view .LVU9
  49 0010 5968     		ldr	r1, [r3, #4]
  50 0012 254A     		ldr	r2, .L11+4
  51 0014 0A40     		ands	r2, r2, r1
  52 0016 5A60     		str	r2, [r3, #4]
  86:Drivers/CMSIS/Source/system_gd32f1x0.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_CKOUTSEL | RCU_CFG0_CKOUTDIV | RCU_CFG0_PLLDV);
  87:Drivers/CMSIS/Source/system_gd32f1x0.c **** #elif defined (GD32F170_190)
  88:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |\
  89:Drivers/CMSIS/Source/system_gd32f1x0.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_CKOUT0DIV | RCU_CFG0_PLLDV);
  90:Drivers/CMSIS/Source/system_gd32f1x0.c **** #endif /* GD32F130_150 */
  91:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLDV);
  53              		.loc 1 91 5 is_stmt 1 view .LVU10
  54              		.loc 1 91 14 is_stmt 0 view .LVU11
  55 0018 5A68     		ldr	r2, [r3, #4]
  56 001a 22F00842 		bic	r2, r2, #-2013265920
  57 001e 22F47412 		bic	r2, r2, #3997696
  58 0022 5A60     		str	r2, [r3, #4]
  92:Drivers/CMSIS/Source/system_gd32f1x0.c **** #ifdef GD32F130_150
  93:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_USBDPSC);
  59              		.loc 1 93 5 is_stmt 1 view .LVU12
  60              		.loc 1 93 14 is_stmt 0 view .LVU13
  61 0024 5A68     		ldr	r2, [r3, #4]
  62 0026 22F44002 		bic	r2, r2, #12582912
  63 002a 5A60     		str	r2, [r3, #4]
  94:Drivers/CMSIS/Source/system_gd32f1x0.c **** #endif /* GD32F130_150 */
  95:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CTL0 &= ~(RCU_CTL0_HXTALEN | RCU_CTL0_CKMEN | RCU_CTL0_PLLEN | RCU_CTL0_HXTALBPS);
  64              		.loc 1 95 5 is_stmt 1 view .LVU14
  65              		.loc 1 95 14 is_stmt 0 view .LVU15
  66 002c 1A68     		ldr	r2, [r3]
  67 002e 22F08672 		bic	r2, r2, #17563648
  68 0032 22F48032 		bic	r2, r2, #65536
  69 0036 1A60     		str	r2, [r3]
  96:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG1 &= ~RCU_CFG1_HXTALPREDV;
  70              		.loc 1 96 5 is_stmt 1 view .LVU16
  71              		.loc 1 96 14 is_stmt 0 view .LVU17
  72 0038 DA6A     		ldr	r2, [r3, #44]
  73 003a 22F00F02 		bic	r2, r2, #15
ARM GAS  /tmp/ccY03Ayu.s 			page 4


  74 003e DA62     		str	r2, [r3, #44]
  97:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG2 &= ~(RCU_CFG2_USART0SEL | RCU_CFG2_CECSEL | RCU_CFG2_ADCSEL);
  75              		.loc 1 97 5 is_stmt 1 view .LVU18
  76              		.loc 1 97 14 is_stmt 0 view .LVU19
  77 0040 1A6B     		ldr	r2, [r3, #48]
  78 0042 22F4A172 		bic	r2, r2, #322
  79 0046 22F00102 		bic	r2, r2, #1
  80 004a 1A63     		str	r2, [r3, #48]
  98:Drivers/CMSIS/Source/system_gd32f1x0.c **** #ifdef GD32F130_150
  99:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CTL1 &= ~RCU_CTL1_IRC14MEN;
  81              		.loc 1 99 5 is_stmt 1 view .LVU20
  82              		.loc 1 99 14 is_stmt 0 view .LVU21
  83 004c 5A6B     		ldr	r2, [r3, #52]
  84 004e 22F00102 		bic	r2, r2, #1
  85 0052 5A63     		str	r2, [r3, #52]
 100:Drivers/CMSIS/Source/system_gd32f1x0.c **** #elif defined (GD32F170_190)
 101:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
 102:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CTL1 &= ~RCU_CTL1_IRC28MEN;
 103:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG3 &= ~RCU_CFG3_CKOUT1SRC;
 104:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG3 &= ~RCU_CFG3_CKOUT1DIV;
 105:Drivers/CMSIS/Source/system_gd32f1x0.c **** #endif /* GD32F130_150 */
 106:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_INT = 0x00000000U;
  86              		.loc 1 106 5 is_stmt 1 view .LVU22
  87              		.loc 1 106 13 is_stmt 0 view .LVU23
  88 0054 0022     		movs	r2, #0
  89 0056 9A60     		str	r2, [r3, #8]
 107:Drivers/CMSIS/Source/system_gd32f1x0.c ****     
 108:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* configure system clock */
 109:Drivers/CMSIS/Source/system_gd32f1x0.c ****     system_clock_config();
  90              		.loc 1 109 5 is_stmt 1 view .LVU24
  91              	.LBB8:
  92              	.LBI8:
 110:Drivers/CMSIS/Source/system_gd32f1x0.c **** }
 111:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 112:Drivers/CMSIS/Source/system_gd32f1x0.c **** /*!
 113:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \brief      configure the system clock
 114:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \param[in]  none
 115:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \param[out] none
 116:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \retval     none
 117:Drivers/CMSIS/Source/system_gd32f1x0.c **** */
 118:Drivers/CMSIS/Source/system_gd32f1x0.c **** static void system_clock_config(void)
  93              		.loc 1 118 13 view .LVU25
  94              	.LBE8:
 119:Drivers/CMSIS/Source/system_gd32f1x0.c **** {
 120:Drivers/CMSIS/Source/system_gd32f1x0.c **** #ifdef __SYSTEM_CLOCK_8M_HXTAL
 121:Drivers/CMSIS/Source/system_gd32f1x0.c ****     system_clock_8m_hxtal();
 122:Drivers/CMSIS/Source/system_gd32f1x0.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_HXTAL)
 123:Drivers/CMSIS/Source/system_gd32f1x0.c ****     system_clock_72m_hxtal();
 124:Drivers/CMSIS/Source/system_gd32f1x0.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2)
 125:Drivers/CMSIS/Source/system_gd32f1x0.c ****     system_clock_72m_irc8m();
  95              		.loc 1 125 5 view .LVU26
  96              	.LBB11:
  97              	.LBB9:
  98              	.LBI9:
 126:Drivers/CMSIS/Source/system_gd32f1x0.c **** #else
 127:Drivers/CMSIS/Source/system_gd32f1x0.c ****     system_clock_8m_irc8m();
 128:Drivers/CMSIS/Source/system_gd32f1x0.c **** #endif /* __SYSTEM_CLOCK_8M_HXTAL */
ARM GAS  /tmp/ccY03Ayu.s 			page 5


 129:Drivers/CMSIS/Source/system_gd32f1x0.c **** }
 130:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 131:Drivers/CMSIS/Source/system_gd32f1x0.c **** #ifdef __SYSTEM_CLOCK_8M_HXTAL
 132:Drivers/CMSIS/Source/system_gd32f1x0.c **** /*!
 133:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \brief      configure the system clock to 8M by HXTAL
 134:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \param[in]  none
 135:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \param[out] none
 136:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \retval     none
 137:Drivers/CMSIS/Source/system_gd32f1x0.c **** */
 138:Drivers/CMSIS/Source/system_gd32f1x0.c **** static void system_clock_8m_hxtal(void)
 139:Drivers/CMSIS/Source/system_gd32f1x0.c **** {
 140:Drivers/CMSIS/Source/system_gd32f1x0.c ****     uint32_t timeout = 0;
 141:Drivers/CMSIS/Source/system_gd32f1x0.c ****     
 142:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* enable HXTAL */
 143:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CTL0 |= RCU_CTL0_HXTALEN;
 144:Drivers/CMSIS/Source/system_gd32f1x0.c ****     
 145:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 146:Drivers/CMSIS/Source/system_gd32f1x0.c ****     while((0 == (RCU_CTL0 & RCU_CTL0_HXTALSTB)) && (HXTAL_STARTUP_TIMEOUT != timeout++));
 147:Drivers/CMSIS/Source/system_gd32f1x0.c ****     
 148:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* if fail */
 149:Drivers/CMSIS/Source/system_gd32f1x0.c ****     if(0 == (RCU_CTL0 & RCU_CTL0_HXTALSTB))
 150:Drivers/CMSIS/Source/system_gd32f1x0.c ****         return;
 151:Drivers/CMSIS/Source/system_gd32f1x0.c ****     
 152:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* HXTAL is stable */
 153:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* AHB = SYSCLK */
 154:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 155:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* APB2 = AHB */
 156:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 157:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* APB1 = AHB */
 158:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV1;
 159:Drivers/CMSIS/Source/system_gd32f1x0.c ****     
 160:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* select HXTAL as system clock */
 161:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 162:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_HXTAL;
 163:Drivers/CMSIS/Source/system_gd32f1x0.c ****     
 164:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* wait until HXTAL is selected as system clock */
 165:Drivers/CMSIS/Source/system_gd32f1x0.c ****     while(0 == (RCU_CFG0 & RCU_SCSS_HXTAL));
 166:Drivers/CMSIS/Source/system_gd32f1x0.c **** }
 167:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 168:Drivers/CMSIS/Source/system_gd32f1x0.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_HXTAL)
 169:Drivers/CMSIS/Source/system_gd32f1x0.c **** /*!
 170:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \brief      configure the system clock to 72M by PLL which selects HXTAL as its clock source
 171:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \param[in]  none
 172:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \param[out] none
 173:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \retval     none
 174:Drivers/CMSIS/Source/system_gd32f1x0.c **** */
 175:Drivers/CMSIS/Source/system_gd32f1x0.c **** static void system_clock_72m_hxtal(void)
 176:Drivers/CMSIS/Source/system_gd32f1x0.c **** {
 177:Drivers/CMSIS/Source/system_gd32f1x0.c ****     uint32_t timeout = 0U;
 178:Drivers/CMSIS/Source/system_gd32f1x0.c ****     uint32_t stab_flag = 0U;
 179:Drivers/CMSIS/Source/system_gd32f1x0.c ****     
 180:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* enable HXTAL */
 181:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CTL0 |= RCU_CTL0_HXTALEN;
 182:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 183:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 184:Drivers/CMSIS/Source/system_gd32f1x0.c ****     do{
 185:Drivers/CMSIS/Source/system_gd32f1x0.c ****         timeout++;
ARM GAS  /tmp/ccY03Ayu.s 			page 6


 186:Drivers/CMSIS/Source/system_gd32f1x0.c ****         stab_flag = (RCU_CTL0 & RCU_CTL0_HXTALSTB);
 187:Drivers/CMSIS/Source/system_gd32f1x0.c ****     }
 188:Drivers/CMSIS/Source/system_gd32f1x0.c ****     while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 189:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 190:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* if fail */
 191:Drivers/CMSIS/Source/system_gd32f1x0.c ****     if(0U == (RCU_CTL0 & RCU_CTL0_HXTALSTB)){
 192:Drivers/CMSIS/Source/system_gd32f1x0.c ****         return;
 193:Drivers/CMSIS/Source/system_gd32f1x0.c ****     }
 194:Drivers/CMSIS/Source/system_gd32f1x0.c ****     
 195:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* HXTAL is stable */
 196:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* AHB = SYSCLK */
 197:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 198:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* APB2 = AHB */
 199:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 200:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* APB1 = AHB */
 201:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV1;
 202:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 203:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* PLL = HXTAL * 9 = 72 MHz */
 204:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLDV);
 205:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL9);
 206:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 207:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* enable PLL */
 208:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CTL0 |= RCU_CTL0_PLLEN;
 209:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 210:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* wait until PLL is stable */
 211:Drivers/CMSIS/Source/system_gd32f1x0.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_PLLSTB)){
 212:Drivers/CMSIS/Source/system_gd32f1x0.c ****     }
 213:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 214:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* select PLL as system clock */
 215:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 216:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 217:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 218:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* wait until PLL is selected as system clock */
 219:Drivers/CMSIS/Source/system_gd32f1x0.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 220:Drivers/CMSIS/Source/system_gd32f1x0.c ****     }
 221:Drivers/CMSIS/Source/system_gd32f1x0.c **** }
 222:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 223:Drivers/CMSIS/Source/system_gd32f1x0.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2)
 224:Drivers/CMSIS/Source/system_gd32f1x0.c **** /*!
 225:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \brief      configure the system clock to 72M by PLL which selects IRC8M/2 as its clock source
 226:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \param[in]  none
 227:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \param[out] none
 228:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \retval     none
 229:Drivers/CMSIS/Source/system_gd32f1x0.c **** */
 230:Drivers/CMSIS/Source/system_gd32f1x0.c **** static void system_clock_72m_irc8m(void)
  99              		.loc 1 230 13 view .LVU27
 100              	.LBB10:
 231:Drivers/CMSIS/Source/system_gd32f1x0.c **** {
 232:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* AHB = SYSCLK */
 233:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 101              		.loc 1 233 5 view .LVU28
 102              		.loc 1 233 14 is_stmt 0 view .LVU29
 103 0058 5A68     		ldr	r2, [r3, #4]
 104 005a 5A60     		str	r2, [r3, #4]
 234:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* APB2 = AHB */
 235:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 105              		.loc 1 235 5 is_stmt 1 view .LVU30
ARM GAS  /tmp/ccY03Ayu.s 			page 7


 106              		.loc 1 235 14 is_stmt 0 view .LVU31
 107 005c 5A68     		ldr	r2, [r3, #4]
 108 005e 5A60     		str	r2, [r3, #4]
 236:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* APB1 = AHB */
 237:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV1;
 109              		.loc 1 237 5 is_stmt 1 view .LVU32
 110              		.loc 1 237 14 is_stmt 0 view .LVU33
 111 0060 5A68     		ldr	r2, [r3, #4]
 112 0062 5A60     		str	r2, [r3, #4]
 238:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* PLL = (IRC8M/2) * 18 = 72 MHz */
 239:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF);
 113              		.loc 1 239 5 is_stmt 1 view .LVU34
 114              		.loc 1 239 14 is_stmt 0 view .LVU35
 115 0064 5A68     		ldr	r2, [r3, #4]
 116 0066 22F00362 		bic	r2, r2, #137363456
 117 006a 22F45022 		bic	r2, r2, #851968
 118 006e 5A60     		str	r2, [r3, #4]
 240:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= (RCU_PLLSRC_IRC8M_DIV2 | RCU_PLL_MUL18);
 119              		.loc 1 240 5 is_stmt 1 view .LVU36
 120              		.loc 1 240 14 is_stmt 0 view .LVU37
 121 0070 5A68     		ldr	r2, [r3, #4]
 122 0072 42F00062 		orr	r2, r2, #134217728
 123 0076 42F48022 		orr	r2, r2, #262144
 124 007a 5A60     		str	r2, [r3, #4]
 241:Drivers/CMSIS/Source/system_gd32f1x0.c ****     
 242:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* enable PLL */
 243:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CTL0 |= RCU_CTL0_PLLEN;
 125              		.loc 1 243 5 is_stmt 1 view .LVU38
 126              		.loc 1 243 14 is_stmt 0 view .LVU39
 127 007c 1A68     		ldr	r2, [r3]
 128 007e 42F08072 		orr	r2, r2, #16777216
 129 0082 1A60     		str	r2, [r3]
 244:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 245:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* wait until PLL is stable */
 246:Drivers/CMSIS/Source/system_gd32f1x0.c ****     while(0 == (RCU_CTL0 & RCU_CTL0_PLLSTB));
 130              		.loc 1 246 5 is_stmt 1 view .LVU40
 131              	.L3:
 132              		.loc 1 246 45 view .LVU41
 133              		.loc 1 246 10 view .LVU42
 134              		.loc 1 246 17 is_stmt 0 view .LVU43
 135 0084 1A68     		ldr	r2, [r3]
 136              		.loc 1 246 10 view .LVU44
 137 0086 9101     		lsls	r1, r2, #6
 138 0088 FCD5     		bpl	.L3
 247:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 248:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* select PLL as system clock */
 249:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 139              		.loc 1 249 5 is_stmt 1 view .LVU45
 140              		.loc 1 249 14 is_stmt 0 view .LVU46
 141 008a 5A68     		ldr	r2, [r3, #4]
 142 008c 22F00302 		bic	r2, r2, #3
 143 0090 5A60     		str	r2, [r3, #4]
 250:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 144              		.loc 1 250 5 is_stmt 1 view .LVU47
 145              		.loc 1 250 14 is_stmt 0 view .LVU48
 146 0092 5A68     		ldr	r2, [r3, #4]
 147 0094 42F00202 		orr	r2, r2, #2
ARM GAS  /tmp/ccY03Ayu.s 			page 8


 148 0098 5A60     		str	r2, [r3, #4]
 251:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 252:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* wait until PLL is selected as system clock */
 253:Drivers/CMSIS/Source/system_gd32f1x0.c ****     while(0 == (RCU_CFG0 & RCU_SCSS_PLL));
 149              		.loc 1 253 5 is_stmt 1 view .LVU49
 150              	.L4:
 151              		.loc 1 253 42 view .LVU50
 152              		.loc 1 253 10 view .LVU51
 153              		.loc 1 253 17 is_stmt 0 view .LVU52
 154 009a 5A68     		ldr	r2, [r3, #4]
 155              		.loc 1 253 10 view .LVU53
 156 009c 1207     		lsls	r2, r2, #28
 157 009e FCD5     		bpl	.L4
 158              	.LBE10:
 159              	.LBE9:
 160              	.LBE11:
 110:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 161              		.loc 1 110 1 view .LVU54
 162 00a0 7047     		bx	lr
 163              	.L12:
 164 00a2 00BF     		.align	2
 165              	.L11:
 166 00a4 00100240 		.word	1073876992
 167 00a8 0C00FF08 		.word	150929420
 168              		.cfi_endproc
 169              	.LFE56:
 171              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 172              		.align	1
 173              		.global	SystemCoreClockUpdate
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 177              		.fpu softvfp
 179              	SystemCoreClockUpdate:
 180              	.LFB59:
 254:Drivers/CMSIS/Source/system_gd32f1x0.c **** }
 255:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 256:Drivers/CMSIS/Source/system_gd32f1x0.c **** #else
 257:Drivers/CMSIS/Source/system_gd32f1x0.c **** /*!
 258:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \brief      configure the system clock to 8M by IRC8M
 259:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \param[in]  none
 260:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \param[out] none
 261:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \retval     none
 262:Drivers/CMSIS/Source/system_gd32f1x0.c **** */
 263:Drivers/CMSIS/Source/system_gd32f1x0.c **** static void system_clock_8m_irc8m(void)
 264:Drivers/CMSIS/Source/system_gd32f1x0.c **** {
 265:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* AHB = SYSCLK */
 266:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 267:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* APB2 = AHB */
 268:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 269:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* APB1 = AHB */
 270:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV1;
 271:Drivers/CMSIS/Source/system_gd32f1x0.c ****     
 272:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* select IRC8M as system clock */
 273:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 274:Drivers/CMSIS/Source/system_gd32f1x0.c ****     RCU_CFG0 |= RCU_CKSYSSRC_IRC8M;
 275:Drivers/CMSIS/Source/system_gd32f1x0.c ****     
ARM GAS  /tmp/ccY03Ayu.s 			page 9


 276:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* wait until IRC8M is selected as system clock */
 277:Drivers/CMSIS/Source/system_gd32f1x0.c ****     while(0 != (RCU_CFG0 & RCU_SCSS_IRC8M));
 278:Drivers/CMSIS/Source/system_gd32f1x0.c **** }
 279:Drivers/CMSIS/Source/system_gd32f1x0.c **** #endif /* __SYSTEM_CLOCK_8M_HXTAL */
 280:Drivers/CMSIS/Source/system_gd32f1x0.c **** 
 281:Drivers/CMSIS/Source/system_gd32f1x0.c **** /*!
 282:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \brief      update the SystemCoreClock with current core clock retrieved from cpu registers
 283:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \param[in]  none
 284:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \param[out] none
 285:Drivers/CMSIS/Source/system_gd32f1x0.c ****     \retval     none
 286:Drivers/CMSIS/Source/system_gd32f1x0.c **** */
 287:Drivers/CMSIS/Source/system_gd32f1x0.c **** void SystemCoreClockUpdate (void)
 288:Drivers/CMSIS/Source/system_gd32f1x0.c **** {
 181              		.loc 1 288 1 is_stmt 1 view -0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 16
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 289:Drivers/CMSIS/Source/system_gd32f1x0.c ****     uint32_t sws = 0U;
 185              		.loc 1 289 5 view .LVU56
 186              	.LVL0:
 290:Drivers/CMSIS/Source/system_gd32f1x0.c ****     uint32_t pllmf = 0U, pllmf4 = 0U, pllsel = 0U, prediv = 0U, idx = 0U, clk_exp = 0U;
 187              		.loc 1 290 5 view .LVU57
 291:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* exponent of AHB clock divider */
 292:Drivers/CMSIS/Source/system_gd32f1x0.c ****     const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 188              		.loc 1 292 5 view .LVU58
 288:Drivers/CMSIS/Source/system_gd32f1x0.c ****     uint32_t sws = 0U;
 189              		.loc 1 288 1 is_stmt 0 view .LVU59
 190 0000 30B5     		push	{r4, r5, lr}
 191              	.LCFI0:
 192              		.cfi_def_cfa_offset 12
 193              		.cfi_offset 4, -12
 194              		.cfi_offset 5, -8
 195              		.cfi_offset 14, -4
 196 0002 85B0     		sub	sp, sp, #20
 197              	.LCFI1:
 198              		.cfi_def_cfa_offset 32
 199              		.loc 1 292 19 view .LVU60
 200 0004 6C46     		mov	r4, sp
 201 0006 1B4B     		ldr	r3, .L23
 202 0008 03F11005 		add	r5, r3, #16
 203              	.L14:
 204 000c 2246     		mov	r2, r4
 205 000e 1868     		ldr	r0, [r3]	@ unaligned
 206 0010 5968     		ldr	r1, [r3, #4]	@ unaligned
 207 0012 0833     		adds	r3, r3, #8
 208 0014 03C2     		stmia	r2!, {r0, r1}
 209 0016 AB42     		cmp	r3, r5
 210 0018 1446     		mov	r4, r2
 211 001a F7D1     		bne	.L14
 293:Drivers/CMSIS/Source/system_gd32f1x0.c ****     
 294:Drivers/CMSIS/Source/system_gd32f1x0.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 212              		.loc 1 294 5 is_stmt 1 view .LVU61
 213              		.loc 1 294 11 is_stmt 0 view .LVU62
 214 001c 164A     		ldr	r2, .L23+4
 215 001e 1749     		ldr	r1, .L23+8
 216 0020 5368     		ldr	r3, [r2, #4]
 217              	.LVL1:
ARM GAS  /tmp/ccY03Ayu.s 			page 10


 295:Drivers/CMSIS/Source/system_gd32f1x0.c ****     switch(sws){
 218              		.loc 1 295 5 is_stmt 1 view .LVU63
 294:Drivers/CMSIS/Source/system_gd32f1x0.c ****     switch(sws){
 219              		.loc 1 294 9 is_stmt 0 view .LVU64
 220 0022 C3F38103 		ubfx	r3, r3, #2, #2
 221              	.LVL2:
 222              		.loc 1 295 5 view .LVU65
 223 0026 022B     		cmp	r3, #2
 224 0028 0DD0     		beq	.L15
 296:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* IRC8M is selected as CK_SYS */
 297:Drivers/CMSIS/Source/system_gd32f1x0.c ****     case SEL_IRC8M:
 298:Drivers/CMSIS/Source/system_gd32f1x0.c ****         SystemCoreClock = IRC8M_VALUE;
 225              		.loc 1 298 9 is_stmt 1 view .LVU66
 226              		.loc 1 298 25 is_stmt 0 view .LVU67
 227 002a 154B     		ldr	r3, .L23+12
 228              	.LVL3:
 229              	.L21:
 299:Drivers/CMSIS/Source/system_gd32f1x0.c ****         break;
 300:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* HXTAL is selected as CK_SYS */
 301:Drivers/CMSIS/Source/system_gd32f1x0.c ****     case SEL_HXTAL:
 302:Drivers/CMSIS/Source/system_gd32f1x0.c ****         SystemCoreClock = HXTAL_VALUE;
 303:Drivers/CMSIS/Source/system_gd32f1x0.c ****         break;
 304:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* PLL is selected as CK_SYS */
 305:Drivers/CMSIS/Source/system_gd32f1x0.c ****     case SEL_PLL:
 306:Drivers/CMSIS/Source/system_gd32f1x0.c ****         /* get the value of PLLMF[3:0] */
 307:Drivers/CMSIS/Source/system_gd32f1x0.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
 308:Drivers/CMSIS/Source/system_gd32f1x0.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 309:Drivers/CMSIS/Source/system_gd32f1x0.c ****         /* high 16 bits */
 310:Drivers/CMSIS/Source/system_gd32f1x0.c ****         if(1U == pllmf4){
 311:Drivers/CMSIS/Source/system_gd32f1x0.c ****             pllmf += 17U;
 312:Drivers/CMSIS/Source/system_gd32f1x0.c ****         }else{
 313:Drivers/CMSIS/Source/system_gd32f1x0.c ****             pllmf += 2U;
 314:Drivers/CMSIS/Source/system_gd32f1x0.c ****         }
 315:Drivers/CMSIS/Source/system_gd32f1x0.c ****         /* PLL clock source selection, HXTAL or IRC8M/2 */
 316:Drivers/CMSIS/Source/system_gd32f1x0.c ****         pllsel = GET_BITS(RCU_CFG0, 16, 16);
 317:Drivers/CMSIS/Source/system_gd32f1x0.c ****         if(0U != pllsel){
 318:Drivers/CMSIS/Source/system_gd32f1x0.c ****             prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 319:Drivers/CMSIS/Source/system_gd32f1x0.c ****             SystemCoreClock = (HXTAL_VALUE / prediv) * pllmf;
 320:Drivers/CMSIS/Source/system_gd32f1x0.c ****         }else{
 321:Drivers/CMSIS/Source/system_gd32f1x0.c ****             SystemCoreClock = (IRC8M_VALUE >> 1) * pllmf;
 230              		.loc 1 321 29 view .LVU68
 231 002c 0B60     		str	r3, [r1]
 322:Drivers/CMSIS/Source/system_gd32f1x0.c ****         }
 323:Drivers/CMSIS/Source/system_gd32f1x0.c ****         break;
 324:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* IRC8M is selected as CK_SYS */
 325:Drivers/CMSIS/Source/system_gd32f1x0.c ****     default:
 326:Drivers/CMSIS/Source/system_gd32f1x0.c ****         SystemCoreClock = IRC8M_VALUE;
 327:Drivers/CMSIS/Source/system_gd32f1x0.c ****         break;
 328:Drivers/CMSIS/Source/system_gd32f1x0.c ****     }
 329:Drivers/CMSIS/Source/system_gd32f1x0.c ****     /* calculate AHB clock frequency */
 330:Drivers/CMSIS/Source/system_gd32f1x0.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 232              		.loc 1 330 5 is_stmt 1 view .LVU69
 233              		.loc 1 330 11 is_stmt 0 view .LVU70
 234 002e 5368     		ldr	r3, [r2, #4]
 235              	.LVL4:
 331:Drivers/CMSIS/Source/system_gd32f1x0.c ****     clk_exp = ahb_exp[idx];
 236              		.loc 1 331 5 is_stmt 1 view .LVU71
ARM GAS  /tmp/ccY03Ayu.s 			page 11


 332:Drivers/CMSIS/Source/system_gd32f1x0.c ****     SystemCoreClock >>= clk_exp;
 237              		.loc 1 332 5 view .LVU72
 330:Drivers/CMSIS/Source/system_gd32f1x0.c ****     clk_exp = ahb_exp[idx];
 238              		.loc 1 330 9 is_stmt 0 view .LVU73
 239 0030 C3F30313 		ubfx	r3, r3, #4, #4
 240              	.LVL5:
 331:Drivers/CMSIS/Source/system_gd32f1x0.c ****     clk_exp = ahb_exp[idx];
 241              		.loc 1 331 22 view .LVU74
 242 0034 1033     		adds	r3, r3, #16
 243 0036 6B44     		add	r3, sp, r3
 331:Drivers/CMSIS/Source/system_gd32f1x0.c ****     clk_exp = ahb_exp[idx];
 244              		.loc 1 331 13 view .LVU75
 245 0038 13F8102C 		ldrb	r2, [r3, #-16]	@ zero_extendqisi2
 246              		.loc 1 332 21 view .LVU76
 247 003c 0B68     		ldr	r3, [r1]
 248 003e D340     		lsrs	r3, r3, r2
 249 0040 0B60     		str	r3, [r1]
 333:Drivers/CMSIS/Source/system_gd32f1x0.c **** }
 250              		.loc 1 333 1 view .LVU77
 251 0042 05B0     		add	sp, sp, #20
 252              	.LCFI2:
 253              		.cfi_remember_state
 254              		.cfi_def_cfa_offset 12
 255              		@ sp needed
 256 0044 30BD     		pop	{r4, r5, pc}
 257              	.LVL6:
 258              	.L15:
 259              	.LCFI3:
 260              		.cfi_restore_state
 307:Drivers/CMSIS/Source/system_gd32f1x0.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 261              		.loc 1 307 9 is_stmt 1 view .LVU78
 307:Drivers/CMSIS/Source/system_gd32f1x0.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 262              		.loc 1 307 17 is_stmt 0 view .LVU79
 263 0046 5368     		ldr	r3, [r2, #4]
 308:Drivers/CMSIS/Source/system_gd32f1x0.c ****         /* high 16 bits */
 264              		.loc 1 308 18 view .LVU80
 265 0048 5068     		ldr	r0, [r2, #4]
 307:Drivers/CMSIS/Source/system_gd32f1x0.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 266              		.loc 1 307 15 view .LVU81
 267 004a C3F38343 		ubfx	r3, r3, #18, #4
 268              	.LVL7:
 308:Drivers/CMSIS/Source/system_gd32f1x0.c ****         /* high 16 bits */
 269              		.loc 1 308 9 is_stmt 1 view .LVU82
 310:Drivers/CMSIS/Source/system_gd32f1x0.c ****             pllmf += 17U;
 270              		.loc 1 310 9 view .LVU83
 310:Drivers/CMSIS/Source/system_gd32f1x0.c ****             pllmf += 17U;
 271              		.loc 1 310 11 is_stmt 0 view .LVU84
 272 004e 0401     		lsls	r4, r0, #4
 311:Drivers/CMSIS/Source/system_gd32f1x0.c ****         }else{
 273              		.loc 1 311 13 is_stmt 1 view .LVU85
 316:Drivers/CMSIS/Source/system_gd32f1x0.c ****         if(0U != pllsel){
 274              		.loc 1 316 18 is_stmt 0 view .LVU86
 275 0050 5068     		ldr	r0, [r2, #4]
 276              	.LVL8:
 311:Drivers/CMSIS/Source/system_gd32f1x0.c ****         }else{
 277              		.loc 1 311 19 view .LVU87
 278 0052 4CBF     		ite	mi
ARM GAS  /tmp/ccY03Ayu.s 			page 12


 279 0054 1133     		addmi	r3, r3, #17
 280              	.LVL9:
 313:Drivers/CMSIS/Source/system_gd32f1x0.c ****         }
 281              		.loc 1 313 13 is_stmt 1 view .LVU88
 313:Drivers/CMSIS/Source/system_gd32f1x0.c ****         }
 282              		.loc 1 313 19 is_stmt 0 view .LVU89
 283 0056 0233     		addpl	r3, r3, #2
 284              	.LVL10:
 316:Drivers/CMSIS/Source/system_gd32f1x0.c ****         if(0U != pllsel){
 285              		.loc 1 316 9 is_stmt 1 view .LVU90
 317:Drivers/CMSIS/Source/system_gd32f1x0.c ****             prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 286              		.loc 1 317 9 view .LVU91
 317:Drivers/CMSIS/Source/system_gd32f1x0.c ****             prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 287              		.loc 1 317 11 is_stmt 0 view .LVU92
 288 0058 C003     		lsls	r0, r0, #15
 289              	.LVL11:
 318:Drivers/CMSIS/Source/system_gd32f1x0.c ****             SystemCoreClock = (HXTAL_VALUE / prediv) * pllmf;
 290              		.loc 1 318 13 is_stmt 1 view .LVU93
 318:Drivers/CMSIS/Source/system_gd32f1x0.c ****             SystemCoreClock = (HXTAL_VALUE / prediv) * pllmf;
 291              		.loc 1 318 23 is_stmt 0 view .LVU94
 292 005a 49BF     		itett	mi
 293 005c D06A     		ldrmi	r0, [r2, #44]
 294              	.LVL12:
 319:Drivers/CMSIS/Source/system_gd32f1x0.c ****         }else{
 295              		.loc 1 319 13 is_stmt 1 view .LVU95
 321:Drivers/CMSIS/Source/system_gd32f1x0.c ****         }
 296              		.loc 1 321 50 is_stmt 0 view .LVU96
 297 005e 0948     		ldrpl	r0, .L23+16
 298              	.LVL13:
 318:Drivers/CMSIS/Source/system_gd32f1x0.c ****             SystemCoreClock = (HXTAL_VALUE / prediv) * pllmf;
 299              		.loc 1 318 23 view .LVU97
 300 0060 00F00F00 		andmi	r0, r0, #15
 318:Drivers/CMSIS/Source/system_gd32f1x0.c ****             SystemCoreClock = (HXTAL_VALUE / prediv) * pllmf;
 301              		.loc 1 318 20 view .LVU98
 302 0064 441C     		addmi	r4, r0, #1
 319:Drivers/CMSIS/Source/system_gd32f1x0.c ****         }else{
 303              		.loc 1 319 44 view .LVU99
 304 0066 44BF     		itt	mi
 305 0068 0548     		ldrmi	r0, .L23+12
 306 006a B0FBF4F0 		udivmi	r0, r0, r4
 321:Drivers/CMSIS/Source/system_gd32f1x0.c ****         }
 307              		.loc 1 321 13 is_stmt 1 view .LVU100
 321:Drivers/CMSIS/Source/system_gd32f1x0.c ****         }
 308              		.loc 1 321 50 is_stmt 0 view .LVU101
 309 006e 4343     		muls	r3, r0, r3
 310              	.LVL14:
 321:Drivers/CMSIS/Source/system_gd32f1x0.c ****         }
 311              		.loc 1 321 50 view .LVU102
 312 0070 DCE7     		b	.L21
 313              	.L24:
 314 0072 00BF     		.align	2
 315              	.L23:
 316 0074 00000000 		.word	.LANCHOR0
 317 0078 00100240 		.word	1073876992
 318 007c 00000000 		.word	.LANCHOR1
 319 0080 00127A00 		.word	8000000
 320 0084 00093D00 		.word	4000000
ARM GAS  /tmp/ccY03Ayu.s 			page 13


 321              		.cfi_endproc
 322              	.LFE59:
 324              		.global	SystemCoreClock
 325              		.section	.rodata
 326              		.set	.LANCHOR0,. + 0
 327              	.LC0:
 328 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 328      00000000 
 328      01020304 
 328      06
 329 000d 070809   		.ascii	"\007\010\011"
 330              		.section	.data.SystemCoreClock,"aw"
 331              		.align	2
 332              		.set	.LANCHOR1,. + 0
 335              	SystemCoreClock:
 336 0000 00A24A04 		.word	72000000
 337              		.text
 338              	.Letext0:
 339              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 340              		.file 3 "Drivers/GD32F1x0_standard_peripheral/Include/gd32f1x0_dbg.h"
 341              		.file 4 "Drivers/GD32F1x0_standard_peripheral/Include/gd32f1x0_rcu.h"
 342              		.file 5 "Drivers/CMSIS/Include/system_gd32f1x0.h"
ARM GAS  /tmp/ccY03Ayu.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_gd32f1x0.c
     /tmp/ccY03Ayu.s:16     .text.SystemInit:0000000000000000 $t
     /tmp/ccY03Ayu.s:24     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccY03Ayu.s:166    .text.SystemInit:00000000000000a4 $d
     /tmp/ccY03Ayu.s:172    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccY03Ayu.s:179    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccY03Ayu.s:316    .text.SystemCoreClockUpdate:0000000000000074 $d
     /tmp/ccY03Ayu.s:335    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccY03Ayu.s:331    .data.SystemCoreClock:0000000000000000 $d

NO UNDEFINED SYMBOLS
