EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Connector:Conn_01x01
#
DEF Connector:Conn_01x01 J 0 40 Y N 1 F N
F0 "J" 0 100 50 H V C CNN
F1 "Connector:Conn_01x01" 0 -100 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Connector*:*_??x*mm*
 Connector*:*1x??x*mm*
 Pin?Header?Straight?1X*
 Pin?Header?Angled?1X*
 Socket?Strip?Straight?1X*
 Socket?Strip?Angled?1X*
$ENDFPLIST
DRAW
S -50 5 0 -5 1 1 6 N
S -50 50 50 -50 1 1 10 f
X Pin_1 1 -200 0 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# MCU_ST_STM32:STM32L151CCTx
#
DEF MCU_ST_STM32:STM32L151CCTx U 0 40 Y Y 1 L N
F0 "U" -4000 1725 50 H V L BNN
F1 "MCU_ST_STM32:STM32L151CCTx" 4000 1725 50 H V R BNN
F2 "Housings_QFP:LQFP-48_7x7mm_Pitch0.5mm" 4000 1675 50 H I R TNN
F3 "" 0 0 50 H I C CNN
DRAW
S -4000 -1700 4000 1700 0 1 10 f
X VLCD 1 -4100 1000 100 R 50 50 1 1 W
X ADC_IN0/COMP1_INP/RTC_TAMP2/SYS_WKUP1/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIMX_IC1/TS_G1_IO1/USART2_CTS/PA0 10 4100 100 100 L 50 50 1 1 B
X ADC_IN1/COMP1_INP/OPAMP1_VINP/TIM2_CH2/TIM5_CH2/TIMX_IC2/TS_G1_IO2/USART2_RTS/PA1 11 4100 0 100 L 50 50 1 1 B
X ADC_IN2/COMP1_INP/OPAMP1_VINM/TIM2_CH3/TIM5_CH3/TIM9_CH1/TIMX_IC3/TS_G1_IO3/USART2_TX/PA2 12 4100 -100 100 L 50 50 1 1 B
X ADC_IN3/COMP1_INP/OPAMP1_VOUT/TIM2_CH4/TIM5_CH4/TIM9_CH2/TIMX_IC4/TS_G1_IO4/USART2_RX/PA3 13 4100 -200 100 L 50 50 1 1 B
X ADC_IN4/COMP1_INP/DAC_OUT1/I2S3_WS/SPI1_NSS/SPI3_NSS/TIMX_IC1/USART2_CK/PA4 14 4100 -300 100 L 50 50 1 1 B
X ADC_IN5/COMP1_INP/DAC_OUT2/SPI1_SCK/TIM2_CH1/TIM2_ETR/TIMX_IC2/PA5 15 4100 -400 100 L 50 50 1 1 B
X ADC_IN6/COMP1_INP/OPAMP2_VINP/SPI1_MISO/TIM10_CH1/TIM3_CH1/TIMX_IC3/TS_G2_IO1/PA6 16 4100 -500 100 L 50 50 1 1 B
X ADC_IN7/COMP1_INP/OPAMP2_VINM/SPI1_MOSI/TIM11_CH1/TIM3_CH2/TIMX_IC4/TS_G2_IO2/PA7 17 4100 -600 100 L 50 50 1 1 B
X PB0/ADC_IN8/COMP1_INP/OPAMP2_VOUT/SYS_V_REF_OUT/TIM3_CH3/TS_G3_IO1 18 -4100 100 100 R 50 50 1 1 B
X PB1/ADC_IN9/COMP1_INP/SYS_V_REF_OUT/TIM3_CH4/TS_G3_IO2 19 -4100 0 100 R 50 50 1 1 B
X PC13/RTC_OUT_ALARM/RTC_OUT_CALIB/RTC_TAMP1/RTC_TS/SYS_WKUP2/TIMX_IC2 2 -4100 500 100 R 50 50 1 1 B
X PB2/BOOT1/COMP1_INP/TS_G3_IO3 20 -4100 -100 100 R 50 50 1 1 B
X PB10/I2C2_SCL/TIM2_CH3/USART3_TX 21 -4100 -900 100 R 50 50 1 1 B
X PB11/ADC_EXTI11/I2C2_SDA/TIM2_CH4/USART3_RX 22 -4100 -1000 100 R 50 50 1 1 B
X VSS 23 -200 -1800 100 U 50 50 1 1 W
X VDD 24 -200 1800 100 D 50 50 1 1 W
X PB12/ADC_IN18/COMP1_INP/I2C2_SMBA/I2S2_WS/SPI2_NSS/TIM10_CH1/TS_G7_IO1/USART3_CK 25 -4100 -1100 100 R 50 50 1 1 B
X PB13/ADC_IN19/COMP1_INP/I2S2_CK/SPI2_SCK/TIM9_CH1/TS_G7_IO2/USART3_CTS 26 -4100 -1200 100 R 50 50 1 1 B
X PB14/ADC_IN20/COMP1_INP/SPI2_MISO/TIM9_CH2/TS_G7_IO3/USART3_RTS 27 -4100 -1300 100 R 50 50 1 1 B
X PB15/ADC_EXTI15/ADC_IN21/COMP1_INP/I2S2_SD/RTC_REFIN/SPI2_MOSI/TIM11_CH1/TS_G7_IO4 28 -4100 -1400 100 R 50 50 1 1 B
X RCC_MCO/TIMX_IC1/TS_G4_IO1/USART1_CK/PA8 29 4100 -700 100 L 50 50 1 1 B
X PC14/RCC_OSC32_IN/TIMX_IC3 3 -4100 400 100 R 50 50 1 1 B
X DAC_EXTI9/TIMX_IC2/TS_G4_IO2/USART1_TX/PA9 30 4100 -800 100 L 50 50 1 1 B
X TIMX_IC3/TS_G4_IO3/USART1_RX/PA10 31 4100 -900 100 L 50 50 1 1 B
X ADC_EXTI11/SPI1_MISO/TIMX_IC4/USART1_CTS/USB_DM/PA11 32 4100 -1000 100 L 50 50 1 1 B
X SPI1_MOSI/TIMX_IC1/USART1_RTS/USB_DP/PA12 33 4100 -1100 100 L 50 50 1 1 B
X SYS_JTMS-SWDIO/TIMX_IC2/TS_G5_IO1/PA13 34 4100 -1200 100 L 50 50 1 1 B
X VSS 35 -100 -1800 100 U 50 50 1 1 W
X VDD 36 -100 1800 100 D 50 50 1 1 W
X SYS_JTCK-SWCLK/TIMX_IC3/TS_G5_IO2/PA14 37 4100 -1300 100 L 50 50 1 1 B
X ADC_EXTI15/I2S3_WS/SPI1_NSS/SPI3_NSS/SYS_JTDI/TIM2_CH1/TIM2_ETR/TIMX_IC4/TS_G5_IO3/PA15 38 4100 -1400 100 L 50 50 1 1 B
X PB3/COMP2_INM/I2S3_CK/SPI1_SCK/SPI3_SCK/SYS_JTDO-TRACESWO/TIM2_CH2 39 -4100 -200 100 R 50 50 1 1 B
X PC15/ADC_EXTI15/RCC_OSC32_OUT/TIMX_IC4 4 -4100 300 100 R 50 50 1 1 B
X PB4/COMP2_INP/SPI1_MISO/SPI3_MISO/SYS_JTRST/TIM3_CH1/TS_G6_IO1 40 -4100 -300 100 R 50 50 1 1 B
X PB5/COMP2_INP/I2C1_SMBA/I2S3_SD/SPI1_MOSI/SPI3_MOSI/TIM3_CH2/TS_G6_IO2 41 -4100 -400 100 R 50 50 1 1 B
X PB6/COMP2_INP/I2C1_SCL/TIM4_CH1/TS_G6_IO3/USART1_TX 42 -4100 -500 100 R 50 50 1 1 B
X PB7/COMP2_INP/I2C1_SDA/SYS_PVD_IN/TIM4_CH2/TS_G6_IO4/USART1_RX 43 -4100 -600 100 R 50 50 1 1 B
X BOOT0 44 -4100 1200 100 R 50 50 1 1 I
X PB8/I2C1_SCL/TIM10_CH1/TIM4_CH3 45 -4100 -700 100 R 50 50 1 1 B
X PB9/DAC_EXTI9/I2C1_SDA/TIM11_CH1/TIM4_CH4 46 -4100 -800 100 R 50 50 1 1 B
X VSS 47 0 -1800 100 U 50 50 1 1 W
X VDD 48 0 1800 100 D 50 50 1 1 W
X PH0/RCC_OSC_IN 5 -4100 800 100 R 50 50 1 1 I
X PH1/RCC_OSC_OUT 6 -4100 700 100 R 50 50 1 1 I
X NRST 7 -4100 1400 100 R 50 50 1 1 I
X VSSA 8 100 -1800 100 U 50 50 1 1 W
X VDDA 9 100 1800 100 D 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library
