Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2018p3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc6f0c30a543430ab808ca9f8418a062 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot uart_tx_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "uart_tx_tb_time_synth.sdf", for root module "uart_tx_tb/uart_tx_0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "uart_tx_tb_time_synth.sdf", for root module "uart_tx_tb/uart_tx_0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.latchsre_ldpe
Compiling module simprims_ver.LDPE(INIT=1'b0)
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_time_synth
