@W: CL240 :"C:\Users\Valery Garibay\Documents\6_semestre\arqui\adder4bit00\adder4bit00.vhdl":13:1:13:3|Signal LED is floating; a simulation mismatch is possible.

