// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        kernel_data_V_3_0,
        kernel_data_V_3_1,
        kernel_data_V_3_2,
        kernel_data_V_3_3,
        kernel_data_V_3_4,
        kernel_data_V_3_5,
        kernel_data_V_3_6,
        kernel_data_V_3_7,
        kernel_data_V_3_8,
        kernel_data_V_3_9,
        kernel_data_V_3_10,
        kernel_data_V_3_11,
        kernel_data_V_3_12,
        kernel_data_V_3_13,
        kernel_data_V_3_14,
        kernel_data_V_3_15,
        kernel_data_V_3_16,
        kernel_data_V_3_17,
        kernel_data_V_3_18,
        kernel_data_V_3_19,
        kernel_data_V_3_20,
        kernel_data_V_3_21,
        kernel_data_V_3_22,
        kernel_data_V_3_23,
        kernel_data_V_3_24,
        kernel_data_V_3_25,
        kernel_data_V_3_26,
        kernel_data_V_3_27,
        kernel_data_V_3_28,
        kernel_data_V_3_29,
        kernel_data_V_3_30,
        kernel_data_V_3_31,
        kernel_data_V_3_32,
        kernel_data_V_3_33,
        kernel_data_V_3_34,
        kernel_data_V_3_35,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] kernel_data_V_3_0;
input  [15:0] kernel_data_V_3_1;
input  [15:0] kernel_data_V_3_2;
input  [15:0] kernel_data_V_3_3;
input  [15:0] kernel_data_V_3_4;
input  [15:0] kernel_data_V_3_5;
input  [15:0] kernel_data_V_3_6;
input  [15:0] kernel_data_V_3_7;
input  [15:0] kernel_data_V_3_8;
input  [15:0] kernel_data_V_3_9;
input  [15:0] kernel_data_V_3_10;
input  [15:0] kernel_data_V_3_11;
input  [15:0] kernel_data_V_3_12;
input  [15:0] kernel_data_V_3_13;
input  [15:0] kernel_data_V_3_14;
input  [15:0] kernel_data_V_3_15;
input  [15:0] kernel_data_V_3_16;
input  [15:0] kernel_data_V_3_17;
input  [15:0] kernel_data_V_3_18;
input  [15:0] kernel_data_V_3_19;
input  [15:0] kernel_data_V_3_20;
input  [15:0] kernel_data_V_3_21;
input  [15:0] kernel_data_V_3_22;
input  [15:0] kernel_data_V_3_23;
input  [15:0] kernel_data_V_3_24;
input  [15:0] kernel_data_V_3_25;
input  [15:0] kernel_data_V_3_26;
input  [15:0] kernel_data_V_3_27;
input  [15:0] kernel_data_V_3_28;
input  [15:0] kernel_data_V_3_29;
input  [15:0] kernel_data_V_3_30;
input  [15:0] kernel_data_V_3_31;
input  [15:0] kernel_data_V_3_32;
input  [15:0] kernel_data_V_3_33;
input  [15:0] kernel_data_V_3_34;
input  [15:0] kernel_data_V_3_35;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln135_fu_1120_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
wire   [8:0] outidx6_address0;
reg    outidx6_ce0;
wire   [2:0] outidx6_q0;
wire   [8:0] w5_V_address0;
reg    w5_V_ce0;
wire   [10:0] w5_V_q0;
reg   [31:0] in_index_0_i42_reg_254;
reg   [8:0] w_index41_reg_269;
reg   [15:0] res_0_V_write_assign40_reg_376;
reg   [15:0] res_1_V_write_assign38_reg_391;
reg   [15:0] res_2_V_write_assign36_reg_406;
reg   [15:0] res_3_V_write_assign34_reg_421;
reg   [15:0] res_4_V_write_assign32_reg_436;
reg   [15:0] res_5_V_write_assign30_reg_451;
reg   [15:0] res_6_V_write_assign28_reg_466;
reg   [15:0] res_7_V_write_assign26_reg_481;
reg   [15:0] acc_0_V_024_reg_496;
reg   [15:0] acc_1_V_023_reg_511;
reg   [15:0] acc_2_V_022_reg_526;
reg   [15:0] acc_3_V_021_reg_541;
reg   [15:0] acc_4_V_020_reg_556;
reg   [15:0] acc_5_V_019_reg_571;
reg   [15:0] acc_6_V_018_reg_586;
reg   [15:0] acc_7_V_017_reg_601;
wire   [8:0] w_index_fu_1102_p2;
reg   [8:0] w_index_reg_1386;
wire   [31:0] in_index_fu_1108_p2;
reg   [31:0] in_index_reg_1396;
wire   [0:0] icmp_ln154_fu_1114_p2;
reg   [0:0] icmp_ln154_reg_1401;
reg   [0:0] icmp_ln135_reg_1406;
reg   [0:0] icmp_ln135_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln135_reg_1406_pp0_iter2_reg;
reg   [0:0] icmp_ln135_reg_1406_pp0_iter3_reg;
reg   [0:0] icmp_ln135_reg_1406_pp0_iter4_reg;
reg   [0:0] icmp_ln135_reg_1406_pp0_iter5_reg;
reg   [2:0] out_index_reg_1410;
reg   [2:0] out_index_reg_1410_pp0_iter2_reg;
reg   [2:0] out_index_reg_1410_pp0_iter3_reg;
reg   [2:0] out_index_reg_1410_pp0_iter4_reg;
reg   [2:0] out_index_reg_1410_pp0_iter5_reg;
wire   [5:0] trunc_ln145_fu_1126_p1;
reg  signed [10:0] w5_V_load_reg_1599;
wire   [31:0] select_ln154_fu_1274_p3;
reg    ap_enable_reg_pp0_iter1;
wire  signed [25:0] grp_fu_1375_p2;
reg  signed [25:0] r_V_reg_1619;
wire   [15:0] acc_0_V_fu_1317_p2;
reg   [15:0] acc_0_V_reg_1624;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] ap_phi_mux_in_index_0_i42_phi_fu_258_p6;
wire    ap_block_pp0_stage0;
reg   [8:0] ap_phi_mux_w_index41_phi_fu_273_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_283;
reg   [15:0] ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_283;
reg  signed [15:0] ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283;
reg   [15:0] ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6;
reg   [15:0] ap_phi_mux_p_0_01_i_phi_fu_1070_p16;
reg   [15:0] ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6;
reg   [15:0] ap_phi_mux_p_0_13_i_phi_fu_1040_p16;
reg   [15:0] ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6;
reg   [15:0] ap_phi_mux_p_0_25_i_phi_fu_1010_p16;
reg   [15:0] ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6;
reg   [15:0] ap_phi_mux_p_0_37_i_phi_fu_980_p16;
reg   [15:0] ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6;
reg   [15:0] ap_phi_mux_p_0_49_i_phi_fu_950_p16;
reg   [15:0] ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6;
reg   [15:0] ap_phi_mux_p_0_511_i_phi_fu_920_p16;
reg   [15:0] ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6;
reg   [15:0] ap_phi_mux_p_0_613_i_phi_fu_890_p16;
reg   [15:0] ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6;
reg   [15:0] ap_phi_mux_p_0_715_i_phi_fu_860_p16;
reg   [15:0] ap_phi_mux_acc_0_V_024_phi_fu_500_p6;
reg   [15:0] ap_phi_mux_acc_0_V_1_phi_fu_830_p16;
reg   [15:0] ap_phi_mux_acc_1_V_023_phi_fu_515_p6;
reg   [15:0] ap_phi_mux_acc_1_V_1_phi_fu_800_p16;
reg   [15:0] ap_phi_mux_acc_2_V_022_phi_fu_530_p6;
reg   [15:0] ap_phi_mux_acc_2_V_1_phi_fu_770_p16;
reg   [15:0] ap_phi_mux_acc_3_V_021_phi_fu_545_p6;
reg   [15:0] ap_phi_mux_acc_3_V_1_phi_fu_740_p16;
reg   [15:0] ap_phi_mux_acc_4_V_020_phi_fu_560_p6;
reg   [15:0] ap_phi_mux_acc_4_V_1_phi_fu_710_p16;
reg   [15:0] ap_phi_mux_acc_5_V_019_phi_fu_575_p6;
reg   [15:0] ap_phi_mux_acc_5_V_1_phi_fu_680_p16;
reg   [15:0] ap_phi_mux_acc_6_V_018_phi_fu_590_p6;
reg   [15:0] ap_phi_mux_acc_6_V_1_phi_fu_650_p16;
reg   [15:0] ap_phi_mux_acc_7_V_017_phi_fu_605_p6;
reg   [15:0] ap_phi_mux_acc_7_V_1_phi_fu_620_p16;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_7_V_1_reg_616;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_7_V_1_reg_616;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_7_V_1_reg_616;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_7_V_1_reg_616;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_7_V_1_reg_616;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_7_V_1_reg_616;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_7_V_1_reg_616;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_6_V_1_reg_646;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_6_V_1_reg_646;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_6_V_1_reg_646;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_6_V_1_reg_646;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_6_V_1_reg_646;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_6_V_1_reg_646;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_6_V_1_reg_646;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_5_V_1_reg_676;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_5_V_1_reg_676;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_5_V_1_reg_676;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_5_V_1_reg_676;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_5_V_1_reg_676;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_5_V_1_reg_676;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_5_V_1_reg_676;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_4_V_1_reg_706;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_4_V_1_reg_706;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_4_V_1_reg_706;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_4_V_1_reg_706;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_4_V_1_reg_706;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_4_V_1_reg_706;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_4_V_1_reg_706;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_3_V_1_reg_736;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_3_V_1_reg_736;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_3_V_1_reg_736;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_3_V_1_reg_736;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_3_V_1_reg_736;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_3_V_1_reg_736;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_3_V_1_reg_736;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_2_V_1_reg_766;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_2_V_1_reg_766;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_2_V_1_reg_766;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_2_V_1_reg_766;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_2_V_1_reg_766;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_2_V_1_reg_766;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_2_V_1_reg_766;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_1_V_1_reg_796;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_1_V_1_reg_796;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_1_V_1_reg_796;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_1_V_1_reg_796;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_1_V_1_reg_796;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_1_V_1_reg_796;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_1_V_1_reg_796;
wire   [15:0] ap_phi_reg_pp0_iter0_acc_0_V_1_reg_826;
reg   [15:0] ap_phi_reg_pp0_iter1_acc_0_V_1_reg_826;
reg   [15:0] ap_phi_reg_pp0_iter2_acc_0_V_1_reg_826;
reg   [15:0] ap_phi_reg_pp0_iter3_acc_0_V_1_reg_826;
reg   [15:0] ap_phi_reg_pp0_iter4_acc_0_V_1_reg_826;
reg   [15:0] ap_phi_reg_pp0_iter5_acc_0_V_1_reg_826;
reg   [15:0] ap_phi_reg_pp0_iter6_acc_0_V_1_reg_826;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_715_i_reg_856;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_715_i_reg_856;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_715_i_reg_856;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_715_i_reg_856;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_715_i_reg_856;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_715_i_reg_856;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_715_i_reg_856;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_613_i_reg_886;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_613_i_reg_886;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_613_i_reg_886;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_613_i_reg_886;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_613_i_reg_886;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_613_i_reg_886;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_613_i_reg_886;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_511_i_reg_916;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_511_i_reg_916;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_511_i_reg_916;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_511_i_reg_916;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_511_i_reg_916;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_511_i_reg_916;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_511_i_reg_916;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_49_i_reg_946;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_49_i_reg_946;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_49_i_reg_946;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_49_i_reg_946;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_49_i_reg_946;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_49_i_reg_946;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_49_i_reg_946;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_37_i_reg_976;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_37_i_reg_976;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_37_i_reg_976;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_37_i_reg_976;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_37_i_reg_976;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_37_i_reg_976;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_37_i_reg_976;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_25_i_reg_1006;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_25_i_reg_1006;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_25_i_reg_1006;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_25_i_reg_1006;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_25_i_reg_1006;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_25_i_reg_1006;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_13_i_reg_1036;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_13_i_reg_1036;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_13_i_reg_1036;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_13_i_reg_1036;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_13_i_reg_1036;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_13_i_reg_1036;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036;
wire   [15:0] ap_phi_reg_pp0_iter0_p_0_01_i_reg_1066;
reg   [15:0] ap_phi_reg_pp0_iter1_p_0_01_i_reg_1066;
reg   [15:0] ap_phi_reg_pp0_iter2_p_0_01_i_reg_1066;
reg   [15:0] ap_phi_reg_pp0_iter3_p_0_01_i_reg_1066;
reg   [15:0] ap_phi_reg_pp0_iter4_p_0_01_i_reg_1066;
reg   [15:0] ap_phi_reg_pp0_iter5_p_0_01_i_reg_1066;
reg   [15:0] ap_phi_reg_pp0_iter6_p_0_01_i_reg_1066;
wire   [63:0] zext_ln139_fu_1096_p1;
wire   [15:0] trunc_ln5_fu_1287_p4;
wire   [15:0] tmp_fu_1296_p10;
reg    grp_fu_1375_ce;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [15:0] ap_return_4_preg;
reg   [15:0] ap_return_5_preg;
reg   [15:0] ap_return_6_preg;
reg   [15:0] ap_return_7_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_505;
reg    ap_condition_470;
reg    ap_condition_478;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
#0 ap_return_4_preg = 16'd0;
#0 ap_return_5_preg = 16'd0;
#0 ap_return_6_preg = 16'd0;
#0 ap_return_7_preg = 16'd0;
end

dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6 #(
    .DataWidth( 3 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
outidx6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx6_address0),
    .ce0(outidx6_ce0),
    .q0(outidx6_q0)
);

dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V #(
    .DataWidth( 11 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
w5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w5_V_address0),
    .ce0(w5_V_ce0),
    .q0(w5_V_q0)
);

myproject_axi_mux_83_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
myproject_axi_mux_83_16_1_1_U157(
    .din0(ap_phi_mux_acc_0_V_024_phi_fu_500_p6),
    .din1(ap_phi_mux_acc_1_V_023_phi_fu_515_p6),
    .din2(ap_phi_mux_acc_2_V_022_phi_fu_530_p6),
    .din3(ap_phi_mux_acc_3_V_021_phi_fu_545_p6),
    .din4(ap_phi_mux_acc_4_V_020_phi_fu_560_p6),
    .din5(ap_phi_mux_acc_5_V_019_phi_fu_575_p6),
    .din6(ap_phi_mux_acc_6_V_018_phi_fu_590_p6),
    .din7(ap_phi_mux_acc_7_V_017_phi_fu_605_p6),
    .din8(out_index_reg_1410_pp0_iter4_reg),
    .dout(tmp_fu_1296_p10)
);

myproject_axi_mul_mul_16s_11s_26_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_axi_mul_mul_16s_11s_26_3_1_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283),
    .din1(w5_V_load_reg_1599),
    .ce(grp_fu_1375_ce),
    .dout(grp_fu_1375_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_0_preg <= ap_phi_mux_p_0_01_i_phi_fu_1070_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_1_preg <= ap_phi_mux_p_0_13_i_phi_fu_1040_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_2_preg <= ap_phi_mux_p_0_25_i_phi_fu_1010_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_3_preg <= ap_phi_mux_p_0_37_i_phi_fu_980_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_4_preg <= ap_phi_mux_p_0_49_i_phi_fu_950_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_5_preg <= ap_phi_mux_p_0_511_i_phi_fu_920_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_6_preg <= ap_phi_mux_p_0_613_i_phi_fu_890_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_7_preg <= ap_phi_mux_p_0_715_i_phi_fu_860_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        acc_0_V_024_reg_496 <= ap_phi_mux_acc_0_V_1_phi_fu_830_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_0_V_024_reg_496 <= 16'd163;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        acc_1_V_023_reg_511 <= ap_phi_mux_acc_1_V_1_phi_fu_800_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1_V_023_reg_511 <= 16'd5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        acc_2_V_022_reg_526 <= ap_phi_mux_acc_2_V_1_phi_fu_770_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2_V_022_reg_526 <= 16'd65360;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        acc_3_V_021_reg_541 <= ap_phi_mux_acc_3_V_1_phi_fu_740_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_3_V_021_reg_541 <= 16'd103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        acc_4_V_020_reg_556 <= ap_phi_mux_acc_4_V_1_phi_fu_710_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_4_V_020_reg_556 <= 16'd156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        acc_5_V_019_reg_571 <= ap_phi_mux_acc_5_V_1_phi_fu_680_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_5_V_019_reg_571 <= 16'd135;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        acc_6_V_018_reg_586 <= ap_phi_mux_acc_6_V_1_phi_fu_650_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_6_V_018_reg_586 <= 16'd65353;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        acc_7_V_017_reg_601 <= ap_phi_mux_acc_7_V_1_phi_fu_620_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_7_V_017_reg_601 <= 16'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_478)) begin
        if ((1'b1 == ap_condition_470)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_35;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd34)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_34;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd33)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_33;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd32)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_32;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd31)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_31;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd30)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_30;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd29)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_29;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd28)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_28;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd27)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_27;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd26)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_26;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd25)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_25;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd24)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_24;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd23)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_23;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd22)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_22;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd21)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_21;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd20)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_20;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd19)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_19;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd18)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_18;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd17)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_17;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd16)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_16;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd15)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_15;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd14)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_14;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd13)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_13;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd12)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_12;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd11)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_11;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd10)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_10;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd9)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_9;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd8)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_8;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd7)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_7;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd6)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_6;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd5)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_5;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd4)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_4;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd3)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_3;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd2)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_2;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd1)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_1;
        end else if ((trunc_ln145_fu_1126_p1 == 6'd0)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= kernel_data_V_3_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_283 <= ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_283;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7)))) begin
        ap_phi_reg_pp0_iter6_acc_0_V_1_reg_826 <= ap_phi_mux_acc_0_V_024_phi_fu_500_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_0_V_1_reg_826 <= ap_phi_reg_pp0_iter5_acc_0_V_1_reg_826;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1))) begin
        ap_phi_reg_pp0_iter6_acc_1_V_1_reg_796 <= acc_0_V_fu_1317_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7)))) begin
        ap_phi_reg_pp0_iter6_acc_1_V_1_reg_796 <= ap_phi_mux_acc_1_V_023_phi_fu_515_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_1_V_1_reg_796 <= ap_phi_reg_pp0_iter5_acc_1_V_1_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2))) begin
        ap_phi_reg_pp0_iter6_acc_2_V_1_reg_766 <= acc_0_V_fu_1317_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7)))) begin
        ap_phi_reg_pp0_iter6_acc_2_V_1_reg_766 <= ap_phi_mux_acc_2_V_022_phi_fu_530_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_2_V_1_reg_766 <= ap_phi_reg_pp0_iter5_acc_2_V_1_reg_766;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3))) begin
        ap_phi_reg_pp0_iter6_acc_3_V_1_reg_736 <= acc_0_V_fu_1317_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7)))) begin
        ap_phi_reg_pp0_iter6_acc_3_V_1_reg_736 <= ap_phi_mux_acc_3_V_021_phi_fu_545_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_3_V_1_reg_736 <= ap_phi_reg_pp0_iter5_acc_3_V_1_reg_736;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4))) begin
        ap_phi_reg_pp0_iter6_acc_4_V_1_reg_706 <= acc_0_V_fu_1317_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7)))) begin
        ap_phi_reg_pp0_iter6_acc_4_V_1_reg_706 <= ap_phi_mux_acc_4_V_020_phi_fu_560_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_4_V_1_reg_706 <= ap_phi_reg_pp0_iter5_acc_4_V_1_reg_706;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5))) begin
        ap_phi_reg_pp0_iter6_acc_5_V_1_reg_676 <= acc_0_V_fu_1317_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7)))) begin
        ap_phi_reg_pp0_iter6_acc_5_V_1_reg_676 <= ap_phi_mux_acc_5_V_019_phi_fu_575_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_5_V_1_reg_676 <= ap_phi_reg_pp0_iter5_acc_5_V_1_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6))) begin
        ap_phi_reg_pp0_iter6_acc_6_V_1_reg_646 <= acc_0_V_fu_1317_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7)))) begin
        ap_phi_reg_pp0_iter6_acc_6_V_1_reg_646 <= ap_phi_mux_acc_6_V_018_phi_fu_590_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_6_V_1_reg_646 <= ap_phi_reg_pp0_iter5_acc_6_V_1_reg_646;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6)))) begin
        ap_phi_reg_pp0_iter6_acc_7_V_1_reg_616 <= ap_phi_mux_acc_7_V_017_phi_fu_605_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7))) begin
        ap_phi_reg_pp0_iter6_acc_7_V_1_reg_616 <= acc_0_V_fu_1317_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_acc_7_V_1_reg_616 <= ap_phi_reg_pp0_iter5_acc_7_V_1_reg_616;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7)))) begin
        ap_phi_reg_pp0_iter6_p_0_01_i_reg_1066 <= ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_01_i_reg_1066 <= ap_phi_reg_pp0_iter5_p_0_01_i_reg_1066;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1))) begin
        ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036 <= acc_0_V_fu_1317_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7)))) begin
        ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036 <= ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036 <= ap_phi_reg_pp0_iter5_p_0_13_i_reg_1036;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2))) begin
        ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006 <= acc_0_V_fu_1317_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7)))) begin
        ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006 <= ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006 <= ap_phi_reg_pp0_iter5_p_0_25_i_reg_1006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3))) begin
        ap_phi_reg_pp0_iter6_p_0_37_i_reg_976 <= acc_0_V_fu_1317_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7)))) begin
        ap_phi_reg_pp0_iter6_p_0_37_i_reg_976 <= ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_37_i_reg_976 <= ap_phi_reg_pp0_iter5_p_0_37_i_reg_976;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4))) begin
        ap_phi_reg_pp0_iter6_p_0_49_i_reg_946 <= acc_0_V_fu_1317_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7)))) begin
        ap_phi_reg_pp0_iter6_p_0_49_i_reg_946 <= ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_49_i_reg_946 <= ap_phi_reg_pp0_iter5_p_0_49_i_reg_946;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5))) begin
        ap_phi_reg_pp0_iter6_p_0_511_i_reg_916 <= acc_0_V_fu_1317_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7)))) begin
        ap_phi_reg_pp0_iter6_p_0_511_i_reg_916 <= ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_511_i_reg_916 <= ap_phi_reg_pp0_iter5_p_0_511_i_reg_916;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6))) begin
        ap_phi_reg_pp0_iter6_p_0_613_i_reg_886 <= acc_0_V_fu_1317_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7)))) begin
        ap_phi_reg_pp0_iter6_p_0_613_i_reg_886 <= ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_613_i_reg_886 <= ap_phi_reg_pp0_iter5_p_0_613_i_reg_886;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd6)))) begin
        ap_phi_reg_pp0_iter6_p_0_715_i_reg_856 <= ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (out_index_reg_1410_pp0_iter4_reg == 3'd7))) begin
        ap_phi_reg_pp0_iter6_p_0_715_i_reg_856 <= acc_0_V_fu_1317_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_0_715_i_reg_856 <= ap_phi_reg_pp0_iter5_p_0_715_i_reg_856;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln135_reg_1406 == 1'd0))) begin
        in_index_0_i42_reg_254 <= select_ln154_fu_1274_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index_0_i42_reg_254 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        res_0_V_write_assign40_reg_376 <= ap_phi_mux_p_0_01_i_phi_fu_1070_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_0_V_write_assign40_reg_376 <= 16'd163;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        res_1_V_write_assign38_reg_391 <= ap_phi_mux_p_0_13_i_phi_fu_1040_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_1_V_write_assign38_reg_391 <= 16'd5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        res_2_V_write_assign36_reg_406 <= ap_phi_mux_p_0_25_i_phi_fu_1010_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_2_V_write_assign36_reg_406 <= 16'd65360;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        res_3_V_write_assign34_reg_421 <= ap_phi_mux_p_0_37_i_phi_fu_980_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_3_V_write_assign34_reg_421 <= 16'd103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        res_4_V_write_assign32_reg_436 <= ap_phi_mux_p_0_49_i_phi_fu_950_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_4_V_write_assign32_reg_436 <= 16'd156;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        res_5_V_write_assign30_reg_451 <= ap_phi_mux_p_0_511_i_phi_fu_920_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_5_V_write_assign30_reg_451 <= 16'd135;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        res_6_V_write_assign28_reg_466 <= ap_phi_mux_p_0_613_i_phi_fu_890_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_6_V_write_assign28_reg_466 <= 16'd65353;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0))) begin
        res_7_V_write_assign26_reg_481 <= ap_phi_mux_p_0_715_i_phi_fu_860_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_7_V_write_assign26_reg_481 <= 16'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln135_reg_1406 == 1'd0))) begin
        w_index41_reg_269 <= w_index_reg_1386;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index41_reg_269 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        acc_0_V_reg_1624 <= acc_0_V_fu_1317_p2;
        icmp_ln135_reg_1406_pp0_iter2_reg <= icmp_ln135_reg_1406_pp0_iter1_reg;
        icmp_ln135_reg_1406_pp0_iter3_reg <= icmp_ln135_reg_1406_pp0_iter2_reg;
        icmp_ln135_reg_1406_pp0_iter4_reg <= icmp_ln135_reg_1406_pp0_iter3_reg;
        icmp_ln135_reg_1406_pp0_iter5_reg <= icmp_ln135_reg_1406_pp0_iter4_reg;
        out_index_reg_1410_pp0_iter2_reg <= out_index_reg_1410;
        out_index_reg_1410_pp0_iter3_reg <= out_index_reg_1410_pp0_iter2_reg;
        out_index_reg_1410_pp0_iter4_reg <= out_index_reg_1410_pp0_iter3_reg;
        out_index_reg_1410_pp0_iter5_reg <= out_index_reg_1410_pp0_iter4_reg;
        r_V_reg_1619 <= grp_fu_1375_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_283 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_283;
        ap_phi_reg_pp0_iter1_acc_0_V_1_reg_826 <= ap_phi_reg_pp0_iter0_acc_0_V_1_reg_826;
        ap_phi_reg_pp0_iter1_acc_1_V_1_reg_796 <= ap_phi_reg_pp0_iter0_acc_1_V_1_reg_796;
        ap_phi_reg_pp0_iter1_acc_2_V_1_reg_766 <= ap_phi_reg_pp0_iter0_acc_2_V_1_reg_766;
        ap_phi_reg_pp0_iter1_acc_3_V_1_reg_736 <= ap_phi_reg_pp0_iter0_acc_3_V_1_reg_736;
        ap_phi_reg_pp0_iter1_acc_4_V_1_reg_706 <= ap_phi_reg_pp0_iter0_acc_4_V_1_reg_706;
        ap_phi_reg_pp0_iter1_acc_5_V_1_reg_676 <= ap_phi_reg_pp0_iter0_acc_5_V_1_reg_676;
        ap_phi_reg_pp0_iter1_acc_6_V_1_reg_646 <= ap_phi_reg_pp0_iter0_acc_6_V_1_reg_646;
        ap_phi_reg_pp0_iter1_acc_7_V_1_reg_616 <= ap_phi_reg_pp0_iter0_acc_7_V_1_reg_616;
        ap_phi_reg_pp0_iter1_p_0_01_i_reg_1066 <= ap_phi_reg_pp0_iter0_p_0_01_i_reg_1066;
        ap_phi_reg_pp0_iter1_p_0_13_i_reg_1036 <= ap_phi_reg_pp0_iter0_p_0_13_i_reg_1036;
        ap_phi_reg_pp0_iter1_p_0_25_i_reg_1006 <= ap_phi_reg_pp0_iter0_p_0_25_i_reg_1006;
        ap_phi_reg_pp0_iter1_p_0_37_i_reg_976 <= ap_phi_reg_pp0_iter0_p_0_37_i_reg_976;
        ap_phi_reg_pp0_iter1_p_0_49_i_reg_946 <= ap_phi_reg_pp0_iter0_p_0_49_i_reg_946;
        ap_phi_reg_pp0_iter1_p_0_511_i_reg_916 <= ap_phi_reg_pp0_iter0_p_0_511_i_reg_916;
        ap_phi_reg_pp0_iter1_p_0_613_i_reg_886 <= ap_phi_reg_pp0_iter0_p_0_613_i_reg_886;
        ap_phi_reg_pp0_iter1_p_0_715_i_reg_856 <= ap_phi_reg_pp0_iter0_p_0_715_i_reg_856;
        w_index_reg_1386 <= w_index_fu_1102_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_acc_0_V_1_reg_826 <= ap_phi_reg_pp0_iter1_acc_0_V_1_reg_826;
        ap_phi_reg_pp0_iter2_acc_1_V_1_reg_796 <= ap_phi_reg_pp0_iter1_acc_1_V_1_reg_796;
        ap_phi_reg_pp0_iter2_acc_2_V_1_reg_766 <= ap_phi_reg_pp0_iter1_acc_2_V_1_reg_766;
        ap_phi_reg_pp0_iter2_acc_3_V_1_reg_736 <= ap_phi_reg_pp0_iter1_acc_3_V_1_reg_736;
        ap_phi_reg_pp0_iter2_acc_4_V_1_reg_706 <= ap_phi_reg_pp0_iter1_acc_4_V_1_reg_706;
        ap_phi_reg_pp0_iter2_acc_5_V_1_reg_676 <= ap_phi_reg_pp0_iter1_acc_5_V_1_reg_676;
        ap_phi_reg_pp0_iter2_acc_6_V_1_reg_646 <= ap_phi_reg_pp0_iter1_acc_6_V_1_reg_646;
        ap_phi_reg_pp0_iter2_acc_7_V_1_reg_616 <= ap_phi_reg_pp0_iter1_acc_7_V_1_reg_616;
        ap_phi_reg_pp0_iter2_p_0_01_i_reg_1066 <= ap_phi_reg_pp0_iter1_p_0_01_i_reg_1066;
        ap_phi_reg_pp0_iter2_p_0_13_i_reg_1036 <= ap_phi_reg_pp0_iter1_p_0_13_i_reg_1036;
        ap_phi_reg_pp0_iter2_p_0_25_i_reg_1006 <= ap_phi_reg_pp0_iter1_p_0_25_i_reg_1006;
        ap_phi_reg_pp0_iter2_p_0_37_i_reg_976 <= ap_phi_reg_pp0_iter1_p_0_37_i_reg_976;
        ap_phi_reg_pp0_iter2_p_0_49_i_reg_946 <= ap_phi_reg_pp0_iter1_p_0_49_i_reg_946;
        ap_phi_reg_pp0_iter2_p_0_511_i_reg_916 <= ap_phi_reg_pp0_iter1_p_0_511_i_reg_916;
        ap_phi_reg_pp0_iter2_p_0_613_i_reg_886 <= ap_phi_reg_pp0_iter1_p_0_613_i_reg_886;
        ap_phi_reg_pp0_iter2_p_0_715_i_reg_856 <= ap_phi_reg_pp0_iter1_p_0_715_i_reg_856;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_acc_0_V_1_reg_826 <= ap_phi_reg_pp0_iter2_acc_0_V_1_reg_826;
        ap_phi_reg_pp0_iter3_acc_1_V_1_reg_796 <= ap_phi_reg_pp0_iter2_acc_1_V_1_reg_796;
        ap_phi_reg_pp0_iter3_acc_2_V_1_reg_766 <= ap_phi_reg_pp0_iter2_acc_2_V_1_reg_766;
        ap_phi_reg_pp0_iter3_acc_3_V_1_reg_736 <= ap_phi_reg_pp0_iter2_acc_3_V_1_reg_736;
        ap_phi_reg_pp0_iter3_acc_4_V_1_reg_706 <= ap_phi_reg_pp0_iter2_acc_4_V_1_reg_706;
        ap_phi_reg_pp0_iter3_acc_5_V_1_reg_676 <= ap_phi_reg_pp0_iter2_acc_5_V_1_reg_676;
        ap_phi_reg_pp0_iter3_acc_6_V_1_reg_646 <= ap_phi_reg_pp0_iter2_acc_6_V_1_reg_646;
        ap_phi_reg_pp0_iter3_acc_7_V_1_reg_616 <= ap_phi_reg_pp0_iter2_acc_7_V_1_reg_616;
        ap_phi_reg_pp0_iter3_p_0_01_i_reg_1066 <= ap_phi_reg_pp0_iter2_p_0_01_i_reg_1066;
        ap_phi_reg_pp0_iter3_p_0_13_i_reg_1036 <= ap_phi_reg_pp0_iter2_p_0_13_i_reg_1036;
        ap_phi_reg_pp0_iter3_p_0_25_i_reg_1006 <= ap_phi_reg_pp0_iter2_p_0_25_i_reg_1006;
        ap_phi_reg_pp0_iter3_p_0_37_i_reg_976 <= ap_phi_reg_pp0_iter2_p_0_37_i_reg_976;
        ap_phi_reg_pp0_iter3_p_0_49_i_reg_946 <= ap_phi_reg_pp0_iter2_p_0_49_i_reg_946;
        ap_phi_reg_pp0_iter3_p_0_511_i_reg_916 <= ap_phi_reg_pp0_iter2_p_0_511_i_reg_916;
        ap_phi_reg_pp0_iter3_p_0_613_i_reg_886 <= ap_phi_reg_pp0_iter2_p_0_613_i_reg_886;
        ap_phi_reg_pp0_iter3_p_0_715_i_reg_856 <= ap_phi_reg_pp0_iter2_p_0_715_i_reg_856;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_acc_0_V_1_reg_826 <= ap_phi_reg_pp0_iter3_acc_0_V_1_reg_826;
        ap_phi_reg_pp0_iter4_acc_1_V_1_reg_796 <= ap_phi_reg_pp0_iter3_acc_1_V_1_reg_796;
        ap_phi_reg_pp0_iter4_acc_2_V_1_reg_766 <= ap_phi_reg_pp0_iter3_acc_2_V_1_reg_766;
        ap_phi_reg_pp0_iter4_acc_3_V_1_reg_736 <= ap_phi_reg_pp0_iter3_acc_3_V_1_reg_736;
        ap_phi_reg_pp0_iter4_acc_4_V_1_reg_706 <= ap_phi_reg_pp0_iter3_acc_4_V_1_reg_706;
        ap_phi_reg_pp0_iter4_acc_5_V_1_reg_676 <= ap_phi_reg_pp0_iter3_acc_5_V_1_reg_676;
        ap_phi_reg_pp0_iter4_acc_6_V_1_reg_646 <= ap_phi_reg_pp0_iter3_acc_6_V_1_reg_646;
        ap_phi_reg_pp0_iter4_acc_7_V_1_reg_616 <= ap_phi_reg_pp0_iter3_acc_7_V_1_reg_616;
        ap_phi_reg_pp0_iter4_p_0_01_i_reg_1066 <= ap_phi_reg_pp0_iter3_p_0_01_i_reg_1066;
        ap_phi_reg_pp0_iter4_p_0_13_i_reg_1036 <= ap_phi_reg_pp0_iter3_p_0_13_i_reg_1036;
        ap_phi_reg_pp0_iter4_p_0_25_i_reg_1006 <= ap_phi_reg_pp0_iter3_p_0_25_i_reg_1006;
        ap_phi_reg_pp0_iter4_p_0_37_i_reg_976 <= ap_phi_reg_pp0_iter3_p_0_37_i_reg_976;
        ap_phi_reg_pp0_iter4_p_0_49_i_reg_946 <= ap_phi_reg_pp0_iter3_p_0_49_i_reg_946;
        ap_phi_reg_pp0_iter4_p_0_511_i_reg_916 <= ap_phi_reg_pp0_iter3_p_0_511_i_reg_916;
        ap_phi_reg_pp0_iter4_p_0_613_i_reg_886 <= ap_phi_reg_pp0_iter3_p_0_613_i_reg_886;
        ap_phi_reg_pp0_iter4_p_0_715_i_reg_856 <= ap_phi_reg_pp0_iter3_p_0_715_i_reg_856;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_acc_0_V_1_reg_826 <= ap_phi_reg_pp0_iter4_acc_0_V_1_reg_826;
        ap_phi_reg_pp0_iter5_acc_1_V_1_reg_796 <= ap_phi_reg_pp0_iter4_acc_1_V_1_reg_796;
        ap_phi_reg_pp0_iter5_acc_2_V_1_reg_766 <= ap_phi_reg_pp0_iter4_acc_2_V_1_reg_766;
        ap_phi_reg_pp0_iter5_acc_3_V_1_reg_736 <= ap_phi_reg_pp0_iter4_acc_3_V_1_reg_736;
        ap_phi_reg_pp0_iter5_acc_4_V_1_reg_706 <= ap_phi_reg_pp0_iter4_acc_4_V_1_reg_706;
        ap_phi_reg_pp0_iter5_acc_5_V_1_reg_676 <= ap_phi_reg_pp0_iter4_acc_5_V_1_reg_676;
        ap_phi_reg_pp0_iter5_acc_6_V_1_reg_646 <= ap_phi_reg_pp0_iter4_acc_6_V_1_reg_646;
        ap_phi_reg_pp0_iter5_acc_7_V_1_reg_616 <= ap_phi_reg_pp0_iter4_acc_7_V_1_reg_616;
        ap_phi_reg_pp0_iter5_p_0_01_i_reg_1066 <= ap_phi_reg_pp0_iter4_p_0_01_i_reg_1066;
        ap_phi_reg_pp0_iter5_p_0_13_i_reg_1036 <= ap_phi_reg_pp0_iter4_p_0_13_i_reg_1036;
        ap_phi_reg_pp0_iter5_p_0_25_i_reg_1006 <= ap_phi_reg_pp0_iter4_p_0_25_i_reg_1006;
        ap_phi_reg_pp0_iter5_p_0_37_i_reg_976 <= ap_phi_reg_pp0_iter4_p_0_37_i_reg_976;
        ap_phi_reg_pp0_iter5_p_0_49_i_reg_946 <= ap_phi_reg_pp0_iter4_p_0_49_i_reg_946;
        ap_phi_reg_pp0_iter5_p_0_511_i_reg_916 <= ap_phi_reg_pp0_iter4_p_0_511_i_reg_916;
        ap_phi_reg_pp0_iter5_p_0_613_i_reg_886 <= ap_phi_reg_pp0_iter4_p_0_613_i_reg_886;
        ap_phi_reg_pp0_iter5_p_0_715_i_reg_856 <= ap_phi_reg_pp0_iter4_p_0_715_i_reg_856;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln135_reg_1406 <= icmp_ln135_fu_1120_p2;
        icmp_ln135_reg_1406_pp0_iter1_reg <= icmp_ln135_reg_1406;
        icmp_ln154_reg_1401 <= icmp_ln154_fu_1114_p2;
        in_index_reg_1396 <= in_index_fu_1108_p2;
        out_index_reg_1410 <= outidx6_q0;
        w5_V_load_reg_1599 <= w5_V_q0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_0_V_024_phi_fu_500_p6 = 16'd163;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_0_V_024_phi_fu_500_p6 = ap_phi_mux_acc_0_V_1_phi_fu_830_p16;
        end else begin
            ap_phi_mux_acc_0_V_024_phi_fu_500_p6 = acc_0_V_024_reg_496;
        end
    end else begin
        ap_phi_mux_acc_0_V_024_phi_fu_500_p6 = acc_0_V_024_reg_496;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_0_V_1_phi_fu_830_p16 = acc_0_V_reg_1624;
    end else begin
        ap_phi_mux_acc_0_V_1_phi_fu_830_p16 = ap_phi_reg_pp0_iter6_acc_0_V_1_reg_826;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_1_V_023_phi_fu_515_p6 = 16'd5;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_1_V_023_phi_fu_515_p6 = ap_phi_mux_acc_1_V_1_phi_fu_800_p16;
        end else begin
            ap_phi_mux_acc_1_V_023_phi_fu_515_p6 = acc_1_V_023_reg_511;
        end
    end else begin
        ap_phi_mux_acc_1_V_023_phi_fu_515_p6 = acc_1_V_023_reg_511;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_1_V_1_phi_fu_800_p16 = acc_1_V_023_reg_511;
    end else begin
        ap_phi_mux_acc_1_V_1_phi_fu_800_p16 = ap_phi_reg_pp0_iter6_acc_1_V_1_reg_796;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_2_V_022_phi_fu_530_p6 = 16'd65360;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_2_V_022_phi_fu_530_p6 = ap_phi_mux_acc_2_V_1_phi_fu_770_p16;
        end else begin
            ap_phi_mux_acc_2_V_022_phi_fu_530_p6 = acc_2_V_022_reg_526;
        end
    end else begin
        ap_phi_mux_acc_2_V_022_phi_fu_530_p6 = acc_2_V_022_reg_526;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_2_V_1_phi_fu_770_p16 = acc_2_V_022_reg_526;
    end else begin
        ap_phi_mux_acc_2_V_1_phi_fu_770_p16 = ap_phi_reg_pp0_iter6_acc_2_V_1_reg_766;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_3_V_021_phi_fu_545_p6 = 16'd103;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_3_V_021_phi_fu_545_p6 = ap_phi_mux_acc_3_V_1_phi_fu_740_p16;
        end else begin
            ap_phi_mux_acc_3_V_021_phi_fu_545_p6 = acc_3_V_021_reg_541;
        end
    end else begin
        ap_phi_mux_acc_3_V_021_phi_fu_545_p6 = acc_3_V_021_reg_541;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_3_V_1_phi_fu_740_p16 = acc_3_V_021_reg_541;
    end else begin
        ap_phi_mux_acc_3_V_1_phi_fu_740_p16 = ap_phi_reg_pp0_iter6_acc_3_V_1_reg_736;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_4_V_020_phi_fu_560_p6 = 16'd156;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_4_V_020_phi_fu_560_p6 = ap_phi_mux_acc_4_V_1_phi_fu_710_p16;
        end else begin
            ap_phi_mux_acc_4_V_020_phi_fu_560_p6 = acc_4_V_020_reg_556;
        end
    end else begin
        ap_phi_mux_acc_4_V_020_phi_fu_560_p6 = acc_4_V_020_reg_556;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_4_V_1_phi_fu_710_p16 = acc_4_V_020_reg_556;
    end else begin
        ap_phi_mux_acc_4_V_1_phi_fu_710_p16 = ap_phi_reg_pp0_iter6_acc_4_V_1_reg_706;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_5_V_019_phi_fu_575_p6 = 16'd135;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_5_V_019_phi_fu_575_p6 = ap_phi_mux_acc_5_V_1_phi_fu_680_p16;
        end else begin
            ap_phi_mux_acc_5_V_019_phi_fu_575_p6 = acc_5_V_019_reg_571;
        end
    end else begin
        ap_phi_mux_acc_5_V_019_phi_fu_575_p6 = acc_5_V_019_reg_571;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_5_V_1_phi_fu_680_p16 = acc_5_V_019_reg_571;
    end else begin
        ap_phi_mux_acc_5_V_1_phi_fu_680_p16 = ap_phi_reg_pp0_iter6_acc_5_V_1_reg_676;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_6_V_018_phi_fu_590_p6 = 16'd65353;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_6_V_018_phi_fu_590_p6 = ap_phi_mux_acc_6_V_1_phi_fu_650_p16;
        end else begin
            ap_phi_mux_acc_6_V_018_phi_fu_590_p6 = acc_6_V_018_reg_586;
        end
    end else begin
        ap_phi_mux_acc_6_V_018_phi_fu_590_p6 = acc_6_V_018_reg_586;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_6_V_1_phi_fu_650_p16 = acc_6_V_018_reg_586;
    end else begin
        ap_phi_mux_acc_6_V_1_phi_fu_650_p16 = ap_phi_reg_pp0_iter6_acc_6_V_1_reg_646;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_7_V_017_phi_fu_605_p6 = 16'd1;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_7_V_017_phi_fu_605_p6 = ap_phi_mux_acc_7_V_1_phi_fu_620_p16;
        end else begin
            ap_phi_mux_acc_7_V_017_phi_fu_605_p6 = acc_7_V_017_reg_601;
        end
    end else begin
        ap_phi_mux_acc_7_V_017_phi_fu_605_p6 = acc_7_V_017_reg_601;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_acc_7_V_1_phi_fu_620_p16 = acc_7_V_017_reg_601;
    end else begin
        ap_phi_mux_acc_7_V_1_phi_fu_620_p16 = ap_phi_reg_pp0_iter6_acc_7_V_1_reg_616;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_505)) begin
        if ((icmp_ln135_reg_1406 == 1'd1)) begin
            ap_phi_mux_in_index_0_i42_phi_fu_258_p6 = 32'd0;
        end else if ((icmp_ln135_reg_1406 == 1'd0)) begin
            ap_phi_mux_in_index_0_i42_phi_fu_258_p6 = select_ln154_fu_1274_p3;
        end else begin
            ap_phi_mux_in_index_0_i42_phi_fu_258_p6 = in_index_0_i42_reg_254;
        end
    end else begin
        ap_phi_mux_in_index_0_i42_phi_fu_258_p6 = in_index_0_i42_reg_254;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_01_i_phi_fu_1070_p16 = acc_0_V_reg_1624;
    end else begin
        ap_phi_mux_p_0_01_i_phi_fu_1070_p16 = ap_phi_reg_pp0_iter6_p_0_01_i_reg_1066;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_13_i_phi_fu_1040_p16 = res_1_V_write_assign38_reg_391;
    end else begin
        ap_phi_mux_p_0_13_i_phi_fu_1040_p16 = ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_25_i_phi_fu_1010_p16 = res_2_V_write_assign36_reg_406;
    end else begin
        ap_phi_mux_p_0_25_i_phi_fu_1010_p16 = ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_37_i_phi_fu_980_p16 = res_3_V_write_assign34_reg_421;
    end else begin
        ap_phi_mux_p_0_37_i_phi_fu_980_p16 = ap_phi_reg_pp0_iter6_p_0_37_i_reg_976;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_49_i_phi_fu_950_p16 = res_4_V_write_assign32_reg_436;
    end else begin
        ap_phi_mux_p_0_49_i_phi_fu_950_p16 = ap_phi_reg_pp0_iter6_p_0_49_i_reg_946;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_511_i_phi_fu_920_p16 = res_5_V_write_assign30_reg_451;
    end else begin
        ap_phi_mux_p_0_511_i_phi_fu_920_p16 = ap_phi_reg_pp0_iter6_p_0_511_i_reg_916;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_613_i_phi_fu_890_p16 = res_6_V_write_assign28_reg_466;
    end else begin
        ap_phi_mux_p_0_613_i_phi_fu_890_p16 = ap_phi_reg_pp0_iter6_p_0_613_i_reg_886;
    end
end

always @ (*) begin
    if ((out_index_reg_1410_pp0_iter5_reg == 3'd0)) begin
        ap_phi_mux_p_0_715_i_phi_fu_860_p16 = res_7_V_write_assign26_reg_481;
    end else begin
        ap_phi_mux_p_0_715_i_phi_fu_860_p16 = ap_phi_reg_pp0_iter6_p_0_715_i_reg_856;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6 = 16'd163;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6 = ap_phi_mux_p_0_01_i_phi_fu_1070_p16;
        end else begin
            ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6 = res_0_V_write_assign40_reg_376;
        end
    end else begin
        ap_phi_mux_res_0_V_write_assign40_phi_fu_380_p6 = res_0_V_write_assign40_reg_376;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6 = 16'd5;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6 = ap_phi_mux_p_0_13_i_phi_fu_1040_p16;
        end else begin
            ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6 = res_1_V_write_assign38_reg_391;
        end
    end else begin
        ap_phi_mux_res_1_V_write_assign38_phi_fu_395_p6 = res_1_V_write_assign38_reg_391;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6 = 16'd65360;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6 = ap_phi_mux_p_0_25_i_phi_fu_1010_p16;
        end else begin
            ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6 = res_2_V_write_assign36_reg_406;
        end
    end else begin
        ap_phi_mux_res_2_V_write_assign36_phi_fu_410_p6 = res_2_V_write_assign36_reg_406;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6 = 16'd103;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6 = ap_phi_mux_p_0_37_i_phi_fu_980_p16;
        end else begin
            ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6 = res_3_V_write_assign34_reg_421;
        end
    end else begin
        ap_phi_mux_res_3_V_write_assign34_phi_fu_425_p6 = res_3_V_write_assign34_reg_421;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6 = 16'd156;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6 = ap_phi_mux_p_0_49_i_phi_fu_950_p16;
        end else begin
            ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6 = res_4_V_write_assign32_reg_436;
        end
    end else begin
        ap_phi_mux_res_4_V_write_assign32_phi_fu_440_p6 = res_4_V_write_assign32_reg_436;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6 = 16'd135;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6 = ap_phi_mux_p_0_511_i_phi_fu_920_p16;
        end else begin
            ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6 = res_5_V_write_assign30_reg_451;
        end
    end else begin
        ap_phi_mux_res_5_V_write_assign30_phi_fu_455_p6 = res_5_V_write_assign30_reg_451;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6 = 16'd65353;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6 = ap_phi_mux_p_0_613_i_phi_fu_890_p16;
        end else begin
            ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6 = res_6_V_write_assign28_reg_466;
        end
    end else begin
        ap_phi_mux_res_6_V_write_assign28_phi_fu_470_p6 = res_6_V_write_assign28_reg_466;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6 = 16'd1;
        end else if ((icmp_ln135_reg_1406_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6 = ap_phi_mux_p_0_715_i_phi_fu_860_p16;
        end else begin
            ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6 = res_7_V_write_assign26_reg_481;
        end
    end else begin
        ap_phi_mux_res_7_V_write_assign26_phi_fu_485_p6 = res_7_V_write_assign26_reg_481;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_505)) begin
        if ((icmp_ln135_reg_1406 == 1'd1)) begin
            ap_phi_mux_w_index41_phi_fu_273_p6 = 9'd0;
        end else if ((icmp_ln135_reg_1406 == 1'd0)) begin
            ap_phi_mux_w_index41_phi_fu_273_p6 = w_index_reg_1386;
        end else begin
            ap_phi_mux_w_index41_phi_fu_273_p6 = w_index41_reg_269;
        end
    end else begin
        ap_phi_mux_w_index41_phi_fu_273_p6 = w_index41_reg_269;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_fu_1120_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_0 = ap_phi_mux_p_0_01_i_phi_fu_1070_p16;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_1 = ap_phi_mux_p_0_13_i_phi_fu_1040_p16;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_2 = ap_phi_mux_p_0_25_i_phi_fu_1010_p16;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_3 = ap_phi_mux_p_0_37_i_phi_fu_980_p16;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_4 = ap_phi_mux_p_0_49_i_phi_fu_950_p16;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_5 = ap_phi_mux_p_0_511_i_phi_fu_920_p16;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_6 = ap_phi_mux_p_0_613_i_phi_fu_890_p16;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_1406_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_7 = ap_phi_mux_p_0_715_i_phi_fu_860_p16;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1375_ce = 1'b1;
    end else begin
        grp_fu_1375_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx6_ce0 = 1'b1;
    end else begin
        outidx6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w5_V_ce0 = 1'b1;
    end else begin
        w5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_1317_p2 = (trunc_ln5_fu_1287_p4 + tmp_fu_1296_p10);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_470 = ((trunc_ln145_fu_1126_p1 == 6'd35) | ((trunc_ln145_fu_1126_p1 == 6'd36) | ((trunc_ln145_fu_1126_p1 == 6'd37) | ((trunc_ln145_fu_1126_p1 == 6'd38) | ((trunc_ln145_fu_1126_p1 == 6'd39) | ((trunc_ln145_fu_1126_p1 == 6'd40) | ((trunc_ln145_fu_1126_p1 == 6'd41) | ((trunc_ln145_fu_1126_p1 == 6'd42) | ((trunc_ln145_fu_1126_p1 == 6'd43) | ((trunc_ln145_fu_1126_p1 == 6'd44) | ((trunc_ln145_fu_1126_p1 == 6'd45) | ((trunc_ln145_fu_1126_p1 == 6'd46) | ((trunc_ln145_fu_1126_p1 == 6'd47) | ((trunc_ln145_fu_1126_p1 == 6'd48) | ((trunc_ln145_fu_1126_p1 == 6'd49) | ((trunc_ln145_fu_1126_p1 == 6'd50) | ((trunc_ln145_fu_1126_p1 == 6'd51) | ((trunc_ln145_fu_1126_p1 == 6'd52) | ((trunc_ln145_fu_1126_p1 == 6'd53) | ((trunc_ln145_fu_1126_p1 == 6'd54) | ((trunc_ln145_fu_1126_p1 == 6'd55) | ((trunc_ln145_fu_1126_p1 == 6'd56) | ((trunc_ln145_fu_1126_p1 == 6'd57) | ((trunc_ln145_fu_1126_p1 == 6'd58) | ((trunc_ln145_fu_1126_p1 == 6'd59) | ((trunc_ln145_fu_1126_p1 == 6'd60) | ((trunc_ln145_fu_1126_p1 == 6'd61) | ((trunc_ln145_fu_1126_p1 == 6'd62) | (trunc_ln145_fu_1126_p1 == 6'd63)))))))))))))))))))))))))))));
end

always @ (*) begin
    ap_condition_478 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_505 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_283 = 'bx;

assign ap_phi_reg_pp0_iter0_acc_0_V_1_reg_826 = 'bx;

assign ap_phi_reg_pp0_iter0_acc_1_V_1_reg_796 = 'bx;

assign ap_phi_reg_pp0_iter0_acc_2_V_1_reg_766 = 'bx;

assign ap_phi_reg_pp0_iter0_acc_3_V_1_reg_736 = 'bx;

assign ap_phi_reg_pp0_iter0_acc_4_V_1_reg_706 = 'bx;

assign ap_phi_reg_pp0_iter0_acc_5_V_1_reg_676 = 'bx;

assign ap_phi_reg_pp0_iter0_acc_6_V_1_reg_646 = 'bx;

assign ap_phi_reg_pp0_iter0_acc_7_V_1_reg_616 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_01_i_reg_1066 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_13_i_reg_1036 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_25_i_reg_1006 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_37_i_reg_976 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_49_i_reg_946 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_511_i_reg_916 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_613_i_reg_886 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_715_i_reg_856 = 'bx;

assign icmp_ln135_fu_1120_p2 = ((ap_phi_mux_w_index41_phi_fu_273_p6 == 9'd287) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_1114_p2 = (($signed(in_index_fu_1108_p2) > $signed(32'd35)) ? 1'b1 : 1'b0);

assign in_index_fu_1108_p2 = (ap_phi_mux_in_index_0_i42_phi_fu_258_p6 + 32'd1);

assign outidx6_address0 = zext_ln139_fu_1096_p1;

assign select_ln154_fu_1274_p3 = ((icmp_ln154_reg_1401[0:0] === 1'b1) ? 32'd0 : in_index_reg_1396);

assign trunc_ln145_fu_1126_p1 = in_index_0_i42_reg_254[5:0];

assign trunc_ln5_fu_1287_p4 = {{r_V_reg_1619[25:10]}};

assign w5_V_address0 = zext_ln139_fu_1096_p1;

assign w_index_fu_1102_p2 = (9'd1 + ap_phi_mux_w_index41_phi_fu_273_p6);

assign zext_ln139_fu_1096_p1 = ap_phi_mux_w_index41_phi_fu_273_p6;

endmodule //dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0
