/// Auto-generated bit field definitions for GMAC
/// Device: ATSAMV71Q21
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "bitfield_utils.hpp"

namespace alloy::hal::atmel::samv71::atsamv71q21::gmac {

using namespace alloy::hal::bitfields;

// ============================================================================
// GMAC Bit Field Definitions
// ============================================================================

/// NCR - Network Control Register
namespace ncr {
    /// Loop Back Local
    /// Position: 1, Width: 1
    using LBL = BitField<1, 1>;
    constexpr uint32_t LBL_Pos = 1;
    constexpr uint32_t LBL_Msk = LBL::mask;

    /// Receive Enable
    /// Position: 2, Width: 1
    using RXEN = BitField<2, 1>;
    constexpr uint32_t RXEN_Pos = 2;
    constexpr uint32_t RXEN_Msk = RXEN::mask;

    /// Transmit Enable
    /// Position: 3, Width: 1
    using TXEN = BitField<3, 1>;
    constexpr uint32_t TXEN_Pos = 3;
    constexpr uint32_t TXEN_Msk = TXEN::mask;

    /// Management Port Enable
    /// Position: 4, Width: 1
    using MPE = BitField<4, 1>;
    constexpr uint32_t MPE_Pos = 4;
    constexpr uint32_t MPE_Msk = MPE::mask;

    /// Clear Statistics Registers
    /// Position: 5, Width: 1
    using CLRSTAT = BitField<5, 1>;
    constexpr uint32_t CLRSTAT_Pos = 5;
    constexpr uint32_t CLRSTAT_Msk = CLRSTAT::mask;

    /// Increment Statistics Registers
    /// Position: 6, Width: 1
    using INCSTAT = BitField<6, 1>;
    constexpr uint32_t INCSTAT_Pos = 6;
    constexpr uint32_t INCSTAT_Msk = INCSTAT::mask;

    /// Write Enable for Statistics Registers
    /// Position: 7, Width: 1
    using WESTAT = BitField<7, 1>;
    constexpr uint32_t WESTAT_Pos = 7;
    constexpr uint32_t WESTAT_Msk = WESTAT::mask;

    /// Back pressure
    /// Position: 8, Width: 1
    using BP = BitField<8, 1>;
    constexpr uint32_t BP_Pos = 8;
    constexpr uint32_t BP_Msk = BP::mask;

    /// Start Transmission
    /// Position: 9, Width: 1
    using TSTART = BitField<9, 1>;
    constexpr uint32_t TSTART_Pos = 9;
    constexpr uint32_t TSTART_Msk = TSTART::mask;

    /// Transmit Halt
    /// Position: 10, Width: 1
    using THALT = BitField<10, 1>;
    constexpr uint32_t THALT_Pos = 10;
    constexpr uint32_t THALT_Msk = THALT::mask;

    /// Transmit Pause Frame
    /// Position: 11, Width: 1
    using TXPF = BitField<11, 1>;
    constexpr uint32_t TXPF_Pos = 11;
    constexpr uint32_t TXPF_Msk = TXPF::mask;

    /// Transmit Zero Quantum Pause Frame
    /// Position: 12, Width: 1
    using TXZQPF = BitField<12, 1>;
    constexpr uint32_t TXZQPF_Pos = 12;
    constexpr uint32_t TXZQPF_Msk = TXZQPF::mask;

    /// Store Receive Time Stamp to Memory
    /// Position: 15, Width: 1
    using SRTSM = BitField<15, 1>;
    constexpr uint32_t SRTSM_Pos = 15;
    constexpr uint32_t SRTSM_Msk = SRTSM::mask;

    /// Enable PFC Priority-based Pause Reception
    /// Position: 16, Width: 1
    using ENPBPR = BitField<16, 1>;
    constexpr uint32_t ENPBPR_Pos = 16;
    constexpr uint32_t ENPBPR_Msk = ENPBPR::mask;

    /// Transmit PFC Priority-based Pause Frame
    /// Position: 17, Width: 1
    using TXPBPF = BitField<17, 1>;
    constexpr uint32_t TXPBPF_Pos = 17;
    constexpr uint32_t TXPBPF_Msk = TXPBPF::mask;

    /// Flush Next Packet
    /// Position: 18, Width: 1
    using FNP = BitField<18, 1>;
    constexpr uint32_t FNP_Pos = 18;
    constexpr uint32_t FNP_Msk = FNP::mask;

}  // namespace ncr

/// SAB - Specific Address 1 Bottom Register
namespace sab {
    /// Specific Address 1
    /// Position: 0, Width: 32
    using ADDR = BitField<0, 32>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace sab

/// NCFGR - Network Configuration Register
namespace ncfgr {
    /// Speed
    /// Position: 0, Width: 1
    using SPD = BitField<0, 1>;
    constexpr uint32_t SPD_Pos = 0;
    constexpr uint32_t SPD_Msk = SPD::mask;

    /// Full Duplex
    /// Position: 1, Width: 1
    using FD = BitField<1, 1>;
    constexpr uint32_t FD_Pos = 1;
    constexpr uint32_t FD_Msk = FD::mask;

    /// Discard Non-VLAN FRAMES
    /// Position: 2, Width: 1
    using DNVLAN = BitField<2, 1>;
    constexpr uint32_t DNVLAN_Pos = 2;
    constexpr uint32_t DNVLAN_Msk = DNVLAN::mask;

    /// Jumbo Frame Size
    /// Position: 3, Width: 1
    using JFRAME = BitField<3, 1>;
    constexpr uint32_t JFRAME_Pos = 3;
    constexpr uint32_t JFRAME_Msk = JFRAME::mask;

    /// Copy All Frames
    /// Position: 4, Width: 1
    using CAF = BitField<4, 1>;
    constexpr uint32_t CAF_Pos = 4;
    constexpr uint32_t CAF_Msk = CAF::mask;

    /// No Broadcast
    /// Position: 5, Width: 1
    using NBC = BitField<5, 1>;
    constexpr uint32_t NBC_Pos = 5;
    constexpr uint32_t NBC_Msk = NBC::mask;

    /// Multicast Hash Enable
    /// Position: 6, Width: 1
    using MTIHEN = BitField<6, 1>;
    constexpr uint32_t MTIHEN_Pos = 6;
    constexpr uint32_t MTIHEN_Msk = MTIHEN::mask;

    /// Unicast Hash Enable
    /// Position: 7, Width: 1
    using UNIHEN = BitField<7, 1>;
    constexpr uint32_t UNIHEN_Pos = 7;
    constexpr uint32_t UNIHEN_Msk = UNIHEN::mask;

    /// 1536 Maximum Frame Size
    /// Position: 8, Width: 1
    using MAXFS = BitField<8, 1>;
    constexpr uint32_t MAXFS_Pos = 8;
    constexpr uint32_t MAXFS_Msk = MAXFS::mask;

    /// Retry Test
    /// Position: 12, Width: 1
    using RTY = BitField<12, 1>;
    constexpr uint32_t RTY_Pos = 12;
    constexpr uint32_t RTY_Msk = RTY::mask;

    /// Pause Enable
    /// Position: 13, Width: 1
    using PEN = BitField<13, 1>;
    constexpr uint32_t PEN_Pos = 13;
    constexpr uint32_t PEN_Msk = PEN::mask;

    /// Receive Buffer Offset
    /// Position: 14, Width: 2
    using RXBUFO = BitField<14, 2>;
    constexpr uint32_t RXBUFO_Pos = 14;
    constexpr uint32_t RXBUFO_Msk = RXBUFO::mask;

    /// Length Field Error Frame Discard
    /// Position: 16, Width: 1
    using LFERD = BitField<16, 1>;
    constexpr uint32_t LFERD_Pos = 16;
    constexpr uint32_t LFERD_Msk = LFERD::mask;

    /// Remove FCS
    /// Position: 17, Width: 1
    using RFCS = BitField<17, 1>;
    constexpr uint32_t RFCS_Pos = 17;
    constexpr uint32_t RFCS_Msk = RFCS::mask;

    /// MDC CLock Division
    /// Position: 18, Width: 3
    using CLK = BitField<18, 3>;
    constexpr uint32_t CLK_Pos = 18;
    constexpr uint32_t CLK_Msk = CLK::mask;
    /// Enumerated values for CLK
    namespace clk {
        constexpr uint32_t MCK_8 = 0;
        constexpr uint32_t MCK_16 = 1;
        constexpr uint32_t MCK_32 = 2;
        constexpr uint32_t MCK_48 = 3;
        constexpr uint32_t MCK_64 = 4;
        constexpr uint32_t MCK_96 = 5;
    }

    /// Data Bus Width
    /// Position: 21, Width: 2
    using DBW = BitField<21, 2>;
    constexpr uint32_t DBW_Pos = 21;
    constexpr uint32_t DBW_Msk = DBW::mask;

    /// Disable Copy of Pause Frames
    /// Position: 23, Width: 1
    using DCPF = BitField<23, 1>;
    constexpr uint32_t DCPF_Pos = 23;
    constexpr uint32_t DCPF_Msk = DCPF::mask;

    /// Receive Checksum Offload Enable
    /// Position: 24, Width: 1
    using RXCOEN = BitField<24, 1>;
    constexpr uint32_t RXCOEN_Pos = 24;
    constexpr uint32_t RXCOEN_Msk = RXCOEN::mask;

    /// Enable Frames Received in Half Duplex
    /// Position: 25, Width: 1
    using EFRHD = BitField<25, 1>;
    constexpr uint32_t EFRHD_Pos = 25;
    constexpr uint32_t EFRHD_Msk = EFRHD::mask;

    /// Ignore RX FCS
    /// Position: 26, Width: 1
    using IRXFCS = BitField<26, 1>;
    constexpr uint32_t IRXFCS_Pos = 26;
    constexpr uint32_t IRXFCS_Msk = IRXFCS::mask;

    /// IP Stretch Enable
    /// Position: 28, Width: 1
    using IPGSEN = BitField<28, 1>;
    constexpr uint32_t IPGSEN_Pos = 28;
    constexpr uint32_t IPGSEN_Msk = IPGSEN::mask;

    /// Receive Bad Preamble
    /// Position: 29, Width: 1
    using RXBP = BitField<29, 1>;
    constexpr uint32_t RXBP_Pos = 29;
    constexpr uint32_t RXBP_Msk = RXBP::mask;

    /// Ignore IPG GRXER
    /// Position: 30, Width: 1
    using IRXER = BitField<30, 1>;
    constexpr uint32_t IRXER_Pos = 30;
    constexpr uint32_t IRXER_Msk = IRXER::mask;

}  // namespace ncfgr

/// SAT - Specific Address 1 Top Register
namespace sat {
    /// Specific Address 1
    /// Position: 0, Width: 16
    using ADDR = BitField<0, 16>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace sat

/// NSR - Network Status Register
namespace nsr {
    /// MDIO Input Status
    /// Position: 1, Width: 1
    using MDIO = BitField<1, 1>;
    constexpr uint32_t MDIO_Pos = 1;
    constexpr uint32_t MDIO_Msk = MDIO::mask;

    /// PHY Management Logic Idle
    /// Position: 2, Width: 1
    using IDLE = BitField<2, 1>;
    constexpr uint32_t IDLE_Pos = 2;
    constexpr uint32_t IDLE_Msk = IDLE::mask;

}  // namespace nsr

/// UR - User Register
namespace ur {
    /// Reduced MII Mode
    /// Position: 0, Width: 1
    using RMII = BitField<0, 1>;
    constexpr uint32_t RMII_Pos = 0;
    constexpr uint32_t RMII_Msk = RMII::mask;

}  // namespace ur

/// DCFGR - DMA Configuration Register
namespace dcfgr {
    /// Fixed Burst Length for DMA Data Operations:
    /// Position: 0, Width: 5
    using FBLDO = BitField<0, 5>;
    constexpr uint32_t FBLDO_Pos = 0;
    constexpr uint32_t FBLDO_Msk = FBLDO::mask;
    /// Enumerated values for FBLDO
    namespace fbldo {
        constexpr uint32_t SINGLE = 1;
        constexpr uint32_t INCR4 = 4;
        constexpr uint32_t INCR8 = 8;
        constexpr uint32_t INCR16 = 16;
    }

    /// Endian Swap Mode Enable for Management Descriptor Accesses
    /// Position: 6, Width: 1
    using ESMA = BitField<6, 1>;
    constexpr uint32_t ESMA_Pos = 6;
    constexpr uint32_t ESMA_Msk = ESMA::mask;

    /// Endian Swap Mode Enable for Packet Data Accesses
    /// Position: 7, Width: 1
    using ESPA = BitField<7, 1>;
    constexpr uint32_t ESPA_Pos = 7;
    constexpr uint32_t ESPA_Msk = ESPA::mask;

    /// Receiver Packet Buffer Memory Size Select
    /// Position: 8, Width: 2
    using RXBMS = BitField<8, 2>;
    constexpr uint32_t RXBMS_Pos = 8;
    constexpr uint32_t RXBMS_Msk = RXBMS::mask;
    /// Enumerated values for RXBMS
    namespace rxbms {
        constexpr uint32_t EIGHTH = 0;
        constexpr uint32_t QUARTER = 1;
        constexpr uint32_t HALF = 2;
        constexpr uint32_t FULL = 3;
    }

    /// Transmitter Packet Buffer Memory Size Select
    /// Position: 10, Width: 1
    using TXPBMS = BitField<10, 1>;
    constexpr uint32_t TXPBMS_Pos = 10;
    constexpr uint32_t TXPBMS_Msk = TXPBMS::mask;

    /// Transmitter Checksum Generation Offload Enable
    /// Position: 11, Width: 1
    using TXCOEN = BitField<11, 1>;
    constexpr uint32_t TXCOEN_Pos = 11;
    constexpr uint32_t TXCOEN_Msk = TXCOEN::mask;

    /// DMA Receive Buffer Size
    /// Position: 16, Width: 8
    using DRBS = BitField<16, 8>;
    constexpr uint32_t DRBS_Pos = 16;
    constexpr uint32_t DRBS_Msk = DRBS::mask;

    /// DMA Discard Receive Packets
    /// Position: 24, Width: 1
    using DDRP = BitField<24, 1>;
    constexpr uint32_t DDRP_Pos = 24;
    constexpr uint32_t DDRP_Msk = DDRP::mask;

}  // namespace dcfgr

/// TSR - Transmit Status Register
namespace tsr {
    /// Used Bit Read
    /// Position: 0, Width: 1
    using UBR = BitField<0, 1>;
    constexpr uint32_t UBR_Pos = 0;
    constexpr uint32_t UBR_Msk = UBR::mask;

    /// Collision Occurred
    /// Position: 1, Width: 1
    using COL = BitField<1, 1>;
    constexpr uint32_t COL_Pos = 1;
    constexpr uint32_t COL_Msk = COL::mask;

    /// Retry Limit Exceeded
    /// Position: 2, Width: 1
    using RLE = BitField<2, 1>;
    constexpr uint32_t RLE_Pos = 2;
    constexpr uint32_t RLE_Msk = RLE::mask;

    /// Transmit Go
    /// Position: 3, Width: 1
    using TXGO = BitField<3, 1>;
    constexpr uint32_t TXGO_Pos = 3;
    constexpr uint32_t TXGO_Msk = TXGO::mask;

    /// Transmit Frame Corruption Due to AHB Error
    /// Position: 4, Width: 1
    using TFC = BitField<4, 1>;
    constexpr uint32_t TFC_Pos = 4;
    constexpr uint32_t TFC_Msk = TFC::mask;

    /// Transmit Complete
    /// Position: 5, Width: 1
    using TXCOMP = BitField<5, 1>;
    constexpr uint32_t TXCOMP_Pos = 5;
    constexpr uint32_t TXCOMP_Msk = TXCOMP::mask;

    /// HRESP Not OK
    /// Position: 8, Width: 1
    using HRESP = BitField<8, 1>;
    constexpr uint32_t HRESP_Pos = 8;
    constexpr uint32_t HRESP_Msk = HRESP::mask;

}  // namespace tsr

/// RBQB - Receive Buffer Queue Base Address Register
namespace rbqb {
    /// Receive Buffer Queue Base Address
    /// Position: 2, Width: 30
    using ADDR = BitField<2, 30>;
    constexpr uint32_t ADDR_Pos = 2;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace rbqb

/// TBQB - Transmit Buffer Queue Base Address Register
namespace tbqb {
    /// Transmit Buffer Queue Base Address
    /// Position: 2, Width: 30
    using ADDR = BitField<2, 30>;
    constexpr uint32_t ADDR_Pos = 2;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace tbqb

/// RSR - Receive Status Register
namespace rsr {
    /// Buffer Not Available
    /// Position: 0, Width: 1
    using BNA = BitField<0, 1>;
    constexpr uint32_t BNA_Pos = 0;
    constexpr uint32_t BNA_Msk = BNA::mask;

    /// Frame Received
    /// Position: 1, Width: 1
    using REC = BitField<1, 1>;
    constexpr uint32_t REC_Pos = 1;
    constexpr uint32_t REC_Msk = REC::mask;

    /// Receive Overrun
    /// Position: 2, Width: 1
    using RXOVR = BitField<2, 1>;
    constexpr uint32_t RXOVR_Pos = 2;
    constexpr uint32_t RXOVR_Msk = RXOVR::mask;

    /// HRESP Not OK
    /// Position: 3, Width: 1
    using HNO = BitField<3, 1>;
    constexpr uint32_t HNO_Pos = 3;
    constexpr uint32_t HNO_Msk = HNO::mask;

}  // namespace rsr

/// ISR - Interrupt Status Register
namespace isr {
    /// Management Frame Sent
    /// Position: 0, Width: 1
    using MFS = BitField<0, 1>;
    constexpr uint32_t MFS_Pos = 0;
    constexpr uint32_t MFS_Msk = MFS::mask;

    /// Receive Complete
    /// Position: 1, Width: 1
    using RCOMP = BitField<1, 1>;
    constexpr uint32_t RCOMP_Pos = 1;
    constexpr uint32_t RCOMP_Msk = RCOMP::mask;

    /// RX Used Bit Read
    /// Position: 2, Width: 1
    using RXUBR = BitField<2, 1>;
    constexpr uint32_t RXUBR_Pos = 2;
    constexpr uint32_t RXUBR_Msk = RXUBR::mask;

    /// TX Used Bit Read
    /// Position: 3, Width: 1
    using TXUBR = BitField<3, 1>;
    constexpr uint32_t TXUBR_Pos = 3;
    constexpr uint32_t TXUBR_Msk = TXUBR::mask;

    /// Transmit Underrun
    /// Position: 4, Width: 1
    using TUR = BitField<4, 1>;
    constexpr uint32_t TUR_Pos = 4;
    constexpr uint32_t TUR_Msk = TUR::mask;

    /// Retry Limit Exceeded
    /// Position: 5, Width: 1
    using RLEX = BitField<5, 1>;
    constexpr uint32_t RLEX_Pos = 5;
    constexpr uint32_t RLEX_Msk = RLEX::mask;

    /// Transmit Frame Corruption Due to AHB Error
    /// Position: 6, Width: 1
    using TFC = BitField<6, 1>;
    constexpr uint32_t TFC_Pos = 6;
    constexpr uint32_t TFC_Msk = TFC::mask;

    /// Transmit Complete
    /// Position: 7, Width: 1
    using TCOMP = BitField<7, 1>;
    constexpr uint32_t TCOMP_Pos = 7;
    constexpr uint32_t TCOMP_Msk = TCOMP::mask;

    /// Receive Overrun
    /// Position: 10, Width: 1
    using ROVR = BitField<10, 1>;
    constexpr uint32_t ROVR_Pos = 10;
    constexpr uint32_t ROVR_Msk = ROVR::mask;

    /// HRESP Not OK
    /// Position: 11, Width: 1
    using HRESP = BitField<11, 1>;
    constexpr uint32_t HRESP_Pos = 11;
    constexpr uint32_t HRESP_Msk = HRESP::mask;

    /// Pause Frame with Non-zero Pause Quantum Received
    /// Position: 12, Width: 1
    using PFNZ = BitField<12, 1>;
    constexpr uint32_t PFNZ_Pos = 12;
    constexpr uint32_t PFNZ_Msk = PFNZ::mask;

    /// Pause Time Zero
    /// Position: 13, Width: 1
    using PTZ = BitField<13, 1>;
    constexpr uint32_t PTZ_Pos = 13;
    constexpr uint32_t PTZ_Msk = PTZ::mask;

    /// Pause Frame Transmitted
    /// Position: 14, Width: 1
    using PFTR = BitField<14, 1>;
    constexpr uint32_t PFTR_Pos = 14;
    constexpr uint32_t PFTR_Msk = PFTR::mask;

    /// PTP Delay Request Frame Received
    /// Position: 18, Width: 1
    using DRQFR = BitField<18, 1>;
    constexpr uint32_t DRQFR_Pos = 18;
    constexpr uint32_t DRQFR_Msk = DRQFR::mask;

    /// PTP Sync Frame Received
    /// Position: 19, Width: 1
    using SFR = BitField<19, 1>;
    constexpr uint32_t SFR_Pos = 19;
    constexpr uint32_t SFR_Msk = SFR::mask;

    /// PTP Delay Request Frame Transmitted
    /// Position: 20, Width: 1
    using DRQFT = BitField<20, 1>;
    constexpr uint32_t DRQFT_Pos = 20;
    constexpr uint32_t DRQFT_Msk = DRQFT::mask;

    /// PTP Sync Frame Transmitted
    /// Position: 21, Width: 1
    using SFT = BitField<21, 1>;
    constexpr uint32_t SFT_Pos = 21;
    constexpr uint32_t SFT_Msk = SFT::mask;

    /// PDelay Request Frame Received
    /// Position: 22, Width: 1
    using PDRQFR = BitField<22, 1>;
    constexpr uint32_t PDRQFR_Pos = 22;
    constexpr uint32_t PDRQFR_Msk = PDRQFR::mask;

    /// PDelay Response Frame Received
    /// Position: 23, Width: 1
    using PDRSFR = BitField<23, 1>;
    constexpr uint32_t PDRSFR_Pos = 23;
    constexpr uint32_t PDRSFR_Msk = PDRSFR::mask;

    /// PDelay Request Frame Transmitted
    /// Position: 24, Width: 1
    using PDRQFT = BitField<24, 1>;
    constexpr uint32_t PDRQFT_Pos = 24;
    constexpr uint32_t PDRQFT_Msk = PDRQFT::mask;

    /// PDelay Response Frame Transmitted
    /// Position: 25, Width: 1
    using PDRSFT = BitField<25, 1>;
    constexpr uint32_t PDRSFT_Pos = 25;
    constexpr uint32_t PDRSFT_Msk = PDRSFT::mask;

    /// TSU Seconds Register Increment
    /// Position: 26, Width: 1
    using SRI = BitField<26, 1>;
    constexpr uint32_t SRI_Pos = 26;
    constexpr uint32_t SRI_Msk = SRI::mask;

    /// Wake On LAN
    /// Position: 28, Width: 1
    using WOL = BitField<28, 1>;
    constexpr uint32_t WOL_Pos = 28;
    constexpr uint32_t WOL_Msk = WOL::mask;

}  // namespace isr

/// IER - Interrupt Enable Register
namespace ier {
    /// Management Frame Sent
    /// Position: 0, Width: 1
    using MFS = BitField<0, 1>;
    constexpr uint32_t MFS_Pos = 0;
    constexpr uint32_t MFS_Msk = MFS::mask;

    /// Receive Complete
    /// Position: 1, Width: 1
    using RCOMP = BitField<1, 1>;
    constexpr uint32_t RCOMP_Pos = 1;
    constexpr uint32_t RCOMP_Msk = RCOMP::mask;

    /// RX Used Bit Read
    /// Position: 2, Width: 1
    using RXUBR = BitField<2, 1>;
    constexpr uint32_t RXUBR_Pos = 2;
    constexpr uint32_t RXUBR_Msk = RXUBR::mask;

    /// TX Used Bit Read
    /// Position: 3, Width: 1
    using TXUBR = BitField<3, 1>;
    constexpr uint32_t TXUBR_Pos = 3;
    constexpr uint32_t TXUBR_Msk = TXUBR::mask;

    /// Transmit Underrun
    /// Position: 4, Width: 1
    using TUR = BitField<4, 1>;
    constexpr uint32_t TUR_Pos = 4;
    constexpr uint32_t TUR_Msk = TUR::mask;

    /// Retry Limit Exceeded or Late Collision
    /// Position: 5, Width: 1
    using RLEX = BitField<5, 1>;
    constexpr uint32_t RLEX_Pos = 5;
    constexpr uint32_t RLEX_Msk = RLEX::mask;

    /// Transmit Frame Corruption Due to AHB Error
    /// Position: 6, Width: 1
    using TFC = BitField<6, 1>;
    constexpr uint32_t TFC_Pos = 6;
    constexpr uint32_t TFC_Msk = TFC::mask;

    /// Transmit Complete
    /// Position: 7, Width: 1
    using TCOMP = BitField<7, 1>;
    constexpr uint32_t TCOMP_Pos = 7;
    constexpr uint32_t TCOMP_Msk = TCOMP::mask;

    /// Receive Overrun
    /// Position: 10, Width: 1
    using ROVR = BitField<10, 1>;
    constexpr uint32_t ROVR_Pos = 10;
    constexpr uint32_t ROVR_Msk = ROVR::mask;

    /// HRESP Not OK
    /// Position: 11, Width: 1
    using HRESP = BitField<11, 1>;
    constexpr uint32_t HRESP_Pos = 11;
    constexpr uint32_t HRESP_Msk = HRESP::mask;

    /// Pause Frame with Non-zero Pause Quantum Received
    /// Position: 12, Width: 1
    using PFNZ = BitField<12, 1>;
    constexpr uint32_t PFNZ_Pos = 12;
    constexpr uint32_t PFNZ_Msk = PFNZ::mask;

    /// Pause Time Zero
    /// Position: 13, Width: 1
    using PTZ = BitField<13, 1>;
    constexpr uint32_t PTZ_Pos = 13;
    constexpr uint32_t PTZ_Msk = PTZ::mask;

    /// Pause Frame Transmitted
    /// Position: 14, Width: 1
    using PFTR = BitField<14, 1>;
    constexpr uint32_t PFTR_Pos = 14;
    constexpr uint32_t PFTR_Msk = PFTR::mask;

    /// External Interrupt
    /// Position: 15, Width: 1
    using EXINT = BitField<15, 1>;
    constexpr uint32_t EXINT_Pos = 15;
    constexpr uint32_t EXINT_Msk = EXINT::mask;

    /// PTP Delay Request Frame Received
    /// Position: 18, Width: 1
    using DRQFR = BitField<18, 1>;
    constexpr uint32_t DRQFR_Pos = 18;
    constexpr uint32_t DRQFR_Msk = DRQFR::mask;

    /// PTP Sync Frame Received
    /// Position: 19, Width: 1
    using SFR = BitField<19, 1>;
    constexpr uint32_t SFR_Pos = 19;
    constexpr uint32_t SFR_Msk = SFR::mask;

    /// PTP Delay Request Frame Transmitted
    /// Position: 20, Width: 1
    using DRQFT = BitField<20, 1>;
    constexpr uint32_t DRQFT_Pos = 20;
    constexpr uint32_t DRQFT_Msk = DRQFT::mask;

    /// PTP Sync Frame Transmitted
    /// Position: 21, Width: 1
    using SFT = BitField<21, 1>;
    constexpr uint32_t SFT_Pos = 21;
    constexpr uint32_t SFT_Msk = SFT::mask;

    /// PDelay Request Frame Received
    /// Position: 22, Width: 1
    using PDRQFR = BitField<22, 1>;
    constexpr uint32_t PDRQFR_Pos = 22;
    constexpr uint32_t PDRQFR_Msk = PDRQFR::mask;

    /// PDelay Response Frame Received
    /// Position: 23, Width: 1
    using PDRSFR = BitField<23, 1>;
    constexpr uint32_t PDRSFR_Pos = 23;
    constexpr uint32_t PDRSFR_Msk = PDRSFR::mask;

    /// PDelay Request Frame Transmitted
    /// Position: 24, Width: 1
    using PDRQFT = BitField<24, 1>;
    constexpr uint32_t PDRQFT_Pos = 24;
    constexpr uint32_t PDRQFT_Msk = PDRQFT::mask;

    /// PDelay Response Frame Transmitted
    /// Position: 25, Width: 1
    using PDRSFT = BitField<25, 1>;
    constexpr uint32_t PDRSFT_Pos = 25;
    constexpr uint32_t PDRSFT_Msk = PDRSFT::mask;

    /// TSU Seconds Register Increment
    /// Position: 26, Width: 1
    using SRI = BitField<26, 1>;
    constexpr uint32_t SRI_Pos = 26;
    constexpr uint32_t SRI_Msk = SRI::mask;

    /// Enable RX LPI Indication
    /// Position: 27, Width: 1
    using RXLPISBC = BitField<27, 1>;
    constexpr uint32_t RXLPISBC_Pos = 27;
    constexpr uint32_t RXLPISBC_Msk = RXLPISBC::mask;

    /// Wake On LAN
    /// Position: 28, Width: 1
    using WOL = BitField<28, 1>;
    constexpr uint32_t WOL_Pos = 28;
    constexpr uint32_t WOL_Msk = WOL::mask;

    /// TSU Timer Comparison
    /// Position: 29, Width: 1
    using TSUTIMCOMP = BitField<29, 1>;
    constexpr uint32_t TSUTIMCOMP_Pos = 29;
    constexpr uint32_t TSUTIMCOMP_Msk = TSUTIMCOMP::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Management Frame Sent
    /// Position: 0, Width: 1
    using MFS = BitField<0, 1>;
    constexpr uint32_t MFS_Pos = 0;
    constexpr uint32_t MFS_Msk = MFS::mask;

    /// Receive Complete
    /// Position: 1, Width: 1
    using RCOMP = BitField<1, 1>;
    constexpr uint32_t RCOMP_Pos = 1;
    constexpr uint32_t RCOMP_Msk = RCOMP::mask;

    /// RX Used Bit Read
    /// Position: 2, Width: 1
    using RXUBR = BitField<2, 1>;
    constexpr uint32_t RXUBR_Pos = 2;
    constexpr uint32_t RXUBR_Msk = RXUBR::mask;

    /// TX Used Bit Read
    /// Position: 3, Width: 1
    using TXUBR = BitField<3, 1>;
    constexpr uint32_t TXUBR_Pos = 3;
    constexpr uint32_t TXUBR_Msk = TXUBR::mask;

    /// Transmit Underrun
    /// Position: 4, Width: 1
    using TUR = BitField<4, 1>;
    constexpr uint32_t TUR_Pos = 4;
    constexpr uint32_t TUR_Msk = TUR::mask;

    /// Retry Limit Exceeded or Late Collision
    /// Position: 5, Width: 1
    using RLEX = BitField<5, 1>;
    constexpr uint32_t RLEX_Pos = 5;
    constexpr uint32_t RLEX_Msk = RLEX::mask;

    /// Transmit Frame Corruption Due to AHB Error
    /// Position: 6, Width: 1
    using TFC = BitField<6, 1>;
    constexpr uint32_t TFC_Pos = 6;
    constexpr uint32_t TFC_Msk = TFC::mask;

    /// Transmit Complete
    /// Position: 7, Width: 1
    using TCOMP = BitField<7, 1>;
    constexpr uint32_t TCOMP_Pos = 7;
    constexpr uint32_t TCOMP_Msk = TCOMP::mask;

    /// Receive Overrun
    /// Position: 10, Width: 1
    using ROVR = BitField<10, 1>;
    constexpr uint32_t ROVR_Pos = 10;
    constexpr uint32_t ROVR_Msk = ROVR::mask;

    /// HRESP Not OK
    /// Position: 11, Width: 1
    using HRESP = BitField<11, 1>;
    constexpr uint32_t HRESP_Pos = 11;
    constexpr uint32_t HRESP_Msk = HRESP::mask;

    /// Pause Frame with Non-zero Pause Quantum Received
    /// Position: 12, Width: 1
    using PFNZ = BitField<12, 1>;
    constexpr uint32_t PFNZ_Pos = 12;
    constexpr uint32_t PFNZ_Msk = PFNZ::mask;

    /// Pause Time Zero
    /// Position: 13, Width: 1
    using PTZ = BitField<13, 1>;
    constexpr uint32_t PTZ_Pos = 13;
    constexpr uint32_t PTZ_Msk = PTZ::mask;

    /// Pause Frame Transmitted
    /// Position: 14, Width: 1
    using PFTR = BitField<14, 1>;
    constexpr uint32_t PFTR_Pos = 14;
    constexpr uint32_t PFTR_Msk = PFTR::mask;

    /// External Interrupt
    /// Position: 15, Width: 1
    using EXINT = BitField<15, 1>;
    constexpr uint32_t EXINT_Pos = 15;
    constexpr uint32_t EXINT_Msk = EXINT::mask;

    /// PTP Delay Request Frame Received
    /// Position: 18, Width: 1
    using DRQFR = BitField<18, 1>;
    constexpr uint32_t DRQFR_Pos = 18;
    constexpr uint32_t DRQFR_Msk = DRQFR::mask;

    /// PTP Sync Frame Received
    /// Position: 19, Width: 1
    using SFR = BitField<19, 1>;
    constexpr uint32_t SFR_Pos = 19;
    constexpr uint32_t SFR_Msk = SFR::mask;

    /// PTP Delay Request Frame Transmitted
    /// Position: 20, Width: 1
    using DRQFT = BitField<20, 1>;
    constexpr uint32_t DRQFT_Pos = 20;
    constexpr uint32_t DRQFT_Msk = DRQFT::mask;

    /// PTP Sync Frame Transmitted
    /// Position: 21, Width: 1
    using SFT = BitField<21, 1>;
    constexpr uint32_t SFT_Pos = 21;
    constexpr uint32_t SFT_Msk = SFT::mask;

    /// PDelay Request Frame Received
    /// Position: 22, Width: 1
    using PDRQFR = BitField<22, 1>;
    constexpr uint32_t PDRQFR_Pos = 22;
    constexpr uint32_t PDRQFR_Msk = PDRQFR::mask;

    /// PDelay Response Frame Received
    /// Position: 23, Width: 1
    using PDRSFR = BitField<23, 1>;
    constexpr uint32_t PDRSFR_Pos = 23;
    constexpr uint32_t PDRSFR_Msk = PDRSFR::mask;

    /// PDelay Request Frame Transmitted
    /// Position: 24, Width: 1
    using PDRQFT = BitField<24, 1>;
    constexpr uint32_t PDRQFT_Pos = 24;
    constexpr uint32_t PDRQFT_Msk = PDRQFT::mask;

    /// PDelay Response Frame Transmitted
    /// Position: 25, Width: 1
    using PDRSFT = BitField<25, 1>;
    constexpr uint32_t PDRSFT_Pos = 25;
    constexpr uint32_t PDRSFT_Msk = PDRSFT::mask;

    /// TSU Seconds Register Increment
    /// Position: 26, Width: 1
    using SRI = BitField<26, 1>;
    constexpr uint32_t SRI_Pos = 26;
    constexpr uint32_t SRI_Msk = SRI::mask;

    /// Enable RX LPI Indication
    /// Position: 27, Width: 1
    using RXLPISBC = BitField<27, 1>;
    constexpr uint32_t RXLPISBC_Pos = 27;
    constexpr uint32_t RXLPISBC_Msk = RXLPISBC::mask;

    /// Wake On LAN
    /// Position: 28, Width: 1
    using WOL = BitField<28, 1>;
    constexpr uint32_t WOL_Pos = 28;
    constexpr uint32_t WOL_Msk = WOL::mask;

    /// TSU Timer Comparison
    /// Position: 29, Width: 1
    using TSUTIMCOMP = BitField<29, 1>;
    constexpr uint32_t TSUTIMCOMP_Pos = 29;
    constexpr uint32_t TSUTIMCOMP_Msk = TSUTIMCOMP::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Management Frame Sent
    /// Position: 0, Width: 1
    using MFS = BitField<0, 1>;
    constexpr uint32_t MFS_Pos = 0;
    constexpr uint32_t MFS_Msk = MFS::mask;

    /// Receive Complete
    /// Position: 1, Width: 1
    using RCOMP = BitField<1, 1>;
    constexpr uint32_t RCOMP_Pos = 1;
    constexpr uint32_t RCOMP_Msk = RCOMP::mask;

    /// RX Used Bit Read
    /// Position: 2, Width: 1
    using RXUBR = BitField<2, 1>;
    constexpr uint32_t RXUBR_Pos = 2;
    constexpr uint32_t RXUBR_Msk = RXUBR::mask;

    /// TX Used Bit Read
    /// Position: 3, Width: 1
    using TXUBR = BitField<3, 1>;
    constexpr uint32_t TXUBR_Pos = 3;
    constexpr uint32_t TXUBR_Msk = TXUBR::mask;

    /// Transmit Underrun
    /// Position: 4, Width: 1
    using TUR = BitField<4, 1>;
    constexpr uint32_t TUR_Pos = 4;
    constexpr uint32_t TUR_Msk = TUR::mask;

    /// Retry Limit Exceeded
    /// Position: 5, Width: 1
    using RLEX = BitField<5, 1>;
    constexpr uint32_t RLEX_Pos = 5;
    constexpr uint32_t RLEX_Msk = RLEX::mask;

    /// Transmit Frame Corruption Due to AHB Error
    /// Position: 6, Width: 1
    using TFC = BitField<6, 1>;
    constexpr uint32_t TFC_Pos = 6;
    constexpr uint32_t TFC_Msk = TFC::mask;

    /// Transmit Complete
    /// Position: 7, Width: 1
    using TCOMP = BitField<7, 1>;
    constexpr uint32_t TCOMP_Pos = 7;
    constexpr uint32_t TCOMP_Msk = TCOMP::mask;

    /// Receive Overrun
    /// Position: 10, Width: 1
    using ROVR = BitField<10, 1>;
    constexpr uint32_t ROVR_Pos = 10;
    constexpr uint32_t ROVR_Msk = ROVR::mask;

    /// HRESP Not OK
    /// Position: 11, Width: 1
    using HRESP = BitField<11, 1>;
    constexpr uint32_t HRESP_Pos = 11;
    constexpr uint32_t HRESP_Msk = HRESP::mask;

    /// Pause Frame with Non-zero Pause Quantum Received
    /// Position: 12, Width: 1
    using PFNZ = BitField<12, 1>;
    constexpr uint32_t PFNZ_Pos = 12;
    constexpr uint32_t PFNZ_Msk = PFNZ::mask;

    /// Pause Time Zero
    /// Position: 13, Width: 1
    using PTZ = BitField<13, 1>;
    constexpr uint32_t PTZ_Pos = 13;
    constexpr uint32_t PTZ_Msk = PTZ::mask;

    /// Pause Frame Transmitted
    /// Position: 14, Width: 1
    using PFTR = BitField<14, 1>;
    constexpr uint32_t PFTR_Pos = 14;
    constexpr uint32_t PFTR_Msk = PFTR::mask;

    /// External Interrupt
    /// Position: 15, Width: 1
    using EXINT = BitField<15, 1>;
    constexpr uint32_t EXINT_Pos = 15;
    constexpr uint32_t EXINT_Msk = EXINT::mask;

    /// PTP Delay Request Frame Received
    /// Position: 18, Width: 1
    using DRQFR = BitField<18, 1>;
    constexpr uint32_t DRQFR_Pos = 18;
    constexpr uint32_t DRQFR_Msk = DRQFR::mask;

    /// PTP Sync Frame Received
    /// Position: 19, Width: 1
    using SFR = BitField<19, 1>;
    constexpr uint32_t SFR_Pos = 19;
    constexpr uint32_t SFR_Msk = SFR::mask;

    /// PTP Delay Request Frame Transmitted
    /// Position: 20, Width: 1
    using DRQFT = BitField<20, 1>;
    constexpr uint32_t DRQFT_Pos = 20;
    constexpr uint32_t DRQFT_Msk = DRQFT::mask;

    /// PTP Sync Frame Transmitted
    /// Position: 21, Width: 1
    using SFT = BitField<21, 1>;
    constexpr uint32_t SFT_Pos = 21;
    constexpr uint32_t SFT_Msk = SFT::mask;

    /// PDelay Request Frame Received
    /// Position: 22, Width: 1
    using PDRQFR = BitField<22, 1>;
    constexpr uint32_t PDRQFR_Pos = 22;
    constexpr uint32_t PDRQFR_Msk = PDRQFR::mask;

    /// PDelay Response Frame Received
    /// Position: 23, Width: 1
    using PDRSFR = BitField<23, 1>;
    constexpr uint32_t PDRSFR_Pos = 23;
    constexpr uint32_t PDRSFR_Msk = PDRSFR::mask;

    /// PDelay Request Frame Transmitted
    /// Position: 24, Width: 1
    using PDRQFT = BitField<24, 1>;
    constexpr uint32_t PDRQFT_Pos = 24;
    constexpr uint32_t PDRQFT_Msk = PDRQFT::mask;

    /// PDelay Response Frame Transmitted
    /// Position: 25, Width: 1
    using PDRSFT = BitField<25, 1>;
    constexpr uint32_t PDRSFT_Pos = 25;
    constexpr uint32_t PDRSFT_Msk = PDRSFT::mask;

    /// TSU Seconds Register Increment
    /// Position: 26, Width: 1
    using SRI = BitField<26, 1>;
    constexpr uint32_t SRI_Pos = 26;
    constexpr uint32_t SRI_Msk = SRI::mask;

    /// Enable RX LPI Indication
    /// Position: 27, Width: 1
    using RXLPISBC = BitField<27, 1>;
    constexpr uint32_t RXLPISBC_Pos = 27;
    constexpr uint32_t RXLPISBC_Msk = RXLPISBC::mask;

    /// Wake On LAN
    /// Position: 28, Width: 1
    using WOL = BitField<28, 1>;
    constexpr uint32_t WOL_Pos = 28;
    constexpr uint32_t WOL_Msk = WOL::mask;

    /// TSU Timer Comparison
    /// Position: 29, Width: 1
    using TSUTIMCOMP = BitField<29, 1>;
    constexpr uint32_t TSUTIMCOMP_Pos = 29;
    constexpr uint32_t TSUTIMCOMP_Msk = TSUTIMCOMP::mask;

}  // namespace imr

/// MAN - PHY Maintenance Register
namespace man {
    /// PHY Data
    /// Position: 0, Width: 16
    using DATA = BitField<0, 16>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

    /// Write Ten
    /// Position: 16, Width: 2
    using WTN = BitField<16, 2>;
    constexpr uint32_t WTN_Pos = 16;
    constexpr uint32_t WTN_Msk = WTN::mask;

    /// Register Address
    /// Position: 18, Width: 5
    using REGA = BitField<18, 5>;
    constexpr uint32_t REGA_Pos = 18;
    constexpr uint32_t REGA_Msk = REGA::mask;

    /// PHY Address
    /// Position: 23, Width: 5
    using PHYA = BitField<23, 5>;
    constexpr uint32_t PHYA_Pos = 23;
    constexpr uint32_t PHYA_Msk = PHYA::mask;

    /// Operation
    /// Position: 28, Width: 2
    using OP = BitField<28, 2>;
    constexpr uint32_t OP_Pos = 28;
    constexpr uint32_t OP_Msk = OP::mask;

    /// Clause 22 Operation
    /// Position: 30, Width: 1
    using CLTTO = BitField<30, 1>;
    constexpr uint32_t CLTTO_Pos = 30;
    constexpr uint32_t CLTTO_Msk = CLTTO::mask;

    /// Write ZERO
    /// Position: 31, Width: 1
    using WZO = BitField<31, 1>;
    constexpr uint32_t WZO_Pos = 31;
    constexpr uint32_t WZO_Msk = WZO::mask;

}  // namespace man

/// RPQ - Received Pause Quantum Register
namespace rpq {
    /// Received Pause Quantum
    /// Position: 0, Width: 16
    using RPQ = BitField<0, 16>;
    constexpr uint32_t RPQ_Pos = 0;
    constexpr uint32_t RPQ_Msk = RPQ::mask;

}  // namespace rpq

/// TPQ - Transmit Pause Quantum Register
namespace tpq {
    /// Transmit Pause Quantum
    /// Position: 0, Width: 16
    using TPQ = BitField<0, 16>;
    constexpr uint32_t TPQ_Pos = 0;
    constexpr uint32_t TPQ_Msk = TPQ::mask;

}  // namespace tpq

/// TPSF - TX Partial Store and Forward Register
namespace tpsf {
    /// Transmit Partial Store and Forward Address
    /// Position: 0, Width: 12
    using TPB1ADR = BitField<0, 12>;
    constexpr uint32_t TPB1ADR_Pos = 0;
    constexpr uint32_t TPB1ADR_Msk = TPB1ADR::mask;

    /// Enable TX Partial Store and Forward Operation
    /// Position: 31, Width: 1
    using ENTXP = BitField<31, 1>;
    constexpr uint32_t ENTXP_Pos = 31;
    constexpr uint32_t ENTXP_Msk = ENTXP::mask;

}  // namespace tpsf

/// RPSF - RX Partial Store and Forward Register
namespace rpsf {
    /// Receive Partial Store and Forward Address
    /// Position: 0, Width: 12
    using RPB1ADR = BitField<0, 12>;
    constexpr uint32_t RPB1ADR_Pos = 0;
    constexpr uint32_t RPB1ADR_Msk = RPB1ADR::mask;

    /// Enable RX Partial Store and Forward Operation
    /// Position: 31, Width: 1
    using ENRXP = BitField<31, 1>;
    constexpr uint32_t ENRXP_Pos = 31;
    constexpr uint32_t ENRXP_Msk = ENRXP::mask;

}  // namespace rpsf

/// RJFML - RX Jumbo Frame Max Length Register
namespace rjfml {
    /// Frame Max Length
    /// Position: 0, Width: 14
    using FML = BitField<0, 14>;
    constexpr uint32_t FML_Pos = 0;
    constexpr uint32_t FML_Msk = FML::mask;

}  // namespace rjfml

/// HRB - Hash Register Bottom
namespace hrb {
    /// Hash Address
    /// Position: 0, Width: 32
    using ADDR = BitField<0, 32>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace hrb

/// HRT - Hash Register Top
namespace hrt {
    /// Hash Address
    /// Position: 0, Width: 32
    using ADDR = BitField<0, 32>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace hrt

/// TIDM1 - Type ID Match 1 Register
namespace tidm1 {
    /// Type ID Match 1
    /// Position: 0, Width: 16
    using TID = BitField<0, 16>;
    constexpr uint32_t TID_Pos = 0;
    constexpr uint32_t TID_Msk = TID::mask;

    /// Enable Copying of TID Matched Frames
    /// Position: 31, Width: 1
    using ENID1 = BitField<31, 1>;
    constexpr uint32_t ENID1_Pos = 31;
    constexpr uint32_t ENID1_Msk = ENID1::mask;

}  // namespace tidm1

/// TIDM2 - Type ID Match 2 Register
namespace tidm2 {
    /// Type ID Match 2
    /// Position: 0, Width: 16
    using TID = BitField<0, 16>;
    constexpr uint32_t TID_Pos = 0;
    constexpr uint32_t TID_Msk = TID::mask;

    /// Enable Copying of TID Matched Frames
    /// Position: 31, Width: 1
    using ENID2 = BitField<31, 1>;
    constexpr uint32_t ENID2_Pos = 31;
    constexpr uint32_t ENID2_Msk = ENID2::mask;

}  // namespace tidm2

/// TIDM3 - Type ID Match 3 Register
namespace tidm3 {
    /// Type ID Match 3
    /// Position: 0, Width: 16
    using TID = BitField<0, 16>;
    constexpr uint32_t TID_Pos = 0;
    constexpr uint32_t TID_Msk = TID::mask;

    /// Enable Copying of TID Matched Frames
    /// Position: 31, Width: 1
    using ENID3 = BitField<31, 1>;
    constexpr uint32_t ENID3_Pos = 31;
    constexpr uint32_t ENID3_Msk = ENID3::mask;

}  // namespace tidm3

/// TIDM4 - Type ID Match 4 Register
namespace tidm4 {
    /// Type ID Match 4
    /// Position: 0, Width: 16
    using TID = BitField<0, 16>;
    constexpr uint32_t TID_Pos = 0;
    constexpr uint32_t TID_Msk = TID::mask;

    /// Enable Copying of TID Matched Frames
    /// Position: 31, Width: 1
    using ENID4 = BitField<31, 1>;
    constexpr uint32_t ENID4_Pos = 31;
    constexpr uint32_t ENID4_Msk = ENID4::mask;

}  // namespace tidm4

/// WOL - Wake on LAN Register
namespace wol {
    /// ARP Request IP Address
    /// Position: 0, Width: 16
    using IP = BitField<0, 16>;
    constexpr uint32_t IP_Pos = 0;
    constexpr uint32_t IP_Msk = IP::mask;

    /// Magic Packet Event Enable
    /// Position: 16, Width: 1
    using MAG = BitField<16, 1>;
    constexpr uint32_t MAG_Pos = 16;
    constexpr uint32_t MAG_Msk = MAG::mask;

    /// ARP Request IP Address
    /// Position: 17, Width: 1
    using ARP = BitField<17, 1>;
    constexpr uint32_t ARP_Pos = 17;
    constexpr uint32_t ARP_Msk = ARP::mask;

    /// Specific Address Register 1 Event Enable
    /// Position: 18, Width: 1
    using SA1 = BitField<18, 1>;
    constexpr uint32_t SA1_Pos = 18;
    constexpr uint32_t SA1_Msk = SA1::mask;

    /// Multicast Hash Event Enable
    /// Position: 19, Width: 1
    using MTI = BitField<19, 1>;
    constexpr uint32_t MTI_Pos = 19;
    constexpr uint32_t MTI_Msk = MTI::mask;

}  // namespace wol

/// IPGS - IPG Stretch Register
namespace ipgs {
    /// Frame Length
    /// Position: 0, Width: 16
    using FL = BitField<0, 16>;
    constexpr uint32_t FL_Pos = 0;
    constexpr uint32_t FL_Msk = FL::mask;

}  // namespace ipgs

/// SVLAN - Stacked VLAN Register
namespace svlan {
    /// User Defined VLAN_TYPE Field
    /// Position: 0, Width: 16
    using VLAN_TYPE = BitField<0, 16>;
    constexpr uint32_t VLAN_TYPE_Pos = 0;
    constexpr uint32_t VLAN_TYPE_Msk = VLAN_TYPE::mask;

    /// Enable Stacked VLAN Processing Mode
    /// Position: 31, Width: 1
    using ESVLAN = BitField<31, 1>;
    constexpr uint32_t ESVLAN_Pos = 31;
    constexpr uint32_t ESVLAN_Msk = ESVLAN::mask;

}  // namespace svlan

/// TPFCP - Transmit PFC Pause Register
namespace tpfcp {
    /// Priority Enable Vector
    /// Position: 0, Width: 8
    using PEV = BitField<0, 8>;
    constexpr uint32_t PEV_Pos = 0;
    constexpr uint32_t PEV_Msk = PEV::mask;

    /// Pause Quantum
    /// Position: 8, Width: 8
    using PQ = BitField<8, 8>;
    constexpr uint32_t PQ_Pos = 8;
    constexpr uint32_t PQ_Msk = PQ::mask;

}  // namespace tpfcp

/// SAMB1 - Specific Address 1 Mask Bottom Register
namespace samb1 {
    /// Specific Address 1 Mask
    /// Position: 0, Width: 32
    using ADDR = BitField<0, 32>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace samb1

/// SAMT1 - Specific Address 1 Mask Top Register
namespace samt1 {
    /// Specific Address 1 Mask
    /// Position: 0, Width: 16
    using ADDR = BitField<0, 16>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace samt1

/// NSC - 1588 Timer Nanosecond Comparison Register
namespace nsc {
    /// 1588 Timer Nanosecond Comparison Value
    /// Position: 0, Width: 22
    using NANOSEC = BitField<0, 22>;
    constexpr uint32_t NANOSEC_Pos = 0;
    constexpr uint32_t NANOSEC_Msk = NANOSEC::mask;

}  // namespace nsc

/// SCL - 1588 Timer Second Comparison Low Register
namespace scl {
    /// 1588 Timer Second Comparison Value
    /// Position: 0, Width: 32
    using SEC = BitField<0, 32>;
    constexpr uint32_t SEC_Pos = 0;
    constexpr uint32_t SEC_Msk = SEC::mask;

}  // namespace scl

/// SCH - 1588 Timer Second Comparison High Register
namespace sch {
    /// 1588 Timer Second Comparison Value
    /// Position: 0, Width: 16
    using SEC = BitField<0, 16>;
    constexpr uint32_t SEC_Pos = 0;
    constexpr uint32_t SEC_Msk = SEC::mask;

}  // namespace sch

/// EFTSH - PTP Event Frame Transmitted Seconds High Register
namespace eftsh {
    /// Register Update
    /// Position: 0, Width: 16
    using RUD = BitField<0, 16>;
    constexpr uint32_t RUD_Pos = 0;
    constexpr uint32_t RUD_Msk = RUD::mask;

}  // namespace eftsh

/// EFRSH - PTP Event Frame Received Seconds High Register
namespace efrsh {
    /// Register Update
    /// Position: 0, Width: 16
    using RUD = BitField<0, 16>;
    constexpr uint32_t RUD_Pos = 0;
    constexpr uint32_t RUD_Msk = RUD::mask;

}  // namespace efrsh

/// PEFTSH - PTP Peer Event Frame Transmitted Seconds High Register
namespace peftsh {
    /// Register Update
    /// Position: 0, Width: 16
    using RUD = BitField<0, 16>;
    constexpr uint32_t RUD_Pos = 0;
    constexpr uint32_t RUD_Msk = RUD::mask;

}  // namespace peftsh

/// PEFRSH - PTP Peer Event Frame Received Seconds High Register
namespace pefrsh {
    /// Register Update
    /// Position: 0, Width: 16
    using RUD = BitField<0, 16>;
    constexpr uint32_t RUD_Pos = 0;
    constexpr uint32_t RUD_Msk = RUD::mask;

}  // namespace pefrsh

/// MID - Module ID Register
namespace mid {
    /// Module Revision
    /// Position: 0, Width: 16
    using MREV = BitField<0, 16>;
    constexpr uint32_t MREV_Pos = 0;
    constexpr uint32_t MREV_Msk = MREV::mask;

    /// Module Identification Number
    /// Position: 16, Width: 16
    using MID = BitField<16, 16>;
    constexpr uint32_t MID_Pos = 16;
    constexpr uint32_t MID_Msk = MID::mask;

}  // namespace mid

/// OTLO - Octets Transmitted Low Register
namespace otlo {
    /// Transmitted Octets
    /// Position: 0, Width: 32
    using TXO = BitField<0, 32>;
    constexpr uint32_t TXO_Pos = 0;
    constexpr uint32_t TXO_Msk = TXO::mask;

}  // namespace otlo

/// OTHI - Octets Transmitted High Register
namespace othi {
    /// Transmitted Octets
    /// Position: 0, Width: 16
    using TXO = BitField<0, 16>;
    constexpr uint32_t TXO_Pos = 0;
    constexpr uint32_t TXO_Msk = TXO::mask;

}  // namespace othi

/// FT - Frames Transmitted Register
namespace ft {
    /// Frames Transmitted without Error
    /// Position: 0, Width: 32
    using FTX = BitField<0, 32>;
    constexpr uint32_t FTX_Pos = 0;
    constexpr uint32_t FTX_Msk = FTX::mask;

}  // namespace ft

/// BCFT - Broadcast Frames Transmitted Register
namespace bcft {
    /// Broadcast Frames Transmitted without Error
    /// Position: 0, Width: 32
    using BFTX = BitField<0, 32>;
    constexpr uint32_t BFTX_Pos = 0;
    constexpr uint32_t BFTX_Msk = BFTX::mask;

}  // namespace bcft

/// MFT - Multicast Frames Transmitted Register
namespace mft {
    /// Multicast Frames Transmitted without Error
    /// Position: 0, Width: 32
    using MFTX = BitField<0, 32>;
    constexpr uint32_t MFTX_Pos = 0;
    constexpr uint32_t MFTX_Msk = MFTX::mask;

}  // namespace mft

/// PFT - Pause Frames Transmitted Register
namespace pft {
    /// Pause Frames Transmitted Register
    /// Position: 0, Width: 16
    using PFTX = BitField<0, 16>;
    constexpr uint32_t PFTX_Pos = 0;
    constexpr uint32_t PFTX_Msk = PFTX::mask;

}  // namespace pft

/// BFT64 - 64 Byte Frames Transmitted Register
namespace bft64 {
    /// 64 Byte Frames Transmitted without Error
    /// Position: 0, Width: 32
    using NFTX = BitField<0, 32>;
    constexpr uint32_t NFTX_Pos = 0;
    constexpr uint32_t NFTX_Msk = NFTX::mask;

}  // namespace bft64

/// TBFT127 - 65 to 127 Byte Frames Transmitted Register
namespace tbft127 {
    /// 65 to 127 Byte Frames Transmitted without Error
    /// Position: 0, Width: 32
    using NFTX = BitField<0, 32>;
    constexpr uint32_t NFTX_Pos = 0;
    constexpr uint32_t NFTX_Msk = NFTX::mask;

}  // namespace tbft127

/// TBFT255 - 128 to 255 Byte Frames Transmitted Register
namespace tbft255 {
    /// 128 to 255 Byte Frames Transmitted without Error
    /// Position: 0, Width: 32
    using NFTX = BitField<0, 32>;
    constexpr uint32_t NFTX_Pos = 0;
    constexpr uint32_t NFTX_Msk = NFTX::mask;

}  // namespace tbft255

/// TBFT511 - 256 to 511 Byte Frames Transmitted Register
namespace tbft511 {
    /// 256 to 511 Byte Frames Transmitted without Error
    /// Position: 0, Width: 32
    using NFTX = BitField<0, 32>;
    constexpr uint32_t NFTX_Pos = 0;
    constexpr uint32_t NFTX_Msk = NFTX::mask;

}  // namespace tbft511

/// TBFT1023 - 512 to 1023 Byte Frames Transmitted Register
namespace tbft1023 {
    /// 512 to 1023 Byte Frames Transmitted without Error
    /// Position: 0, Width: 32
    using NFTX = BitField<0, 32>;
    constexpr uint32_t NFTX_Pos = 0;
    constexpr uint32_t NFTX_Msk = NFTX::mask;

}  // namespace tbft1023

/// TBFT1518 - 1024 to 1518 Byte Frames Transmitted Register
namespace tbft1518 {
    /// 1024 to 1518 Byte Frames Transmitted without Error
    /// Position: 0, Width: 32
    using NFTX = BitField<0, 32>;
    constexpr uint32_t NFTX_Pos = 0;
    constexpr uint32_t NFTX_Msk = NFTX::mask;

}  // namespace tbft1518

/// GTBFT1518 - Greater Than 1518 Byte Frames Transmitted Register
namespace gtbft1518 {
    /// Greater than 1518 Byte Frames Transmitted without Error
    /// Position: 0, Width: 32
    using NFTX = BitField<0, 32>;
    constexpr uint32_t NFTX_Pos = 0;
    constexpr uint32_t NFTX_Msk = NFTX::mask;

}  // namespace gtbft1518

/// TUR - Transmit Underruns Register
namespace tur {
    /// Transmit Underruns
    /// Position: 0, Width: 10
    using TXUNR = BitField<0, 10>;
    constexpr uint32_t TXUNR_Pos = 0;
    constexpr uint32_t TXUNR_Msk = TXUNR::mask;

}  // namespace tur

/// SCF - Single Collision Frames Register
namespace scf {
    /// Single Collision
    /// Position: 0, Width: 18
    using SCOL = BitField<0, 18>;
    constexpr uint32_t SCOL_Pos = 0;
    constexpr uint32_t SCOL_Msk = SCOL::mask;

}  // namespace scf

/// MCF - Multiple Collision Frames Register
namespace mcf {
    /// Multiple Collision
    /// Position: 0, Width: 18
    using MCOL = BitField<0, 18>;
    constexpr uint32_t MCOL_Pos = 0;
    constexpr uint32_t MCOL_Msk = MCOL::mask;

}  // namespace mcf

/// EC - Excessive Collisions Register
namespace ec {
    /// Excessive Collisions
    /// Position: 0, Width: 10
    using XCOL = BitField<0, 10>;
    constexpr uint32_t XCOL_Pos = 0;
    constexpr uint32_t XCOL_Msk = XCOL::mask;

}  // namespace ec

/// LC - Late Collisions Register
namespace lc {
    /// Late Collisions
    /// Position: 0, Width: 10
    using LCOL = BitField<0, 10>;
    constexpr uint32_t LCOL_Pos = 0;
    constexpr uint32_t LCOL_Msk = LCOL::mask;

}  // namespace lc

/// DTF - Deferred Transmission Frames Register
namespace dtf {
    /// Deferred Transmission
    /// Position: 0, Width: 18
    using DEFT = BitField<0, 18>;
    constexpr uint32_t DEFT_Pos = 0;
    constexpr uint32_t DEFT_Msk = DEFT::mask;

}  // namespace dtf

/// CSE - Carrier Sense Errors Register
namespace cse {
    /// Carrier Sense Error
    /// Position: 0, Width: 10
    using CSR = BitField<0, 10>;
    constexpr uint32_t CSR_Pos = 0;
    constexpr uint32_t CSR_Msk = CSR::mask;

}  // namespace cse

/// ORLO - Octets Received Low Received Register
namespace orlo {
    /// Received Octets
    /// Position: 0, Width: 32
    using RXO = BitField<0, 32>;
    constexpr uint32_t RXO_Pos = 0;
    constexpr uint32_t RXO_Msk = RXO::mask;

}  // namespace orlo

/// ORHI - Octets Received High Received Register
namespace orhi {
    /// Received Octets
    /// Position: 0, Width: 16
    using RXO = BitField<0, 16>;
    constexpr uint32_t RXO_Pos = 0;
    constexpr uint32_t RXO_Msk = RXO::mask;

}  // namespace orhi

/// FR - Frames Received Register
namespace fr {
    /// Frames Received without Error
    /// Position: 0, Width: 32
    using FRX = BitField<0, 32>;
    constexpr uint32_t FRX_Pos = 0;
    constexpr uint32_t FRX_Msk = FRX::mask;

}  // namespace fr

/// BCFR - Broadcast Frames Received Register
namespace bcfr {
    /// Broadcast Frames Received without Error
    /// Position: 0, Width: 32
    using BFRX = BitField<0, 32>;
    constexpr uint32_t BFRX_Pos = 0;
    constexpr uint32_t BFRX_Msk = BFRX::mask;

}  // namespace bcfr

/// MFR - Multicast Frames Received Register
namespace mfr {
    /// Multicast Frames Received without Error
    /// Position: 0, Width: 32
    using MFRX = BitField<0, 32>;
    constexpr uint32_t MFRX_Pos = 0;
    constexpr uint32_t MFRX_Msk = MFRX::mask;

}  // namespace mfr

/// PFR - Pause Frames Received Register
namespace pfr {
    /// Pause Frames Received Register
    /// Position: 0, Width: 16
    using PFRX = BitField<0, 16>;
    constexpr uint32_t PFRX_Pos = 0;
    constexpr uint32_t PFRX_Msk = PFRX::mask;

}  // namespace pfr

/// BFR64 - 64 Byte Frames Received Register
namespace bfr64 {
    /// 64 Byte Frames Received without Error
    /// Position: 0, Width: 32
    using NFRX = BitField<0, 32>;
    constexpr uint32_t NFRX_Pos = 0;
    constexpr uint32_t NFRX_Msk = NFRX::mask;

}  // namespace bfr64

/// TBFR127 - 65 to 127 Byte Frames Received Register
namespace tbfr127 {
    /// 65 to 127 Byte Frames Received without Error
    /// Position: 0, Width: 32
    using NFRX = BitField<0, 32>;
    constexpr uint32_t NFRX_Pos = 0;
    constexpr uint32_t NFRX_Msk = NFRX::mask;

}  // namespace tbfr127

/// TBFR255 - 128 to 255 Byte Frames Received Register
namespace tbfr255 {
    /// 128 to 255 Byte Frames Received without Error
    /// Position: 0, Width: 32
    using NFRX = BitField<0, 32>;
    constexpr uint32_t NFRX_Pos = 0;
    constexpr uint32_t NFRX_Msk = NFRX::mask;

}  // namespace tbfr255

/// TBFR511 - 256 to 511 Byte Frames Received Register
namespace tbfr511 {
    /// 256 to 511 Byte Frames Received without Error
    /// Position: 0, Width: 32
    using NFRX = BitField<0, 32>;
    constexpr uint32_t NFRX_Pos = 0;
    constexpr uint32_t NFRX_Msk = NFRX::mask;

}  // namespace tbfr511

/// TBFR1023 - 512 to 1023 Byte Frames Received Register
namespace tbfr1023 {
    /// 512 to 1023 Byte Frames Received without Error
    /// Position: 0, Width: 32
    using NFRX = BitField<0, 32>;
    constexpr uint32_t NFRX_Pos = 0;
    constexpr uint32_t NFRX_Msk = NFRX::mask;

}  // namespace tbfr1023

/// TBFR1518 - 1024 to 1518 Byte Frames Received Register
namespace tbfr1518 {
    /// 1024 to 1518 Byte Frames Received without Error
    /// Position: 0, Width: 32
    using NFRX = BitField<0, 32>;
    constexpr uint32_t NFRX_Pos = 0;
    constexpr uint32_t NFRX_Msk = NFRX::mask;

}  // namespace tbfr1518

/// TMXBFR - 1519 to Maximum Byte Frames Received Register
namespace tmxbfr {
    /// 1519 to Maximum Byte Frames Received without Error
    /// Position: 0, Width: 32
    using NFRX = BitField<0, 32>;
    constexpr uint32_t NFRX_Pos = 0;
    constexpr uint32_t NFRX_Msk = NFRX::mask;

}  // namespace tmxbfr

/// UFR - Undersize Frames Received Register
namespace ufr {
    /// Undersize Frames Received
    /// Position: 0, Width: 10
    using UFRX = BitField<0, 10>;
    constexpr uint32_t UFRX_Pos = 0;
    constexpr uint32_t UFRX_Msk = UFRX::mask;

}  // namespace ufr

/// OFR - Oversize Frames Received Register
namespace ofr {
    /// Oversized Frames Received
    /// Position: 0, Width: 10
    using OFRX = BitField<0, 10>;
    constexpr uint32_t OFRX_Pos = 0;
    constexpr uint32_t OFRX_Msk = OFRX::mask;

}  // namespace ofr

/// JR - Jabbers Received Register
namespace jr {
    /// Jabbers Received
    /// Position: 0, Width: 10
    using JRX = BitField<0, 10>;
    constexpr uint32_t JRX_Pos = 0;
    constexpr uint32_t JRX_Msk = JRX::mask;

}  // namespace jr

/// FCSE - Frame Check Sequence Errors Register
namespace fcse {
    /// Frame Check Sequence Errors
    /// Position: 0, Width: 10
    using FCKR = BitField<0, 10>;
    constexpr uint32_t FCKR_Pos = 0;
    constexpr uint32_t FCKR_Msk = FCKR::mask;

}  // namespace fcse

/// LFFE - Length Field Frame Errors Register
namespace lffe {
    /// Length Field Frame Errors
    /// Position: 0, Width: 10
    using LFER = BitField<0, 10>;
    constexpr uint32_t LFER_Pos = 0;
    constexpr uint32_t LFER_Msk = LFER::mask;

}  // namespace lffe

/// RSE - Receive Symbol Errors Register
namespace rse {
    /// Receive Symbol Errors
    /// Position: 0, Width: 10
    using RXSE = BitField<0, 10>;
    constexpr uint32_t RXSE_Pos = 0;
    constexpr uint32_t RXSE_Msk = RXSE::mask;

}  // namespace rse

/// AE - Alignment Errors Register
namespace ae {
    /// Alignment Errors
    /// Position: 0, Width: 10
    using AER = BitField<0, 10>;
    constexpr uint32_t AER_Pos = 0;
    constexpr uint32_t AER_Msk = AER::mask;

}  // namespace ae

/// RRE - Receive Resource Errors Register
namespace rre {
    /// Receive Resource Errors
    /// Position: 0, Width: 18
    using RXRER = BitField<0, 18>;
    constexpr uint32_t RXRER_Pos = 0;
    constexpr uint32_t RXRER_Msk = RXRER::mask;

}  // namespace rre

/// ROE - Receive Overrun Register
namespace roe {
    /// Receive Overruns
    /// Position: 0, Width: 10
    using RXOVR = BitField<0, 10>;
    constexpr uint32_t RXOVR_Pos = 0;
    constexpr uint32_t RXOVR_Msk = RXOVR::mask;

}  // namespace roe

/// IHCE - IP Header Checksum Errors Register
namespace ihce {
    /// IP Header Checksum Errors
    /// Position: 0, Width: 8
    using HCKER = BitField<0, 8>;
    constexpr uint32_t HCKER_Pos = 0;
    constexpr uint32_t HCKER_Msk = HCKER::mask;

}  // namespace ihce

/// TCE - TCP Checksum Errors Register
namespace tce {
    /// TCP Checksum Errors
    /// Position: 0, Width: 8
    using TCKER = BitField<0, 8>;
    constexpr uint32_t TCKER_Pos = 0;
    constexpr uint32_t TCKER_Msk = TCKER::mask;

}  // namespace tce

/// UCE - UDP Checksum Errors Register
namespace uce {
    /// UDP Checksum Errors
    /// Position: 0, Width: 8
    using UCKER = BitField<0, 8>;
    constexpr uint32_t UCKER_Pos = 0;
    constexpr uint32_t UCKER_Msk = UCKER::mask;

}  // namespace uce

/// TISUBN - 1588 Timer Increment Sub-nanoseconds Register
namespace tisubn {
    /// Lower Significant Bits of Timer Increment Register
    /// Position: 0, Width: 16
    using LSBTIR = BitField<0, 16>;
    constexpr uint32_t LSBTIR_Pos = 0;
    constexpr uint32_t LSBTIR_Msk = LSBTIR::mask;

}  // namespace tisubn

/// TSH - 1588 Timer Seconds High Register
namespace tsh {
    /// Timer Count in Seconds
    /// Position: 0, Width: 16
    using TCS = BitField<0, 16>;
    constexpr uint32_t TCS_Pos = 0;
    constexpr uint32_t TCS_Msk = TCS::mask;

}  // namespace tsh

/// TSL - 1588 Timer Seconds Low Register
namespace tsl {
    /// Timer Count in Seconds
    /// Position: 0, Width: 32
    using TCS = BitField<0, 32>;
    constexpr uint32_t TCS_Pos = 0;
    constexpr uint32_t TCS_Msk = TCS::mask;

}  // namespace tsl

/// TN - 1588 Timer Nanoseconds Register
namespace tn {
    /// Timer Count in Nanoseconds
    /// Position: 0, Width: 30
    using TNS = BitField<0, 30>;
    constexpr uint32_t TNS_Pos = 0;
    constexpr uint32_t TNS_Msk = TNS::mask;

}  // namespace tn

/// TA - 1588 Timer Adjust Register
namespace ta {
    /// Increment/Decrement
    /// Position: 0, Width: 30
    using ITDT = BitField<0, 30>;
    constexpr uint32_t ITDT_Pos = 0;
    constexpr uint32_t ITDT_Msk = ITDT::mask;

    /// Adjust 1588 Timer
    /// Position: 31, Width: 1
    using ADJ = BitField<31, 1>;
    constexpr uint32_t ADJ_Pos = 31;
    constexpr uint32_t ADJ_Msk = ADJ::mask;

}  // namespace ta

/// TI - 1588 Timer Increment Register
namespace ti {
    /// Count Nanoseconds
    /// Position: 0, Width: 8
    using CNS = BitField<0, 8>;
    constexpr uint32_t CNS_Pos = 0;
    constexpr uint32_t CNS_Msk = CNS::mask;

    /// Alternative Count Nanoseconds
    /// Position: 8, Width: 8
    using ACNS = BitField<8, 8>;
    constexpr uint32_t ACNS_Pos = 8;
    constexpr uint32_t ACNS_Msk = ACNS::mask;

    /// Number of Increments
    /// Position: 16, Width: 8
    using NIT = BitField<16, 8>;
    constexpr uint32_t NIT_Pos = 16;
    constexpr uint32_t NIT_Msk = NIT::mask;

}  // namespace ti

/// EFTSL - PTP Event Frame Transmitted Seconds Low Register
namespace eftsl {
    /// Register Update
    /// Position: 0, Width: 32
    using RUD = BitField<0, 32>;
    constexpr uint32_t RUD_Pos = 0;
    constexpr uint32_t RUD_Msk = RUD::mask;

}  // namespace eftsl

/// EFTN - PTP Event Frame Transmitted Nanoseconds Register
namespace eftn {
    /// Register Update
    /// Position: 0, Width: 30
    using RUD = BitField<0, 30>;
    constexpr uint32_t RUD_Pos = 0;
    constexpr uint32_t RUD_Msk = RUD::mask;

}  // namespace eftn

/// EFRSL - PTP Event Frame Received Seconds Low Register
namespace efrsl {
    /// Register Update
    /// Position: 0, Width: 32
    using RUD = BitField<0, 32>;
    constexpr uint32_t RUD_Pos = 0;
    constexpr uint32_t RUD_Msk = RUD::mask;

}  // namespace efrsl

/// EFRN - PTP Event Frame Received Nanoseconds Register
namespace efrn {
    /// Register Update
    /// Position: 0, Width: 30
    using RUD = BitField<0, 30>;
    constexpr uint32_t RUD_Pos = 0;
    constexpr uint32_t RUD_Msk = RUD::mask;

}  // namespace efrn

/// PEFTSL - PTP Peer Event Frame Transmitted Seconds Low Register
namespace peftsl {
    /// Register Update
    /// Position: 0, Width: 32
    using RUD = BitField<0, 32>;
    constexpr uint32_t RUD_Pos = 0;
    constexpr uint32_t RUD_Msk = RUD::mask;

}  // namespace peftsl

/// PEFTN - PTP Peer Event Frame Transmitted Nanoseconds Register
namespace peftn {
    /// Register Update
    /// Position: 0, Width: 30
    using RUD = BitField<0, 30>;
    constexpr uint32_t RUD_Pos = 0;
    constexpr uint32_t RUD_Msk = RUD::mask;

}  // namespace peftn

/// PEFRSL - PTP Peer Event Frame Received Seconds Low Register
namespace pefrsl {
    /// Register Update
    /// Position: 0, Width: 32
    using RUD = BitField<0, 32>;
    constexpr uint32_t RUD_Pos = 0;
    constexpr uint32_t RUD_Msk = RUD::mask;

}  // namespace pefrsl

/// PEFRN - PTP Peer Event Frame Received Nanoseconds Register
namespace pefrn {
    /// Register Update
    /// Position: 0, Width: 30
    using RUD = BitField<0, 30>;
    constexpr uint32_t RUD_Pos = 0;
    constexpr uint32_t RUD_Msk = RUD::mask;

}  // namespace pefrn

/// ISRPQ[%s] - Interrupt Status Register Priority Queue (index = 1) 0
namespace isrpq[%s] {
    /// Receive Complete
    /// Position: 1, Width: 1
    using RCOMP = BitField<1, 1>;
    constexpr uint32_t RCOMP_Pos = 1;
    constexpr uint32_t RCOMP_Msk = RCOMP::mask;

    /// RX Used Bit Read
    /// Position: 2, Width: 1
    using RXUBR = BitField<2, 1>;
    constexpr uint32_t RXUBR_Pos = 2;
    constexpr uint32_t RXUBR_Msk = RXUBR::mask;

    /// Retry Limit Exceeded or Late Collision
    /// Position: 5, Width: 1
    using RLEX = BitField<5, 1>;
    constexpr uint32_t RLEX_Pos = 5;
    constexpr uint32_t RLEX_Msk = RLEX::mask;

    /// Transmit Frame Corruption Due to AHB Error
    /// Position: 6, Width: 1
    using TFC = BitField<6, 1>;
    constexpr uint32_t TFC_Pos = 6;
    constexpr uint32_t TFC_Msk = TFC::mask;

    /// Transmit Complete
    /// Position: 7, Width: 1
    using TCOMP = BitField<7, 1>;
    constexpr uint32_t TCOMP_Pos = 7;
    constexpr uint32_t TCOMP_Msk = TCOMP::mask;

    /// Receive Overrun
    /// Position: 10, Width: 1
    using ROVR = BitField<10, 1>;
    constexpr uint32_t ROVR_Pos = 10;
    constexpr uint32_t ROVR_Msk = ROVR::mask;

    /// HRESP Not OK
    /// Position: 11, Width: 1
    using HRESP = BitField<11, 1>;
    constexpr uint32_t HRESP_Pos = 11;
    constexpr uint32_t HRESP_Msk = HRESP::mask;

}  // namespace isrpq[%s]

/// TBQBAPQ[%s] - Transmit Buffer Queue Base Address Register Priority Queue (index = 1) 0
namespace tbqbapq[%s] {
    /// Transmit Buffer Queue Base Address
    /// Position: 2, Width: 30
    using TXBQBA = BitField<2, 30>;
    constexpr uint32_t TXBQBA_Pos = 2;
    constexpr uint32_t TXBQBA_Msk = TXBQBA::mask;

}  // namespace tbqbapq[%s]

/// RBQBAPQ[%s] - Receive Buffer Queue Base Address Register Priority Queue (index = 1) 0
namespace rbqbapq[%s] {
    /// Receive Buffer Queue Base Address
    /// Position: 2, Width: 30
    using RXBQBA = BitField<2, 30>;
    constexpr uint32_t RXBQBA_Pos = 2;
    constexpr uint32_t RXBQBA_Msk = RXBQBA::mask;

}  // namespace rbqbapq[%s]

/// RBSRPQ[%s] - Receive Buffer Size Register Priority Queue (index = 1) 0
namespace rbsrpq[%s] {
    /// Receive Buffer Size
    /// Position: 0, Width: 16
    using RBS = BitField<0, 16>;
    constexpr uint32_t RBS_Pos = 0;
    constexpr uint32_t RBS_Msk = RBS::mask;

}  // namespace rbsrpq[%s]

/// CBSCR - Credit-Based Shaping Control Register
namespace cbscr {
    /// Queue B CBS Enable
    /// Position: 0, Width: 1
    using QBE = BitField<0, 1>;
    constexpr uint32_t QBE_Pos = 0;
    constexpr uint32_t QBE_Msk = QBE::mask;

    /// Queue A CBS Enable
    /// Position: 1, Width: 1
    using QAE = BitField<1, 1>;
    constexpr uint32_t QAE_Pos = 1;
    constexpr uint32_t QAE_Msk = QAE::mask;

}  // namespace cbscr

/// CBSISQA - Credit-Based Shaping IdleSlope Register for Queue A
namespace cbsisqa {
    /// IdleSlope
    /// Position: 0, Width: 32
    using IS = BitField<0, 32>;
    constexpr uint32_t IS_Pos = 0;
    constexpr uint32_t IS_Msk = IS::mask;

}  // namespace cbsisqa

/// CBSISQB - Credit-Based Shaping IdleSlope Register for Queue B
namespace cbsisqb {
    /// IdleSlope
    /// Position: 0, Width: 32
    using IS = BitField<0, 32>;
    constexpr uint32_t IS_Pos = 0;
    constexpr uint32_t IS_Msk = IS::mask;

}  // namespace cbsisqb

/// ST1RPQ[%s] - Screening Type 1 Register Priority Queue (index = 0) 0
namespace st1rpq[%s] {
    /// Queue Number (0-2)
    /// Position: 0, Width: 3
    using QNB = BitField<0, 3>;
    constexpr uint32_t QNB_Pos = 0;
    constexpr uint32_t QNB_Msk = QNB::mask;

    /// Differentiated Services or Traffic Class Match
    /// Position: 4, Width: 8
    using DSTCM = BitField<4, 8>;
    constexpr uint32_t DSTCM_Pos = 4;
    constexpr uint32_t DSTCM_Msk = DSTCM::mask;

    /// UDP Port Match
    /// Position: 12, Width: 16
    using UDPM = BitField<12, 16>;
    constexpr uint32_t UDPM_Pos = 12;
    constexpr uint32_t UDPM_Msk = UDPM::mask;

    /// Differentiated Services or Traffic Class Match Enable
    /// Position: 28, Width: 1
    using DSTCE = BitField<28, 1>;
    constexpr uint32_t DSTCE_Pos = 28;
    constexpr uint32_t DSTCE_Msk = DSTCE::mask;

    /// UDP Port Match Enable
    /// Position: 29, Width: 1
    using UDPE = BitField<29, 1>;
    constexpr uint32_t UDPE_Pos = 29;
    constexpr uint32_t UDPE_Msk = UDPE::mask;

}  // namespace st1rpq[%s]

/// ST2RPQ[%s] - Screening Type 2 Register Priority Queue (index = 0) 0
namespace st2rpq[%s] {
    /// Queue Number (0-2)
    /// Position: 0, Width: 3
    using QNB = BitField<0, 3>;
    constexpr uint32_t QNB_Pos = 0;
    constexpr uint32_t QNB_Msk = QNB::mask;

    /// VLAN Priority
    /// Position: 4, Width: 3
    using VLANP = BitField<4, 3>;
    constexpr uint32_t VLANP_Pos = 4;
    constexpr uint32_t VLANP_Msk = VLANP::mask;

    /// VLAN Enable
    /// Position: 8, Width: 1
    using VLANE = BitField<8, 1>;
    constexpr uint32_t VLANE_Pos = 8;
    constexpr uint32_t VLANE_Msk = VLANE::mask;

    /// Index of Screening Type 2 EtherType register x
    /// Position: 9, Width: 3
    using I2ETH = BitField<9, 3>;
    constexpr uint32_t I2ETH_Pos = 9;
    constexpr uint32_t I2ETH_Msk = I2ETH::mask;

    /// EtherType Enable
    /// Position: 12, Width: 1
    using ETHE = BitField<12, 1>;
    constexpr uint32_t ETHE_Pos = 12;
    constexpr uint32_t ETHE_Msk = ETHE::mask;

    /// Index of Screening Type 2 Compare Word 0/Word 1 register x
    /// Position: 13, Width: 5
    using COMPA = BitField<13, 5>;
    constexpr uint32_t COMPA_Pos = 13;
    constexpr uint32_t COMPA_Msk = COMPA::mask;

    /// Compare A Enable
    /// Position: 18, Width: 1
    using COMPAE = BitField<18, 1>;
    constexpr uint32_t COMPAE_Pos = 18;
    constexpr uint32_t COMPAE_Msk = COMPAE::mask;

    /// Index of Screening Type 2 Compare Word 0/Word 1 register x
    /// Position: 19, Width: 5
    using COMPB = BitField<19, 5>;
    constexpr uint32_t COMPB_Pos = 19;
    constexpr uint32_t COMPB_Msk = COMPB::mask;

    /// Compare B Enable
    /// Position: 24, Width: 1
    using COMPBE = BitField<24, 1>;
    constexpr uint32_t COMPBE_Pos = 24;
    constexpr uint32_t COMPBE_Msk = COMPBE::mask;

    /// Index of Screening Type 2 Compare Word 0/Word 1 register x
    /// Position: 25, Width: 5
    using COMPC = BitField<25, 5>;
    constexpr uint32_t COMPC_Pos = 25;
    constexpr uint32_t COMPC_Msk = COMPC::mask;

    /// Compare C Enable
    /// Position: 30, Width: 1
    using COMPCE = BitField<30, 1>;
    constexpr uint32_t COMPCE_Pos = 30;
    constexpr uint32_t COMPCE_Msk = COMPCE::mask;

}  // namespace st2rpq[%s]

/// IERPQ[%s] - Interrupt Enable Register Priority Queue (index = 1) 0
namespace ierpq[%s] {
    /// Receive Complete
    /// Position: 1, Width: 1
    using RCOMP = BitField<1, 1>;
    constexpr uint32_t RCOMP_Pos = 1;
    constexpr uint32_t RCOMP_Msk = RCOMP::mask;

    /// RX Used Bit Read
    /// Position: 2, Width: 1
    using RXUBR = BitField<2, 1>;
    constexpr uint32_t RXUBR_Pos = 2;
    constexpr uint32_t RXUBR_Msk = RXUBR::mask;

    /// Retry Limit Exceeded or Late Collision
    /// Position: 5, Width: 1
    using RLEX = BitField<5, 1>;
    constexpr uint32_t RLEX_Pos = 5;
    constexpr uint32_t RLEX_Msk = RLEX::mask;

    /// Transmit Frame Corruption Due to AHB Error
    /// Position: 6, Width: 1
    using TFC = BitField<6, 1>;
    constexpr uint32_t TFC_Pos = 6;
    constexpr uint32_t TFC_Msk = TFC::mask;

    /// Transmit Complete
    /// Position: 7, Width: 1
    using TCOMP = BitField<7, 1>;
    constexpr uint32_t TCOMP_Pos = 7;
    constexpr uint32_t TCOMP_Msk = TCOMP::mask;

    /// Receive Overrun
    /// Position: 10, Width: 1
    using ROVR = BitField<10, 1>;
    constexpr uint32_t ROVR_Pos = 10;
    constexpr uint32_t ROVR_Msk = ROVR::mask;

    /// HRESP Not OK
    /// Position: 11, Width: 1
    using HRESP = BitField<11, 1>;
    constexpr uint32_t HRESP_Pos = 11;
    constexpr uint32_t HRESP_Msk = HRESP::mask;

}  // namespace ierpq[%s]

/// IDRPQ[%s] - Interrupt Disable Register Priority Queue (index = 1) 0
namespace idrpq[%s] {
    /// Receive Complete
    /// Position: 1, Width: 1
    using RCOMP = BitField<1, 1>;
    constexpr uint32_t RCOMP_Pos = 1;
    constexpr uint32_t RCOMP_Msk = RCOMP::mask;

    /// RX Used Bit Read
    /// Position: 2, Width: 1
    using RXUBR = BitField<2, 1>;
    constexpr uint32_t RXUBR_Pos = 2;
    constexpr uint32_t RXUBR_Msk = RXUBR::mask;

    /// Retry Limit Exceeded or Late Collision
    /// Position: 5, Width: 1
    using RLEX = BitField<5, 1>;
    constexpr uint32_t RLEX_Pos = 5;
    constexpr uint32_t RLEX_Msk = RLEX::mask;

    /// Transmit Frame Corruption Due to AHB Error
    /// Position: 6, Width: 1
    using TFC = BitField<6, 1>;
    constexpr uint32_t TFC_Pos = 6;
    constexpr uint32_t TFC_Msk = TFC::mask;

    /// Transmit Complete
    /// Position: 7, Width: 1
    using TCOMP = BitField<7, 1>;
    constexpr uint32_t TCOMP_Pos = 7;
    constexpr uint32_t TCOMP_Msk = TCOMP::mask;

    /// Receive Overrun
    /// Position: 10, Width: 1
    using ROVR = BitField<10, 1>;
    constexpr uint32_t ROVR_Pos = 10;
    constexpr uint32_t ROVR_Msk = ROVR::mask;

    /// HRESP Not OK
    /// Position: 11, Width: 1
    using HRESP = BitField<11, 1>;
    constexpr uint32_t HRESP_Pos = 11;
    constexpr uint32_t HRESP_Msk = HRESP::mask;

}  // namespace idrpq[%s]

/// IMRPQ[%s] - Interrupt Mask Register Priority Queue (index = 1) 0
namespace imrpq[%s] {
    /// Receive Complete
    /// Position: 1, Width: 1
    using RCOMP = BitField<1, 1>;
    constexpr uint32_t RCOMP_Pos = 1;
    constexpr uint32_t RCOMP_Msk = RCOMP::mask;

    /// RX Used Bit Read
    /// Position: 2, Width: 1
    using RXUBR = BitField<2, 1>;
    constexpr uint32_t RXUBR_Pos = 2;
    constexpr uint32_t RXUBR_Msk = RXUBR::mask;

    /// Retry Limit Exceeded or Late Collision
    /// Position: 5, Width: 1
    using RLEX = BitField<5, 1>;
    constexpr uint32_t RLEX_Pos = 5;
    constexpr uint32_t RLEX_Msk = RLEX::mask;

    /// AHB Error
    /// Position: 6, Width: 1
    using AHB = BitField<6, 1>;
    constexpr uint32_t AHB_Pos = 6;
    constexpr uint32_t AHB_Msk = AHB::mask;

    /// Transmit Complete
    /// Position: 7, Width: 1
    using TCOMP = BitField<7, 1>;
    constexpr uint32_t TCOMP_Pos = 7;
    constexpr uint32_t TCOMP_Msk = TCOMP::mask;

    /// Receive Overrun
    /// Position: 10, Width: 1
    using ROVR = BitField<10, 1>;
    constexpr uint32_t ROVR_Pos = 10;
    constexpr uint32_t ROVR_Msk = ROVR::mask;

    /// HRESP Not OK
    /// Position: 11, Width: 1
    using HRESP = BitField<11, 1>;
    constexpr uint32_t HRESP_Pos = 11;
    constexpr uint32_t HRESP_Msk = HRESP::mask;

}  // namespace imrpq[%s]

/// ST2ER[%s] - Screening Type 2 Ethertype Register (index = 0) 0
namespace st2er[%s] {
    /// Ethertype Compare Value
    /// Position: 0, Width: 16
    using COMPVAL = BitField<0, 16>;
    constexpr uint32_t COMPVAL_Pos = 0;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2er[%s]

/// ST2CW00 - Screening Type 2 Compare Word 0 Register (index = 0)
namespace st2cw00 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw00

/// ST2CW10 - Screening Type 2 Compare Word 1 Register (index = 0)
namespace st2cw10 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw10

/// ST2CW01 - Screening Type 2 Compare Word 0 Register (index = 1)
namespace st2cw01 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw01

/// ST2CW11 - Screening Type 2 Compare Word 1 Register (index = 1)
namespace st2cw11 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw11

/// ST2CW02 - Screening Type 2 Compare Word 0 Register (index = 2)
namespace st2cw02 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw02

/// ST2CW12 - Screening Type 2 Compare Word 1 Register (index = 2)
namespace st2cw12 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw12

/// ST2CW03 - Screening Type 2 Compare Word 0 Register (index = 3)
namespace st2cw03 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw03

/// ST2CW13 - Screening Type 2 Compare Word 1 Register (index = 3)
namespace st2cw13 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw13

/// ST2CW04 - Screening Type 2 Compare Word 0 Register (index = 4)
namespace st2cw04 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw04

/// ST2CW14 - Screening Type 2 Compare Word 1 Register (index = 4)
namespace st2cw14 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw14

/// ST2CW05 - Screening Type 2 Compare Word 0 Register (index = 5)
namespace st2cw05 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw05

/// ST2CW15 - Screening Type 2 Compare Word 1 Register (index = 5)
namespace st2cw15 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw15

/// ST2CW06 - Screening Type 2 Compare Word 0 Register (index = 6)
namespace st2cw06 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw06

/// ST2CW16 - Screening Type 2 Compare Word 1 Register (index = 6)
namespace st2cw16 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw16

/// ST2CW07 - Screening Type 2 Compare Word 0 Register (index = 7)
namespace st2cw07 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw07

/// ST2CW17 - Screening Type 2 Compare Word 1 Register (index = 7)
namespace st2cw17 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw17

/// ST2CW08 - Screening Type 2 Compare Word 0 Register (index = 8)
namespace st2cw08 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw08

/// ST2CW18 - Screening Type 2 Compare Word 1 Register (index = 8)
namespace st2cw18 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw18

/// ST2CW09 - Screening Type 2 Compare Word 0 Register (index = 9)
namespace st2cw09 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw09

/// ST2CW19 - Screening Type 2 Compare Word 1 Register (index = 9)
namespace st2cw19 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw19

/// ST2CW010 - Screening Type 2 Compare Word 0 Register (index = 10)
namespace st2cw010 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw010

/// ST2CW110 - Screening Type 2 Compare Word 1 Register (index = 10)
namespace st2cw110 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw110

/// ST2CW011 - Screening Type 2 Compare Word 0 Register (index = 11)
namespace st2cw011 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw011

/// ST2CW111 - Screening Type 2 Compare Word 1 Register (index = 11)
namespace st2cw111 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw111

/// ST2CW012 - Screening Type 2 Compare Word 0 Register (index = 12)
namespace st2cw012 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw012

/// ST2CW112 - Screening Type 2 Compare Word 1 Register (index = 12)
namespace st2cw112 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw112

/// ST2CW013 - Screening Type 2 Compare Word 0 Register (index = 13)
namespace st2cw013 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw013

/// ST2CW113 - Screening Type 2 Compare Word 1 Register (index = 13)
namespace st2cw113 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw113

/// ST2CW014 - Screening Type 2 Compare Word 0 Register (index = 14)
namespace st2cw014 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw014

/// ST2CW114 - Screening Type 2 Compare Word 1 Register (index = 14)
namespace st2cw114 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw114

/// ST2CW015 - Screening Type 2 Compare Word 0 Register (index = 15)
namespace st2cw015 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw015

/// ST2CW115 - Screening Type 2 Compare Word 1 Register (index = 15)
namespace st2cw115 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw115

/// ST2CW016 - Screening Type 2 Compare Word 0 Register (index = 16)
namespace st2cw016 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw016

/// ST2CW116 - Screening Type 2 Compare Word 1 Register (index = 16)
namespace st2cw116 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw116

/// ST2CW017 - Screening Type 2 Compare Word 0 Register (index = 17)
namespace st2cw017 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw017

/// ST2CW117 - Screening Type 2 Compare Word 1 Register (index = 17)
namespace st2cw117 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw117

/// ST2CW018 - Screening Type 2 Compare Word 0 Register (index = 18)
namespace st2cw018 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw018

/// ST2CW118 - Screening Type 2 Compare Word 1 Register (index = 18)
namespace st2cw118 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw118

/// ST2CW019 - Screening Type 2 Compare Word 0 Register (index = 19)
namespace st2cw019 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw019

/// ST2CW119 - Screening Type 2 Compare Word 1 Register (index = 19)
namespace st2cw119 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw119

/// ST2CW020 - Screening Type 2 Compare Word 0 Register (index = 20)
namespace st2cw020 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw020

/// ST2CW120 - Screening Type 2 Compare Word 1 Register (index = 20)
namespace st2cw120 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw120

/// ST2CW021 - Screening Type 2 Compare Word 0 Register (index = 21)
namespace st2cw021 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw021

/// ST2CW121 - Screening Type 2 Compare Word 1 Register (index = 21)
namespace st2cw121 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw121

/// ST2CW022 - Screening Type 2 Compare Word 0 Register (index = 22)
namespace st2cw022 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw022

/// ST2CW122 - Screening Type 2 Compare Word 1 Register (index = 22)
namespace st2cw122 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw122

/// ST2CW023 - Screening Type 2 Compare Word 0 Register (index = 23)
namespace st2cw023 {
    /// Mask Value
    /// Position: 0, Width: 16
    using MASKVAL = BitField<0, 16>;
    constexpr uint32_t MASKVAL_Pos = 0;
    constexpr uint32_t MASKVAL_Msk = MASKVAL::mask;

    /// Compare Value
    /// Position: 16, Width: 16
    using COMPVAL = BitField<16, 16>;
    constexpr uint32_t COMPVAL_Pos = 16;
    constexpr uint32_t COMPVAL_Msk = COMPVAL::mask;

}  // namespace st2cw023

/// ST2CW123 - Screening Type 2 Compare Word 1 Register (index = 23)
namespace st2cw123 {
    /// Offset Value in Bytes
    /// Position: 0, Width: 7
    using OFFSVAL = BitField<0, 7>;
    constexpr uint32_t OFFSVAL_Pos = 0;
    constexpr uint32_t OFFSVAL_Msk = OFFSVAL::mask;

    /// Ethernet Frame Offset Start
    /// Position: 7, Width: 2
    using OFFSSTRT = BitField<7, 2>;
    constexpr uint32_t OFFSSTRT_Pos = 7;
    constexpr uint32_t OFFSSTRT_Msk = OFFSSTRT::mask;
    /// Enumerated values for OFFSSTRT
    namespace offsstrt {
        constexpr uint32_t FRAMESTART = 0;
        constexpr uint32_t ETHERTYPE = 1;
        constexpr uint32_t IP = 2;
        constexpr uint32_t TCP_UDP = 3;
    }

}  // namespace st2cw123

}  // namespace alloy::hal::atmel::samv71::atsamv71q21::gmac
