#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 26 23:11:28 2025
# Process ID: 36072
# Current directory: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_AXI_ultrasonic_ranger_0_0_synth_1
# Command line: vivado.exe -log design_1_AXI_ultrasonic_ranger_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_ultrasonic_ranger_0_0.tcl
# Log file: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_AXI_ultrasonic_ranger_0_0_synth_1/design_1_AXI_ultrasonic_ranger_0_0.vds
# Journal file: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_AXI_ultrasonic_ranger_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_AXI_ultrasonic_ranger_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_AXI_ultrasonic_ranger_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 472.645 ; gain = 97.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_ultrasonic_ranger_0_0' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_AXI_ultrasonic_ranger_0_0/synth/design_1_AXI_ultrasonic_ranger_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'AXI_ultrasonic_ranger_v1_0' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/da78/hdl/AXI_ultrasonic_ranger_v1_0.v:4]
	Parameter PULSES_PER_US bound to: 100 - type: integer 
	Parameter SAMP_FRQZ bound to: 100 - type: integer 
	Parameter PULSE_WIDTH_US bound to: 10 - type: integer 
	Parameter TIMEOUT bound to: 1000000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_ultrasonic_ranger_v1_0_S_AXI' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/da78/hdl/AXI_ultrasonic_ranger_v1_0_S_AXI.v:4]
	Parameter PULSES_PER_US bound to: 100 - type: integer 
	Parameter SAMP_FRQZ bound to: 100 - type: integer 
	Parameter PULSE_WIDTH_US bound to: 10 - type: integer 
	Parameter TIMEOUT bound to: 1000000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/da78/hdl/AXI_ultrasonic_ranger_v1_0_S_AXI.v:241]
INFO: [Synth 8-226] default block is never used [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/da78/hdl/AXI_ultrasonic_ranger_v1_0_S_AXI.v:382]
INFO: [Synth 8-6157] synthesizing module 'ultrasonic_ranger' [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/da78/src/ultrasonic_ranger.v:23]
	Parameter PULSES_PER_US bound to: 100 - type: integer 
	Parameter SAMP_FRQZ bound to: 100 - type: integer 
	Parameter PULSE_WIDTH_US bound to: 10 - type: integer 
	Parameter TIMEOUT bound to: 1000000 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RSTC0 bound to: 1 - type: integer 
	Parameter SEND bound to: 2 - type: integer 
	Parameter WAIT0 bound to: 3 - type: integer 
	Parameter WAIT1 bound to: 4 - type: integer 
	Parameter RSTC1 bound to: 5 - type: integer 
	Parameter RECV bound to: 6 - type: integer 
	Parameter WRITE bound to: 7 - type: integer 
	Parameter CLEAR bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultrasonic_ranger' (1#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/da78/src/ultrasonic_ranger.v:23]
WARNING: [Synth 8-350] instance 'inst' of module 'ultrasonic_ranger' requires 10 connections, but only 7 given [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/da78/hdl/AXI_ultrasonic_ranger_v1_0_S_AXI.v:418]
INFO: [Synth 8-6155] done synthesizing module 'AXI_ultrasonic_ranger_v1_0_S_AXI' (2#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/da78/hdl/AXI_ultrasonic_ranger_v1_0_S_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI_ultrasonic_ranger_v1_0' (3#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ipshared/da78/hdl/AXI_ultrasonic_ranger_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_ultrasonic_ranger_0_0' (4#1) [d:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_AXI_ultrasonic_ranger_0_0/synth/design_1_AXI_ultrasonic_ranger_0_0.v:57]
WARNING: [Synth 8-3331] design AXI_ultrasonic_ranger_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI_ultrasonic_ranger_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI_ultrasonic_ranger_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI_ultrasonic_ranger_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI_ultrasonic_ranger_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI_ultrasonic_ranger_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 529.336 ; gain = 154.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 529.336 ; gain = 154.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 529.336 ; gain = 154.285
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 873.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 873.730 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 876.234 ; gain = 2.504
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 876.234 ; gain = 501.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 876.234 ; gain = 501.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 876.234 ; gain = 501.184
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ultrasonic_ranger'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                        000100000 |                             0000
                   RSTC0 |                        001000000 |                             0001
                    SEND |                        000010000 |                             0010
                   WAIT0 |                        000000001 |                             0011
                   WAIT1 |                        000000010 |                             0100
                   RSTC1 |                        000000100 |                             0101
                    RECV |                        100000000 |                             0110
                   WRITE |                        000001000 |                             0111
                   CLEAR |                        010000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ultrasonic_ranger'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 876.234 ; gain = 501.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ultrasonic_ranger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module AXI_ultrasonic_ranger_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_AXI_ultrasonic_ranger_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_AXI_ultrasonic_ranger_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_AXI_ultrasonic_ranger_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_AXI_ultrasonic_ranger_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_AXI_ultrasonic_ranger_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_AXI_ultrasonic_ranger_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[30]' (FDCE) to 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[31]' (FDCE) to 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[29]' (FDCE) to 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[28]' (FDCE) to 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[27]' (FDCE) to 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[26]' (FDCE) to 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[25]' (FDCE) to 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[24]' (FDCE) to 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[23]' (FDCE) to 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[22]' (FDCE) to 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[21]' (FDCE) to 'inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter_reg[20] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 876.234 ; gain = 501.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 878.641 ; gain = 503.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 878.863 ; gain = 503.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 899.695 ; gain = 524.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 899.695 ; gain = 524.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 899.695 ; gain = 524.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 899.695 ; gain = 524.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 899.695 ; gain = 524.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 899.695 ; gain = 524.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 899.695 ; gain = 524.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     2|
|3     |LUT2   |    37|
|4     |LUT3   |    26|
|5     |LUT4   |    18|
|6     |LUT5   |    22|
|7     |LUT6   |    46|
|8     |FDCE   |    20|
|9     |FDRE   |   185|
|10    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------------+------+
|      |Instance                                  |Module                           |Cells |
+------+------------------------------------------+---------------------------------+------+
|1     |top                                       |                                 |   363|
|2     |  inst                                    |AXI_ultrasonic_ranger_v1_0       |   363|
|3     |    AXI_ultrasonic_ranger_v1_0_S_AXI_inst |AXI_ultrasonic_ranger_v1_0_S_AXI |   363|
|4     |      inst                                |ultrasonic_ranger                |   186|
+------+------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 899.695 ; gain = 524.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 899.695 ; gain = 177.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 899.695 ; gain = 524.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 905.875 ; gain = 542.320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.875 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_AXI_ultrasonic_ranger_0_0_synth_1/design_1_AXI_ultrasonic_ranger_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI_ultrasonic_ranger_0_0, cache-ID = 1113f01716fc6e6f
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.875 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/design_1_AXI_ultrasonic_ranger_0_0_synth_1/design_1_AXI_ultrasonic_ranger_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI_ultrasonic_ranger_0_0_utilization_synth.rpt -pb design_1_AXI_ultrasonic_ranger_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 26 23:12:02 2025...
