Loading plugins phase: Elapsed time ==> 0s.125ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\IOBoard.cyprj -d CY8C4A45LQI-483 -s C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: ADC_1. The Scan_ADC_v2_0 component (ADC_1) is a prototype component. It has not been tested to production quality and care should be taken if used in a shipping product.
 * C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_1)

ADD: sdb.M0061: information: Info from component: VDAC_1. The UAB_VDAC_v1_10 component (VDAC_1) is a prototype component. It has not been tested to production quality and care should be taken if used in a shipping product.
 * C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\TopDesign\TopDesign.cysch (Instance:VDAC_1)

ADD: sdb.M0061: information: Info from component: VDAC_2. The UAB_VDAC_v1_10 component (VDAC_2) is a prototype component. It has not been tested to production quality and care should be taken if used in a shipping product.
 * C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\TopDesign\TopDesign.cysch (Instance:VDAC_2)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.272ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  IOBoard.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\IOBoard.cyprj -dcpsoc3 IOBoard.v -verilog
======================================================================

======================================================================
Compiling:  IOBoard.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\IOBoard.cyprj -dcpsoc3 IOBoard.v -verilog
======================================================================

======================================================================
Compiling:  IOBoard.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\IOBoard.cyprj -dcpsoc3 -verilog IOBoard.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Oct 22 19:28:15 2017


======================================================================
Compiling:  IOBoard.v
Program  :   vpp
Options  :    -yv2 -q10 IOBoard.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Oct 22 19:28:15 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'IOBoard.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  IOBoard.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\IOBoard.cyprj -dcpsoc3 -verilog IOBoard.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Oct 22 19:28:15 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\codegentemp\IOBoard.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\codegentemp\IOBoard.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
IOBoard.v (line 170, col 23):  Warning: (W460) 't_fvalid' unassigned in module 'Scan_ADC_v2_0_0'.
tovif:  IOBoard.v:  Warning: (W5120) Attempt to connect scalar net 'Net_377' with a formal 't_chid' of size 4. Some bits of the formal 't_chid' will be left unconnected.
tovif:  IOBoard.v:  Warning: (W5120) Attempt to connect scalar net 'Net_379' with a formal 't_da' of size 12. Some bits of the formal 't_da' will be left unconnected.

tovif:  No errors.  3 warnings.


======================================================================
Compiling:  IOBoard.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\IOBoard.cyprj -dcpsoc3 -verilog IOBoard.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Oct 22 19:28:16 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\codegentemp\IOBoard.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\codegentemp\IOBoard.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_1:Net_448\
	\ADC_1:Net_446\
	\ADC_1:Net_1002\
	\ADC_1:Net_1009\
	\ADC_1:Net_1003\
	\ADC_1:Net_1007\
	\ADC_1:Net_991\
	\ADC_1:Net_987\
	\ADC_1:Net_993\
	\ADC_1:Net_986\
	\VDAC_1:Net_36\
	\VDAC_1:Net_32\
	\VDAC_2:Net_36\
	\VDAC_2:Net_32\
	\SPI:Net_1257\
	\SPI:uncfg_rx_irq\
	\SPI:Net_1099\
	\SPI:Net_1258\
	Net_456
	Net_465
	Net_466
	Net_467
	Net_468
	Net_469
	Net_470
	Net_471
	Net_473
	Net_476
	\I2C:Net_1257\
	\I2C:uncfg_rx_irq\
	\I2C:Net_1099\
	\I2C:Net_1258\
	Net_478
	Net_487
	Net_488
	Net_489
	Net_490
	Net_491
	Net_492
	Net_493
	Net_495
	Net_498


Deleted 42 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_1:st_sel_1\ to \ADC_1:Net_410\
Aliasing \ADC_1:st_sel_0\ to \ADC_1:Net_410\
Aliasing \ADC_1:Net_412\ to \ADC_1:Net_410\
Aliasing \ADC_1:Net_413\ to \ADC_1:Net_410\
Aliasing \ADC_1:Net_414\ to \ADC_1:Net_410\
Aliasing \ADC_1:Net_416\ to \ADC_1:Net_410\
Aliasing \ADC_1:Net_431\ to \ADC_1:Net_410\
Aliasing zero to \ADC_1:Net_410\
Aliasing one to \ADC_1:tmpOE__Bypass_net_0\
Aliasing \VDAC_1:Net_541\ to \ADC_1:Net_410\
Aliasing \VDAC_1:Net_539\ to \ADC_1:Net_410\
Aliasing \VDAC_1:mi\ to \ADC_1:Net_410\
Aliasing \VDAC_1:strobe\ to \ADC_1:Net_410\
Aliasing \VDAC_2:Net_541\ to \ADC_1:Net_410\
Aliasing \VDAC_2:Net_539\ to \ADC_1:Net_410\
Aliasing \VDAC_2:mi\ to \ADC_1:Net_410\
Aliasing \VDAC_2:strobe\ to \ADC_1:Net_410\
Aliasing tmpOE__CPU_ANA_OUT2_net_0 to \ADC_1:tmpOE__Bypass_net_0\
Aliasing tmpOE__CPU_ANA_OUT1_net_0 to \ADC_1:tmpOE__Bypass_net_0\
Aliasing tmpOE__CPU_ANA_IN1_net_0 to \ADC_1:tmpOE__Bypass_net_0\
Aliasing tmpOE__CPU_ANA_IN2_net_0 to \ADC_1:tmpOE__Bypass_net_0\
Aliasing \PWM_1:Net_75\ to \ADC_1:Net_410\
Aliasing \PWM_1:Net_69\ to \ADC_1:tmpOE__Bypass_net_0\
Aliasing \PWM_1:Net_66\ to \ADC_1:Net_410\
Aliasing \PWM_1:Net_82\ to \ADC_1:Net_410\
Aliasing \PWM_1:Net_72\ to \ADC_1:Net_410\
Aliasing \PWM_2:Net_81\ to \PWM_1:Net_81\
Aliasing \PWM_2:Net_75\ to \ADC_1:Net_410\
Aliasing \PWM_2:Net_69\ to \ADC_1:tmpOE__Bypass_net_0\
Aliasing \PWM_2:Net_66\ to \ADC_1:Net_410\
Aliasing \PWM_2:Net_82\ to \ADC_1:Net_410\
Aliasing \PWM_2:Net_72\ to \ADC_1:Net_410\
Aliasing \Timer_1:Net_69\ to \ADC_1:tmpOE__Bypass_net_0\
Aliasing \Timer_1:Net_66\ to \ADC_1:Net_410\
Aliasing \Timer_1:Net_82\ to \ADC_1:Net_410\
Aliasing \Timer_1:Net_72\ to \ADC_1:Net_410\
Aliasing \Timer_2:Net_81\ to \Timer_1:Net_81\
Aliasing \Timer_2:Net_69\ to \ADC_1:tmpOE__Bypass_net_0\
Aliasing \Timer_2:Net_66\ to \ADC_1:Net_410\
Aliasing \Timer_2:Net_82\ to \ADC_1:Net_410\
Aliasing \Timer_2:Net_72\ to \ADC_1:Net_410\
Aliasing tmpOE__CPU_FREQ_IN2_net_0 to \ADC_1:tmpOE__Bypass_net_0\
Aliasing tmpOE__CPU_FREQ_IN1_net_0 to \ADC_1:tmpOE__Bypass_net_0\
Aliasing tmpOE__CPU_FREQ_OUT1_net_0 to \ADC_1:tmpOE__Bypass_net_0\
Aliasing tmpOE__CPU_FREQ_OUT2_net_0 to \ADC_1:tmpOE__Bypass_net_0\
Aliasing \SPI:tmpOE__ss_s_net_0\ to \ADC_1:tmpOE__Bypass_net_0\
Aliasing \SPI:rx_wire\ to \ADC_1:Net_410\
Aliasing \SPI:miso_m_wire\ to \ADC_1:Net_410\
Aliasing \SPI:tmpOE__miso_s_net_0\ to \ADC_1:tmpOE__Bypass_net_0\
Aliasing \SPI:tmpOE__sclk_s_net_0\ to \ADC_1:tmpOE__Bypass_net_0\
Aliasing \SPI:tmpOE__mosi_s_net_0\ to \ADC_1:tmpOE__Bypass_net_0\
Aliasing \SPI:cts_wire\ to \ADC_1:Net_410\
Aliasing \I2C:select_s_wire\ to \ADC_1:Net_410\
Aliasing \I2C:rx_wire\ to \ADC_1:Net_410\
Aliasing \I2C:sclk_s_wire\ to \ADC_1:Net_410\
Aliasing \I2C:mosi_s_wire\ to \ADC_1:Net_410\
Aliasing \I2C:miso_m_wire\ to \ADC_1:Net_410\
Aliasing \I2C:tmpOE__sda_net_0\ to \ADC_1:tmpOE__Bypass_net_0\
Aliasing \I2C:tmpOE__scl_net_0\ to \ADC_1:tmpOE__Bypass_net_0\
Aliasing \I2C:cts_wire\ to \ADC_1:Net_410\
Removing Rhs of wire \ADC_1:sarClock\[549] = \ADC_1:Net_428\[579]
Removing Lhs of wire \ADC_1:st_sel_1\[572] = \ADC_1:Net_410\[571]
Removing Lhs of wire \ADC_1:st_sel_0\[573] = \ADC_1:Net_410\[571]
Removing Lhs of wire \ADC_1:Net_412\[574] = \ADC_1:Net_410\[571]
Removing Lhs of wire \ADC_1:Net_413\[575] = \ADC_1:Net_410\[571]
Removing Lhs of wire \ADC_1:Net_414\[576] = \ADC_1:Net_410\[571]
Removing Lhs of wire \ADC_1:Net_415\[577] = \ADC_1:Net_410\[571]
Removing Lhs of wire \ADC_1:Net_416\[578] = \ADC_1:Net_410\[571]
Removing Lhs of wire \ADC_1:Net_431\[580] = \ADC_1:Net_410\[571]
Removing Rhs of wire zero[587] = \ADC_1:Net_410\[571]
Removing Rhs of wire one[591] = \ADC_1:tmpOE__Bypass_net_0\[586]
Removing Lhs of wire \VDAC_1:Net_478\[968] = \VDAC_1:Net_30\[967]
Removing Lhs of wire \VDAC_1:Net_541\[969] = zero[587]
Removing Lhs of wire \VDAC_1:Net_539\[970] = zero[587]
Removing Lhs of wire \VDAC_1:mi\[974] = zero[587]
Removing Lhs of wire \VDAC_1:strobe\[975] = zero[587]
Removing Lhs of wire \VDAC_2:Net_478\[1011] = \VDAC_2:Net_30\[1010]
Removing Lhs of wire \VDAC_2:Net_541\[1012] = zero[587]
Removing Lhs of wire \VDAC_2:Net_539\[1013] = zero[587]
Removing Lhs of wire \VDAC_2:mi\[1017] = zero[587]
Removing Lhs of wire \VDAC_2:strobe\[1018] = zero[587]
Removing Lhs of wire tmpOE__CPU_ANA_OUT2_net_0[1037] = one[591]
Removing Lhs of wire tmpOE__CPU_ANA_OUT1_net_0[1043] = one[591]
Removing Lhs of wire tmpOE__CPU_ANA_IN1_net_0[1049] = one[591]
Removing Lhs of wire tmpOE__CPU_ANA_IN2_net_0[1055] = one[591]
Removing Lhs of wire \PWM_1:Net_81\[1061] = Net_400[1073]
Removing Lhs of wire \PWM_1:Net_75\[1062] = zero[587]
Removing Lhs of wire \PWM_1:Net_69\[1063] = one[591]
Removing Lhs of wire \PWM_1:Net_66\[1064] = zero[587]
Removing Lhs of wire \PWM_1:Net_82\[1065] = zero[587]
Removing Lhs of wire \PWM_1:Net_72\[1066] = zero[587]
Removing Lhs of wire \PWM_2:Net_81\[1075] = Net_400[1073]
Removing Lhs of wire \PWM_2:Net_75\[1076] = zero[587]
Removing Lhs of wire \PWM_2:Net_69\[1077] = one[591]
Removing Lhs of wire \PWM_2:Net_66\[1078] = zero[587]
Removing Lhs of wire \PWM_2:Net_82\[1079] = zero[587]
Removing Lhs of wire \PWM_2:Net_72\[1080] = zero[587]
Removing Lhs of wire \Timer_1:Net_81\[1088] = Net_450[1101]
Removing Lhs of wire \Timer_1:Net_75\[1089] = Net_417[1100]
Removing Lhs of wire \Timer_1:Net_69\[1090] = one[591]
Removing Lhs of wire \Timer_1:Net_66\[1091] = zero[587]
Removing Lhs of wire \Timer_1:Net_82\[1092] = zero[587]
Removing Lhs of wire \Timer_1:Net_72\[1093] = zero[587]
Removing Lhs of wire \Timer_2:Net_81\[1103] = Net_450[1101]
Removing Lhs of wire \Timer_2:Net_75\[1104] = Net_424[1115]
Removing Lhs of wire \Timer_2:Net_69\[1105] = one[591]
Removing Lhs of wire \Timer_2:Net_66\[1106] = zero[587]
Removing Lhs of wire \Timer_2:Net_82\[1107] = zero[587]
Removing Lhs of wire \Timer_2:Net_72\[1108] = zero[587]
Removing Lhs of wire tmpOE__CPU_FREQ_IN2_net_0[1119] = one[591]
Removing Lhs of wire tmpOE__CPU_FREQ_IN1_net_0[1124] = one[591]
Removing Lhs of wire tmpOE__CPU_FREQ_OUT1_net_0[1129] = one[591]
Removing Lhs of wire tmpOE__CPU_FREQ_OUT2_net_0[1135] = one[591]
Removing Lhs of wire \SPI:tmpOE__ss_s_net_0\[1143] = one[591]
Removing Lhs of wire \SPI:select_s_wire\[1148] = \SPI:Net_1297\[1144]
Removing Lhs of wire \SPI:rx_wire\[1149] = zero[587]
Removing Lhs of wire \SPI:Net_1170\[1152] = \SPI:Net_847\[1141]
Removing Rhs of wire \SPI:sclk_s_wire\[1153] = \SPI:Net_1320\[1154]
Removing Rhs of wire \SPI:mosi_s_wire\[1155] = \SPI:Net_252\[1156]
Removing Lhs of wire \SPI:miso_m_wire\[1157] = zero[587]
Removing Lhs of wire \SPI:tmpOE__miso_s_net_0\[1159] = one[591]
Removing Lhs of wire \SPI:tmpOE__sclk_s_net_0\[1168] = one[591]
Removing Lhs of wire \SPI:tmpOE__mosi_s_net_0\[1173] = one[591]
Removing Lhs of wire \SPI:cts_wire\[1177] = zero[587]
Removing Lhs of wire \I2C:select_s_wire\[1205] = zero[587]
Removing Lhs of wire \I2C:rx_wire\[1206] = zero[587]
Removing Lhs of wire \I2C:Net_1170\[1209] = \I2C:Net_847\[1204]
Removing Lhs of wire \I2C:sclk_s_wire\[1210] = zero[587]
Removing Lhs of wire \I2C:mosi_s_wire\[1211] = zero[587]
Removing Lhs of wire \I2C:miso_m_wire\[1212] = zero[587]
Removing Lhs of wire \I2C:tmpOE__sda_net_0\[1214] = one[591]
Removing Lhs of wire \I2C:tmpOE__scl_net_0\[1220] = one[591]
Removing Lhs of wire \I2C:cts_wire\[1229] = zero[587]

------------------------------------------------------
Aliased 0 equations, 73 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\IOBoard.cyprj -dcpsoc3 IOBoard.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.672ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.393, Family: PSoC3, Started at: Sunday, 22 October 2017 19:28:16
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\projects\LaserBodyRoll\Software\IOBoard.cydsn\IOBoard.cyprj -d CY8C4A45LQI-483 IOBoard.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Alignment-Only Clock: Automatic-assigning  clock 'ADC_1_intUabClock'. Fanout=0
    Fixed Function Clock 0: Automatic-assigning  clock 'SPI_SCBCLK'. Signal=\SPI:Net_847_ff0\
    Fixed Function Clock 4: Automatic-assigning  clock 'Clock_2'. Signal=Net_450_ff4
    Fixed Function Clock 5: Automatic-assigning  clock 'Clock_2'. Signal=Net_450_ff5
    Fixed Function Clock 6: Automatic-assigning  clock 'Clock_1'. Signal=Net_400_ff6
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_1'. Signal=Net_400_ff7
    Fixed Function Clock 12: Automatic-assigning  clock 'ADC_1_intSarClock'. Signal=\ADC_1:sarClock_ff12\
    Fixed Function Clock 1: Automatic-assigning  clock 'I2C_SCBCLK'. Signal=\I2C:Net_847_ff1\
    Fixed Function Clock 13: Automatic-assigning  clock 'VDAC_2_internalClock'. Signal=\VDAC_2:Net_30_ff13\
    Fixed Function Clock 14: Automatic-assigning  clock 'VDAC_1_internalClock'. Signal=\VDAC_1:Net_30_ff14\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 15 pin(s) will be assigned a location by the fitter: \ADC_1:Bypass(0)\, \I2C:scl(0)\, \I2C:sda(0)\, \SPI:miso_s(0)\, \SPI:mosi_s(0)\, \SPI:sclk_s(0)\, \SPI:ss_s(0)\, CPU_ANA_IN1(0), CPU_ANA_IN2(0), CPU_ANA_OUT1(0), CPU_ANA_OUT2(0), CPU_FREQ_IN1(0), CPU_FREQ_IN2(0), CPU_FREQ_OUT1(0), CPU_FREQ_OUT2(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \ADC_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_1:Bypass(0)\__PA ,
            analog_term => \ADC_1:Net_408\ ,
            pad => \ADC_1:Bypass(0)_PAD\ );

    Pin : Name = CPU_ANA_OUT2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPU_ANA_OUT2(0)__PA ,
            analog_term => Net_155 ,
            pad => CPU_ANA_OUT2(0)_PAD );

    Pin : Name = CPU_ANA_OUT1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPU_ANA_OUT1(0)__PA ,
            analog_term => Net_274 ,
            pad => CPU_ANA_OUT1(0)_PAD );

    Pin : Name = CPU_ANA_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPU_ANA_IN1(0)__PA ,
            analog_term => Net_384 ,
            pad => CPU_ANA_IN1(0)_PAD );

    Pin : Name = CPU_ANA_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPU_ANA_IN2(0)__PA ,
            analog_term => Net_386 ,
            pad => CPU_ANA_IN2(0)_PAD );

    Pin : Name = CPU_FREQ_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPU_FREQ_IN2(0)__PA ,
            fb => Net_424 ,
            pad => CPU_FREQ_IN2(0)_PAD );

    Pin : Name = CPU_FREQ_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPU_FREQ_IN1(0)__PA ,
            fb => Net_417 ,
            pad => CPU_FREQ_IN1(0)_PAD );

    Pin : Name = CPU_FREQ_OUT1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPU_FREQ_OUT1(0)__PA ,
            pin_input => Net_447 ,
            pad => CPU_FREQ_OUT1(0)_PAD );

    Pin : Name = CPU_FREQ_OUT2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPU_FREQ_OUT2(0)__PA ,
            pin_input => Net_454 ,
            pad => CPU_FREQ_OUT2(0)_PAD );

    Pin : Name = \SPI:ss_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:ss_s(0)\__PA ,
            fb => \SPI:Net_1297\ ,
            pad => \SPI:ss_s(0)_PAD\ );

    Pin : Name = \SPI:miso_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:miso_s(0)\__PA ,
            pin_input => \SPI:miso_s_wire\ ,
            pad => \SPI:miso_s(0)_PAD\ );

    Pin : Name = \SPI:sclk_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:sclk_s(0)\__PA ,
            fb => \SPI:sclk_s_wire\ ,
            pad => \SPI:sclk_s(0)_PAD\ );

    Pin : Name = \SPI:mosi_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:mosi_s(0)\__PA ,
            fb => \SPI:mosi_s_wire\ ,
            pad => \SPI:mosi_s(0)_PAD\ );

    Pin : Name = \I2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:sda(0)\__PA ,
            fb => Net_497 ,
            pad => \I2C:sda(0)_PAD\ );

    Pin : Name = \I2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:scl(0)\__PA ,
            fb => Net_496 ,
            pad => \I2C:scl(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => \ADC_1:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    2 :   23 :   25 :  8.00 %
IO                            :   17 :   21 :   38 : 44.74 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    1 :    3 : 66.67 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    4 :    4 :    8 : 50.00 %
Decimator                     :    0 :    2 :    2 :  0.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
Comparator/Opamp              :    2 :    2 :    4 : 50.00 %
Comparator                    :    0 :    1 :    1 :  0.00 %
UAB Channels                  :    2 :    0 :    2 : 100.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
Voltage References            :    1 :    3 :    4 : 25.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.031ms
Tech Mapping phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\ADC_1:cy_psoc4_sar_1\              : SARADC_[FFB(SARADC,0)]             
\VDAC_1:UAB:halfuab\                : HALFUAB_UAB0.HALFUAB0              
\VDAC_2:UAB:halfuab\                : HALFUAB_UAB0.HALFUAB1              
CyDesignWideVoltageReference        : REF_PRB0.REF0                      
\VDAC_1:OUTBUFFER:cy_psoc4_abuf\    : OA_CTB0.OA0                        
\VDAC_2:OUTBUFFER:cy_psoc4_abuf\    : OA_CTB0.OA1                        
\ADC_1:vssa_kelvin_0\               : Vref_[FFB(Vref,0)]                 
\ADC_1:Bypass(0)\                   : [IOP=(2)][IoId=(7)]                
CPU_ANA_OUT2(0)                     : [IOP=(2)][IoId=(3)]                
CPU_ANA_OUT1(0)                     : [IOP=(2)][IoId=(2)]                
\SPI:SCB\                           : SCB_[FFB(SCB,0)]                   
\SPI:ss_s(0)\                       : [IOP=(3)][IoId=(3)]                
\SPI:miso_s(0)\                     : [IOP=(3)][IoId=(1)]                
\SPI:sclk_s(0)\                     : [IOP=(3)][IoId=(2)]                
\SPI:mosi_s(0)\                     : [IOP=(3)][IoId=(0)]                
\I2C:SCB\                           : SCB_[FFB(SCB,1)]                   
\I2C:sda(0)\                        : [IOP=(0)][IoId=(5)]                
\I2C:scl(0)\                        : [IOP=(0)][IoId=(4)]                
CPU_ANA_IN1(0)                      : [IOP=(3)][IoId=(4)]                
CPU_ANA_IN2(0)                      : [IOP=(3)][IoId=(5)]                
CPU_FREQ_IN2(0)                     : [IOP=(3)][IoId=(6)]                
CPU_FREQ_IN1(0)                     : [IOP=(4)][IoId=(0)]                
\PWM_1:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,0)]               
CPU_FREQ_OUT1(0)                    : [IOP=(1)][IoId=(0)]                
\PWM_2:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,1)]               
CPU_FREQ_OUT2(0)                    : [IOP=(1)][IoId=(2)]                
\Timer_1:cy_m0s8_tcpwm_1\           : TCPWM_[FFB(TCPWM,2)]               
\Timer_2:cy_m0s8_tcpwm_1\           : TCPWM_[FFB(TCPWM,3)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Info: plm.M0038: The pin named CPU_FREQ_OUT2(0) at location [IOP=(1)][IoId=(2)] prevents usage of special purposes: F(OA,2). (App=cydsfit)
Elapsed time ==> 0.1353637s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.401ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=2 Elapsed=0.0705246 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_155 {
    p2_2
    PASS0_CTB0_A91
    PASS0_CTB0_oa0_vminus
  }
  Net: Net_274 {
    p1_3
    PASS0_CTB1_A92
    PASS0_CTB1_oa1_vminus
  }
  Net: Net_384 {
    p3_5
  }
  Net: Net_386 {
    p3_7
  }
  Net: \ADC_1:Net_1379\ {
    PASS0_vref0
    PASS0_AROUTE0_UAB0_V30
    PASS0_uab0_vref11
    PASS0_AROUTE0_UAB0_V20
    PASS0_uab0_vref10
    PASS0_AROUTE0_UAB0_V00
    PASS0_uab0_vref00
    PASS0_AROUTE0_UAB0_V10
    PASS0_uab0_vref01
  }
  Net: \ADC_1:Net_1448\ {
  }
  Net: \ADC_1:Net_213\ {
  }
  Net: \ADC_1:Net_218\ {
  }
  Net: \ADC_1:Net_331\ {
  }
  Net: \ADC_1:Net_408\ {
    PASS0_ext_vref0
    PASS0_SW_SAR_VREF_EXT
    sar_ext_vref
    swh_1
    p2_7
  }
  Net: \VDAC_1:Net_18\ {
  }
  Net: \VDAC_1:Net_468\ {
  }
  Net: \VDAC_1:Net_470\ {
  }
  Net: \VDAC_1:Net_471\ {
  }
  Net: \VDAC_1:Net_472\ {
  }
  Net: \VDAC_1:Net_493\ {
    PASS0_uab0_vout0
    PASS0_AROUTE0_U1I03_U0O0
    PASS0_AROUTE0_uab1_vin03
    PASS0_AROUTE0_U1I03_C1C1
    PASS0_ctb1_ctbus1
    PASS0_CTB1_A43
    PASS0_CTB1_oa1_vplus
  }
  Net: \VDAC_2:Net_18\ {
  }
  Net: \VDAC_2:Net_468\ {
  }
  Net: \VDAC_2:Net_470\ {
  }
  Net: \VDAC_2:Net_471\ {
  }
  Net: \VDAC_2:Net_472\ {
  }
  Net: \VDAC_2:Net_493\ {
    PASS0_uab0_vout1
    PASS0_CTB0_A90
    PASS0_CTB0_oa0_vplus
  }
  Net: \ADC_1:muxoutPlus\ {
    PASS0_sarmux_vplus
    PASS0_AROUTE0_SMP_SRP
    PASS0_sar_vplus
  }
  Net: AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_A {
    PASS0_SARMUX0_sw5
    PASS0_SARMUX0_sw7
  }
  Net: \ADC_1:muxoutMinus\ {
    PASS0_sarmux_vminus
    PASS0_AROUTE0_SMM_SRM
    PASS0_sar_vminus
  }
  Net: AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p2_2                                             -> Net_155
  PASS0_CTB0_A91                                   -> Net_155
  PASS0_CTB0_oa0_vminus                            -> Net_155
  p1_3                                             -> Net_274
  PASS0_CTB1_A92                                   -> Net_274
  PASS0_CTB1_oa1_vminus                            -> Net_274
  p3_5                                             -> Net_384
  p3_7                                             -> Net_386
  PASS0_vref0                                      -> \ADC_1:Net_1379\
  PASS0_AROUTE0_UAB0_V30                           -> \ADC_1:Net_1379\
  PASS0_uab0_vref11                                -> \ADC_1:Net_1379\
  PASS0_AROUTE0_UAB0_V20                           -> \ADC_1:Net_1379\
  PASS0_uab0_vref10                                -> \ADC_1:Net_1379\
  PASS0_AROUTE0_UAB0_V00                           -> \ADC_1:Net_1379\
  PASS0_uab0_vref00                                -> \ADC_1:Net_1379\
  PASS0_AROUTE0_UAB0_V10                           -> \ADC_1:Net_1379\
  PASS0_uab0_vref01                                -> \ADC_1:Net_1379\
  PASS0_ext_vref0                                  -> \ADC_1:Net_408\
  PASS0_SW_SAR_VREF_EXT                            -> \ADC_1:Net_408\
  sar_ext_vref                                     -> \ADC_1:Net_408\
  swh_1                                            -> \ADC_1:Net_408\
  p2_7                                             -> \ADC_1:Net_408\
  PASS0_uab0_vout0                                 -> \VDAC_1:Net_493\
  PASS0_AROUTE0_U1I03_U0O0                         -> \VDAC_1:Net_493\
  PASS0_AROUTE0_uab1_vin03                         -> \VDAC_1:Net_493\
  PASS0_AROUTE0_U1I03_C1C1                         -> \VDAC_1:Net_493\
  PASS0_ctb1_ctbus1                                -> \VDAC_1:Net_493\
  PASS0_CTB1_A43                                   -> \VDAC_1:Net_493\
  PASS0_CTB1_oa1_vplus                             -> \VDAC_1:Net_493\
  PASS0_uab0_vout1                                 -> \VDAC_2:Net_493\
  PASS0_CTB0_A90                                   -> \VDAC_2:Net_493\
  PASS0_CTB0_oa0_vplus                             -> \VDAC_2:Net_493\
  PASS0_sarmux_vplus                               -> \ADC_1:muxoutPlus\
  PASS0_AROUTE0_SMP_SRP                            -> \ADC_1:muxoutPlus\
  PASS0_sar_vplus                                  -> \ADC_1:muxoutPlus\
  PASS0_SARMUX0_sw5                                -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw7                                -> AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \ADC_1:muxoutMinus\
  PASS0_AROUTE0_SMM_SRM                            -> \ADC_1:muxoutMinus\
  PASS0_sar_vminus                                 -> \ADC_1:muxoutMinus\
}
Mux Info {
  Mux: \ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_A {
     Mouth: \ADC_1:muxoutPlus\
     Guts:  AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_384
      Outer: PASS0_SARMUX0_sw5
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw5
        p3_5
      }
    }
    Arm: 1 {
      Net:   Net_386
      Outer: PASS0_SARMUX0_sw7
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw7
        p3_7
      }
    }
  }
  Mux: \ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B {
     Mouth: \ADC_1:muxoutMinus\
     Guts:  AMuxNet::\ADC_1:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_1:Net_331\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC_1:Net_331\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => \ADC_1:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \SPI:mosi_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:mosi_s(0)\__PA ,
        fb => \SPI:mosi_s_wire\ ,
        pad => \SPI:mosi_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \SPI:miso_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:miso_s(0)\__PA ,
        pin_input => \SPI:miso_s_wire\ ,
        pad => \SPI:miso_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SPI:sclk_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:sclk_s(0)\__PA ,
        fb => \SPI:sclk_s_wire\ ,
        pad => \SPI:sclk_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \SPI:ss_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:ss_s(0)\__PA ,
        fb => \SPI:Net_1297\ ,
        pad => \SPI:ss_s(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = CPU_FREQ_OUT2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPU_FREQ_OUT2(0)__PA ,
        pin_input => Net_454 ,
        pad => CPU_FREQ_OUT2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CPU_ANA_OUT1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPU_ANA_OUT1(0)__PA ,
        analog_term => Net_274 ,
        pad => CPU_ANA_OUT1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CPU_FREQ_OUT1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPU_FREQ_OUT1(0)__PA ,
        pin_input => Net_447 ,
        pad => CPU_FREQ_OUT1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=2]: 
Pin : Name = CPU_ANA_OUT2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPU_ANA_OUT2(0)__PA ,
        analog_term => Net_155 ,
        pad => CPU_ANA_OUT2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \ADC_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_1:Bypass(0)\__PA ,
        analog_term => \ADC_1:Net_408\ ,
        pad => \ADC_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:scl(0)\__PA ,
        fb => Net_496 ,
        pad => \I2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:sda(0)\__PA ,
        fb => Net_497 ,
        pad => \I2C:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CPU_FREQ_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPU_FREQ_IN2(0)__PA ,
        fb => Net_424 ,
        pad => CPU_FREQ_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CPU_ANA_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPU_ANA_IN1(0)__PA ,
        analog_term => Net_384 ,
        pad => CPU_ANA_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CPU_FREQ_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPU_FREQ_IN1(0)__PA ,
        fb => Net_417 ,
        pad => CPU_FREQ_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CPU_ANA_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPU_ANA_IN2(0)__PA ,
        analog_term => Net_386 ,
        pad => CPU_ANA_IN2(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            ff_div_0 => \SPI:Net_847_ff0\ ,
            ff_div_4 => Net_450_ff4 ,
            ff_div_5 => Net_450_ff5 ,
            ff_div_6 => Net_400_ff6 ,
            ff_div_7 => Net_400_ff7 ,
            ff_div_12 => \ADC_1:sarClock_ff12\ ,
            ff_div_1 => \I2C:Net_847_ff1\ ,
            ff_div_13 => \VDAC_2:Net_30_ff13\ ,
            ff_div_14 => \VDAC_1:Net_30_ff14\ );
        Properties:
        {
        }
Decimator group 0: empty
LCD group 0: empty
PICU group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =\ADC_1:vssa_kelvin_0\
        PORT MAP (
            vout => \ADC_1:Net_1405\ );
        Properties:
        {
            autoenable = 1
            guid = "27E55207-D708-4E0A-9CA9-208BEFB90B23"
            ignoresleep = 0
            name = "CY_INTERNAL_VSSA_KELVIN"
        }
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\I2C:SCB\
        PORT MAP (
            clock => \I2C:Net_847_ff1\ ,
            interrupt => Net_479 ,
            uart_tx => \I2C:tx_wire\ ,
            uart_rts => \I2C:rts_wire\ ,
            mosi_m => \I2C:mosi_m_wire\ ,
            select_m_3 => \I2C:select_m_wire_3\ ,
            select_m_2 => \I2C:select_m_wire_2\ ,
            select_m_1 => \I2C:select_m_wire_1\ ,
            select_m_0 => \I2C:select_m_wire_0\ ,
            sclk_m => \I2C:sclk_m_wire\ ,
            miso_s => \I2C:miso_s_wire\ ,
            i2c_scl => Net_496 ,
            i2c_sda => Net_497 ,
            tr_tx_req => Net_482 ,
            tr_rx_req => Net_481 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\SPI:SCB\
        PORT MAP (
            clock => \SPI:Net_847_ff0\ ,
            interrupt => Net_457 ,
            uart_tx => \SPI:tx_wire\ ,
            uart_rts => \SPI:rts_wire\ ,
            mosi_m => \SPI:mosi_m_wire\ ,
            select_m_3 => \SPI:select_m_wire_3\ ,
            select_m_2 => \SPI:select_m_wire_2\ ,
            select_m_1 => \SPI:select_m_wire_1\ ,
            select_m_0 => \SPI:select_m_wire_0\ ,
            sclk_m => \SPI:sclk_m_wire\ ,
            mosi_s => \SPI:mosi_s_wire\ ,
            miso_s => \SPI:miso_s_wire\ ,
            select_s => \SPI:Net_1297\ ,
            sclk_s => \SPI:sclk_s_wire\ ,
            tr_tx_req => Net_460 ,
            tr_rx_req => Net_459 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
CSD group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_450_ff4 ,
            capture => Net_417 ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_420 ,
            tr_overflow => Net_419 ,
            tr_compare_match => Net_421 ,
            line => Net_422 ,
            line_compl => Net_423 ,
            interrupt => Net_418 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\PWM_2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_400_ff7 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_408 ,
            tr_overflow => Net_407 ,
            tr_compare_match => Net_409 ,
            line => Net_454 ,
            line_compl => Net_411 ,
            interrupt => Net_406 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\Timer_2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_450_ff5 ,
            capture => Net_424 ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_432 ,
            tr_overflow => Net_431 ,
            tr_compare_match => Net_433 ,
            line => Net_434 ,
            line_compl => Net_435 ,
            interrupt => Net_430 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\PWM_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_400_ff6 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_396 ,
            tr_overflow => Net_395 ,
            tr_compare_match => Net_397 ,
            line => Net_447 ,
            line_compl => Net_399 ,
            interrupt => Net_394 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: 
    Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\VDAC_2:OUTBUFFER:cy_psoc4_abuf\
        PORT MAP (
            vplus => \VDAC_2:Net_493\ ,
            vminus => Net_155 ,
            vout1 => \VDAC_2:OUTBUFFER:Net_18\ ,
            vout10 => Net_155 ,
            ctb_dsi_comp => \VDAC_2:OUTBUFFER:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
    Comparator/Opamp @ F(OA,3): 
    p4abufcell: Name =\VDAC_1:OUTBUFFER:cy_psoc4_abuf\
        PORT MAP (
            vplus => \VDAC_1:Net_493\ ,
            vminus => Net_274 ,
            vout1 => \VDAC_1:OUTBUFFER:Net_18\ ,
            vout10 => Net_274 ,
            ctb_dsi_comp => \VDAC_1:OUTBUFFER:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
RSB group 0: empty
HALFUAB group 0: 
    UAB Channels @ F(HALFUAB,0): 
    p4halfuabcell: Name =\VDAC_1:UAB:halfuab\
        PORT MAP (
            x0 => \VDAC_1:Net_468\ ,
            x1 => \VDAC_1:Net_470\ ,
            x2 => \VDAC_1:Net_471\ ,
            x3 => \VDAC_1:Net_472\ ,
            ref => \ADC_1:Net_1379\ ,
            agnd => \ADC_1:Net_1379\ ,
            vout => \VDAC_1:Net_493\ ,
            couple => \VDAC_1:Net_18\ ,
            clock => \VDAC_1:Net_30_ff14\ ,
            comp => \VDAC_1:Net_14\ ,
            uab_valid => \VDAC_1:Net_15\ ,
            uab_trig_out => \VDAC_1:Net_17\ ,
            uab_dac_intr => \VDAC_1:Net_16\ );
        Properties:
        {
            cy_registers = ""
        }
    UAB Channels @ F(HALFUAB,1): 
    p4halfuabcell: Name =\VDAC_2:UAB:halfuab\
        PORT MAP (
            x0 => \VDAC_2:Net_468\ ,
            x1 => \VDAC_2:Net_470\ ,
            x2 => \VDAC_2:Net_471\ ,
            x3 => \VDAC_2:Net_472\ ,
            ref => \ADC_1:Net_1379\ ,
            agnd => \ADC_1:Net_1379\ ,
            vout => \VDAC_2:Net_493\ ,
            couple => \VDAC_2:Net_18\ ,
            clock => \VDAC_2:Net_30_ff13\ ,
            comp => \VDAC_2:Net_14\ ,
            uab_valid => \VDAC_2:Net_15\ ,
            uab_trig_out => \VDAC_2:Net_17\ ,
            uab_dac_intr => \VDAC_2:Net_16\ );
        Properties:
        {
            cy_registers = ""
        }
TEMP group 0: empty
REF group 0: 
    Voltage References @ F(REF,0): 
    p4prefcell: Name =CyDesignWideVoltageReference
        PORT MAP (
            vout => \ADC_1:Net_1379\ );
        Properties:
        {
        }
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_1:cy_psoc4_sar_1\
        PORT MAP (
            vplus => \ADC_1:muxoutPlus\ ,
            vminus => \ADC_1:muxoutMinus\ ,
            vref => \ADC_1:Net_1448\ ,
            ext_vref => \ADC_1:Net_408\ ,
            clock => \ADC_1:sarClock_ff12\ ,
            sample_done => Net_374 ,
            chan_id_valid => Net_376 ,
            chan_id_0 => Net_377 ,
            data_valid => Net_378 ,
            data_0 => Net_379 ,
            tr_sar_out => Net_375 ,
            irq => \ADC_1:Net_423\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
LNFE group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty

Blocks not positioned by the digital component placer:
    SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC_1:cy_psoc4_sarmux_1\
        PORT MAP (
            muxin_plus_1 => Net_386 ,
            muxin_plus_0 => Net_384 ,
            muxin_minus_1 => \ADC_1:Net_218\ ,
            muxin_minus_0 => \ADC_1:Net_213\ ,
            cmn_neg_0 => \ADC_1:Net_331\ ,
            vout_plus => \ADC_1:muxoutPlus\ ,
            vout_minus => \ADC_1:muxoutMinus\ );
        Properties:
        {
            cmn_neg_width = 1
            cy_registers = ""
            input_mode = "00"
            muxin_width = 2
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+------------------------
   0 |   4 |       |      NONE |     HI_Z_DIGITAL |   \SPI:mosi_s(0)\ | FB(\SPI:mosi_s_wire\)
     |   5 |       |      NONE |         CMOS_OUT |   \SPI:miso_s(0)\ | In(\SPI:miso_s_wire\)
     |   6 |       |      NONE |     HI_Z_DIGITAL |   \SPI:sclk_s(0)\ | FB(\SPI:sclk_s_wire\)
     |   7 |       |      NONE |     HI_Z_DIGITAL |     \SPI:ss_s(0)\ | FB(\SPI:Net_1297\)
-----+-----+-------+-----------+------------------+-------------------+------------------------
   1 |   2 |       |      NONE |         CMOS_OUT |  CPU_FREQ_OUT2(0) | In(Net_454)
     |   3 |       |      NONE |      HI_Z_ANALOG |   CPU_ANA_OUT1(0) | Analog(Net_274)
     |   6 |       |      NONE |         CMOS_OUT |  CPU_FREQ_OUT1(0) | In(Net_447)
-----+-----+-------+-----------+------------------+-------------------+------------------------
   2 |   2 |       |      NONE |      HI_Z_ANALOG |   CPU_ANA_OUT2(0) | Analog(Net_155)
     |   7 |       |      NONE |      HI_Z_ANALOG | \ADC_1:Bypass(0)\ | Analog(\ADC_1:Net_408\)
-----+-----+-------+-----------+------------------+-------------------+------------------------
   3 |   0 |       |      NONE |    OPEN_DRAIN_LO |      \I2C:scl(0)\ | FB(Net_496)
     |   1 |       |      NONE |    OPEN_DRAIN_LO |      \I2C:sda(0)\ | FB(Net_497)
     |   4 |       |      NONE |     HI_Z_DIGITAL |   CPU_FREQ_IN2(0) | FB(Net_424)
     |   5 |       |      NONE |      HI_Z_ANALOG |    CPU_ANA_IN1(0) | Analog(Net_384)
     |   6 |       |      NONE |     HI_Z_DIGITAL |   CPU_FREQ_IN1(0) | FB(Net_417)
     |   7 |       |      NONE |      HI_Z_ANALOG |    CPU_ANA_IN2(0) | Analog(Net_386)
-----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 0s.138ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/8/route_arch-rrg.cydata" --vh2-path "IOBoard_r.vh2" --pcf-path "IOBoard.pco" --des-name "IOBoard" --dsf-path "IOBoard.dsf"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.200ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4A45LQI-483
Static timing analysis phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.175ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 1s.207ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 1s.207ms
API generation phase: Elapsed time ==> 3s.201ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
