"http://ieeexplore.ieee.org/search/searchresult.jsp?bulkSetSize=2000&queryText%3DComputer-Aided+Design+.LB.ICCAD.RB.%2C+1998+IEEE%2FACM+International+Conference",2015/06/23 15:01:31
"Document Title",Authors,"Author Affiliations","Publication Title",Date Added To Xplore,"Year","Volume","Issue","Start Page","End Page","Abstract","ISSN","ISBN","EISBN","DOI",PDF Link,"Author Keywords","IEEE Terms","INSPEC Controlled Terms","INSPEC Non-Controlled Terms","MeSH Terms",Article Citation Count,Patent Citation Count,"Reference Count","Copyright Year","Online Date",Issue Date,"Meeting Date","Publisher",Document Identifier
"Accurate calculation of bit-level transition activity using word-level statistics and entropy function","Kyriakis-Bitzaros, E.D.; Nikolaidis, S.; Tatsaki, A.","Inst. of Microelectron. NCSR Demokritos, Attikis, Greece","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","607","610","Accurate models for the calculation of bit level switching activity in data path operators, by combining the dual bit type model with the entropy based calculation are presented. Given the input statistics, the conditional entropy per bit is estimated by means of a sigmoidal model. A polynomial approximation to the entropy of the sign bits has been developed. Entropy and switching activity of primary inputs are used to estimate the output activity. The Triple-Bit Type (TBT) model is introduced to describe the behavior of the LSBs of the multiplier output, which do not behave as white noise. The error between the results of the proposed models and the measurements of entropy and switching activity is about 1% for signals with correlation factor less than 0.8.","","1-58113-008-2","","10.1109/ICCAD.1998.144331","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743077","","Algorithm design and analysis;Circuits;Energy consumption;Entropy;Microelectronics;Permission;Power dissipation;Probability;Statistics;White noise","entropy;logic CAD;power consumption;signal processing;switching circuits","LSBs;Triple-Bit Type model;accurate calculation;bit level switching activity;bit level transition activity;conditional entropy;correlation factor;data path operators;dual bit type model;entropy based calculation;entropy function;input statistics;multiplier output;polynomial approximation;sigmoidal model;sign bits;switching activity;word level statistics","","2","","9","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Finding all simple disjunctive decompositions using irredundant sum-of-products forms","Minato, S.; De Micheli, G.","NTT Optical Network Syst. Labs, Kanagawa, Japan","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","111","117","Finding disjunctive decompositions is an important technique to realize compact logic networks. Simple disjunctive decomposition is a basic and useful concept, that extracts a single output subblock function whose input variable set is disjunctive from the other part. The paper presents a method for finding simple disjunctive decompositions by generating irredundant sum-of-products forms and applying factorization. We prove that all simple disjunctive decompositions can be extracted in our method, namely all possible decompositions are included in the factored logic networks. Experimental results show that our method can efficiently extract all the simple disjunctive decompositions of the large scale functions. Our result clarifies the relationship between the functional decomposition method and the two-level logic factorization method.","","1-58113-008-2","","10.1109/ICCAD.1998.144253","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742859","","Binary decision diagrams;Logic","logic CAD;minimisation of switching nets","compact logic networks;disjunctive decompositions;factored logic networks;factorization;functional decomposition method;input variable set;irredundant sum-of-products forms;large scale functions;simple disjunctive decompositions;single output subblock function;two-level logic factorization method","","1","","12","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Synthesis of application specific instructions for embedded DSP software","Hoon Choi; In-Cheol Park; Seung Ho Hwang; Chong-Min Kyung","Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol., Seoul, South Korea","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","665","671","Application specific instructions play an important role in reducing the required code size and increasing performance. This paper describes a new approach to generate application specific instructions for DSP applications. The proposed approach is based on a modified subset-sum problem, and can support multi-cycle complex instructions as well as single cycle instructions, while the previous state-of-the-art approaches can generate only the single-cycle instructions or can just select instructions from the fixed super-set of possible instructions. In addition, the proposed approach can also be applicable to the case that instructions are predefined. The experimental results on real applications show that the proposed approach is effective in making the instructions meet the given constraints without attaching special hardware accelerators.","","1-58113-008-2","","10.1109/ICCAD.1998.144340","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743092","","Application software;Application specific integrated circuits;Application specific processors;Digital signal processing;Embedded software;Hardware;Joining processes;Optimal scheduling;Processor scheduling;Very large scale integration","application specific integrated circuits;digital signal processing chips;embedded systems;instruction sets;microprogramming","ASIC;application specific instruction synthesis;code size;embedded DSP software;experimental results;hardware accelerators;modified subset-sum problem;multi-cycle complex instructions;performance;single cycle instructions","","1","","15","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Robust latch mapping for combinational equivalence checking","Burch, J.R.; Singhal, V.","Cadence Berkeley Labs., USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","563","569","Existing literature on combinational equivalence checking concentrates on comparing combinational blocks and assumes that a latch mapping (register mapping) has already been constructed. We describe an algorithm for automatically constructing a latch mapping. It is based on the functionality of the circuits being compared rather than on heuristics. As a result, if two circuits are combinationally equivalent, then our algorithm is guaranteed to find a latch mapping. Our empirical results show that the method is practical on large circuits.","","1-58113-008-2","","10.1109/ICCAD.1998.144324","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743057","","Circuit synthesis;Computer bugs;Debugging;Latches;Permission;Registers;Robustness;Sequential circuits;Signal design;Signal mapping","equivalence classes;formal verification;logic CAD","circuit functionality;combinational blocks;combinational equivalence checking;large circuits;register mapping;robust latch mapping","","9","4","6","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Approximate Reachability Don't Cares for CTL model checking","In-Ho Moon; Jae-Young Jang; Hachtel, G.D.; Somenzi, F.; Jun Yuan; Pixley, C.","Dept. of Electr. & Comput. Eng., Colorado Univ., Boulder, CO, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","351","358","RDCs (Reachability Don't Cares) can have a dramatic impact on the cost of CTL model checking (J. Yuan et al., 1997). Unfortunately, RDCs, being a global property, are often much more difficult to compute than the satisfying set of typical CTL formulas. We address this problem through the use of Approximate Reachability Don't Cares (ARDCs), computed with the algorithms developed for the VERITAS sequential synthesis package (H. ho et al., 1990; 1996). Approximate reachable states represent an upper bound on the set of true reachable states, and thus a lower bound on the set of unreachable (Don't Care) states. ARDCs can be 10X to 100X (or much more for very large circuits) cheaper to compute than RDCs, and in some cases have the same dramatic effect on CTL model checking as the real RDCs. We also discuss the application of ARDCs to the problem of exact computation of the RDCs themselves. Experiments on industrial benchmarks show that order of magnitude speedups are possible, and occur frequently. The experimental results presented strongly support our claim that ARDCs play a safe and important way out of a serious dilemma: RDCs are necessary for tractable model checking of many large circuits, but the computation of the RDCs themselves is often intractable. We include, and theoretically justify, significant extensions of the VERITAS algorithms, and show that they can be up to an order of magnitude faster, while computing a virtually identical upper bound.","","1-58113-008-2","","10.1109/ICCAD.1998.144290","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742896","","Boolean functions;Circuits;Costs;Data structures;Latches;Reachability analysis;Robustness;State-space methods;Upper bound","computational complexity;formal verification;reachability analysis","ARDCs;Approximate reachable states;CTL model checking;RDCs;Reachability;VERITAS algorithms;VERITAS sequential synthesis package;exact computation;global property;tractable model checking;virtually identical upper bound","","6","","18","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"A simultaneous routing tree construction and fanout optimization algorithm","Salek, A.H.; Jinan Lou; Pedram, M.","Dept. of Electr. Eng. Syst., Univ. of Southern California, Los Angeles, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","625","630","This paper presents an optimal algorithm for solving the problem of simultaneous fanout optimization and routing tree construction for an ordered set of critical sinks. The algorithm, which is based on dynamic programming, generates a rectilinear Steiner tree routing solution containing appropriately sized and placed buffers. The resulting solution, which inherits the topology of LT-trees and the detailed structure of P-trees, maximizes the signal required time at the driver of the given set of sinks. Experimental results on benchmark circuits demonstrate the effectiveness of this simultaneous approach compared to the sequential methods.","","1-58113-008-2","","10.1109/ICCAD.1998.144334","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743082","","Algorithm design and analysis;Circuit topology;Contracts;Delay;Design automation;Design optimization;Dynamic programming;Integrated circuit interconnections;Process design;Routing","circuit optimisation;dynamic programming;network routing;network topology;trees (mathematics)","LT-tree topology;P-tree structure;buffers;driver;dynamic programming;ordered critical sinks;rectilinear Steiner tree routing solution;signal required time maximization;simultaneous routing tree construction/fanout optimization algorithm","","15","","13","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"The multi-BSG: stochastic approach to an optimum packing of convex-rectilinear blocks","Sakanushi, K.; Nakatake, S.; Kajitani, Y.","Dept. of Electr. & Electron. Eng., Tokyo Inst. of Technol., Japan","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","267","274","A floorplanner that can handle convex-rectilinear blocks is developed by enhancing the BSG-based packing algorithm. The ideas are in the introduction of (1) multi-rectangle representation of a block as a superpose of element-rectangles, (2) parametric-BSG as a generalization of the BSG, (3) multi-BSG which is an arrangement of plural BSG's on a multi-layer, and (4) layer sharing condition of element-rectangles so that non-overlapping is discussed on each layer. A solution space of packings is defined as the set of packings generated by changing parametric-BSG and room assignments. It is guaranteed to contain an optimal packing if the BSG is not smaller than a certain size. A floorplan based on a simulated annealing was implemented. In experiments, it output highly compressed packings.","","1-58113-008-2","","10.1109/ICCAD.1998.144277","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742883","","Brain modeling;Electroencephalography;Electron microscopy;Electronic circuits;Electronic mail;Large-scale systems;Permission;Semiconductor device manufacture;Simulated annealing;Stochastic processes","algorithm theory;bin packing;circuit layout CAD;circuit optimisation;integrated circuit layout;simulated annealing;stochastic processes","BSG-based packing algorithm;convex-rectilinear block handling;element rectangles;floorplanner;highly compressed packings;layer sharing condition;multi-BSG;multi-rectangle representation;multilayer;nonoverlapping;optimal packing;parametric-BSG;plural BSGs;room assignments;simulated annealing;solution space;stochastic approach","","3","","10","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Model reduction of time-varying linear systems using approximate multipoint Krylov-subspace projectors","Phillips, J.R.","Cadence Design Syst. Inc., San Jose, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","96","102","A method is presented for model reduction of systems described by time varying differential algebraic equations. This method allows automated extraction of reduced models for nonlinear RF blocks, such as mixers and filters, that have a near linear signal path but may contain strongly nonlinear time varying components. The models have the accuracy of a transistor level nonlinear simulation, but are very compact and so can be used in system level simulation and design. The model reduction procedure is based on a multipoint rational approximation algorithm formed by orthogonal projection of the original time varying linear system into an approximate Krylov subspace. The models obtained from the approximate Krylov subspace projector can be obtained much more easily than the exact projectors but show negligible difference in accuracy.","","1-58113-008-2","","10.1109/ICCAD.1998.144251","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742857","","Context modeling;Electrical capacitance tomography;Filters;Linear approximation;Linear systems;Permission;RF signals;Radio frequency;Reduced order systems;Time varying systems","circuit CAD;differential equations;linear systems;reduced order systems;time-varying systems","approximate Krylov subspace;approximate multipoint Krylov subspace projectors;automated extraction;filters;mixers;model reduction;model reduction procedure;multipoint rational approximation algorithm;near linear signal path;nonlinear RF blocks;nonlinear time varying components;orthogonal projection;reduced models;system level simulation;time varying differential algebraic equations;time varying linear system;time varying linear systems;transistor level nonlinear simulation","","18","4","31","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Removal of memory access bottlenecks for scheduling control-flow intensive behavioral descriptions","Ravi, S.; Lakshminarayana, G.; Jha, N.K.","Dept. of Electr. Eng., Princeton Univ., NJ, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","577","584","Application domains like signal and image processing, multimedia and networking protocols involve processing of huge amounts of data stored in memory modules. The behavioral descriptions of these applications may contain a large number of array references for data accesses. Dependencies between array accesses cause bottlenecks in the derivation of high performance schedules. We introduce a scheduling integrated technique to identify and remove these bottlenecks. We first demonstrate that there is a significant loss in the quality of a scheduler if these bottlenecks are not taken into account by the scheduler. We then propose a technique to overcome these bottlenecks by introducing new operations in the schedule called verification operations. Experimental results on several benchmarks show that a scheduler. powered by our technique demonstrates a two fold improvement in performance (measured in terms of the average number of clock cycles) over a recently introduced scheduler for control flow intensive behavioral descriptions, called Wavesched. Wavesched itself has a two fold performance advantage over traditional methods such as path based scheduling and loop directed scheduling. Also, the best- and worst-case execution times for the enhanced schedules obtained by our method are usually equal to or much less than the corresponding values for the execution times obtained by previous schedulers.","","1-58113-008-2","","10.1109/ICCAD.1998.144326","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743066","","Access protocols;Clocks;Data analysis;High level synthesis;Image processing;Memory management;Neck;Permission;Signal processing;Testing","high level synthesis;scheduling;storage management","Wavesched;array references;clock cycles;control flow intensive behavioral descriptions;control-flow intensive behavioral description scheduling;data accesses;execution times;high performance schedules;loop directed scheduling;memory access bottlenecks;path based scheduling;scheduling integrated technique;verification operations","","1","1","16","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Node sampling: a robust RTL power modeling approach","Bogliolo, A.; Benini, L.","Dipt. di Elettronica Inf. e Sistemistica, Bologna Univ., Italy","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","461","467","We propose a robust RTL power modeling methodology for functional units. Our models are consistently accurate over a wide range of input statistics, they are automatically constructed and can provide pattern-by-pattern power estimates. An additional desirable feature of our modeling methodology is the capability of accounting for the impact of technology variations, library changes and synthesis tools. Our methodology is based on the concept of node sampling, as opposed to more traditional approaches based on input sampling. We analyze the theoretical properties of node sampling and we formally show that it is a statistically sound approach. The superior robustness of our method is due to its limited dependency on pattern based characterization.","","1-58113-008-2","","10.1109/ICCAD.1998.144308","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742945","","Adders;Business;Computational modeling;Digital circuits;Finite impulse response filter;Libraries;Permission;Robustness;Sampling methods;Time to market","logic CAD;power electronics;statistical analysis","functional units;input statistics;library changes;node sampling;pattern-by-pattern power estimates;register transfer level;robust RTL power modeling approach;robust RTL power modeling methodology;robustness;statistically sound approach;synthesis tools;technology variations","","9","2","11","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits","Ferrandi, F.; Macii, A.; Macii, E.; Poncino, M.; Scarsi, R.; Somenzi, F.","Dipt. di Elettronica e Inf., Politecnico di Milano, Italy","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","235","241","The paper presents a novel methodology for synthesizing PTL circuits, whose distinctive features are the use of a symbolic algorithm for the covering of the initial network in terms of PTL cells, and the exploitation of layout level area and delay model during the selection of the best covering solution. The results produced by the synthesis procedure on the full suite of the Iscas'85 combinational circuits are very encouraging.","","1-58113-008-2","","10.1109/ICCAD.1998.144272","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742878","","Binary decision diagrams;Capacitance;Circuit synthesis;Cost function;Delay;Inverters;Logic circuits;MOS devices;Network synthesis;Routing","combinational circuits;logic CAD;transistor circuits","ISCAS combinational circuits;PTL cells;PTL circuit synthesis;delay model;layout level area;layout oriented synthesis;pass transistor logic circuits;symbolic algorithm;symbolic algorithms;synthesis procedure","","10","","14","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Control generation for embedded systems based on composition of modal processes","Pai Chou; Hines, K.; Partridge, K.; Borriello, G.","Dept. of Comput. Sci. & Eng., Washington Univ., Seattle, WA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","46","53","In traditional distributed embedded system designs, control information is often replicated across several processes and kept coherent by application-specific mechanisms. Consequently, processes cannot be reused in a new system without tailoring the code to deal with the new system's control information. The modal process framework provides a high-level way to specify the coherence of replicated control information independently of the behavior of the processes. Thus multiple processes can be composed without internal tailoring and without suffering from errors common in lower-level specification styles. This paper first describes a kernel-language representation for the high-level composition operators; it also presents a synthesis algorithm for the mode manager, the runtime code that maintains control information coherence within and between distributed processors.","","1-58113-008-2","","10.1109/ICCAD.1998.144243","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742849","","Coherence;Communication system control;Computer science;Control system synthesis;Control systems;Design engineering;Design methodology;Embedded system;Permission;Runtime","embedded systems;systems analysis","distributed processors;embedded systems;high-level composition;kernel-language representation;modal process framework;modal processes;mode manager;replicated control information;runtime code","","3","2","8","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Static power optimization of deep submicron CMOS circuits for dual V/sub T/ technology","Qi Wang; Vrudhula, S.B.K.","Dept. of Electr. & Comput. Eng., Arizona Univ., Tucson, AZ, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","490","496","We address the problem of delay constrained minimization of leakage power of CMOS digital circuits for dual V/sub T/ technology. A novel and efficient heuristic alogrithm based on circuit graph enumeration is proposed. The experimental results on the MCNC91 benchmark circuits show that up to an order of magnitude power reduction can be achieved without any increase in delay.","","1-58113-008-2","","10.1109/ICCAD.1998.144313","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742957","","CMOS technology;Capacitance;Circuits;Delay;Energy consumption;Geometry;Permission;Power dissipation;Switches;Threshold voltage","CMOS logic circuits;circuit optimisation;logic CAD","CMOS digital circuits;MCNC91 benchmark circuits;circuit graph enumeration;deep submicron CMOS circuits;delay constrained minimization;dual V/sub T/ technology;heuristic alogrithm;leakage power;power reduction;static power optimization","","25","2","13","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Graph matching-based algorithms for FPGA segmentation design","Yao-Wen Chang; Jai-Ming Lin; Wong, D.F.","Dept. of Comput. & Inf. Sci., Nat. Chiao Tung Univ., Hsinchu, Taiwan","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","34","39","Process technology advances will soon make the one-million gate FPGA a reality. A key issue that needs to be solved for the large-scale FPGAs to realize their full potential lies in the design of their segmentation architectures. One-dimensional segmentation designs have been studied to some degree in much of the literature; most of the previously proposed methods are based on stochastic or analytical analysis. In this paper, we address a new direction for studying segmentation architectures. Our method is based on graph-theoretic formulation. We first formulate a net matching problem and present a polynomial-time optimal algorithm to solve the problem. Based on the solution to the problem, we develop an effective and efficient matching-based algorithm for FPGA segmentation designs. Experimental results show that our method significantly outperforms previous work.","","1-58113-008-2","","10.1109/ICCAD.1998.144241","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742839","","Algorithm design and analysis;Computer architecture;Field programmable gate arrays;Information science;Large-scale systems;Logic arrays;Permission;Programmable logic arrays;Routing;Switches","circuit layout CAD;field programmable gate arrays;graph theory;logic CAD","FPGA segmentation;graph matching-based algorithms;net matching;segmentation architectures","","2","","14","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"An efficient DC root solving algorithm with guaranteed convergence for analog integrated CMOS circuits","Leyn, F.; Gielen, G.; Sansen, W.","Katholieke Univ., Leuven, Belgium","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","304","307","The paper describes a new DC modeling methodology applicable to CMOS integrated circuits. It is named operating point driven DC formulation because the operating point is specified directly, and the device dimensions W and L are determined out of it. With other methods, one specifies the device dimensions W and L and determines the operating point. Our method is important for manual design because it allows the designer to reason in terms of voltages and currents and relieves him from the burden of determining device sizes. The algorithm is guaranteed to converge, and is computationally efficient, which allows interactive design space exploration using optimization based sizing. A design plan used in optimization based sizing consists for the largest part out of solving the DC part. Speeding up the DC part with a computationally efficient algorithm that allows parallelisation, results in a boost of optimization speed.","","1-58113-008-2","","10.1109/ICCAD.1998.144282","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742888","","Algorithm design and analysis;CMOS analog integrated circuits;CMOS integrated circuits;Concurrent computing;Convergence;Design optimization;Integrated circuit modeling;Semiconductor device modeling;Space exploration;Voltage","CMOS analogue integrated circuits;circuit analysis computing;interactive systems","CMOS integrated circuits;DC modeling methodology;DC root solving algorithm;analog integrated CMOS circuits;currents;design plan;device dimensions;device sizes;guaranteed convergence;interactive design space exploration;manual design;operating point driven DC formulation;optimization based sizing;optimization speed;parallelisation;voltages","","17","1","8","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Test set compaction algorithms for combinational circuits","Hamzaoglu, I.; Patel, J.H.","Center for Reliable & High Performance Comput., Illinois Univ., Urbana, IL, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","283","289","This paper presents two new algorithms, Redundant Vector Elimination (RVE) and Essential Fault Reduction (EFR), for generating compact test sets for combinational circuits under the single stuck at fault model, and a new heuristic for estimating the minimum single stuck at fault test set size. These algorithms together with the dynamic compaction algorithm are incorporated into an advanced ATPG system for combinational circuits, called MinTest. MinTest found better lower bounds and generated smaller test sets than the previously published results for the ISCAS85 and full scan version of the ISCAS89 benchmark circuits.","","1-58113-008-2","","10.1109/ICCAD.1998.144279","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742885","","Automatic test pattern generation;Benchmark testing;Circuit faults;Circuit testing;Combinational circuits;Compaction;Contracts;Costs;Fault detection;Permission","VLSI;automatic test pattern generation;circuit analysis computing;combinational circuits;integrated circuit testing","Essential Fault Reduction;ISCAS85 benchmark circuit;ISCAS89 benchmark circuit;MinTest;Redundant Vector Elimination;advanced ATPG system;combinational circuits;dynamic compaction algorithm;heuristic;lower bounds;minimum single stuck at fault test set size estimation;single stuck at fault model;test set compaction algorithms","","137","1","14","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"A quantitative approach to development and validation of synthetic benchmarks for behavioral synthesis","Chunho Lee; Potkonjak, M.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","347","350","We present a quantitative approach to development and validation of synthetic benchmarks for behavioral synthesis systems. The approach is built on the idea of quantitative benchmark selection. We briefly explain the idea and present experimental results on the quantitative selection and validation of benchmarks. We develop a synthetic design example generator which composes the behavioral level specification of a design having the properties given by a set of numerical parameters. Experimental generation and application of synthetic design examples demonstrate the effectiveness of the proposed approach and the developed algorithms.","","1-58113-008-2","","10.1109/ICCAD.1998.144289","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742895","","Algorithm design and analysis;Application software;Benchmark testing;Computer science;Consumer electronics;Design automation;Permission;Software algorithms;Software design;Software tools","CAD;design engineering;engineering computing;performance evaluation","behavioral level specification;behavioral synthesis;numerical parameters;quantitative approach;quantitative benchmark selection;synthetic benchmark validation;synthetic design example generator;synthetic design examples","","0","","11","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Getting to the bottom of deep submicron","Sylvester, D.; Keutzer, K.","Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","203","211","We take a fresh look at the problems posed by deep submicron (DSM) geometries and re-open the investigation into how DSM effects are most likely to affect future design methodologies. We describe a comprehensive approach to accurately characterize the device and interconnect characteristics of present and future process generations. This approach results in the generation of a representative strawman technology that is used in conjunction with analytical model simulation tools and empirical design data to obtain a realistic picture of the future of circuit design. We then proceed to quantify the precise impact of interconnect, including delay degradation due to noise, on high performance ASIC designs. Having determined the role of interconnect in performance, we then reconsider the impact of future processes on ASIC design methodology.","","1-58113-008-2","","10.1109/ICCAD.1998.144268","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742874","","Analytical models;Application specific integrated circuits;Character generation;Circuit simulation;Circuit synthesis;Degradation;Delay;Design methodology;Geometry;Integrated circuit interconnections","application specific integrated circuits;circuit CAD;interconnections","ASIC design methodology;DSM effects;analytical model simulation tools;circuit design;deep submicron geometries;delay degradation;empirical design data;future design methodologies;future processes;high performance ASIC designs;interconnect characteristics;process generations;representative strawman technology","","102","","33","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Using precomputation in architecture and logic resynthesis","Hassoun, S.; Ebeling, C.","Tufts Univ., Medford, MA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","316","323","Although tremendous advances have been accomplished in logic synthesis in the past two decades, in some cases logic synthesis still cannot attain the improvements possible by clever designers. This, in part, is a result of logic synthesis not optimizing across register boundaries. We focus on precomputation as a resynthesis technique capable of resynthesizing across register boundaries. By using precomputation, a critical signal is computed earlier in time, thus allowing it to be combinationally optimized with logic from previous pipeline stages. Precomputation automatically discovers some standard circuit transformations like bypassing and lookahead. In addition, precomputation can be used in conjunction with combinational logic synthesis to resynthesize a circuit to obtain better performance. The paper contributes to the understanding and development of precomputation. First, it provides a synthesis algorithm for precomputation. Second, it demonstrates how precomputation can be used to improve sequential logic resynthesis and reports the results of applying a heuristic to a subset of the MCNC benchmarks. Third, it illustrates how precomputation generalizes and unifies bypassing and lookahead-two important and practical architectural transformations often used in processor design and high level synthesis of DSP processors. Finally, it clarifies the relationships among precomputation, retiming, and implicit retiming.","","1-58113-008-2","","10.1109/ICCAD.1998.144285","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742891","","Circuit synthesis;Clocks;Delay;High level synthesis;Logic circuits;Logic design;Pipelines;Process design;Registers;Signal synthesis","combinational circuits;heuristic programming;high level synthesis;sequential circuits","DSP processors;architecture resynthesis;combinational logic synthesis;implicit retiming;logic resynthesis;pipeline stages;precomputation;register boundaries;sequential logic resynthesis;standard circuit transformations;synthesis algorithm","","4","","11","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Slicing floorplans with pre-placed modules","Young, F.Y.; Wong, D.F.","Dept. of Comput. Sci., Texas Univ., Austin, TX, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","252","258","Existing floorplanners that use slicing floorplans are efficient in runtime and yet can pack modules tightly. However, none of them can handle pre-placed modules. In this paper, we extend a well-known slicing floorplanner to handle pre-placed modules. Our main contribution is a novel shape curve computation procedure which can take the positions of the pre-placed modules into consideration. The shape curve computation procedure is used repeatedly during the floorplanning process to fully exploit the shape flexibility of the modules to give a tight packing. Experimental results show that the extended floorplanner performs very well.","","1-58113-008-2","","10.1109/ICCAD.1998.144275","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742881","","Art;Benchmark testing;Costs;Design methodology;Integrated circuit interconnections;Permission;Runtime;Shape;Very large scale integration","VLSI;circuit layout CAD;integrated circuit layout;modules","pre-placed module position;pre-placed modules;shape curve computation procedure;shape flexibility;slicing floorplans;tight module packing","","15","","11","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"A graph-partitioning-based approach for multi-layer Constrained Via Minimization","Yih-Chih Chou; Youn-Long Lin","Dept. of Comput. Sci., Tsinghua Univ., Hsin-Chu, China","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","426","429","We propose a novel layer assignment approach for the k-layer Constrained Via Minimization (CVM) problem. We transform the problem into a constrained k-way graph partitioning one. Practical issues such as pin-out constraint, over-the-cell constraint, and overlapping between wire segments of the same net, have all been taken into consideration. We propose a modified simulated annealing program for the problem. A set of large routing results generated by a commercial three-layer router has been used to test the effectiveness of the program. Up to 70% reduction of vias has been observed. Assuming an additional fourth layer is available, more reduction is achieved. This work is the first to demonstrate the feasibility of via minimization for practical sized multi layer layout. It is also applicable to future design with more layers.","","1-58113-008-2","","10.1109/ICCAD.1998.144302","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742908","","Compaction;Computer science;Degradation;Electronic design automation and methodology;Fabrication;Foundries;Permission;Routing;Testing;Wire","graph theory;minimisation;multiprocessor interconnection networks","commercial three-layer router;constrained k-way graph partitioning problem;future design;graph partitioning based approach;k-layer Constrained Via Minimization problem;large routing results;layer assignment approach;modified simulated annealing program;multi layer layout;over-the-cell constraint;pin-out constraint;via minimization;wire segments","","0","1","16","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Efficient encoding for exact symbolic automata-based scheduling","Haynal, S.; Brewer, F.","Dept. of Electr. & Comput. Eng., California Univ., Santa Barbara, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","477","481","This paper presents an efficient encoding and automaton construction which improves performance of automata-based scheduling techniques. The encoding preserves knowledge of what operations occurred previously but excludes when they occurred, allowing greater sharing among scheduling traces. The technique inherits all of the features of BDD-based control dominated scheduling including systematic speculation. Without conventional pruning, all schedules for several large samples are quickly constructed.","","1-58113-008-2","","10.1109/ICCAD.1998.144311","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742955","","Automata;Automatic control;Boolean functions;Data structures;Encoding;High level synthesis;History;Job shop scheduling;Optimal scheduling;Processor scheduling","automata theory;binary decision diagrams;high level synthesis;scheduling","BDD;binary decision diagrams;encoding;high level synthesis;performance;pruning;scheduling traces;symbolic automata-based scheduling;systematic speculation","","9","","10","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Tutorial 4 Interconnect In High Speed Designs: Problems, Methodologies And Tools","Restle, P.J.; Phillips, J.; Elfadel, I.","","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","4","4","Summary form only given.This tutorial is intended to help circuit designers and CAD tools developers gain an understanding of the problems, the existing tools, and the critical CAD needs in the area of interconnect for high speed systems.","","1-58113-008-2","","10.1109/ICCAD.1998.144235","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742798","","Tutorials","","","","7","","","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Improving the computational performance of ILP-based problems","Narasimhan, M.; Ramanujam, J.","Dept. of Electr. & Comput. Eng., Louisiana State Univ., Baton Rouge, LA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","593","596","Many interesting problems in VLSI design are computationally extremely difficult, and as such, there exist no efficient (read polynomial time) algorithms for these problems. Such problems include placement, routing, scheduling and partitioning. A commonly used technique for solving these problems is to model them as an integer linear programming (ILP) problem, and to then solve the resulting model using a generic ILP solver. So far, improving the computational efficiency of these problems was considered equivalent to improving the model. We show that large performance improvements can be achieved by incorporating problem specific information into the ILP solver itself. While the techniques that we present are general in nature, for the sake of concreteness, we illustrate them by applying them to scheduling problems in high level synthesis. It is shown that there is a lot of problem specific information that can be incorporated into the model solver, and that doing so actually improves the performance considerably. We present experimental results to show that the problem specific ILP solver is considerably faster, often showing improvements by a factor of 1000 in execution time.","","1-58113-008-2","","10.1109/ICCAD.1998.144328","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743068","","Computational efficiency;Integral equations;Linear programming;Problem-solving;Processor scheduling;Testing","VLSI;high level synthesis;integer programming;scheduling","ILP based problems;ILP solver;VLSI design;computational efficiency;computational performance;execution time;generic ILP solver;high level synthesis;integer linear programming;performance improvements;problem specific ILP solver;problem specific information;scheduling problems","","2","","9","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Adaptive variable reordering for symbolic model checking","Kamhi, G.; Fix, L.","Future CAD Technol., Intel Israel Ltd., Haifa, Israel","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","359","365","In this paper, we present an adaptive dynamic variable ordering paradigm which is application-dependent and intended for symbolic model checking applications. The impact of the adaptive variable reordering approach is demonstrated on circuits from Intel's next-generation micro-processors. On large circuits, in particular, our algorithms make verification tasks that would never end finish successfully in a reasonable amount of time. Our approach, to the best of our knowledge, pioneers in applying successfully ROBDD-independent and application-specific heuristics to the domain of dynamic variable reordering.","","1-58113-008-2","","10.1109/ICCAD.1998.144291","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742897","","Boolean functions;Circuits;Cost function;Data structures;Formal verification;Heuristic algorithms;Logic functions","Boolean functions;binary decision diagrams;formal verification;symbol manipulation","binary decision diagram;boolean functions;dynamic variable;formal verification;symbolic model checking;verification","","1","","22","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Full-chip verification of UDSM designs","Saleh, R.; Overhauser, D.; Taylor, S.","Simplex Solutions, Sunnyvale, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","453","460","The article describes the problems encountered in typical ultra-deep submicron (UDSM) designs, and the full-chip interconnect verification methodologies needed to successfully identify these problems before tape-out. We first illustrate that UDSM verification must go well beyond simple geometric and circuit comparison checks to address increasingly important issues such as timing, power integrity, signal integrity, and reliability. The key issues of IR drops in the power grid, electromigration in power and signal lines, clock skew, signal coupling and its effect on timing and noise are described. We present real world examples of such problems and how to find these problems using full chip verification.","","1-58113-008-2","","10.1109/ICCAD.1998.144307","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742939","","Capacitance;Clocks;Coupling circuits;Delay;Electromigration;Equations;Human computer interaction;Integrated circuit interconnections;Power grids;Timing","circuit CAD;formal verification;integrated circuit design;microprocessor chips","IR drops;UDSM designs;UDSM verification;circuit comparison checks;clock skew;electromigration;full chip verification;full-chip interconnect verification methodologies;power grid;power integrity;real world examples;reliability;signal coupling;signal integrity;signal lines;timing;ultra deep submicron designs","","11","1","18","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Shaping a VLSI wire to minimize delay using transmission line model","Youxin Gao; Wong, D.F.","Dept. of Comput. Sci., Texas Univ., Austin, TX, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","611","616","We consider continuous wire sizing optimization for non uniform wires. Our objective is to find the shape function of a wire which minimizes delay. This problem has been studied recently under the Elmore delay model (W.C. Elmore, 1948). However, it is well known that Elmore delay is only a rough estimate of the actual delay and thus more accurate models should be used to determine the wire shape function. Our study uses the transmission line model which gives a very accurate estimation of the actual delay. Since previous studies under Elmore delay model suggest that exponential wire shape is effective for delay minimization, we restrict the wire shape function to be of the form f(x)=ae/sup -bx/. By solving the diffusion equation, we derive the transient response in the time domain as a function of a and b for both step and ramp input. The coefficients a and b are then determined so that the actual delay (50% delay) is minimized. Our algorithm is very efficient; in all the experiments we performed, the wire shape functions can be determined in less than 1 second.","","1-58113-008-2","","10.1109/ICCAD.1998.144332","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743079","","Delay effects;Delay estimation;Delay lines;Equations;Integrated circuit interconnections;Permission;Shape;Transmission lines;Very large scale integration;Wire","VLSI;circuit layout CAD;delays;digital integrated circuits;integrated circuit interconnections;integrated circuit layout;transient analysis;transient response;transmission line theory","Elmore delay model;VLSI wire;continuous wire sizing optimization;delay minimization;diffusion equation;non uniform wires;shape function;time domain;transient response;transmission line model;wire shape function","","5","","15","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Lazy transition systems: application to timing optimization of asynchronous circuits","Cortadella, J.; Kishinevsky, M.; Kondratyev, A.; Lavagno, L.; Taubin, A.; Yakovlev, A.","Univ. Politecnica de Catalunya, Barcelona, Spain","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","324","331","The paper introduces Lazy Transitions Systems (LzTSs). The notion of laziness explicitly distinguishes between the enabling and the firing of an event in a transition system. LzTSs can be effectively used to model the behavior of asynchronous circuits in which relative timing assumptions can be made on the occurrence of events. These assumptions can be derived from the information known a priori about the delay of the environment and the timing characteristics of the gates that will implement the circuit. The paper presents necessary conditions to synthesize circuits with a correct behavior under the given timing assumptions. Preliminary results show that significant area and performance improvements can be obtained by exploiting the extra ""don't care"" space implicitly provided by the laziness of the events.","","1-58113-008-2","","10.1109/ICCAD.1998.144286","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742892","","Asynchronous circuits;Circuit synthesis;Concurrent computing;Delay;Design methodology;Permission;Switches;Switching circuits;Timing;Wire","asynchronous circuits;high level synthesis;timing","Lazy Transitions Systems;LzTSs;asynchronous circuits;laziness;performance improvements;relative timing assumptions;timing assumptions;timing characteristics;timing optimization","","7","1","24","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Word-level decision diagrams, WLCDs and division","Scholl, C.; Becker, B.; Weis, T.M.","Inst. of Comput. Sci., Albert-Ludwigs-Univ., Freiburg, Germany","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","672","677","Several types of decision diagrams (DDs) have been proposed for the verification of integrated circuits. Recently, word-level DDs like BMDs, *BMDs, HDDs, K*BMDs and *PHDDs have been attracting more and more interest, e.g., by using *BMDs and *PHDDs it was for the first time possible to formally verify integer multipliers and floating point multipliers of ""significant"" bitlengths, respectively. On the other hand, it has been unknown, whether division, the operation inverse to multiplication can be efficiently represented by some type of word-level DDs. We show that the representational power of any word-level DD is too weak to efficiently represent integer division. Thus, neither a clever choice of the variable ordering, the decomposition type or the edge weights, can lead to a polynomial DD size for division. For the proof we introduce word-level linear combination diagrams (WLCDs), a DD, which may be viewed as a ""generic"" word-level DD. We derive an exponential lower bound on the WLCD representation size for integer dividers and show how this bound transfers to all other word-level DDs.","","1-58113-008-2","","10.1109/ICCAD.1998.144341","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743094","","Adders;Boolean functions;Circuits;Computer science;Data structures;Logic;Permission;Polynomials","decision diagrams;formal verification;integrated circuit design;logic CAD","BMD;HDD;PHDD;WLCD;decision diagrams;decomposition type;division;edge weights;exponential lower bound;floating point multipliers;integer division;integer multipliers;integrated circuit verification;multiplication;variable ordering;word-level decision diagrams;word-level linear combination diagrams","","2","","17","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"A new algorithm for the reduction of incompletely specified finite state machines","Pena, J.M.; Oliveira, A.L.","IST, INESC, Lisbon, Portugal","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","482","489","We propose an algorithm for the problem of state reduction in incompletely specified finite state machines. This algorithm is not based on the enumeration of compatible sets, and therefore, its performance is not dependent on the number of prime compatibles. We prove that the algorithm is exact and present results that show that, in a set of hard problems, it is much more efficient than both the explicit and implicit approaches based on the enumeration of compatible sets.","","1-58113-008-2","","10.1109/ICCAD.1998.144312","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742956","","Automata;Circuit synthesis;Computer science;Doped fiber amplifiers;Permission;Polynomials;Sequential circuits","computational complexity;finite state machines;logic CAD;sequential circuits","compatible set enumeration;hard problems;incompletely specified finite state machines;prime compatibles;state reduction","","4","3","16","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Noise considerations in circuit optimization","Conn, A.R.; Haring, R.A.; Visweswariah, C.","IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","220","227","Noise can cause digital circuits to switch incorrectly and thus produce spurious results. Noise can also have adverse power, timing and reliability effects. Dynamic logic is particularly susceptible to charge-sharing and coupling noise. Thus, the design and optimization of a circuit should take noise considerations into account. Such considerations are typically stated as semi-infinite constraints. In addition, the number of signals to be checked and the number of sub-intervals of time during which the checking must be performed can potentially be very large. Thus, the practical incorporation of noise constraints during circuit optimization is a hitherto unsolved problem. This paper describes a novel method for incorporating noise considerations during automatic circuit optimization. Semi-infinite constraints representing noise considerations are first converted to ordinary equality constraints involving time integrals, which are readily computed in the context of circuit optimization based on time-domain simulation. Next, the gradients of these integrals are computed by the adjoint method. By using an augmented Lagrangian optimization merit function, the adjoint method is applied to compute all the necessary gradients required for optimization in a single adjoint analysis, no matter how many noise measurements are considered, and irrespective of the dimensionality of the problem. Numerical results are presented.","","1-58113-008-2","","10.1109/ICCAD.1998.144270","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742876","","Circuit noise;Circuit optimization;Coupling circuits;Design optimization;Digital circuits;Logic;Optimization methods;Switches;Switching circuits;Timing","circuit noise;circuit optimisation;circuit reliability;circuit simulation;digital circuits;electric noise measurement;time-domain analysis;timing","adjoint method;augmented Lagrangian optimization merit function;automatic circuit optimization;charge-coupling noise;charge-sharing noise;circuit design;circuit noise;digital circuits;dimensionality;dynamic logic;equality constraints;gradients;incorrect switching;noise constraints;noise measurements;numerical results;power effects;reliability effects;semi-infinite constraints;signal checking;time integrals;time sub-intervals;time-domain simulation;timing effects","","17","1","16","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"CONCERT: a concurrent transient fault simulator for nonlinear analog circuits","Junwei Hou; Chatterjee, A.","Sch. of Electr. & Compute Eng., Georgia Inst. of Technol., Atlanta, GA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","384","391","The paper presents a novel concurrent fault simulator (called CONCERT) for nonlinear analog circuits. Three primary techniques in CONCERT including fault ordering, state prediction, and reduced order fault matrix computation, greatly simplify fault simulation by making use of the residual similarities between the faulty and fault free circuits. Between successive time steps, all circuits in the fault list are simulated concurrently before the simulator proceeds to the next time step. CONCERT also generates accurate fault coverage statistics that are tied to the circuit specifications. Up to two orders of magnitudes speedup are obtained for complete fault simulation, without any loss of accuracy. More speedup is achieved by CONCERT for evaluating the fault coverage of a test, using fault ordering and fault dropping technique.","","1-58113-008-2","","10.1109/ICCAD.1998.144295","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742901","","Analog circuits;Analog computers;Circuit faults;Circuit simulation;Circuit testing;Computational modeling;Concurrent computing;Permission;Statistics;Voltage","analogue circuits;circuit simulation;fault simulation;parallel programming","CONCERT;concurrent transient fault simulator;fault coverage statistics;fault dropping technique;fault free circuits;fault list;fault ordering;fault simulation;nonlinear analog circuits;reduced order fault matrix computation;residual similarities;state prediction;successive time steps","","8","","18","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Simulation of high-Q oscillators","Gourary, M.; Ulyanov, S.; Zharov, M.; Rusakov, S.; Gullapalli, K.K.; Mulvaney, B.J.","NIISAPRAN, Acad. of Sci., Moscow, Russia","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","162","169","We present a new technique, based on a continuation method, for oscillator analysis using harmonic balance. With the use of Krylov subspace iterative linear solvers, harmonic balance has become a very powerful method for the analysis of general nonlinear circuits in the frequency domain. However, application of the harmonic balance method to the oscillator problem has been difficult due to the very small region of convergence. The main contribution of the paper is a robust and efficient continuation method that overcomes this problem.","","1-58113-008-2","","10.1109/ICCAD.1998.144261","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742867","","Circuit simulation;Finite wordlength effects;Frequency;Harmonic analysis;Iterative methods;Nonlinear circuits;Nonlinear equations;Oscillators;Robustness;Steady-state","circuit simulation;iterative methods;linear algebra;oscillators","Krylov subspace iterative linear solvers;continuation method;frequency domain;general nonlinear circuits;harmonic balance;high-Q oscillator simulation;oscillator analysis;oscillator problem","","16","1","19","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Design of experiments in BDD variable ordering: lessons learned","Harlow, J.E., III; Brglez, F.","Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","646","652","Applying the design of experiments methodology to the evaluation of BDD variable ordering algorithms has yielded a number of conclusive results. The methodology relies on the equivalence classes of functionally perturbed circuits that maintain logic invariance, or are within (1, 2, ...)-minterms of the original reference circuit function, also maintaining entropy-invariance. For some of the current variable ordering algorithms and tools, the negative results include: statistically significant sensitivity to naming of variables; confirmation that a number of variable ordering algorithms are statistically equivalent to a random variable order assignment; and observation of a statistically anomalous variable ordering behavior of a well known benchmark circuit isomorphic class when analyzed under single and multiple outputs. On the positive side, the methodology supports a statistically significant merit evaluation of any newly introduced variable ordering algorithm, including the one briefly introduced in this paper.","","1-58113-008-2","","10.1109/ICCAD.1998.144337","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743087","","Algorithm design and analysis;Binary decision diagrams;Circuits;Collaboration;Design automation;Design methodology;Packaging;Permission;US Department of Energy;Very large scale integration","VLSI;binary decision diagrams;design of experiments;equivalence classes;logic CAD","BDD;CAD;benchmark circuit isomorphic class;binary decision diagrams;design of experiments;entropy-invariance;equivalence classes;functionally perturbed circuits;logic invariance;random variable order assignment;reference circuit function;variable ordering","","6","2","17","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"CMOS analog circuit stack generation with matching constraints","Naiknaware, R.; Fiez, T.","Sch. of Electr. Eng. & Comput. Sci., Washington State Univ., Pullman, WA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","371","375","An efficient CMOS transistor stack generation procedure for analog circuits is described. The matching requirements are used as the primary constraint on the analog layout, however, parasitic capacitances and area considerations are also included. A designer chosen arbitrary circuit partition from the schematic can be used to generate the corresponding layout as an optimum stack of transistors with complete intra-module connectivity. The port structures are considered as part of the module area and parasitic optimization procedure. The results are demonstrated through an example and a complete chip layout of a high-resolution delta-sigma analog-to-digital converter.","","1-58113-008-2","","10.1109/ICCAD.1998.144293","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742899","","Analog circuits;CMOS analog integrated circuits;CMOS process;Capacitors;Computer science;Integrated circuit yield;Mirrors;Parasitic capacitance;Permission;Routing","CMOS analogue integrated circuits;circuit layout CAD;circuit optimisation;integrated circuit layout;sigma-delta modulation","CMOS analog circuit stack generation;analog layout;area considerations;complete intra-module connectivity;designer chosen arbitrary circuit partition;efficient CMOS transistor stack generation procedure;high-resolution delta-sigma analog-to-digital converter;matching constraints;module area;optimum transistor stack;parasitic capacitances;parasitic optimization procedure;port structures;schematic","","0","","9","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Sampling schemes for computing OBDD variable orderings","Jain, J.; Adams, W.; Fujita, M.","Fujitsu Labs. of America, Sunnyvale, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","631","638","We suggest some novel variable ordering techniques based upon the notion of sampling. Such techniques can produce highly effective static variable orders, and can thus be employed in numerous problems where current static variable ordering techniques prove totally inadequate. They can also augment various reordering techniques thereby helping to produce far superior variable orders in a comparable, or lesser, amount of time. Importantly, we have been able to build BDDs of circuits which could not be represented previously using numerous other reordering packages.","","1-58113-008-2","","10.1109/ICCAD.1998.144335","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743084","","Algorithm design and analysis;Binary decision diagrams;Boolean functions;Circuits;Data structures;Input variables;NP-complete problem;Packaging;Permission;Sampling methods","Boolean functions;CAD;binary decision diagrams;sampling methods","OBDD variable ordering computation;sampling schemes;static variable orders;variable ordering techniques","","6","1","32","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Delay-oriented technology mapping for heterogeneous FPGAs with bounded resources","Cong, J.; Songjie Xu","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","40","45","In order to maximize performance and device utilization, recent generation of FPGAs take advantage of speed and density benefits resulted from heterogeneous FPGAs, which provide either an array of homogeneous programmable logic blocks (PLBs), each configured to implement circuits with LUTs of different sizes, or an array of physically heterogeneous LUTs. Some heterogeneous FPGAs do not have limitations on the availability of LUTs of specific sizes within chip capacity due to the configuration flexibility of their PLBs, while others, such as Altera FLEX10K devices and Vantis VF1 FPGAs, have limited number of LUTs of certain types (such as embedded memory blocks), which we call heterogeneous FPGAs with bounded resources. LUTs of different sizes usually have different delays. In this paper, we study the technology mapping problem for delay minimization for heterogeneous FPGAs with bounded resources. We show that it is NP-Hard for general networks, but can be solved optimally in pseudo-polynomial time for trees. We then present two heuristic algorithms, named BinaryHM and CN-HM, for delay minimization of general networks for heterogeneous FPGA designs with bounded resources. We have tested BinaryHM and CN-HM on MONO benchmarks on Altera FLEX10K device family, which can be taken as the heterogeneous FPGAs with 4-LUTs and a limited number of 11-LUTs. The experimental results show that compared with FlowMap using only 4-LUTs, both BinaryHM and CN-HM can reduce more than 20% of the circuit mapping delays, 27% of the 4-LUT area and 10% of the circuit layout delays by making efficient use of the available heterogeneous LUTs.","","1-58113-008-2","","10.1109/ICCAD.1998.144242","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742848","","Algorithm design and analysis;Availability;Delay;Field programmable gate arrays;Heuristic algorithms;Logic circuits;Logic devices;Minimization methods;Programmable logic arrays;Table lookup","field programmable gate arrays;logic CAD;minimisation of switching nets","FPGAs;NP-Hard;bounded resources;delay minimization;heterogeneous FPGAs;technology mapping problem","","4","","14","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Analysis of emerging core-based design lifecycle","Kucukcakar, K.","Escalade Corp., Santa Clara, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","445","449","The digital design process will go through a major change over the next several years. Semiconductor process technology has started to allow IC complexities of today's complete systems, resulting in scaling of circuit boards into single ICs. Core based design, also known as IP based (intellectual property) design or system on a chip design, is seen as the only viable solution to handle the increasing design complexity with short product design duration. The paper presents an analysis of core based design in the context of a proposed lifecycle.","","1-58113-008-2","","10.1109/ICCAD.1998.144305","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742923","","Application software;Clocks;Costs;Integrated circuit modeling;Logic design;Logic devices;Productivity;Programmable logic arrays;Programmable logic devices;Timing","integrated circuit design;microprocessor chips;monolithic integrated circuits","IC complexities;IP based design;circuit boards;core based design lifecycle;design complexity;digital design process;intellectual property;semiconductor process technology;short product design duration;single ICs;system on chip design","","1","1","22","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Phase noise in oscillators: DAEs and colored noise sources","Demir, A.","Bell Labs., Murray Hill, NJ, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","170","177","Oscillators are key components of electronic systems. Undesired perturbations, i.e. noise, in practical electronic systems adversely affect the spectral and timing properties of oscillators resulting in phase noise, which is a key performance limiting factor, being a major contributor to bit-error-rate (BER) of RF communication systems, and creating synchronization problems in clocked and sampled data systems. We first present a theory and numerical methods for nonlinear perturbation and noise analysis of oscillators described by a system of differential algebraic equations (DAEs), which extends our recent results on perturbation analysis of autonomous ordinary differential equations (ODEs). In developing the above theory, we rely on novel results we establish for linear periodically time varying (LPTV) systems: Floquet theory for DAEs. We then use this nonlinear perturbation analysis to derive the stochastic characterization, including the resulting oscillator spectrum, of phase noise in oscillators due to colored (e.g., 1/f noise), as opposed to white noise sources. The case of white noise sources has already been treated by us in a recent publication (A. Demir et al., 1998). The results of the theory developed in this work enabled us to implement a rigorous and effective analysis and design tool in a circuit simulator for low phase noise oscillator design.","","1-58113-008-2","","10.1109/ICCAD.1998.144262","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742868","","Bit error rate;Clocks;Colored noise;Communication systems;Oscillators;Phase noise;Radio frequency;Synchronization;Timing;White noise","circuit simulation;differential equations;oscillators;phase noise;stochastic processes;time-varying systems","1/f noise;DAEs;Floquet theory;RF communication systems;autonomous ordinary differential equations;bit-error-rate;circuit simulator;colored noise sources;differential algebraic equations;electronic systems;linear periodically time varying systems;low phase noise oscillator design;noise analysis;nonlinear perturbation;nonlinear perturbation analysis;oscillator spectrum;oscillators;perturbation analysis;phase noise;sampled data systems;stochastic characterization;synchronization problems;timing properties;white noise sources","","31","2","13","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Efficient transient electrothermal simulation of CMOS VLSI circuits under electrical overstress","Tong Li; Ching-Han Tsai; Sung-Mo Kang","Div. of Anal. Product, Avant! Corp., USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","6","11","Accurate simulation of transient device thermal behavior is essential to predict CMOS VLSI circuit failures under electrical overstress (EOS). In this paper, we present an efficient transient electrothermal simulator that is built upon a SPICE-like engine. The transient device temperature is estimated by the convolution of the device power dissipation and its thermal impulse response which can be derived an analytical solution of the heat diffusion equation. New fast thermal simulation techniques are proposed including a regionwise-exponential (RWE) approximation of thermal impulse response and recursive convolution scheme. The recursive convolution provides a significant performance improvement over the numerical convolution by orders of magnitude, making it computationally feasible to simulate CMOS circuits with many devices.","","1-58113-008-2","","10.1109/ICCAD.1998.144237","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742800","","Circuit simulation;Computational modeling;Convolution;Earth Observing System;Electrothermal effects;Engines;Predictive models;Temperature;Transient analysis;Very large scale integration","CMOS digital integrated circuits;circuit CAD;circuit simulation;electrostatic discharge;transient analysis","CMOS VLSI circuits;CMOS circuits;SPICE-like engine;electrical overstress;electrothermal simulator;recursive convolution scheme;thermal impulse response;thermal simulation;transient device thermal behavior;transient electrothermal simulation","","1","","18","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"On-line scheduling of hard real-time tasks on variable voltage processor","Hong, I.; Potkonjak, M.; Srivastava, M.B.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","653","656","We consider the problem of scheduling the mixed workload of both sporadic (on-line) and periodic (off-line) tasks on a variable voltage processor to optimize power consumption while ensuring that all periodic tasks meet their deadlines and to accept as many sporadic tasks, which can be guaranteed to meet their deadlines, as possible. The proposed efficient algorithms result in the scheduling solutions, which are very close to the minimum bound achievable with the dynamically variable voltage approach. The effectiveness of the proposed algorithms is shown on extensive experiments with real-life design examples.","","1-58113-008-2","","10.1109/ICCAD.1998.144338","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743089","","CMOS technology;Energy consumption;Ink;Permission;Portable computers;Power engineering and energy;Power supplies;Processor scheduling;System-on-a-chip;Voltage","CMOS logic circuits;circuit optimisation;logic CAD;processor scheduling;real-time systems","CAD;CMOS;dynamically variable voltage approach;hard real-time tasks;minimum bound;mixed workload;online scheduling;periodic tasks;power consumption;sporadic tasks;variable voltage processor","","43","11","17","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Simulation of coupling capacitances using matrix partitioning","Nguyen, T.V.; Devgan, A.; Sadigh, A.","Austin Res. Lab., IBM, Austin, TX, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","12","18","This paper presents a matrix partitioning scheme for the simulation of coupling capacitances in timing and noise analysis. An error criterion similar to the local truncation error of integration algorithms was developed to control the error due to this matrix partitioning algorithm. The major advantage of the algorithm is that it does not require iterations such as required in relaxation algorithms, and it is designed to work with circuit partitioning for efficient simulation of large circuits in fast circuit/timing simulator like AGES (Devgan and Rohrer,1994), which forms the basis for an efficient transistor level simulation and analysis. The matrix partitioning algorithm also fits well with controlled explicit integration algorithms. Results demonstrate that the algorithm can ensure simulation accuracy without significantly degrading simulation efficiency for the timing and noise analysis of circuits designed in advanced technologies with small feature sizes.","","1-58113-008-2","","10.1109/ICCAD.1998.144238","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742807","","Algorithm design and analysis;Analytical models;Capacitance;Circuit simulation;Degradation;Error correction;Finite wordlength effects;Partitioning algorithms;Timing;Transistors","circuit simulation;coupled circuits;matrix algebra","coupling capacitances;error criterion;matrix partitioning;noise analysis;simulation;simulation efficiency;timing","","3","2","13","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Optimal 2-D cell layout with integrated transistor folding","Gupta, A.; Hayes, J.P.","Cadence Design Syst. Inc., San Jose, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","128","135","Folding, a key requirement in high performance cell layout, implies breaking a large transistor into smaller, equal sized transistors (legs) that are connected in parallel and placed contiguously with diffusion sharing. We present a novel technique, FCLIP, that integrates folding into the generation of optimal layouts of CMOS cells in the two dimensional (2D) style. FCLIP is based on integer linear programming (ILP) and precisely formulates cell width minimization as a 0-1 optimization problem. Folding is incorporated into the 0-1 ILP model by variables that represent the degrees of freedom that folding introduces into cell layout. FCLIP yields optimal results for three reasons: (1) it implicitly explores all possible transistor placements; (2) it considers all diffusion sharing possibilities among folded transistors; and (3) when paired P and N transistors have unequal numbers of legs, it considers all their relative positions. FCLIP is shown to be practical for relatively large circuits with up to 30 transistors, We then extend FCLIP to accommodate-and-stack clustering, a requirement in most practical designs due to its benefits to circuit performance. This reduces run times dramatically, making FCLIP viable for much larger circuits. It also demonstrates the versatility of FCLIP's ILP based approach in easily accommodating additional design constraints.","","1-58113-008-2","","10.1109/ICCAD.1998.144256","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742862","","Circuit optimization;Circuit synthesis;Constraint optimization;Cost function;Integer linear programming;Leg;Minimization;Permission;Rivers;Semiconductor device modeling","circuit layout CAD;integer programming;transistors","0-1 ILP model;0-1 optimization problem;CMOS cells;FCLIP;accommodate-and-stack clustering;cell width minimization;circuit performance;diffusion sharing possibilities;folded transistors;high performance cell layout;integer linear programming;integrated transistor folding;large circuits;optimal 2D cell layout;optimal layouts;relative positions;transistor placements","","2","6","16","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Intellectual property protection by watermarking combinational logic synthesis solutions","Kirovski, D.; Yean-Yow Hwang; Potkonjak, M.; Cong, J.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","194","198","The intellectual property business model is vulnerable to a number of potentially devastating obstructions, such as misappropriation and intellectual property fraud. We propose a new method for intellectual property protection which facilitates design watermarking at the combinational logic synthesis level. We developed protocols for embedding designer- and/or tool-specific information into a logic network while performing multi-level logic minimization and technology mapping. We demonstrate that the difficulty of erasing an author's signature or finding another signature in the synthesized design can be made arbitrarily computationally difficult. We also developed a statistical method which enables us to establish the strength of the proof of authorship. The watermarking method has been tested on a standard set of real-life benchmarks where an exceptionally high probability of authorship has been achieved with a negligible overhead in solution quality.","","1-58113-008-2","","10.1109/ICCAD.1998.144266","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742872","","Benchmark testing;Intellectual property;Logic design;Minimization;Network synthesis;Probability;Protection;Protocols;Statistical analysis;Watermarking","combinational circuits;industrial property;logic CAD;message authentication;minimisation of switching nets","author signature erasing;authorship proof strength;business model;combinational logic synthesis;design watermarking;designer-specific information;fraud;intellectual property protection;logic network;misappropriation;multi-level logic minimization;solution quality overhead;statistical method;technology mapping;tool-specific information","","37","8","17","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Asymptotically efficient retiming under setup and hold constraints","Papaefthymiou, M.C.","Dept. of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","396","401","We present a polynomial-time algorithm for retiming synchronous circuits with edge-triggered registers under setup and hold constraints. Given a circuit G and a target clock period c, our algorithm computes in O(V/sup 3/ E) steps a retimed circuit that achieves c and is free of hold violations, where V is the circuit's gate count, and E is the number of wires in the circuit. This is the first polynomial-time algorithm ever reported for retiming with constraints on both long and short paths. The asymptotically efficient operation of our algorithm is based on a novel formulation of the timing constraints as an integer monotonic program with O(E/sup 2/) inequalities.","","1-58113-008-2","","10.1109/ICCAD.1998.144297","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742903","","Circuit testing;Clocks;Combinational circuits;Delay;Logic testing;Permission;Polynomials;Registers;Timing;Wires","circuit complexity;logic CAD;logic circuits;timing","O(E/sup 2/) inequalities;asymptotically efficient operation;asymptotically efficient retiming;edge-triggered registers;gate count;hold constraints;hold violations;integer monotonic program;novel formulation;polynomial-time algorithm;retimed circuit;setup;synchronous circuit retiming;target clock period","","7","","15","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Domino logic synthesis using complex static gates","Thorp, T.; Gin Yee; Sechen, C.","Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","242","247","We address the synthesis of the most general form of a domino gate (dynamic-static domino), which consists of the pairing of a dynamic gate with any inverting static gate. All previous work focused on the synthesis of the most basic domino gate (standard domino), where the inverting static gate is an inverter. We developed a methodology and tools for synthesizing random logic blocks using both dynamic and complex inverting static gates in an alternating fashion. Dynamic-static (DS) domino can be used to reduce both gate levels and clock loading compared to standard domino. Comparisons between DS domino, standard domino, and static CMOS logic families are provided for six MCNC combinational logic benchmark circuits. Spice simulations show DS domino to have an average speed improvement of 53% over static CMOS and an average speed improvement of 17% over standard domino. DS domino also reduced clock loading by an average of 48% over standard domino. The paper introduces DS domino and presents a methodology for synthesizing random logic circuits using DS domino and other monotonic logic families such as Zipper CMOS.","","1-58113-008-2","","10.1109/ICCAD.1998.144273","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742879","","CMOS logic circuits;Circuit synthesis;Clocks;Combinational circuits;Logic circuits;Network synthesis;Permission;Pulse inverters;Signal synthesis;Timing","CMOS logic circuits;SPICE;logic CAD;logic gates","DS domino;MCNC combinational logic benchmark circuits;Spice simulations;Zipper CMOS;clock loading;complex inverting static gates;complex static gates;domino logic synthesis;dynamic gate;dynamic-static domino;gate levels;inverting static gate;monotonic logic families;random logic blocks;random logic circuits;standard domino;static CMOS logic families","","11","6","23","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Core integration: overview and challenges","Wein, E.","LSI Logic, Pleasanton, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","450","452","The article addresses various issues that always arise whenever a system-on-a-chip is realized by combining predefined entities to a whole. In this context it does not make a difference whether these parts have been designed independently of the current project earlier in time or by different developers or companies, whether the intellectual property has been acquired or researched or whether the part is being designed in parallel with the complete system.","","1-58113-008-2","","10.1109/ICCAD.1998.144306","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742929","","Analog-digital conversion;Delay;Digital signal processing;Microprocessors;Permission;Routing;Signal design;Standards development;System-on-a-chip;Timing","circuit CAD;industrial property;microprocessor chips","core integration;intellectual property;predefined entities;system-on-a-chip","","1","","","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Efficient equivalence checking of multi-phase designs using retiming","Hasteer, G.; Mathur, A.; Banerjee, P.","","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","557","562","The use of multiphase clocking scheme, aggressive pipelining and ""sparse"" encodings in high performance designs results in a tremendous increase in the state space. We show that automatically transforming such designs to ones that have more ""dense"" encodings can result in significant benefits in using implicit BDD based techniques for their verification. We formulate a relaxed retiming framework which is more powerful than traditional retiming in reducing the number of latches and show that it can be applied to the product machine model for checking sequential hardware equivalence (SHE) without altering the correctness of the SHE check. We combine retiming with phase abstraction (C. Pixley, 1992) (a technique to transform multi phase FSMs to single phase FSMs for equivalence checking). The two transformations enable the SHE check to be performed on high performance controllers with large state space (more than 100 latches) from an industrial setting.","","1-58113-008-2","","10.1109/ICCAD.1998.144323","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743055","","Clocks;Costs;Data structures;Design methodology;Encoding;Hardware;Permission;Pipeline processing;State-space methods;Timing","binary decision diagrams;equivalence classes;finite state machines;logic CAD;state-space methods;timing","SHE check;aggressive pipelining;equivalence checking;high performance controllers;high performance designs;implicit BDD based techniques;large state space;multi phase FSMs;multi phase clocking scheme;multi phase designs;phase abstraction;product machine model;relaxed retiming framework;retiming;sequential hardware equivalence;single phase FSMs;sparse encodings;state space","","0","2","5","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Arbitrary rectilinear block packing based on sequence pair","Kang, M.Z.; Dai, W.W.-M.","Cadence Design Syst. Inc., San Jose, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","259","266","Based on the sequence pair structure, this paper proposes a novel method to represent arbitrary shaped rectilinear blocks. The necessary and sufficient conditions are derived such that non-overlapped packing of arbitrary rectilinear blocks can always be guaranteed regardless of the dimensions of the blocks. A stochastic search is applied, three sequence pair operations are defined to search the feasible solution space both continuously and exhaustively. Theoretical results derived in this paper show that an optimal solution can always be reachable through finite steps of the stochastic search. As such, the algorithm becomes a significant breakthrough in the general packing problem both theoretically and practically.","","1-58113-008-2","","10.1109/ICCAD.1998.144276","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742882","","Constraint theory;Data structures;Permission;Routing;Stochastic processes;Sufficient conditions;Tail;Technology planning;Topology","circuit layout CAD;computational complexity","feasible solution space searching;nonoverlapped arbitrary rectilinear block packing;optimal solution;sequence pair structure;stochastic search","","15","","16","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"High-order Nystrom schemes for efficient 3-D capacitance extraction","Kapur, S.; Long, D.E.","Lucent Technols., Bell Labs., Murray Hill, NJ, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","178","185","Integral equation based approaches are popular for extracting the capacitance of integrated circuit structures. Typically, first order collocation or Galerkin methods are used. The resulting dense system of equations is efficiently solved by combining matrix sparsification with an iterative solver. While the speed-up over direct factorization is substantial, the first order methods still lead to large systems even for simple problems. We introduce a high order Nystrom scheme. For the same level of discretization, the high order schemes can be an order of magnitude more accurate than the first order approaches at the same computational cost. As a consequence, we obtain the same level of accuracy with a much smaller matrix.","","1-58113-008-2","","10.1109/ICCAD.1998.144263","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742869","","Capacitance;Computational efficiency;Convergence;Costs;Finite difference methods;Integral equations;Integrated circuit technology;Linear systems;Moment methods;Permission","Galerkin method;circuit analysis computing;integrated circuit design;iterative methods;matrix algebra","3D capacitance extraction;Galerkin methods;computational cost;dense system of equations;direct factorization;discretization;first order approaches;first order collocation;first order methods;high order Nystrom schemes;integral equation based approaches;integrated circuit structures;iterative solver;matrix sparsification;smaller matrix","","8","4","15","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Integrating floorplanning in data-transfer based high-level synthesis","Tarafdar, S.; Leeser, M.; Zixin Yin","Synopsis Inc., Mountain View, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","412","417","Modern digital systems move and process vast amounts of data. Designing good ASIC architectures for these systems requires efficient data routing and storage. A high level synthesis (HLS) system must consider spatial aspects of the architecture it synthesizes to achieve this. We discuss using floorplanning information in the main HLS flow. Our HLS system, Midas, incorporates floorplanning and formulates HLS using a data transfer model. Midas synthesizes an architecture whose data storage and transfer subsystems are spatially integrated with its execution unit. Midas also generates a high level floorplan for the architecture, which contains the shapes and coordinates of its components and routing channel specifications for its buses. Our experiments comparing Midas's architectures to those generated by a HLS system that does not use the data transfer model or floorplanning show that Midas's architectures are smaller and yet allow for large amounts of simultaneous data motion and storage.","","1-58113-008-2","","10.1109/ICCAD.1998.144300","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742906","","Application specific integrated circuits;Design automation;Digital integrated circuits;Digital systems;High level synthesis;Integrated circuit layout;Integrated circuit synthesis;Permission;Routing;Shape","application specific integrated circuits;circuit layout CAD;data handling;high level synthesis","ASIC architectures;HLS flow;HLS system;Midas;data routing;data storage;data transfer based high level synthesis;data transfer model;execution unit;floorplanning;floorplanning information;high level floorplan;modern digital systems;routing channel specifications;simultaneous data motion;spatial aspects","","11","8","9","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Communication synthesis for distributed embedded systems","Ortega, R.B.; Borriello, G.","Dept. of Comput. & Software Syst., Washington Univ., Bothell, WA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","437","444","Designers of distributed embedded systems face many challenges in determining the tradeoffs when defining a system architecture or retargeting an existing design. Communication synthesis, the automatic generation of the necessary software and hardware for system components to exchange data, is required to more effectively explore the design space and automate very error prone tasks. The paper examines the problem of mapping a high level specification to an arbitrary architecture that uses specific, common bus protocols for interprocessor communication. The communication model presented allows for easy retargeting to different bus topologies, protocols, and illustrates that global considerations are required to achieve a correct implementation. An algorithm is presented that partitions multihop communication timing constraints to effectively utilize the bus bandwidth along a message path. The communication synthesis tool is integrated with a system co-simulator to provide performance data for a given mapping.","","1-58113-008-2","","10.1109/ICCAD.1998.144304","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742910","","Communication system software;Computer architecture;Embedded system;Hardware;Partitioning algorithms;Protocols;Space exploration;Spread spectrum communication;Timing;Topology","distributed programming;embedded systems;formal specification;hardware-software codesign","arbitrary architecture;automatic generation;bus bandwidth;bus topologies;common bus protocols;communication model;communication synthesis;communication synthesis tool;distributed embedded systems;global considerations;high level specification mapping;interprocessor communication;message path;multihop communication timing constraints;performance data;protocols;system architecture;system co-simulator;very error prone tasks","","27","2","23","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Estimation of power sensitivity in sequential circuits with power macromodeling application","Zhanping Chen; Roy, K.; Chong, E.K.P.","Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","468","472","We propose a novel technique based on Markov chains to accurately estimate power sensitivities to primary inputs in CMOS sequential circuits. The power sensitivity defines the change in average power dissipation due to changes in the input signal specification. Such sensitivities are estimated as by-products of the average power estimation, leading to an efficient implementation. A key application of power sensitivities is to construct a power surface in the specification space so that power dissipation under any distribution of primary inputs can easily be obtained, thereby providing an effective power macromodel for high level power estimation. We demonstrate that such a power surface can be approximated by only a limited number of representative points. This will dramatically reduce the CPU and memory requirements. Results on a large number of benchmark circuits have verified the feasibility and accuracy of this technique.","","1-58113-008-2","","10.1109/ICCAD.1998.144309","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742948","","Application software;Central Processing Unit;Minimization;Permission;Portable computers;Power dissipation;Power engineering and energy;Power engineering computing;Probability;Sequential circuits","CMOS logic circuits;Markov processes;integrated circuit modelling;sensitivity analysis;sequential circuits","CMOS sequential circuits;Markov chains;average power dissipation;average power estimation;benchmark circuits;input signal specification;power macromodeling application;power sensitivity estimation;power surface;specification space","","1","","17","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Testability analysis and multi-frequency ATPG for analog circuits and systems","Huynh, S.D.; Seongwon Kim; Soma, M.; Jinyan Zhang","Dept. of Electr. Eng., Washington Univ., USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","376","383","Fast and efficient test generation techniques are key to reducing the current high cost of testing analog circuits. A new multi-frequency test generation technique for detecting catastrophic failures in this class of circuits is presented. Testability transfer factors are introduced and we use them to construct an efficient test set for analog circuits. Fault detectability and fault coverage are also defined. Two circuits from the suite of analog and mixed-signal benchmark circuits are used to validate our approach.","","1-58113-008-2","","10.1109/ICCAD.1998.144294","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742900","","Analog circuits;Automatic test pattern generation;Circuit faults;Circuit simulation;Circuit testing;Costs;Electrical fault detection;Fault detection;Observability;System testing","analogue circuits;automatic test pattern generation;circuit testing;fault diagnosis;mixed analogue-digital integrated circuits","analog benchmark circuits;analog circuits;analog systems;catastrophic failure detection;efficient test generation techniques;fast test generation techniques;fault coverage;fault detectability;mixed-signal benchmark circuits;multi-frequency ATPG;multi-frequency test generation technique;testability analysis;testability transfer factors","","4","","11","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Gate-size selection for standard cell libraries","Beeftink, F.; Kudva, P.; Kung, D.; Stok, L.","Delft Univ. of Technol., Netherlands","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","545","550","The paper presents an algorithm to select a good set of gate sizes for the primitive gates of a standard cell library. A measurement error on a gate is defined to quantify the discrepancy resulting from replacing the size required by a synthesis sizing algorithm with a size available in a discrete cell library. The criterion for gate size selection is a set of gate sizes that minimizes the cumulative error of a prescribed measurement. Optimal solutions to the gate size selection problem targetting size and delay measurements are presented for cases when the probability distribution and the delay equations are simple. A realistic probability distribution is obtained using a sample space of gates derived from a group of designs that is synthesized under the semi-custom synthesis methodology (K. Shepard et al., 1997). A ""delay match"" (minimizing delay error) and a ""size match"" (minimizing size error) set of gate sizes are obtained numerically and are subsequently realized as discrete cell libraries. The previous group of designs are synthesized using the two selected cell libraries and two other cell libraries, one with ""equal spacing"" of cell sizes and the other with ""exponential spacing"" of cell sizes. The ""size match"" library gives the best overall slack and area results.","","1-58113-008-2","","10.1109/ICCAD.1998.144321","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743051","","Area measurement;Delay;Extraterrestrial measurements;Measurement errors;Measurement standards;Paper technology;Permission;Size measurement;Software libraries;Standards development","logic CAD;logic gates;minimisation;probability","cumulative error;delay equations;delay measurements;discrepancy;discrete cell libraries;discrete cell library;exponential spacing;gate size selection;gate size selection problem;measurement error;minimizing delay error;minimizing size error;optimal solutions;primitive gates;probability distribution;realistic probability distribution;sample space;semi-custom synthesis methodology;size match;standard cell libraries;synthesis sizing algorithm","","19","","7","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Formal verification of pipeline control using controlled token nets and abstract interpretation","Pei-Hsin Ho; Isles, A.J.; Kam, T.","Strategic CAD Labs., Intel Corp., USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","529","536","We present an automated formal verification method that can detect common pipeline control bugs of logic design components containing thousands of registers. The method models logic designs using controlled token nets. A controlled token net consists of: a token net that models the data flow in the datapath using token semantics; a control logic that models the control machines using traditional finite state semantics. We provide algorithms to: (1) extract a controlled token net from a logic design; (2) minimize the controlled token net; and (3) compute an abstract interpretation of the controlled token net for efficient model checking. We implemented and applied the method to 6 Intel logic design components containing up to 4500 registers and successfully detected 8 pre-silicon errata.","","1-58113-008-2","","10.1109/ICCAD.1998.144319","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743029","","Automatic control;Computer bugs;Data mining;Design automation;Formal verification;Logic design;Logic testing;Permission;Pipeline processing;Registers","data flow analysis;finite state machines;formal verification;logic CAD","Intel logic design components;abstract interpretation;automated formal verification method;common pipeline control bugs;controlled token nets;data flow modelling;finite state semantics;logic design components;model checking;pipeline control;pre-silicon errata;token semantics","","2","2","17","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"The design of a cache-friendly BDD library","Long, D.E.","Lucent Technol., Bell Labs., Murray Hill, NJ, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","639","645","We describe the architecture for a new BDD library that is designed to be cache-friendly. The library incorporates a novel technique for terminating searches early during find operations together with a regrouping garbage collector. These features lead to a factor of two improvement in speed on typical examples compared to existing libraries.","","1-58113-008-2","","10.1109/ICCAD.1998.144336","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743086","","Art;Benchmark testing;Binary decision diagrams;Circuit testing;Libraries;Packaging;Permission;State-space methods;Table lookup","binary decision diagrams;cache storage;circuit CAD;storage management","BDD library architecture;cache-friendly BDD library design;find operations;regrouping garbage collector;search termination","","2","","12","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"On multilevel circuit partitioning","Wichlund, S.; Aas, E.J.","Alcatel Telecom Norway AS, Oslo, Norway","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","505","511","Multilevel partitioning approaches for circuit partitioning has been shown to be powerful (J. Cong and M. Smith, 1993; C.J. Alpert et al., 1996; 1997). We improve the excellent multilevel partitioning algorithm by C.J. Alpert et al. (1997) by taking edge frequency information (G. von Laszweski, 1993) into account during coarsening/uncoarsening, and to break ties. In addition, the uncoarsening phase is guided by an adaptive scheme which adds flexibility to the number of levels in the uncoarsening phase. We apply our algorithm to 13 benchmark circuits and achieve an improvement in min-cut and average min-cut values of up to 8.6% and 34.6% respectively, compared to the method by Alpert et al., at no extra runtime. Furthermore, our algorithm provides results of very stable quality. This positions our algorithm as current state of the art in multilevel circuit partitioning.","","1-58113-008-2","","10.1109/ICCAD.1998.144315","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742959","","Circuits;Clustering algorithms;Computer science;Cost function;Joining processes;Partitioning algorithms;Permission;Runtime;Telecommunications;Very large scale integration","circuit CAD;circuit optimisation;graph theory","adaptive scheme;average min-cut values;benchmark circuits;coarsening/uncoarsening;edge frequency information;multilevel circuit partitioning;multilevel partitioning algorithm;multilevel partitioning approaches;uncoarsening phase","","9","","49","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Analysis of watermarking techniques for graph coloring problem","Gang Qu; Potkonjak, K.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","190","193","We lay out a theoretical framework to evaluate watermarking techniques for intellectual property protection (IPP). Based on this framework, we analyze two watermarking techniques for the graph coloring (GC) problem. Since credibility and overhead are the most important criteria for any efficient watermarking technique, we derive formulae that illustrate the trade-off between credibility and overhead. Asymptotically we prove that arbitrarily high credibility can be achieved with at most 1-color-overhead for both proposed watermarking techniques.","","1-58113-008-2","","10.1109/ICCAD.1998.144265","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742871","","Application specific integrated circuits;Computer science;Electronic design automation and methodology;Hardware;Intellectual property;Law;Legal factors;Permission;Protection;Watermarking","digital systems;graph colouring;industrial property","1-color-overhead;IPP;arbitrarily high credibility;credibility;graph coloring problem;intellectual property protection;overhead;theoretical framework;watermarking techniques","","15","5","12","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"A linear optimal test generation algorithm for interconnect testing","Chauchin Su","Dept. of Electr. Eng., Nat. Central Univ., Chung-Li, Taiwan","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","290","295","A linear optimal test generation algorithm is proposed to decompose serial test vectors into segments with one for each driver. Each driver is assigned a serial vector with two or more transitions for the detection of net and driver faults. As compared to the conventional counting and transition sequences, the reduction is up to 20% for buses and 36% for general networks.","","1-58113-008-2","","10.1109/ICCAD.1998.144280","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742886","","Circuit faults;Circuit testing;Costs;Design for testability;Fault detection;Integrated circuit interconnections;Permission;Sockets;TV;Vectors","automatic test pattern generation;boundary scan testing;fault location;integrated circuit interconnections;integrated circuit testing","buses;driver fault detection;general networks;interconnect testing;linear optimal test generation algorithm;net fault detection;segments;serial test vector decomposition","","0","","10","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Representation of process mode correlation for scheduling","Ziegenbein, D.; Richter, K.; Ernst, R.; Teich, J.; Thiele, L.","Tech. Univ. Braunschweig, Germany","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","54","61","The specification of embedded systems very often contains a mixture of different models of computation. In particular the data flow and control flow associated to the transformative and reactive domains, respectively are tightly coupled. The paper considers classes of applications that feature communicating processes whose functions depend on a finite set of computation modes. The change between these modes is synchronized by data communication. An approach is presented to model the correlation of process modes and to fully utilize this information for scheduling. A modeling example shows the optimization potential of the new approach.","","1-58113-008-2","","10.1109/ICCAD.1998.144244","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742850","","Communication system control;Computational modeling;Data communication;Delay;Embedded computing;Embedded system;Encoding;Permission;Processor scheduling;Switches","data communication;embedded systems;formal specification;optimisation;scheduling","communicating processes;computation;control flow;data communication;data flow;embedded systems specification;optimization;process mode correlation;scheduling","","11","","10","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"On accelerating pattern matching for technology mapping","Matsunaga, Y.","Fijitsu Labs. Ltd., Japan","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","118","123","The pattern matching algorithm is simple and fast compared to other such matching algorithms such as Boolean matching. One major drawback of the pattern matching is that there is a case where a cell needs a lot of patterns representing its logic function. That is because patterns are decomposed into 2-AND/NOT patterns to match against decomposed subject graphs. Furthermore, the conventional technology mapper does not pay much attention to relations among patterns. Each pattern is tried to match independently. A novel pattern matching algorithm that does not require patterns to be decomposed and couple speeding up techniques utilizing inter-relations among cells are described. These methods are very effective for large cell libraries with complex cells. Experimental results show that our methods gain matching time up to 40 times faster.","","1-58113-008-2","","10.1109/ICCAD.1998.144254","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742860","","Acceleration;Inverters;Laboratories;Libraries;Logic functions;Pattern matching;Permission","logic CAD;logic gates;pattern matching","AND/NOT patterns;complex cells;decomposed subject graphs;inter-relations;large cell libraries;logic function;matching time;novel pattern matching algorithm;pattern matching;pattern matching algorithm;technology mapper;technology mapping","","0","","9","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Panel: How will Cad Handle Billion-transistor Systems?","Aitken, R.","","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","5","5","Summary form only given, as follows. The SIA National Technology Roadmap and Ivloores Law both predict that logic chips containing one billion transistors will ship by the year 2010. This panel will explore the challenges awaiting the CAD industry as we move toward such huge chip:;. These chips will almost certainly include a variety of technologies, including logic, microprocessor cores, buses, static and dynamic memory, analog circuitry, and possibly micromechanical devices. Challenges loom at all levels of system abstraction, from artwork to architecture, and all aspects of CAD, from data management to algorithms. The panelists, whose expertise ranges from interconnect and noise through system-level synthesis, will begin by summarizing these CAD challenges and identifying key areas where contributions are needed, and then discuss promising research directions.","","1-58113-008-2","","10.1109/ICCAD.1998.144236","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742799","","Transistors","","","","0","","","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Waiting false path analysis of sequential logic circuits for performance optimization","Nakamura, K.; Takagi, K.; Kimura, S.; Watanabe, K.","Graduate Sch. of Inf. Sci., Nara Inst. of Sci. & Technol., Japan","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","392","395","The paper introduces a new class of false path, which is sensitizable but does not affect the decision of the clock period. We call such false paths waiting false paths, which correspond to multi cycle operations controlled by wait states. The allowable delay time of waiting false paths is greater than the clock period. When the number of allowable clock cycles for each path is determined, the delay of the path can be the product of the clock period and the allowable cycles. The paper presents a method to analyze allowable cycles and to detect waiting false paths based on symbolic traversal of FSM. We have applied our method to 30 ISCAS89 FSM benchmarks and found that 22 circuits include such paths. 11 circuits among them include such paths which are critical paths, where the delay is measured as the number of gates on the path. Information on such paths can be used in the logic synthesis to reduce the number of gates and in the layout synthesis to reduce the size of gates.","","1-58113-008-2","","10.1109/ICCAD.1998.144296","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742902","","Circuit synthesis;Clocks;Delay effects;Delay estimation;Frequency estimation;Optimization;Performance analysis;Registers;Sequential circuits;Timing","finite state machines;high level synthesis;logic arrays;sequential circuits","FSM;ISCAS89 FSM benchmarks;allowable clock cycles;allowable delay time;clock period;critical paths;layout synthesis;logic synthesis;multi cycle operations;performance optimization;sequential logic circuits;symbolic traversal;wait states;waiting false path analysis","","1","1","8","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers [Front Matter and Table of Contents]","","","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","i","","Presents the front cover and table of contents from the conference proceedings.","","1-58113-008-2","","10.1109/ICCAD.1998.144231","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742794","","","analogue circuits;binary decision diagrams;circuit CAD;circuit layout CAD;circuit simulation;combinational circuits;design for testability;industrial property;logic CAD;logic simulation;sequential circuits","BDD performance;analog circuit design;analog test;circuit partitioning;circuit simulation;combinational logic synthesis;computer aided design;core based design;delay modelling;design for testability;digital systems;domino logic synthesis;dynamic system synthesis;floorplanning;functional representation;high level synthesis;intellectual property protection;interconnect optimization;interface synthesis;logic synthesis;memory;pass transistor;power estimation;reduced order modelling;sequential circuit testing;sequential verification;test generation;timing optimization","","0","","","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Using a single input to support multiple scan chains","Kuen-Jong Lee; Jih-Jeen Chen; Chen-Hua Huang","Dept. of Electr. Eng., Nat. Cheng Kung Univ., Tainan, Taiwan","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","74","78","Single scan chain architectures suffer from long test application time, while multiple scan chain architectures require large pin overhead and are not supported by boundary scan. We present a novel method to allow a single input line to support multiple scan chains. By appropriately connecting the inputs of all circuits under test during ATPG process such that the generated test patterns can be broadcast to all scan chains when actual testing is executed, we show that 177 and 280 test patterns are enough to detect all detectable faults in all 10 ISCAS'85 combinational circuits and 10 largest ISCAS'89 sequential circuits, respectively.","","1-58113-008-2","","10.1109/ICCAD.1998.144247","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742853","","Automatic test pattern generation;Broadcasting;Circuit faults;Circuit testing;Combinational circuits;Electrical fault detection;Fault detection;Joining processes;Sequential analysis;Test pattern generators","automatic test pattern generation;combinational circuits;design for testability;sequential circuits","ATPG process;ISCAS;boundary scan;combinational circuits;detectable faults;generated test patterns;large pin overhead;long test application time;multiple scan chain architectures;multiple scan chains;sequential circuits;single input;single input line;single scan chain architectures;test patterns","","43","3","13","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Signature hiding techniques for FPGA intellectual property protection","Lach, J.; Mangione-Smith, W.H.; Potkonjak, M.","Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","186","189","This work presents the first known attempt to leverage the unique characteristics of FPGAs to protect commercial investments in intellectual property. A watermark is applied to the physical layout of a digital circuit when it is mapped into an FPGA. This watermark uniquely identifies the circuit origin and yet is difficult to detect. While this approach imposes additional constraints, experiments involving a number of large complex designs indicate that the performance impact is small.","","1-58113-008-2","","10.1109/ICCAD.1998.144264","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742870","","Circuits;Field programmable gate arrays;Intellectual property;Investments;Logic arrays;Permission;Protection;Reverse engineering;Table lookup;Watermarking","field programmable gate arrays;industrial property;logic CAD;logic testing","FPGA intellectual property protection;circuit origin;commercial investments;digital circuit;large complex designs;performance impact;signature hiding techniques;watermark","","20","13","13","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation","Chung-Ping Chen; Chu, C.C.N.; Wong, D.F.","Dept. of Comput. Sci., Texas Univ., Austin, TX, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","617","624","The paper considers simultaneous gate and wire sizing for general VLSI circuits under the Elmore delay model (W.C. Elmore, 1948). We present a fast and exact algorithm which can minimize total area subject to maximum delay bound. The algorithm can be easily modified to give exact algorithms for optimizing several other objectives (e.g. minimizing maximum delay or minimizing total area subject to arrival time specifications at all inputs and outputs). No previous algorithm for simultaneous gate and wire sizing can guarantee exact solutions for general circuits. Our algorithm is an iterative one with a guarantee on convergence to global optimal solutions. It is based on Lagrangian relaxation and ""one-gate/wire-at-a-time"" local optimizations, and is extremely economical and fast. For example, we can optimize a circuit with 27648 gates and wires in about 36 minutes using render 23 MB memory on an IBM RS/6000 workstation.","","1-58113-008-2","","10.1109/ICCAD.1998.144333","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743080","","Circuit optimization;Delay effects;Integrated circuit interconnections;Integrated circuit technology;Iterative algorithms;Lagrangian functions;Permission;Very large scale integration;Wire;Workstations","IBM computers;VLSI;circuit CAD;delays;logic gates","Elmore delay model;IBM RS/6000 workstation;Lagrangian relaxation;arrival time specifications;exact algorithm;exact algorithms;general VLSI circuits;global optimal solutions;iterative algorithm;local optimizations;maximum delay;maximum delay bound;wire sizing","","15","","20","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Proposal of a timing model for CMOS logic gates driving a CRC /spl pi/ load","Hirata, A.; Onodera, H.; Tamaru, K.","Dept. of Commun. & Comput. Eng., Kyoto Univ., Japan","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","537","544","We present a gate delay model of CMOS logic gates driving a CRC /spl pi/ load for deep sub-micron technology. Our approach is to replace series-parallel connected MOSFETs to an equivalent MOSFET and calculate the output waveform by an analytically derived formula. We present a MOSFET drain current model improved from the n-th power law MOSFET model to represent the characteristic of the equivalent inverter accurately. The accuracy of our gate delay model is evaluated in several gates under various conditions of input transition time and CRC parameters. The maximum error is less than 10.3% in the experiments. Our approach contributes to fast and accurate estimation of circuit speed under various supply voltage, which will enable us to optimize the circuit speed and power dissipation.","","1-58113-008-2","","10.1109/ICCAD.1998.144320","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743050","","CMOS logic circuits;CMOS technology;Cyclic redundancy check;Delay;Inverters;Logic gates;MOSFETs;Proposals;Semiconductor device modeling;Timing","CMOS logic circuits;MOSFET circuits;logic CAD;logic gates;timing","CMOS logic gates;CRC /spl pi/ load;CRC parameters;MOSFET drain current model;circuit speed;deep sub-micron technology;gate delay model;input transition time;maximum error;output waveform;power dissipation;series-parallel connected MOSFETs;timing model","","4","6","13","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"SpC: synthesis of pointers in C application of pointer analysis to the behavioral synthesis from C","Semeria, L.; De Micheli, G.","Comput. Syst. Lab., Stanford Univ., CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","340","346","As designers may model mixed software-hardware systems using a subset of C or C++, we present SpC, a solution to synthesize and optimize a C model with pointers. In hardware, a pointer is not only the address of data in memory, but it may also reference multiple variables mapped to registers, ports or wires. Pointer analysis is used to find the point-to-set of each pointer in the program. We address the problem of synthesizing and optimizing pointers to multiple variables and array elements. Temporary variables are defined to optimize loads and stores by minimizing the number of live variables. The combinational logic can also be reduced by encoding the pointer values. An implementation using the SUIF framework is presented, followed by some case studies such as the synthesis of a 2D IDCT.","","1-58113-008-2","","10.1109/ICCAD.1998.144288","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742894","","Application software;Circuit synthesis;Design optimization;Encoding;Hardware design languages;Laboratories;Logic;Registers;System performance;Wires","C language;combinational circuits;hardware-software codesign;program control structures","2D IDCT;C application;C model;C++;SUIF framework;SpC;array elements;behavioral synthesis;combinational logic;live variables;mixed software-hardware systems design;multiple variables;point-to-set;pointer analysis;pointer synthesis;pointer values;temporary variables","","13","11","18","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Fanout optimization under a submicron transistor-level delay model","Cocchini, P.; Pedram, N.; Piccinini, G.; Zamboni, M.","Politecnico di Torino, Italy","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","551","556","We present a new fanout optimization algorithm which is particularly suitable for digital circuits designed with submicron CMOS technologies. Restricting the class of fanout trees to the so-called bipolar LT-trees, the topology of the optimal fanout tree is found by means of a dynamic programming algorithm. The buffer selection is in turn performed by using a continuous buffer sizing technique based on a very accurate delay model especially developed for submicron CMOS processes. The fanout trees can distribute a signal with arbitrary polarity from the root of the tree to a set of sinks with arbitrary required time, required minimum signal slope, polarity and capacitive load. These trees can be constructed to maximize the required time at the root or to minimize the total buffer area under a required time constraint at the root. The performance of the algorithm shows several improvements with respect to conventional fanout optimization methods. More precisely, the area and delay improvements are 28% and 7%, respectively, when the algorithm is applied to entire circuits.","","1-58113-008-2","","10.1109/ICCAD.1998.144322","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743052","","Algorithm design and analysis;CMOS digital integrated circuits;CMOS technology;Circuit topology;Delay;Design optimization;Digital circuits;Dynamic programming;Heuristic algorithms;Semiconductor device modeling","CMOS logic circuits;dynamic programming;logic CAD;minimisation;transistor circuits;trees (mathematics)","arbitrary required time;bipolar LT-trees;buffer area;buffer selection;capacitive load;continuous buffer sizing technique;delay improvements;delay model;digital circuit design;dynamic programming algorithm;fanout optimization algorithm;fanout trees;minimum signal slope;optimal fanout tree;submicron CMOS processes;submicron CMOS technologies;submicron transistor-level delay model;time constraint","","3","","9","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Hardware/software co-synthesis with memory hierarchies","Yanbing Li; Wolf, W.","Dept. of Electr. Eng., Princeton Univ., NJ, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","430","436","The paper introduces the first hardware/software co-synthesis algorithm of distributed real time systems that optimizes memory hierarchy along with the rest of the architecture. Our algorithm synthesize a set of real time tasks with data dependencies onto a heterogeneous multiprocessor architecture that meets the performance constraints with minimized cost. Our algorithm chooses cache sizes and allocates tasks to caches as part of co-synthesis. Experimental results, including examples from the literature and results on an MPEG-2 encoder, show that our algorithm is efficient and compared with existing algorithms, and it can reduce the overall cost of the synthesized system.","","1-58113-008-2","","10.1109/ICCAD.1998.144303","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742909","","Application software;Computer architecture;Costs;Design optimization;Embedded system;Hardware;Permission;Real time systems;Software performance;Space exploration","cache storage;encoding;hardware-software codesign;memory architecture;multiprocessing systems;real-time systems;resource allocation","MPEG-2 encoder;cache sizes;data dependencies;distributed real time systems;hardware/software co-synthesis;heterogeneous multiprocessor architecture;memory hierarchies;memory hierarchy;minimized cost;performance constraints;real time tasks;synthesized system;task allocation","","1","1","20","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Reencoding for cycle-time minimization under fixed encoding length","Iyer, B.; Ciesielski, M.J.","Dept. of Electr. & Comput. Eng., Massachusetts Univ., Amherst, MA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","312","315","The paper presents efficient reencoding and resynthesis algorithms for cycle time minimization of multilevel implementations of synchronous finite state machines (FSMs) under a fixed encoding length. The proposed technique is applicable to both gate level and technology independent synchronous network representations. We present two algorithms for identifying useful reencodings-one is based on Boolean cube representation applicable to technology independent synchronous networks and the other employs recursive learning techniques appropriate for gate netlists. We show that the proposed XOR/XNOR based reencoding technique explores a sufficiently rich set of encodings to identify implementations with smaller cycle times. The Boolean and structural interpretations of reencoding are explored and its relationship to isomorphic sequentially redundant faults is presented. We also show that the reencoded circuit always has a valid initial state and present a simple procedure to derive it. The effectiveness of the proposed technique is illustrated on a large set of benchmark circuits which indicates an average cycle time improvement of 15.26% for a small area overhead of 3.56% over that of performance driven combinational logic optimization.","","1-58113-008-2","","10.1109/ICCAD.1998.144284","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742890","","Appropriate technology;Automata;Automatic test pattern generation;Circuit faults;Circuit synthesis;Encoding;Iterative methods;Logic;Minimization methods;Registers","combinational circuits;encoding;finite state machines;logic CAD","Boolean cube representation;XOR/XNOR based reencoding technique;benchmark circuits;combinational logic optimization;cycle-time minimization;fixed encoding length;gate netlists;isomorphic sequentially redundant faults;multilevel implementations;recursive learning techniques;resynthesis algorithms;structural interpretations;synchronous finite state machines;technology independent synchronous network representations;technology independent synchronous networks","","0","1","23","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"High-level variable selection for partial-scan implementation","Hsu, F.F.; Patel, J.H.","Center for Reliable & High Performance Comput., Illinois Univ., Urbana, IL, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","79","84","We propose a high level variable selection for partial scan approach to improve the testability of digital systems. The testability of a design is evaluated at the high level based on previously proposed controllability and observability measures. A testability grading technique is utilized to measure the relative testability improvement in a design, as the result of making a subset of the variables fully controllable and observable. The variables that cause the greatest testability improvement are selected and the selection process is performed incrementally until no further testability improvement can be achieved. Then the registers that correspond to the selected variables are placed in the scan chain for partial scan implementation. The experimental results show that the variable selection approach produces partial scan implementations that can achieve high fault coverage, while the logic overheads are fairly low.","","1-58113-008-2","","10.1109/ICCAD.1998.144248","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742854","","Algorithm design and analysis;Circuit faults;Circuit synthesis;Circuit testing;Costs;Flip-flops;Input variables;Logic;Permission;Registers","CAD;controllability;design for testability;logic testing;observability","controllability;digital system testability;high fault coverage;high level variable selection;logic overheads;observability measures;partial scan approach;partial scan implementation;relative testability improvement;scan chain;selection process;testability grading technique;testability improvement","","2","","11","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Polynomial methods for component matching and verification","Smith, J.; De Micheli, G.","Comput. Syst. Lab., Stanford Univ., CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","678","685","Component reuse requires designers to determine whether or not an existing component implements desired functionality. If a common structure is used to represent components that are described at multiple levels of abstraction, comparisons between circuit specifications and a library of potential implementations can be performed quickly. A mechanism is presented for compactly specifying circuit functionality as polynomials at the word level. Polynomials can be used to represent circuits that are described at the bit level or arithmetically. Furthermore, in representing components as polynomials, differences in precision between potential implementations can be detected and quantified.","","1-58113-008-2","","10.1109/ICCAD.1998.144342","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743096","","Arithmetic;Automation;Circuits;Discrete cosine transforms;Encoding;Frequency;Laboratories;Libraries;Polynomials;Quantization","circuit CAD;formal verification;integrated circuit design;polynomials","circuit functionality;circuit specifications;component matching;component reuse;component verification;integrated circuit design;multiple abstraction levels;polynomial methods","","15","2","7","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Verification of RTL generated from scheduled behavior in a high-level synthesis flow","Ashar, P.; Bhattacharya, S.; Raghunathan, A.; Mukaiyama, A.","C&C Res. Labs., NEC USA, Princeton, NJ, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","517","524","We propose a complete procedure for verifying register transfer logic against its scheduled behavior in a high level synthesis environment. Our proposal advances the state of the art because it is the first such verification procedure that is both complete and practical. Hardware verification is known to be a hard problem and the proposed verification technique leverages off the fact that high level synthesis-performed manually or by means of high level synthesis software-proceeds from the algorithmic description of the design to structural RTL through a sequence of very well defined steps, each limited in its scope. The major contribution is the partitioning of the equivalence checking task into two simpler subtasks, verifying the validity of register sharing, and verifying correct synthesis of the RTL interconnect and control. While state space traversal is unavoidable for verifying validity of the register sharing, we automatically abstract out irrelevant portions of the design, significantly simplifying the task that must be performed by a back end model checker. The second task of verifying the RTL is not only shown to reduce to a combinational equivalence check, we present a novel and fast RTL technique for combinational equivalence check instead of using slower gate level techniques. The verification procedure has been applied to several large circuits, and is illustrated on the implementation of a sort algorithm.","","1-58113-008-2","","10.1109/ICCAD.1998.144317","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743011","","Algorithm design and analysis;Circuits;Context modeling;Hardware;High level synthesis;Logic;National electric code;Permission;Proposals;Registers","computational complexity;equivalence classes;formal verification;high level synthesis","RTL interconnect;RTL verification;algorithmic description;back end model checker;combinational equivalence check;correct synthesis;equivalence checking task;fast RTL technique;hard problem;hardware verification;high level synthesis environment;high level synthesis flow;high level synthesis software;register sharing;register transfer logic;scheduled behavior;sort algorithm;state space traversal;verification procedure","","12","7","11","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Transforming control-flow intensive designs to facilitate power management","Lakshminarayana, G.; Raghunathan, A.; Jhat, N.K.; Dey, S.","Dept. of Electr. Eng., Princeton Univ., NJ, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","657","664","We present techniques to transform scheduled descriptions of control-flow intensive (CFI) designs to facilitate power management. We investigate the factors that inhibit the application of power management in synthesized register-transfer level (RTL) implementations. Based on these insights, we present transformation techniques based on the concepts of variable protection, variable renaming and re-assignment, and limited controller state memory insertion that result in inherently power-managed architectures. Our transformation techniques can be easily used in conjunction with any existing resource sharing algorithm or in the framework of existing high-level synthesis tools. Experimental results on CFI designs indicate reductions of up to 76.6% (35.6% on average) in power consumption at area overheads not exceeding 10.1% (1.1% on average) over already power-optimized designs.","","1-58113-008-2","","10.1109/ICCAD.1998.144339","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743090","","Automatic control;Circuits;Energy consumption;Energy management;Engineering management;Permission;Power dissipation;Power engineering computing;Protection;Scheduling","VLSI;circuit optimisation;high level synthesis;integrated circuit design","CFI designs;area overheads;control-flow intensive design;experimental results;high-level synthesis tools;limited controller state memory insertion;power consumption;power management;re-assignment;register-transfer level;resource sharing algorithm;scheduled descriptions;transformation techniques;variable protection;variable renaming","","2","1","15","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"GPCAD: a tool for CMOS op-amp synthesis","del Mar Hershenson, M.; Boyd, S.P.; Lee, T.H.","Dept. of Electr. Eng., Stanford Univ., CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","296","303","We present a method for optimizing and automating component and transistor sizing for CMOS operational amplifiers. We observe that a wide variety of performance measures can be formulated as posynomial functions of the design variables. As a result, amplifier design problems can be formulated as a geometric program, a special type of convex optimization problem for which very efficient global optimization methods have recently been developed. The synthesis method is therefore fast, and determines the globally optimal design; in particular the final solution is completely independent of the starting point (which can even be infeasible), and infeasible specifications are unambiguously detected. After briefly introducing the method, which is described in more detail by M. Hershenson et al., we show how the method can be applied to six common op-amp architectures, and give several example designs.","","1-58113-008-2","","10.1109/ICCAD.1998.144281","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742887","","Analog circuits;Analog integrated circuits;CMOS analog integrated circuits;CMOS integrated circuits;CMOS technology;Design optimization;Integrated circuit technology;Operational amplifiers;Optimization methods;Permission","CMOS integrated circuits;circuit CAD;convex programming;operational amplifiers","CMOS op-amp synthesis;CMOS operational amplifiers;GPCAD;amplifier design problems;common op-amp architectures;convex optimization problem;example designs;geometric program;global optimization methods;globally optimal design;infeasible specifications;performance measures;posynomial functions;transistor sizing","","43","7","22","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Power invariant vector sequence compaction","Pinar, A.; Liu, C.L.","Dept. of Comput. Sci., Illinois Univ., Urbana, IL, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","473","476","Simulation-based power estimation is commonly used for its high accuracy, despite excessive computation times. Techniques have been proposed to speed it up by transforming a given sequence into a shorter one while preserving the power consumption characteristics of the original sequence. This work proposes a novel method to compact a given input vector sequence to improve on the existing techniques. We propose a graph model to transform the problem to the problem of finding a heaviest weighted trail in a directed graph. We also propose a heuristic based on min-cost flow algorithms, using the graph model. Furthermore, we show that generating multiple input sequences yields better solutions in terms of both accuracy and simulation time. Experiments showed that significant reduction in simulation times can be achieved with extremely accurate results. Experiments also showed that the generation of multiple sequences improved the results further both in terms of accuracy and simulation time.","","1-58113-008-2","","10.1109/ICCAD.1998.144310","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742951","","Circuit simulation;Combinational circuits;Compaction;Computer science;Design optimization;Energy consumption;Frequency estimation;Permission;Power dissipation;Power generation","SPICE;circuit CAD;circuit simulation;digital simulation;directed graphs;heuristic programming","CAD;SPICE;computation times;directed graph;experiments;graph model;heaviest weighted trail;heuristic;min-cost flow algorithms;power consumption;power invariant vector sequence compaction;simulation-based power estimation","","2","","10","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Integrating logic retiming and register placement","Tzu Chieh Tien; Hsiao Pin Su; Yu Wen Tsay","Dept. of Comput. Sci., Tsinghua Univ., Beijing, China","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","136","139","Retiming relocates registers in a circuit to shorten the clock cycle time. In deep sub-micron era, conventional pre-layout retiming cannot work properly because of dominant interconnection delay that is not available before layout. Although some retiming algorithms incorporating interconnection delay have been proposed, layout information is still not utilized effectively nor efficiently. Retiming and layout is combined for the first time in this paper. We present heuristics for two key problems: interconnection delay estimation and post-retiming incremental placement. An efficient retiming algorithm incorporating interconnection delay is also proposed. Experimental results show that on the average we can improve the circuit speed by 5.4% targeted toward a 0.52 /spl mu/m CMOS technology. Scaling down the technology to 0.1 /spl mu/m, as much as 25.6% improvement have been achieved.","","1-58113-008-2","","10.1109/ICCAD.1998.144257","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742863","","Algorithm design and analysis;Delay estimation;Integrated circuit interconnections;Logic;Registers;Routing;Signal processing;Wire","CMOS logic circuits;delay estimation;logic CAD;timing","CMOS technology;circuit speed;clock cycle time;deep sub-micron era;dominant interconnection delay;heuristics;interconnection delay;interconnection delay estimation;layout information;logic retiming;post-retiming incremental placement;register placement;register relocation;retiming algorithms","","2","1","14","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Techniques for energy minimization of communication pipelines","Gang Qu; Potkonjak, M.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","597","600","The performance of many modern computer and communication systems is dictated by latency of communication pipelines. At the same time, power consumption is often another limiting factor in many portable systems. We address the problem of how to minimize the power consumption in system level pipelines under latency constraints. In particular, we exploit advantages provided by variable voltage design methodology to optimally select speed and therefore voltage of each pipeline stage. We define the problem and solve it optimally under realistic and widely accepted assumptions. We apply the obtained theoretical results to develop algorithms for power minimization of computer and communication systems and show that significant power reduction is possible without additional latency.","","1-58113-008-2","","10.1109/ICCAD.1998.144329","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743073","","Communication systems;Computer science;Delay;Design methodology;Energy consumption;Minimization methods;Operating systems;Permission;Pipelines;Voltage","circuit CAD;minimisation;pipeline processing;power consumption;power supplies to apparatus","communication pipelines;communication systems;energy minimization;latency constraints;pipeline stage;portable systems;power consumption;power minimization;power reduction;system level pipelines;variable voltage design methodology","","1","","20","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Architecture driven circuit partitioning","Chau-Shen Chen; TingTing Hwang; Liu, C.L.","Dept. of Comput. Sci., Nat. Tsing Hua Univ., Hsinchu, Taiwan","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","408","411","We propose an architecture driven partitioning algorithm for netlists with multi terminal nets. Our target architecture is a multi FPGA emulation system with folded Clos network for board routing. Our goal is to minimize the number of FPGA chips used and maximize the routability. To that end, we introduce a new cost function: the average number of pseudo terminals per net in a multi way cut. Experiment result shows that our algorithm is very effective in terms of the number of chips used and the routability as compared to other methods.","","1-58113-008-2","","10.1109/ICCAD.1998.144299","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742905","","Algorithm design and analysis;Computer architecture;Computer science;Cost function;Field programmable gate arrays;Integrated circuit interconnections;Partitioning algorithms;Permission;Pins;Routing","field programmable gate arrays;logic partitioning;multistage interconnection networks;optimisation","FPGA chips;architecture driven circuit partitioning;architecture driven partitioning algorithm;board routing;cost function;folded Clos network;multi FPGA emulation system;multi terminal nets;netlists;pseudo terminals;routability","","0","","6","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"A fast, accurate, and non-statistical method for fault coverage estimation","Hsiao, M.S.","Dept. of Electr. & Comput. Eng., Rutgers Univ., Piscataway, NJ, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","155","161","We present a fast, dynamic fault coverage estimation technique for sequential circuits that achieves high degrees of accuracy by significantly reducing the number of injected faults and faulty-event evaluations. Specifically, we dynamically reduce injection of two types of faults: (1) hyperactive faults that never get detected, and (2) faults whose effects never propagate to a flip-flop or primary output. The cost of fault simulation is greatly reduced as injection of most of these two types of faults is prevented. Experiments show that our technique gives very accurate estimates with frequently greater speedups than the sampling techniques for most circuits. Most significantly, the proposed technique can be combined with the sampling approach to obtain speedups equivalent of small sample sizes and retain estimation accuracy of large fault samples.","","1-58113-008-2","","10.1109/ICCAD.1998.144260","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742866","","Circuit faults;Circuit simulation;Combinational circuits;Costs;Discrete event simulation;Electrical fault detection;Fault detection;Fault diagnosis;Logic","fault simulation;logic CAD;sequential circuits","estimation accuracy;fault coverage estimation;fault simulation;faulty-event evaluations;hyperactive faults;injected faults;large fault samples;non-statistical method;sampling approach;sampling techniques;sequential circuits","","1","","14","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Tutorial 3 High-level Design Validation And Test","Dey, S.; Abraham, J.; Zorian, Y.","","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","3","3","Summary form only given. This tutorial is intended for desi<%nersC, AD tool developers, and researchers interested in addressing verification and test of VLSI systems at higher levels of abstraction, including verification and test of processors, general ASICs, and hardware-software system chips.","","1-58113-008-2","","10.1109/ICCAD.1998.144234","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742797","","Tutorials","","","","0","","","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems","Dick, R.P.; Jha, N.K.","Dept. of Electr. Eng., Princeton Univ., NJ, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","62","68","Field programmable gate arrays (FPGAs) are commonly used in embedded systems. Although it is possible to reconfigure some FPGAs while an embedded system is operational, this feature is seldom exploited. Recent improvements in the flexibility and reconfiguration speed of FPGAs have made it practical to reconfigure them dynamically, reducing the amount of hardware required in an embedded system. We have developed a system, called CORDS, which synthesizes multi-rate, real-time, periodic distributed embedded systems containing dynamically reconfigurable FPGAs. Executing different tasks on the same FPGA requires that potentially time-consuming reconfiguration be carried out between tasks. CORDS uses a novel preemptive, dynamic priority, multi-rate scheduling algorithm to deal with this problem. To the best of our knowledge, dynamically reconfigured FPGAs have not previously been used in hardware-software co-synthesis of embedded systems. Experimental results indicate that using dynamically reconfigured FPGAs in distributed real-time embedded systems has the potential to reduce their price and allow the synthesis of architectures which meet system specifications that would otherwise be infeasible.","","1-58113-008-2","","10.1109/ICCAD.1998.144245","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742851","","Costs;Electronics packaging;Embedded computing;Embedded system;Field programmable gate arrays;Hardware;Permission;Processor scheduling;Production;Real time systems","distributed processing;embedded systems;field programmable gate arrays;hardware-software codesign;reconfigurable architectures;scheduling;software engineering","CORDS;FPGA;dynamic priority;field programmable gate arrays;hardware-software co-synthesis;multi-rate scheduling algorithm;multi-rate system;periodic distributed embedded systems;price;real-time distributed embedded systems;reconfigurable systems;system specifications","","17","1","15","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Technology mapping for domino logic","Min Zhao; Sapatnekar, S.S.","Dept. of Electr. & Comput. Eng., Minnesota Univ., Minneapolis, MN, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","248","251","Domino logic is a popular configuration for implementing high-speed circuits. An algorithm for domino logic mapping, under a parameterized library style, is presented. Practical design methods, such as the use of multi-output domino and wide domino gates, are incorporated within the technology mapping framework. The technique can handle large circuits with small computational overheads, and shows improvements of up to about 37% over existing methods.","","1-58113-008-2","","10.1109/ICCAD.1998.144274","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742880","","Computer networks;Concurrent computing;Cost function;Design methodology;Dynamic programming;Libraries;Logic circuits;Permission;Tree graphs;Vegetation mapping","libraries;logic CAD;logic gates","domino logic;domino logic mapping algorithm;high-speed circuits;multi-output domino gates;parameterized library style;small computational overheads;technology mapping;wide domino gates","","7","","10","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"On the optimization power of retiming and resynthesis transformations","Ranjan, R.K.; Singhal, V.; Somenzi, F.; Brayton, R.K.","Synopsys Inc., Mountain View, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","402","407","Retiming and resynthesis transformations can be used for optimizing the area, power, and delay of sequential circuits. Even though this technique has been known for more than a decade, its exact optimization capability has not been formally established. We show that retiming and resynthesis can exactly implement 1-step equivalent state transition graph transformations. This result is the strongest to date. We also show how the notions of retiming and resynthesis can be moderately extended to achieve more powerful state transition graph transformations. Our work will provide theoretical foundation for practical retiming and resynthesis based optimization and verification.","","1-58113-008-2","","10.1109/ICCAD.1998.144298","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742904","","Circuit synthesis;Clocks;Delay;Encoding;Latches;Logic;Permission;Sequential circuits;Timing","graph theory;optimisation;sequential circuits;state assignment;timing","1-step equivalent state transition graph transformations;exact optimization capability;optimization power;resynthesis based optimization;resynthesis transformations;retiming;sequential circuits;state transition graph transformations;verification","","8","","8","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Determination of worst-case aggressor alignment for delay calculation","Gross, P.D.; Arunachalam, R.; Rajagopal, K.; Pileggi, L.T.","Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","212","219","Increases in delay due to coupling can have a dramatic impact on IC performance for deep submicron technologies. To achieve maximum performance there is a need for analyzing logic stages with large complex coupled interconnects. In timing analysis, the worst case delay of gates along a critical path must include the effect of noise due to switching of nearby aggressor gates. We propose a new waveform iteration strategy to compute the delay in the presence of coupling and to align aggressor inputs to determine the worst case victim delay. We demonstrate the application of our methodology at both the transistor level and cell level. In addition, we prove that the waveforms generated in our methodology converge under typical timing analysis conditions.","","1-58113-008-2","","10.1109/ICCAD.1998.144269","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742875","","Capacitance;Crosstalk;Delay effects;Integrated circuit noise;Logic;Permission;Propagation delay;Semiconductor device noise;Switches;Timing","circuit analysis computing;integrated circuit design;logic CAD;logic gates;waveform analysis","IC performance;aggressor gates;aggressor inputs;cell level;critical path;deep submicron technologies;delay calculation;gates;large complex coupled interconnects;logic stages;timing analysis conditions;transistor level;waveform generation;waveform iteration strategy;worst case aggressor alignment;worst case delay;worst case victim delay","","64","11","18","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Verification by approximate forward and backward reachability","Govindaraju, S.G.; Dill, D.L.","Comput. Syst. Lab., Stanford Univ., CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","366","370","Approximate reachability techniques trade off accuracy for the capacity to deal with bigger designs. In this paper, we extend the idea of approximations using overlapping projections to symbolic backward reachability. This is combined with a previous method of computing overapproximate forward reachable state sets using overlapping projections. The algorithm computes a superset of the set of states that lie on a path from the initial state to a state that violates a specified invariant property. If this set is empty, there is no possibility of violating the invariant. If this set is non-empty, it may be possible to prove the existence of such a path by searching for a counter-example. A simple heuristic is given, which seems to work well in practice, for generating a counter-example path from this approximation. We evaluate these new algorithms by applying them to several control modules from the I/O unit in the Stanford FLASH Multiprocessor.","","1-58113-008-2","","10.1109/ICCAD.1998.144292","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742898","","Algorithm design and analysis;Boolean functions;Contracts;Data structures;Formal verification;Government;Hardware;Laboratories;Lapping;Permission","computer peripheral equipment;formal verification;multiprocessing systems;reachability analysis","I/O unit;Stanford FLASH Multiprocessor;accuracy;algorithm;approximate backward reachability;approximate forward reachability;control modules;heuristic;initial state;invariant property;overapproximate forward reachable state sets;overlapping projections;states;superset;symbolic backward reachability;verification","","4","5","11","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Tight integration of combinational verification methods","Burch, J.R.; Singhal, V.","Cadence Berkeley Labs., CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","570","576","Combinational verification is an important piece of most equivalence checking tools. In the recent past, many combinational verification algorithms have appeared in the literature. Previous results show that these algorithms are able to exploit circuit similarity to successfully verify large designs. However, none of these strategies seems to work when the two input designs are not equivalent. We present our combinational verification algorithm, with evidence, that is designed to be robust for both the positive and the negative problem instances. We also show that a tight integration of different verification techniques, as opposed to a coarse integration of different algorithm, is more effective at solving hard instances.","","1-58113-008-2","","10.1109/ICCAD.1998.144325","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743060","","Automatic test pattern generation;Binary decision diagrams;Boolean functions;Circuit simulation;Computer bugs;Data structures;Robustness;Search engines;Switches","equivalence classes;formal verification;logic CAD","circuit similarity;coarse integration;combinational verification methods;equivalence checking tools;hard instances;input designs;large designs;problem instances;tight integration","","17","13","15","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Tutorial I Embedded Memories In System Design From Technology To Systems Architecture","Hein, S.; Nagasamy, V.; Rohfleisch, B.; Kozyrakis, C.E.; Dutt, N.; Catthoor, F.","","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","1","1","Summary form only given. The term system-on-silicon has been used to denote the integration of random logic, processor cores, SRAMs, ROMs, and analog ccimponents on the same die. But up to recently, one major component had been missing: high-density DRAMS. Todays technologies allow the integration of such as data buffering, picture storage, and prograddata storage. In quarter-micron technology, chips with up to 128 Mbit of DRAM and 500 kgates of logic are eminently feasible. This enlarges the system design space tremendously since system architects arc no more restricted to standard commodity DRAMS. We will discuss the market for embedded DRAM applications as well as the associated challenges.","","1-58113-008-2","","10.1109/ICCAD.1998.144233","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742796","","Tutorials","","","","0","","","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"The channeled-BSG: a universal floorplan for simultaneous place/route with IC applications","Nakatake, S.; Sakanushi, K.; Kajitani, Y.; Kawakita, M.","Dept. of Electr. & Electron. Eng., Tokyo Inst. of Technol., Japan","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","418","425","The BSG based packing of rectangles has been shown a breakthrough in problem size and generality, if routing is not involved. In order to include the routing, we define the channeled-BSG by associating the BSG-segs with channels. On the channeled-BSG, a new operation, flip, transforms an initial routing to another. Together with a formula that estimates the worst case width of channels for a given global routing, a solution space of simultaneous placement and routing is realized. It is proved that the space contains an optimal solution within the framework of the model. To search the space for a better solution, simulated annealing is implemented. Experiments to industrial data of analog LSIs showed a promising performance.","","1-58113-008-2","","10.1109/ICCAD.1998.144301","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742907","","Analog circuits;Application specific integrated circuits;Data structures;Modeling;Permission;Polynomials;Routing;Simulated annealing;Systems engineering and theory","analogue integrated circuits;circuit layout CAD;integrated circuit layout;large scale integration;simulated annealing","BSG based packing;IC applications;analog LSIs;bounded sliceline grid;channeled-BSG;global routing;industrial data;optimal solution;rectangles;simulated annealing;simultaneous place/route;solution space;universal floorplan;worst case width","","5","","13","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Functional debugging of systems-on-chip","Kirovski, D.; Potkonjak, M.; Guerra, L.M.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","525","528","Due to the exponential growth of both design complexity and the number of gates per pin, functional debugging has emerged as a critical step in the development of a system-on-chip. We introduce a novel debugging approach for programmable systems-on-chip. The new method leverages the advantages of the two complementary functional execution approaches, emulation and simulation. We have developed a set of tools, transparent to both the design and debugging process, which enables the user to run long test sequences in emulation, and upon error detection, roll-back to an arbitrary instance in execution time, and switch over to simulation based debugging for full design visibility and controllability. The efficacy of the approach is dependent on the method for transferring the computation from one execution domain to another. To enable effective transfer of the computation state, we have identified a set of optimization tasks, established their computation complexity, and developed an efficient suite of optimization algorithms.","","1-58113-008-2","","10.1109/ICCAD.1998.144318","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743017","","Circuit simulation;Computational modeling;Controllability;Debugging;Emulation;Logic arrays;Logic testing;Observability;Permission;Switches","circuit analysis computing;circuit complexity;computer debugging;microprocessor chips;optimisation","arbitrary instance;complementary functional execution approaches;computation complexity;computation state;controllability;debugging approach;design complexity;error detection;execution domain;execution time;full design visibility;functional debugging;long test sequences;optimization algorithms;optimization tasks;programmable systems-on-chip;simulation based debugging","","2","1","18","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"On primitive fault test generation in non-scan sequential circuits","Tekumalla, R.C.; Menon, P.R.","Intel Corp., Hillsboro, OR, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","275","282","A method is presented for identifying primitive path-delay faults in non-scan sequential circuits and generating robust tests for all robustly testable primitive faults. It uses the concept of sensitizing cubes introduced in an earlier paper and a new, more efficient algorithm for generating them. Sensitizing cubes of the next-state and output logic are used to obtain static sensitizing vectors that can be applied to the non-scan sequential circuit as part of a vector-pair. These vector-pairs are also used in deriving robust tests. Initializing sequences from a reset state and sequences that propagate fault effects from flip-flops to primary outputs are also generated. The proposed method has been implemented and used to derive tests for primitive faults in ISCAS'89 and MCNC'91 benchmark circuits.","","1-58113-008-2","","10.1109/ICCAD.1998.144278","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742884","","Circuit faults;Circuit testing;Combinational circuits;Delay effects;Fault diagnosis;Logic testing;Propagation delay;Robustness;Sequential analysis;Sequential circuits","circuit testing;delays;fault diagnosis;logic testing;sequential circuits","ISCAS'89 benchmark circuits;MCNC'91 benchmark circuits;fault effect propagation;flip-flops;initializing sequences;next-state;nonscan sequential circuits;output logic;primary outputs;primitive fault test generation;primitive path-delay fault identification;reset state;robust tests;robustly testable primitive faults;sensitizing cubes;static sensitizing vectors;vector-pair","","3","3","25","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"A general approach for regularity extraction in datapath circuits","Chowdhary, A.; Kale, S.; Saripella, P.; Sehgal, N.; Gupta, R.","Intel Corp., Santa Clara, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","332","339","In the majority of high performance custom IC designs, designers take advantage of the high degree of regularity present in circuits to generate efficient layouts in terms of area and performance as well as to reduce the design effort. We present a general and comprehensive approach to extract functional regularity for datapath circuits from their behavioral or structural HDL descriptions. The fundamental step is the generation of a large set of templates, where a template is a subcircuit with multiple instances in the circuit. Two novel template generation algorithms are presented-one for templates with a tree structure, and the other for a special class of multi output templates, called single principal output (single-PO) templates, where all outputs of a template are in the transitive fanin of a particular output. The set of templates generated is complete under a few simplifying, yet practical, assumptions. This is key to obtaining a desirable cover of the circuit using templates. We show that excellent covers are obtained for various circuits, including ISCAS benchmarks. We also demonstrate that the regularity extracted for these circuits can be used to understand their underlying structure. We have successfully used our approach to identify bit slices of very large datapath circuits from general purpose microprocessors.","","1-58113-008-2","","10.1109/ICCAD.1998.144287","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742893","","Arithmetic;Circuit synthesis;Design automation;Hardware design languages;Integrated circuit layout;Logic gates;Microprocessors;Permission;Productivity;Tree data structures","application specific integrated circuits;circuit layout CAD;hardware description languages;integrated circuit layout;logic CAD","ISCAS benchmarks;bit slices;datapath circuits;functional regularity;general purpose microprocessors;high performance custom IC designs;large datapath circuits;multi output templates;novel template generation algorithms;regularity extraction;single principal output templates;structural HDL descriptions;subcircuit;transitive fanin;tree structure","","11","4","13","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Wireplanning in logic synthesis","Gosti, W.; Narayan, A.; Brayton, R.K.; Sangiovanni-Vincentelli, A.L.","Dept. of EECS, California Univ., Berkeley, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","26","33","In this paper, we propose a new logic synthesis methodology to deal with the increasing importance of the interconnect delay in deep submicron technologies. We first show that conventional logic synthesis techniques can produce circuits which will have long paths even if placed optimally. Then, we characterize the conditions under which this can happen and propose logic synthesis techniques which produce circuits which are ""better"" for placement. Our proposed approach still separates logic synthesis from physical design.","","1-58113-008-2","","10.1109/ICCAD.1998.144240","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742830","","Circuit synthesis;Costs;Delay effects;Geometry;Integrated circuit interconnections;Law;Legal factors;Logic circuits;Logic design;Permission","circuit layout CAD;logic CAD","deep submicron technologies;interconnect delay;logic synthesis;placement;wireplanning","","20","","16","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Network flow based circuit partitioning for time-multiplexed FPGAs","Huiqun Liu; Wong, D.F.","Dept. of Comput. Sci., Texas Univ., Austin, TX, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","497","504","Time multiplexed FPGAs have the potential to dramatically improve logic density by time sharing logic, and have become an active research for reconfigurable computing. The partitioning problem for time multiplexed FPGAs is different from the traditional partitioning problem in that the nodes have precedence constraints among them, and the widely used iterative improvement partitioning methods such as K&L, FM (C.M. Fiduccia and R.M. Mattheyses, 1982; B.W. Kernighan and S. Lin, 1978) are no longer applicable. All later approaches (S. Trimberger, 1998; D. Chang and M. Marek-Sadowska, 1998; 1997) used list scheduling heuristics. We present a network flow based algorithm for multi way precedence constrained partitioning, which can handle the precedence constraints while minimizing the net cut size. The experimental results on the MCNC benchmark circuits show that our algorithm outperforms list scheduling by a big margin, with an average improvement of over 50% for bipartitioning and 20% for multi way partitioning.","","1-58113-008-2","","10.1109/ICCAD.1998.144314","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742958","","Field programmable gate arrays;Integrated circuit interconnections;Logic design;Logic devices;Partitioning algorithms;Programmable logic arrays;Random access memory;Reconfigurable logic;Registers;Time sharing computer systems","field programmable gate arrays;logic CAD;logic partitioning","MCNC benchmark circuits;iterative improvement partitioning methods;list scheduling;list scheduling heuristics;logic density;multi way partitioning;multi way precedence constrained partitioning;net cut size;network flow based algorithm;network flow based circuit partitioning;partitioning problem;precedence constraints;reconfigurable computing;time multiplexed FPGAs;time sharing logic","","7","2","17","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Period assignment in multidimensional periodic scheduling","Verhaegh, W.F.J.; Aarts, E.H.L.; van Gorp, P.C.N.","Philips Res. Lab., Eindhoven, Netherlands","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","585","592","We discuss the problem of assigning periods in multidimensional periodic scheduling such that storage costs are minimized. This problem originates from the design of high throughput DSP systems, where highly parallel execution of loops is of utmost importance, and thus finding an optimal order of the loops is an important task. We formulate the period assignment problem as a linear programming (LP) problem with some additional, nonlinear constraints. The nonlinear constraints are handled by a branch and bound approach, whereas the LP relaxation is handled by a constraint generation technique. The effectiveness and efficiency of the approach are good, which is illustrated by means of some practical examples.","","1-58113-008-2","","10.1109/ICCAD.1998.144327","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743067","","Automatic control;Clocks;Constraint optimization;Costs;Digital signal processing;Flow graphs;Minimization methods;Multidimensional systems;Storage automation;Timing","linear programming;scheduling;signal processing;tree searching","LP relaxation;branch and bound approach;constraint generation technique;high throughput DSP systems;highly parallel execution;linear programming problem;loops;multidimensional periodic scheduling;nonlinear constraints;optimal order;period assignment;storage cost minimization","","0","","7","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Efficient analog circuit synthesis with simultaneous yield and robustness optimization","Debyser, G.; Gielen, G.","Katholieke Univ., Leuven, Belgium","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","308","311","The paper presents an efficient statistical design methodology that allows simultaneous sizing for performance and optimization for yield and robustness of analog circuits. The starting point of this methodology is a declarative analytical description of the circuit. An equation manipulation program based on constraint satisfaction converts this declarative model into an efficient design plan for optimization based sizing. The efficiency is due to the use of an operating point driven DC formulation, so that the design plan avoids the calculation of simultaneous sets of nonlinear equations. From the same declarative analytical description also a direct symbolic yield estimation plan is generated. The parametric yield is estimated by propagating the spread of the technological variables through the analytical model towards the performance variables of the circuit. The design plan and the yield estimation plan are then combined together in the inner loop of a global optimization routine. The strength of this methodology lies in the low CPU times needed to perform yield estimation compared to the hours of simulation batches with Monte Carlo simulations, while the accuracy is comparable.","","1-58113-008-2","","10.1109/ICCAD.1998.144283","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742889","","Analog circuits;Analytical models;Central Processing Unit;Circuit synthesis;Constraint optimization;Design methodology;Design optimization;Nonlinear equations;Robustness;Yield estimation","CMOS analogue integrated circuits;circuit CAD;constraint theory;statistical analysis","CPU times;Monte Carlo simulations;analog circuit synthesis;constraint satisfaction;declarative analytical description;direct symbolic yield estimation plan;equation manipulation program;global optimization routine;operating point driven DC formulation;optimization based sizing;parametric yield;performance variables;simulation batches;simultaneous yield/robustness optimization;technological variables;yield estimation plan","","20","2","9","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Multiway partitioning with pairwise movement","Gong, J.; Sung Kyu Lim","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","512","516","It is well known that the recursive bipartitioning approach outperforms the direct non-recursive approach in solving the multiway partitioning problem. However, little progress has been made to identify and overcome the weakness of the direct (alternatively called flat) approach. We make the first observation that the performance of iterative improvement based flat multiway partitioner K-FM (L.A. Sanchis, 1989; 1993) is not suitable for today's large scale circuits. Then, we propose a simple yet effective hill climbing method called PM (Pairwise cell Movement) that overcomes the limitation of K-FM and provides partitioners the capability to explore wider range of solution space effectively while ensuring convergence to satisfying suboptimal solutions. The main idea is to reduce the multiway partitioning problem to sets of concurrent bipartitioning problems. Starting with an initial multiway partition of the netlist, we apply 2-way FM (C. Fiduccia and R. Mattheyses, 1982) to pairs of blocks so as to improve the quality of overall multiway partitioning solution. The pairing of blocks is based on the gain of the last pass, and the Pairwise cell Movement (PM) passes continue until no further gain can be obtained. We observe that PM passes are effective in distributing clusters evenly into multiple blocks to minimize the connections across the multiway cutlines. Our iterative improvement based flat multiway partitioner K-PM/LR improves K-FM by a surprising average margin of up to 86.2% and outperforms its counterpart recursive FIM by up to 17.3% when tested on MCNC and large scale ISPD98 benchmark circuits (C.J. Alpert, 1998).","","1-58113-008-2","","10.1109/ICCAD.1998.144316","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742999","","Benchmark testing;Circuit testing;Convergence;Cost function;Iterative algorithms;Large-scale systems;Optimization methods;Partitioning algorithms;Runtime;Upper bound","circuit CAD;circuit optimisation;iterative methods","2-way FM;ISPD98 benchmark circuits;K-FM;Pairwise cell Movement;concurrent bipartitioning problems;direct non-recursive approach;hill climbing method;initial multiway partition;iterative improvement based flat multiway partitioner;large scale circuits;multiple blocks;multiway cutlines;multiway partitioning;netlist;pairwise movement;recursive bipartitioning approach;suboptimal solutions","","6","","12","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Synthesis of BIST hardware for performance testing of MCM interconnections","Pendurkar, R.; Chatterjee, A.; Zorian, Y.","Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","69","73","The issue of performance testing of MCM interconnections is becoming very important due to the fact that hitherto ""second order"" effects such as ground bounce, crosstalk and switching noise are playing dominant roles in current design methods due to shrinking dimensions, lower supply voltages, higher clock speeds and higher density packaging. We propose a novel scheme for synthesizing nonlinear feedback shift register structures that can be superimposed on the boundary scan cells of ICs to generate MCM interconnect switching activities that resemble real life interconnect switching profiles. The goal is to perform at speed MCM interconnect test while simultaneously capturing the dynamic switching effects referred to earlier as accurately as possible during interconnect BIST. A library of nonlinear feedback shift register structures called Precharacterized Test Pattern Generators (P-TPG) is constructed. Components of P-TPGs are interconnected together in specific ways to recreate the switching activity profile of the interconnections being tested. An optimization algorithm for matching the P-TPG component activity profiles with those of the interconnections under test has been designed, and implemented experimental results confirm the validity of our approach.","","1-58113-008-2","","10.1109/ICCAD.1998.144246","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742852","","Built-in self-test;Clocks;Crosstalk;Design methodology;Feedback;Hardware;Packaging;Shift registers;Testing;Voltage","automatic test pattern generation;boundary scan testing;built-in self test;integrated circuit interconnections;multichip modules","BIST hardware synthesis;MCM interconnect switching activities;MCM interconnect test;MCM interconnections;P-TPG;Precharacterized Test Pattern Generators;boundary scan cells;clock speeds;crosstalk;design methods;dynamic switching effects;ground bounce;interconnect BIST;nonlinear feedback shift register structures;optimization algorithm;performance testing;real life interconnect switching profiles;switching activity profile;switching noise","","2","","16","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"PowerDrive: a fast, canonical POWER estimator for DRIVing synthEsis","Roy, S.; Arts, H.; Banerjee, P.","Ambit Design Syst., Santa Clara, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","601","606","The computational complexity of a probability based combinational power metric lies in the creation of a BDD for each node in the circuit. We formalize the problem of finding an intermediate support set which controls the size of BDD. We propose an exact algorithm to solve it. We also propose an heuristic solution, PowerDrive, for estimating the power of large circuits. Apart from being more accurate and several times faster than methods by H. Choi and S.H. Hwang (1997) and B. Kapoor (1994), PowerDrive possesses the unique quality of being canonical and of constant complexity, a very desirable quality for a power metric guiding a synthesis tool. Finally, the proposed power metric was able to guide the synthesis tool (S. Roy et al., 1998) to optimize large circuits which could not be synthesized by POSE (S. Imam and M. Pedram, 1995), thus proving the effectiveness of our power metric.","","1-58113-008-2","","10.1109/ICCAD.1998.144330","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743075","","Art;Binary decision diagrams;Circuit synthesis;Computational complexity;Design optimization;Heuristic algorithms;Permission;Phase estimation;Probabilistic logic;Size control","binary decision diagrams;circuit analysis computing;circuit complexity;power engineering computing","BDD;DRIVing synthEsis;POSE;PowerDrive;canonical POWER estimator;computational complexity;constant complexity;exact algorithm;heuristic solution;intermediate support set;large circuits;probability based combinational power metric;synthesis tool","","0","","13","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Symbolic model checking of process networks using interval diagram techniques","Strehl, K.; Thiele, L.","Comput. Eng. & Networks Lab., Fed. Inst. of Technol., Zurich, Switzerland","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","686","692","In this paper, an approach to symbolic model checking of process networks is introduced. It is based on interval decision diagrams (IDDs), a representation of multi-valued functions. Compared to other model checking strategies, IDDs show some important properties that enable the verification of process networks more adequately than with conventional approaches. Additionally, applications concerning scheduling are shown. A new form of transition relation representation called interval mapping diagrams (IMDs)-and their less general version predicate action diagrams (PADs)-are explained together with the corresponding methods.","","1-58113-008-2","","10.1109/ICCAD.1998.144343","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=743097","","Boolean functions;Computer networks;Data structures;Dynamic scheduling;Formal verification;Job shop scheduling;Network synthesis;Permission;Processor scheduling;System recovery","decision diagrams;formal verification;logic CAD;scheduling","interval decision diagrams;interval mapping diagrams;multi-valued functions;predicate action diagrams;process networks;scheduling;symbolic model checking;transition relation representation","","13","","","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Dynamic fault collapsing and diagnostic test pattern generation for sequential circuits","Boppana, V.; Fuchs, I.K.","Fujitsu Labs. of America Inc., Sunnyvale, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","147","154","We present results for significantly improving the performance of sequential circuit diagnostic test pattern generation (DATPG). Our improvements are achieved by developing results that permit dynamic, fully functional collapsing of candidate faults. Fault collapsing permits the organization of faults into disjoint partitions based on the indistinguishability relation. These results are used to develop a diagnostic test pattern generation algorithm that has the same order of complexity as that of detection oriented test generation (ATPG). Techniques to identify untestable faults, based on exploiting indistinguishability identification, are also presented. Experimental results are presented on the ISCAS 89 benchmark circuits.","","1-58113-008-2","","10.1109/ICCAD.1998.144259","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742865","","Automatic test pattern generation;Circuit faults;Circuit testing;Combinational circuits;Electrical fault detection;Fault diagnosis;Partitioning algorithms;Sequential analysis;Sequential circuits;Test pattern generators","automatic test pattern generation;fault diagnosis;logic CAD;logic partitioning;logic testing;sequential circuits","ATPG;DATPG;ISCAS 89 benchmark circuits;automatic test pattern generation;candidate faults;detection oriented test generation;diagnostic test pattern generation algorithm;disjoint partitions;dynamic fault collapsing;fully functional collapsing;indistinguishability identification;indistinguishability relation;order of complexity;sequential circuit diagnostic test pattern generation;untestable faults","","4","","22","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Static compaction using overlapped restoration and segment pruning","Bommu, S.K.; Chakradhar, S.T.; Doreswamy, K.B.","Comput. & Commun. Res. Labs., NEC Res. Inst., Princeton, NJ, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","140","146","We propose a new technique for static compaction of test sequences. Our method is based on two key ideas: (1) overlapped vector restoration, and (2) identification, pruning, and re-ordering of segments. Overlapped restoration provides a significant computational advantage for large circuits. Segments partition the compaction problem into sub-problems. Segments are identified, dynamically pruned and re-ordered to achieve further compaction and speed up. When compared to the fastest method proposed by I. Pomeranz and S.M. Reddy (1997), our method was 5 to 30 times faster on ISCAS circuits and 20 to 50 times faster on large, industrial designs. The new algorithm was able to successfully process large industrial designs that could not be handled by earlier techniques in 2 CPU days.","","1-58113-008-2","","10.1109/ICCAD.1998.144258","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742864","","Automatic testing;Central Processing Unit;Circuit testing;Compaction;Fault detection;National electric code;Performance evaluation;Permission;Process design;Runtime","automatic test pattern generation;logic CAD;logic testing;sequential circuits","CPU days;ISCAS circuits;compaction problem;computational advantage;dynamic pruning;industrial designs;large circuits;overlapped restoration;overlapped vector restoration;segment pruning;test sequences","","16","","16","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Implementation and use of SPFDs in optimizing Boolean networks","Sinha, S.; Brayton, R.K.","Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","103","110","S. Yamashita et al. (1996) introduced a new category for expressing the flexibility that a node can have in a multi level network. Originally presented in the context of FPGA synthesis, the paper has wider implications which were discussed by R.K. Brayton (1997). SPFDs are essentially a set of incompletely specified functions. The increased flexibility that they offer is obtained by allowing both a node to change as well as its immediate fanins. The challenge with SPFDs is: (1) to compute them in an efficient way, and (2) to use their increased flexibility in a controlled way to optimize a circuit. We provide a complete implementation of SPFDs using BDDs and apply it to the optimization of Boolean networks. Two scenarios are presented, one which trades literals for wires and the other rewires the network by replacing one fanin at a node by a new fanin. Results on benchmark circuits are very favorable.","","1-58113-008-2","","10.1109/ICCAD.1998.144252","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742858","","Binary decision diagrams;Bipartite graph;Boolean functions;Computer networks;Input variables;Intelligent networks;Virtual manufacturing;Wire","Boolean functions;binary decision diagrams;logic CAD","BDDs;Boolean networks;FPGA synthesis;SPFDs;Set of Pairs of Functions to be Distinguished;benchmark circuits;immediate fanins;incompletely specified functions;multi level network;optimizing Boolean networks","","16","3","5","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Energy-efficiency in presence of deep submicron noise","Hegde, R.; Shanbhag, N.R.","Coordinated Sci. Lab./ECE Dept., Illinois Univ., Urbana, IL, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","228","234","The article presents: 1) lower bounds on energy consumption of noisy digital gates and 2) the concept of noise tolerance via coding for achieving energy efficiency in the presence of noise. A discrete channel model for noisy digital logic in deep submicron technology that captures the manifestation of circuit noise is presented. The lower bounds are derived via an information-theoretic approach whereby a VLSI architecture implemented in a certain technology is viewed as a channel with information transfer capacity C (in bits/sec). A computing application is shown to require a minimum information transfer rate R (also in bits/sec). Lower bounds are obtained by employing the information theoretic constraint C>R. This constraint ensures reliability of computation though in an asymptotic sense. Lower bounds on transition activity at the output of noisy logic gates are also obtained using this constraint. Past work (for noiseless bus coding) is shown to fall out as a special case. In addition, lower bounds on energy dissipation is computed by solving an optimization problem where the objective function is the energy subject to the constraint of C>R. A surprising result is that in a scenario where capacitive component of power dissipation dominates: the voltage for minimum energy is greater than the minimum voltage for reliable operation. For an off-chip I/O signaling example, we show that the lower bounds are a factor of 24/spl times/ below present day systems and that a very simple Hamming code can reduce the energy consumption by a factor of 3/spl times/. This indicates the potential of noise tolerance in achieving low energy operation in the presence of noise.","","1-58113-008-2","","10.1109/ICCAD.1998.144271","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742877","","Circuit noise;Computer applications;Computer architecture;Constraint theory;Energy consumption;Energy efficiency;Logic circuits;Reliability theory;Very large scale integration;Voltage","circuit noise;information theory;logic CAD;logic gates","VLSI architecture;asymptotic sense;capacitive component;circuit noise;computing application;deep submicron noise;deep submicron technology;discrete channel model;energy consumption;energy dissipation;energy efficiency;information theoretic constraint;information transfer capacity;information-theoretic approach;minimum energy;minimum information transfer rate;minimum voltage;noise tolerance;noiseless bus coding;noisy digital gates;noisy digital logic;noisy logic gates;objective function;off-chip I/O signaling example;optimization problem;power dissipation;reliable operation;simple Hamming code;transition activity","","11","","30","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response","Tao Lin; Acar, E.; Pileggi, L.","Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","19","25","Recently a probability interpretation of moments was proposed as a compromise between the Elmore delay and higher order moment matching for RC timing estimation (Kay and Pileggi, 1998). By modeling RC impulses as time-shifted incomplete gamma distribution function, the delays could be obtained via table lookup using a gamma integral table and the first three moments of the impulse response. However, while this approximation works well for many examples, it struggles with responses when the metal resistance becomes dominant, and produces results with impractical time shift values In this paper the probability interpretation is extended to the circuit homogeneous response, without requiring the time shift parameter. The gamma distribution is used to characterize the normalized homogeneous portion of the step response. For a generalized RC interconnect model (RC tree or mesh), the stability of the homogeneous-gamma distribution model is guaranteed. It is demonstrated that when a table model is carefully constructed, the h-gamma approximation provides for excellent improvement over the Elmore delay in terms of accuracy, with very little additional cost in terms of CPU time.","","1-58113-008-2","","10.1109/ICCAD.1998.144239","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742811","","Circuit stability;Costs;Delay effects;Delay estimation;Integrated circuit interconnections;Integrated circuit modeling;Integrated circuit technology;Permission;Table lookup;Timing","RC circuits;circuit analysis computing;gamma distribution;table lookup;transient response","Elmore delay;RC delay metric;RC impulses;RC interconnect model;RC timing estimation;gamma distribution;gamma distribution approximation;homogeneous response;table lookup","","20","","16","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Estimating noise in RF systems","Roychowdhury, J.; Demir, A.","Bell Labs., Murray Hill, NJ, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","199","202","Predicting the noise performance of RF systems is much more complex than for linear ones. The common practice of retrofitting linear noise concepts often leads to wrong answers. For a proper understanding of RF noise, nonlinearities and synchronization, i.e. phase noise in oscillators, have to be accounted for correctly, using stochastic processes. In this tutorial, we outline how to do so for non-oscillatory and oscillatory RF systems. We emphasize basic concepts and important results, while providing sufficient details to maintain rigour. Our presentation covers: basic stochastic concepts for noise analysis; nonstationarity, cyclostationarity and frequency correlation of noise; mixing noise in driven (non-oscillatory) systems; phase noise in oscillators; and computational techniques. Our goal is to enable designers and CAD engineers to understand the basic flow of RF noise analysis and the current literature.","","1-58113-008-2","","10.1109/ICCAD.1998.144267","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742873","","Design automation;Design engineering;Frequency synchronization;Maintenance engineering;Oscillators;Phase noise;Radio frequency;Stochastic processes;Stochastic resonance;Stochastic systems","CAD;circuit noise;electrical engineering computing;phase noise;radiofrequency oscillators;stochastic processes;synchronisation","CAD;RF noise analysis;RF system noise estimation;computational techniques;cyclostationarity;driven systems;frequency correlation;linear noise concepts;noise analysis;noise mixing;noise performance prediction;nonlinearities;nonoscillatory RF systems;nonstationarity;oscillators;oscillatory RF systems;phase noise;retrofitting;stochastic processes;synchronization","","0","","","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Tutorial 2 Real-time Operating Systems For Embedded Computing","Hustin, S.; Potkonjak, M.; Verhulst, E.; Wolf, W.","","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","2","2","Summary form only given. Embedded DSPs and CPUs are already commonplace in board-level systems and are becoming increasingly popular on systems-on-silicon. As embedded software grows in size and complexity, real-time operating systems [(RTOSs) are required to manage the embedded processor and ensure real-time response. This tutorial will introduce the attendee to real-time operating systems for embedded computing and their use in the design of embedded software. with both basic principles and advanced practice.","","1-58113-008-2","","10.1109/ICCAD.1998.144232","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742795","","Tutorials","","","","0","","","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"A performance-driven layer assignment algorithm for multiple interconnect trees","Saxena, P.; Liu, C.L.","Strategic CAD Labs., Intel Corp., Hillsboro, OR, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","124","127","With the advent of DSM technologies, interconnect delays increasingly overshadow the transistor delays. Furthermore, since the electrical characteristics of different layers in multilayer routing technologies vary widely, the assignment of the interconnect tree edges to specific routing layers has a large impact on the interconnect delays. Traditionally, critical global interconnect trees were routed greedily, one at a time. This caused the ""good"" layers to be used up largely for the first few trees, yielding poor routings for the remaining trees. Multiple passes with different tree orderings were usually used to remedy the situation, although with limited success. We propose the use of dynamically adjusted area quotas to prevent the first few trees from monopolizing the ""good"" layers. Our approach is independent of the routing model or the router employed, and reduces the maximum tree delays by around 15% as compared to traditional algorithms.","","1-58113-008-2","","10.1109/ICCAD.1998.144255","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742861","","Computer science;Costs;Delay;Electric variables;Permission;Routing","circuit CAD;delays;interconnections;trees (mathematics)","DSM technologies;critical global interconnect trees;deep sub-micron;dynamically adjusted area quotas;electrical characteristics;interconnect delays;interconnect tree edges;maximum tree delays;multilayer routing technologies;multiple interconnect trees;multiple passes;performance driven layer assignment algorithm;routing layers;routing model;transistor delays;tree orderings","","1","1","9","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Reduced-order modelling of linear time-varying systems","Roychowdhury, J.","Bell Labs, Murray Hill, NJ, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","92","95","We present a theory for reduced order modelling of linear time varying systems, together with efficient numerical methods for application to large systems. The technique, called TVP (Time-Varying Pade), is applicable to deterministic as well as noise analysis of many types of communication subsystems, such as mixers and switched capacitor filters, for which existing model reduction techniques cannot be used. TVP is therefore suitable for hierarchical verification of entire communication systems. We present practical applications in which TVP generates macromodels which are more than two orders of magnitude smaller but still replicate the input-output behaviour of the original systems accurately. The size reduction results in a speedup of more than 500.","","1-58113-008-2","","10.1109/ICCAD.1998.144250","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742856","","Circuits;Communication switching;Communication systems;Computational modeling;Filters;Frequency;Noise reduction;Reduced order systems;Time varying systems;Transfer functions","CAD;circuit analysis computing;formal verification;reduced order systems;telecommunication computing;time-varying systems","TVP;Time-Varying Pade;communication subsystems;hierarchical verification;input-output behaviour;large systems;linear time varying systems;macromodels;mixers;model reduction techniques;noise analysis;numerical methods;reduced order modelling;size reduction;switched capacitor filters","","16","2","24","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Multipoint moment matching model for multiport distributed interconnect networks","Qingjian Yu; Wang, J.M.; Kuh, E.S.","California Univ., Berkeley, CA, USA","Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on","20050523","1998","","","85","91","We provide a multipoint moment matching model for multiport distributed interconnect networks. We introduce a new concept: integrated congruence transform which can be applied to the partial differential equations of a distributed line and generate a passive finite order system as its model. Moreover, we also provide an efficient algorithm based on the L/sup 2/ Hilbert space theory so that exact moment matching at multiple points can be obtained.","","1-58113-008-2","","10.1109/ICCAD.1998.144249","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=742855","","Delay effects;Distributed parameter circuits;Frequency;Hilbert space;Integrated circuit interconnections;Partial differential equations;RLC circuits;Reduced order systems;Transforms;Transmission line theory","Hilbert spaces;method of moments;multiprocessor interconnection networks;partial differential equations;transforms","L/sup 2/ Hilbert space theory;distributed line;exact moment matching;integrated congruence transform;multiple points;multipoint moment matching model;multiport distributed interconnect networks;partial differential equations;passive finite order system","","2","","12","","","8-12 Nov. 1998","","IEEE","IEEE Conference Publications"
"Provably good global buffering using an available buffer block plan","Dragan, F.F.; Kahng, A.B.; Mandoiu, I.; Muddu, S.; Zelikovsky, A.","Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA","Computer Aided Design, 2000. ICCAD-2000. IEEE/ACM International Conference on","20020806","2000","","","104","109","To implement high-performance global interconnect without impacting the performance of existing blocks, the use of buffer blocks is increasingly popular in structured-custom and block-based ASIC/SOC methodologies. Recent works by Cong et al. (1999) and Tang and Wong (2000) give algorithms to solve the buffer block planning problem. In this paper we address the problem of how to perform buffering of global nets given an existing buffer block plan. Assuming that global nets have been already decomposed into two-pin connections, we give a provably good algorithm based on a recent approach of Garg and Konemann (1998) and Fleischer (1999). Our method routes connections using available buffer blocks, such that required upper and lower bounds on buffer intervals-as well as wirelength upper bounds per connection-are satisfied. Our model allows more than one buffer to be inserted into any given connection. In addition, our algorithm observes buffer parity constraints, i.e., it will choose to use an inverter or a buffer (=co-located pair of inverters) according to source and destination signal parity. The algorithm outperforms previous approaches and has been validated on top-level layouts extracted from a recent high-end microprocessor design.","1092-3152","0-7803-6445-7","","10.1109/ICCAD.2000.896458","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=896458","","Application specific integrated circuits;Computer graphics;Computer science;Delay estimation;Frequency estimation;High performance computing;Integrated circuit interconnections;Inverters;Repeaters;Silicon","circuit layout CAD;integrated circuit interconnections","available buffer block plan;buffer parity constraints;global buffering;global interconnect;microprocessor design;top-level layouts","","12","1","25","","","5-9 Nov. 2000","05 Nov 2000-09 Nov 2000","IEEE","IEEE Conference Publications"
"Expanding the frequency range of AWE via time shifting","Ahmed Shebaita; Amin, C.; Dartu, F.; Ismail, Y.","Dept. of Electr. & Comput. Eng., Northwestern Univ., Evanston, IL, USA","Computer-Aided Design, 2005. ICCAD-2005. IEEE/ACM International Conference on","20051219","2005","","","935","938","The new technique of time shifted moment matching (TSMM) is introduced in this paper. The TSMM technique performs moment matching (for expansion around s = 0) on a time-shifted version of the original signal. As compared to other well-known techniques (such as AWE by Pillage and Rohrer, 1990), TSMM offers distinct advantages. The 50% delay and rise time are determined with much more accuracy for a given approximation order. Moreover, the solutions have significantly improved accuracy as compared to AWE, especially for moderate to highly inductive signals. TSMM is able to achieve the approximation capability of PVL (Feldmann and Freund, 1995) and PRIMA (Odabasioglu et al., 1998) with much lower approximation order.","","0-7803-9254-X","","10.1109/ICCAD.2005.1560196","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1560196","","Circuit analysis computing;Continuous improvement;Delay effects;Frequency;Integrated circuit interconnections;RLC circuits;Signal design;Signal processing;Timing;Very large scale integration","RLC circuits;VLSI;method of moments","AWE frequency range;PRIMA;PVL;TSMM technique;VLSI;delay time;rise time;time shifted moment matching;time shifting","","1","","10","","","6-10 Nov. 2005","","IEEE","IEEE Conference Publications"
"On the difference between two widely publicized methods for analyzing oscillator phase behavior","Vanassche, P.; Gielen, G.; Sansen, Willy","ESAT/MICAS, Katholieke Universiteit Leuven, Belgium","Computer Aided Design, 2002. ICCAD 2002. IEEE/ACM International Conference on","20030129","2002","","","229","233","This paper describes the similarities and differences between two widely publicized methods for analyzing oscillator phase behavior. The methods were presented by Adler (1946) and Hajimiri and Lee (1998). It is pointed out that both methods are almost alike. While Alder's one in can be shown to be, mathematically, more exact, the approximate method of Hajimiri and Lee is somewhat simpler, facilitating its use for purposes of analysis and design. In this paper, we show that, for stationary input noise sources, both methods produce equal results for the oscillator's phase noise behavior. However, when considering injection locking, it is shown that both methods yield different results, with the approximation of Hajimiri and Lee being unable to predict the locking behavior. In general, when the input signal causing the oscillator phase perturbations is non-stationary, the exact model produces the correct results while results obtained using the approximate model break down.","1092-3152","0-7803-7607-2","","10.1109/ICCAD.2002.1167539","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1167539","","Circuit noise;Frequency;Injection-locked oscillators;Integral equations;Mutual coupling;Phase noise;Predictive models","circuit noise;injection locked oscillators;network analysis;phase noise;radiofrequency oscillators","analysis methods;approximate method;injection locking;oscillator phase behavior analysis;phase noise behavior","","21","2","","","","10-14 Nov. 2002","","IEEE","IEEE Conference Publications"
"Accurate estimation of global buffer delay within a floorplan","Alpert, C.J.; Jiang Hu; Sapatnekar, S.S.; Sze, C.N.","IBM Corp., Austin, TX, USA","Computer Aided Design, 2004. ICCAD-2004. IEEE/ACM International Conference on","20050131","2004","","","706","711","Closed formed expressions for buffered interconnect delay approximation have been around for some time. However, previous approaches assume that buffers are free to be placed anywhere. In practice, designs frequently have large blocks that make the ideal buffer insertion solution unrealizable. The theory of Otten (1998) is extended to show how one can model the blocks into a simple delay estimation technique that applies both to two-pin and to multi-pin nets. Even though the formula uses one buffer type, it shows remarkable accuracy in predicting delay when compared to an optimal realizable buffer insertion solution. Potential applications include wire planning, timing analysis during floorplanning or global routing. Our experiments show that our approach accurately predicts delay when compared to constructing a realizable buffer insertion with multiple buffer types.","1092-3152","0-7803-8702-3","","10.1109/ICCAD.2004.1382667","http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=1382667","","Accuracy;Chip scale packaging;Delay effects;Delay estimation;Delay lines;Libraries;Resource management;Signal design;Timing;Wire","buffer circuits;delays;integrated circuit interconnections;integrated circuit layout;network routing","buffer insertion solution;buffered interconnect delay approximation;delay estimation technique;floorplanning;global buffer delay;global routing;multipin nets;timing analysis;two-pin nets;wire planning","","8","","16","","","7-11 Nov. 2004","","IEEE","IEEE Conference Publications"
