-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/full_tx_ip_src_ofdm_modulator_block.vhd
-- Created: 2024-06-30 19:38:40
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_tx_ip_src_ofdm_modulator_block
-- Source Path: HDLTx/full_tx/full_ofdm_modulator/ofdm_modulator
-- Hierarchy Level: 2
-- Model version: 4.75
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_tx_ip_src_ofdm_modulator_block IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        data_in_re                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        data_in_im                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        valid_in                          :   IN    std_logic;
        cp_len                            :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        data_out_re                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        data_out_im                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        valid_out                         :   OUT   std_logic;
        ready                             :   OUT   std_logic
        );
END full_tx_ip_src_ofdm_modulator_block;


ARCHITECTURE rtl OF full_tx_ip_src_ofdm_modulator_block IS

  -- Component Declarations
  COMPONENT full_tx_ip_src_OFDM_Modulator
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          data_re                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          data_im                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          valid                           :   IN    std_logic;
          FFTLen                          :   IN    std_logic_vector(8 DOWNTO 0);  -- ufix9
          CPLen                           :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          numLgSc                         :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          numRgSc                         :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          data_re_1                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          data_im_1                       :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          valid_1                         :   OUT   std_logic;
          ready                           :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_tx_ip_src_OFDM_Modulator
    USE ENTITY work.full_tx_ip_src_OFDM_Modulator(rtl);

  -- Signals
  SIGNAL stateControl_1                   : std_logic;
  SIGNAL delayMatch_reg                   : std_logic_vector(2 DOWNTO 0);  -- ufix1 [3]
  SIGNAL stateControl_2                   : std_logic;
  SIGNAL enb_1_2_0_gated                  : std_logic;
  SIGNAL Constant2_out1                   : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Constant4_out1                   : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Constant3_out1                   : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL data_re                          : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL data_im                          : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL valid                            : std_logic;
  SIGNAL ready_1                          : std_logic;
  SIGNAL data_re_signed                   : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_im_signed                   : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_re_1                        : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_im_1                        : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_last_value_re               : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL data_last_value_im               : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL valid_1                          : std_logic;
  SIGNAL valid_last_value                 : std_logic;
  SIGNAL ready_2                          : std_logic;
  SIGNAL ready_last_value                 : std_logic;

BEGIN
  u_OFDM_Modulator : full_tx_ip_src_OFDM_Modulator
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0_gated,
              data_re => data_in_re,  -- sfix16_En14
              data_im => data_in_im,  -- sfix16_En14
              valid => valid_in,
              FFTLen => std_logic_vector(Constant2_out1),  -- ufix9
              CPLen => cp_len,  -- uint8
              numLgSc => std_logic_vector(Constant4_out1),  -- ufix4
              numRgSc => std_logic_vector(Constant3_out1),  -- ufix2
              data_re_1 => data_re,  -- sfix16_En14
              data_im_1 => data_im,  -- sfix16_En14
              valid_1 => valid,
              ready => ready_1
              );

  stateControl_1 <= '1';

  delayMatch_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        delayMatch_reg <= (OTHERS => '0');
      ELSIF enb_1_2_0 = '1' THEN
        delayMatch_reg(0) <= stateControl_1;
        delayMatch_reg(2 DOWNTO 1) <= delayMatch_reg(1 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS delayMatch_process;

  stateControl_2 <= delayMatch_reg(2);

  enb_1_2_0_gated <= stateControl_2 AND enb_1_2_0;

  Constant2_out1 <= to_unsigned(16#100#, 9);

  Constant4_out1 <= to_unsigned(16#B#, 4);

  Constant3_out1 <= to_unsigned(16#0#, 2);

  data_re_signed <= signed(data_re);

  data_im_signed <= signed(data_im);

  out0_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        data_last_value_re <= to_signed(16#0000#, 16);
        data_last_value_im <= to_signed(16#0000#, 16);
      ELSIF enb_1_2_0_gated = '1' THEN
        data_last_value_re <= data_re_1;
        data_last_value_im <= data_im_1;
      END IF;
    END IF;
  END PROCESS out0_bypass_process;


  
  data_re_1 <= data_last_value_re WHEN stateControl_2 = '0' ELSE
      data_re_signed;
  
  data_im_1 <= data_last_value_im WHEN stateControl_2 = '0' ELSE
      data_im_signed;

  data_out_re <= std_logic_vector(data_re_1);

  data_out_im <= std_logic_vector(data_im_1);

  out1_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        valid_last_value <= '0';
      ELSIF enb_1_2_0_gated = '1' THEN
        valid_last_value <= valid_1;
      END IF;
    END IF;
  END PROCESS out1_bypass_process;


  
  valid_1 <= valid_last_value WHEN stateControl_2 = '0' ELSE
      valid;

  out2_bypass_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        ready_last_value <= '0';
      ELSIF enb_1_2_0_gated = '1' THEN
        ready_last_value <= ready_2;
      END IF;
    END IF;
  END PROCESS out2_bypass_process;


  
  ready_2 <= ready_last_value WHEN stateControl_2 = '0' ELSE
      ready_1;

  valid_out <= valid_1;

  ready <= ready_2;

END rtl;

