// Seed: 33912632
module module_0 ();
  timeunit 1ps;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output supply1 id_2,
    input uwire id_3,
    output tri0 id_4,
    output tri id_5,
    output wor id_6,
    input wor id_7,
    input uwire id_8
    , id_14,
    input wor id_9,
    output wor id_10,
    output wand id_11,
    input supply1 id_12
);
  assign id_2 = id_14 ? id_3 : 1;
  module_0();
endmodule
module module_2 #(
    parameter id_23 = 32'd26,
    parameter id_24 = 32'd74,
    parameter id_25 = 32'd80,
    parameter id_26 = 32'd93,
    parameter id_29 = 32'd85,
    parameter id_30 = 32'd48
) (
    input supply0 id_0,
    input wor id_1,
    input supply1 id_2,
    output supply0 id_3,
    inout uwire id_4,
    output tri id_5,
    input wand id_6,
    input wire id_7,
    output uwire id_8,
    output tri1 id_9,
    output tri id_10
    , id_15,
    input wand id_11,
    output tri0 id_12,
    input supply1 id_13
);
  assign id_3 = 1;
  wire id_16, id_17;
  wire id_18;
  module_0();
  tri0 id_19;
  wire id_20;
  assign id_3 = id_0;
  wand id_21;
  assign id_19 = {id_21{1}};
  if (id_13) begin : id_22
    if (1'b0 - 1'd0) begin
      defparam id_23.id_24 = 1'd0;
      assign id_3 = 1'b0;
      defparam id_25.id_26 = 1;
    end else begin : id_27
      if (1'h0) begin : id_28
        defparam id_29.id_30 = id_4 - 1;
      end
      wire id_31;
    end
    assign id_12 = 1;
  end
endmodule
