<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\tang-nano-9k--riscv\impl\gwsynthesis\riscv.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\tang-nano-9k--riscv\riscv.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jun  5 21:27:04 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6033</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3048</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>85</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>49.383</td>
<td>20.250
<td>0.000</td>
<td>24.691</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>clk_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>49.383</td>
<td>20.250
<td>0.000</td>
<td>24.691</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>clk_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>98.765</td>
<td>10.125
<td>0.000</td>
<td>49.383</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>clk_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750
<td>0.000</td>
<td>74.074</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>20.250(MHz)</td>
<td>21.001(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of clk_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.768</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_30_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>47.215</td>
</tr>
<tr>
<td>2</td>
<td>2.089</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_27_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>46.894</td>
</tr>
<tr>
<td>3</td>
<td>2.089</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_28_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>46.894</td>
</tr>
<tr>
<td>4</td>
<td>2.107</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_31_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>46.876</td>
</tr>
<tr>
<td>5</td>
<td>2.169</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_29_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>46.814</td>
</tr>
<tr>
<td>6</td>
<td>3.554</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_18_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>45.429</td>
</tr>
<tr>
<td>7</td>
<td>3.621</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_23_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>45.362</td>
</tr>
<tr>
<td>8</td>
<td>4.056</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_21_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>44.927</td>
</tr>
<tr>
<td>9</td>
<td>4.111</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_24_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>44.872</td>
</tr>
<tr>
<td>10</td>
<td>4.111</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_26_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>44.872</td>
</tr>
<tr>
<td>11</td>
<td>4.368</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_22_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>44.614</td>
</tr>
<tr>
<td>12</td>
<td>4.547</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_25_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>44.436</td>
</tr>
<tr>
<td>13</td>
<td>4.958</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/ram/ram_0/instr_instr_0_5_s/AD[5]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>44.382</td>
</tr>
<tr>
<td>14</td>
<td>4.958</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/ram/ram_0/instr_instr_0_4_s/AD[5]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>44.382</td>
</tr>
<tr>
<td>15</td>
<td>5.128</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/ram/ram_0/instr_instr_0_3_s/AD[5]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>44.211</td>
</tr>
<tr>
<td>16</td>
<td>5.293</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/ram/ram_0/instr_instr_0_2_s/AD[5]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>44.047</td>
</tr>
<tr>
<td>17</td>
<td>5.408</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_10_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>43.575</td>
</tr>
<tr>
<td>18</td>
<td>5.457</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_13_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>43.526</td>
</tr>
<tr>
<td>19</td>
<td>5.457</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_14_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>43.526</td>
</tr>
<tr>
<td>20</td>
<td>5.477</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_19_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>43.505</td>
</tr>
<tr>
<td>21</td>
<td>5.544</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_20_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>43.438</td>
</tr>
<tr>
<td>22</td>
<td>5.601</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/pc_ir_15_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>43.382</td>
</tr>
<tr>
<td>23</td>
<td>5.727</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/ram/ram_0/instr_instr_0_5_s/AD[8]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>43.612</td>
</tr>
<tr>
<td>24</td>
<td>5.727</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/ram/ram_0/instr_instr_0_4_s/AD[8]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>43.612</td>
</tr>
<tr>
<td>25</td>
<td>5.788</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
<td>soc/ram/ram_0/instr_instr_0_0_s/AD[5]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>49.383</td>
<td>0.000</td>
<td>43.551</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>soc/ram/uartrx/bit_counter_2_s0/Q</td>
<td>soc/ram/uartrx/bit_counter_2_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>soc/ram/uartrx/bit_counter_4_s0/Q</td>
<td>soc/ram/uartrx/bit_counter_4_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>soc/ram/uartrx/bit_counter_6_s0/Q</td>
<td>soc/ram/uartrx/bit_counter_6_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>soc/ram/uartrx/bit_counter_7_s0/Q</td>
<td>soc/ram/uartrx/bit_counter_7_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>soc/ram/uarttx/bit_time_counter_1_s2/Q</td>
<td>soc/ram/uarttx/bit_time_counter_1_s2/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>soc/ram/uarttx/bit_time_counter_17_s2/Q</td>
<td>soc/ram/uarttx/bit_time_counter_17_s2/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>soc/ram/uarttx/bit_time_counter_27_s2/Q</td>
<td>soc/ram/uarttx/bit_time_counter_27_s2/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>soc/ram/uartrx/bit_counter_1_s0/Q</td>
<td>soc/ram/uartrx/bit_counter_1_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>soc/ram/uartrx/bit_counter_11_s0/Q</td>
<td>soc/ram/uartrx/bit_counter_11_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>soc/ram/uartrx/bit_count_2_s0/Q</td>
<td>soc/ram/uartrx/bit_count_2_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>soc/ram/uartrx/bit_count_3_s0/Q</td>
<td>soc/ram/uartrx/bit_count_3_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>soc/ram/uarttx/bit_time_counter_3_s2/Q</td>
<td>soc/ram/uarttx/bit_time_counter_3_s2/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>soc/ram/uarttx/bit_time_counter_4_s2/Q</td>
<td>soc/ram/uarttx/bit_time_counter_4_s2/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>soc/ram/uartrx/bit_count_0_s0/Q</td>
<td>soc/ram/uartrx/bit_count_0_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>soc/ram/uarttx/bit_time_counter_11_s2/Q</td>
<td>soc/ram/uarttx/bit_time_counter_11_s2/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>soc/ram/uarttx/bit_count_1_s2/Q</td>
<td>soc/ram/uarttx/bit_count_1_s2/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.711</td>
<td>soc/ram/uartrx/state_1_s1/Q</td>
<td>soc/ram/uartrx/state_1_s1/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>18</td>
<td>0.892</td>
<td>soc/ram/uartrx/bit_counter_3_s0/Q</td>
<td>soc/ram/uartrx/bit_counter_3_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>19</td>
<td>0.892</td>
<td>soc/ram/uarttx/bsy_s6/Q</td>
<td>soc/ram/uarttx/bsy_s6/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>20</td>
<td>0.893</td>
<td>soc/ram/uarttx/bit_time_counter_0_s2/Q</td>
<td>soc/ram/uarttx/bit_time_counter_0_s2/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>21</td>
<td>0.893</td>
<td>soc/ram/uarttx/bit_time_counter_30_s2/Q</td>
<td>soc/ram/uarttx/bit_time_counter_30_s2/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>22</td>
<td>0.896</td>
<td>soc/pc_2_s0/Q</td>
<td>soc/pc_2_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.896</td>
</tr>
<tr>
<td>23</td>
<td>0.937</td>
<td>soc/ram/uartrx/data_3_s1/Q</td>
<td>soc/ram/uartrx_data_read_3_s1/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>24</td>
<td>0.947</td>
<td>soc/pc_0_s0/Q</td>
<td>soc/pc_ir_0_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.947</td>
</tr>
<tr>
<td>25</td>
<td>0.949</td>
<td>soc/ram/uartrx/state_0_s1/Q</td>
<td>soc/ram/uartrx/bit_counter_0_s0/D</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.949</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>23.363</td>
<td>24.613</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>soc/pc_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>23.363</td>
<td>24.613</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>soc/pc_28_s0</td>
</tr>
<tr>
<td>3</td>
<td>23.363</td>
<td>24.613</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>soc/pc_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>23.363</td>
<td>24.613</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>soc/pc_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>23.363</td>
<td>24.613</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>soc/pc_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>23.363</td>
<td>24.613</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>soc/pc_ir_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>23.363</td>
<td>24.613</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>soc/regs/mem_mem_RAMREG_1_G[23]_s0</td>
</tr>
<tr>
<td>8</td>
<td>23.363</td>
<td>24.613</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>soc/regs/mem_mem_RAMREG_5_G[23]_s0</td>
</tr>
<tr>
<td>9</td>
<td>23.363</td>
<td>24.613</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>soc/regs/mem_mem_RAMREG_13_G[23]_s0</td>
</tr>
<tr>
<td>10</td>
<td>23.363</td>
<td>24.613</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>soc/regs/mem_mem_RAMREG_29_G[23]_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.681</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.101</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>soc/n2195_s5/I2</td>
</tr>
<tr>
<td>43.727</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">soc/n2195_s5/F</td>
</tr>
<tr>
<td>44.560</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td>soc/n2186_s5/I0</td>
</tr>
<tr>
<td>45.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C5[1][B]</td>
<td style=" background: #97FFFF;">soc/n2186_s5/F</td>
</tr>
<tr>
<td>46.962</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>soc/n2183_s5/I3</td>
</tr>
<tr>
<td>47.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">soc/n2183_s5/F</td>
</tr>
<tr>
<td>48.821</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td>soc/n2180_s4/I0</td>
</tr>
<tr>
<td>49.853</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td style=" background: #97FFFF;">soc/n2180_s4/F</td>
</tr>
<tr>
<td>49.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td style=" font-weight:bold;">soc/pc_ir_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td>soc/pc_ir_30_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[2][B]</td>
<td>soc/pc_ir_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.733, 39.676%; route: 25.022, 52.996%; tC2Q: 3.460, 7.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.681</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.101</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>soc/n2195_s5/I2</td>
</tr>
<tr>
<td>43.727</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">soc/n2195_s5/F</td>
</tr>
<tr>
<td>44.560</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td>soc/n2186_s5/I0</td>
</tr>
<tr>
<td>45.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C5[1][B]</td>
<td style=" background: #97FFFF;">soc/n2186_s5/F</td>
</tr>
<tr>
<td>46.962</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>soc/n2183_s5/I3</td>
</tr>
<tr>
<td>47.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">soc/n2183_s5/F</td>
</tr>
<tr>
<td>48.500</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>soc/n2183_s4/I1</td>
</tr>
<tr>
<td>49.532</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">soc/n2183_s4/F</td>
</tr>
<tr>
<td>49.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" font-weight:bold;">soc/pc_ir_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>soc/pc_ir_27_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>soc/pc_ir_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.733, 39.948%; route: 24.701, 52.674%; tC2Q: 3.460, 7.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.681</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.101</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>soc/n2195_s5/I2</td>
</tr>
<tr>
<td>43.727</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">soc/n2195_s5/F</td>
</tr>
<tr>
<td>44.560</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td>soc/n2186_s5/I0</td>
</tr>
<tr>
<td>45.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C5[1][B]</td>
<td style=" background: #97FFFF;">soc/n2186_s5/F</td>
</tr>
<tr>
<td>46.962</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>soc/n2183_s5/I3</td>
</tr>
<tr>
<td>47.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">soc/n2183_s5/F</td>
</tr>
<tr>
<td>48.500</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>soc/n2182_s4/I1</td>
</tr>
<tr>
<td>49.532</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">soc/n2182_s4/F</td>
</tr>
<tr>
<td>49.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">soc/pc_ir_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>soc/pc_ir_28_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>soc/pc_ir_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.733, 39.948%; route: 24.701, 52.674%; tC2Q: 3.460, 7.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.681</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.101</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>soc/n2195_s5/I2</td>
</tr>
<tr>
<td>43.727</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">soc/n2195_s5/F</td>
</tr>
<tr>
<td>44.560</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td>soc/n2186_s5/I0</td>
</tr>
<tr>
<td>45.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C5[1][B]</td>
<td style=" background: #97FFFF;">soc/n2186_s5/F</td>
</tr>
<tr>
<td>46.962</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>soc/n2183_s5/I3</td>
</tr>
<tr>
<td>47.988</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">soc/n2183_s5/F</td>
</tr>
<tr>
<td>48.415</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>soc/n2179_s3/I1</td>
</tr>
<tr>
<td>49.514</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">soc/n2179_s3/F</td>
</tr>
<tr>
<td>49.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" font-weight:bold;">soc/pc_ir_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>soc/pc_ir_31_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>soc/pc_ir_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.794, 40.093%; route: 24.622, 52.526%; tC2Q: 3.460, 7.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.681</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.101</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>soc/n2195_s5/I2</td>
</tr>
<tr>
<td>43.727</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">soc/n2195_s5/F</td>
</tr>
<tr>
<td>44.560</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td>soc/n2186_s5/I0</td>
</tr>
<tr>
<td>45.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C5[1][B]</td>
<td style=" background: #97FFFF;">soc/n2186_s5/F</td>
</tr>
<tr>
<td>46.962</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>soc/n2183_s5/I3</td>
</tr>
<tr>
<td>47.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">soc/n2183_s5/F</td>
</tr>
<tr>
<td>48.826</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td>soc/n2181_s4/I2</td>
</tr>
<tr>
<td>49.452</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td style=" background: #97FFFF;">soc/n2181_s4/F</td>
</tr>
<tr>
<td>49.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td style=" font-weight:bold;">soc/pc_ir_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td>soc/pc_ir_29_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C5[2][A]</td>
<td>soc/pc_ir_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.327, 39.148%; route: 25.027, 53.461%; tC2Q: 3.460, 7.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.681</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.101</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>soc/n2195_s5/I2</td>
</tr>
<tr>
<td>43.727</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">soc/n2195_s5/F</td>
</tr>
<tr>
<td>45.049</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][A]</td>
<td>soc/n2192_s6/I0</td>
</tr>
<tr>
<td>46.148</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C5[3][A]</td>
<td style=" background: #97FFFF;">soc/n2192_s6/F</td>
</tr>
<tr>
<td>46.968</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td>soc/n2192_s4/I1</td>
</tr>
<tr>
<td>48.067</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td style=" background: #97FFFF;">soc/n2192_s4/F</td>
</tr>
<tr>
<td>48.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td style=" font-weight:bold;">soc/pc_ir_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td>soc/pc_ir_18_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[2][A]</td>
<td>soc/pc_ir_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.768, 39.112%; route: 24.201, 53.272%; tC2Q: 3.460, 7.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.681</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.101</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>soc/n2195_s5/I2</td>
</tr>
<tr>
<td>43.727</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">soc/n2195_s5/F</td>
</tr>
<tr>
<td>45.049</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][A]</td>
<td>soc/n2192_s6/I0</td>
</tr>
<tr>
<td>46.148</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C5[3][A]</td>
<td style=" background: #97FFFF;">soc/n2192_s6/F</td>
</tr>
<tr>
<td>46.968</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[0][A]</td>
<td>soc/n2187_s4/I0</td>
</tr>
<tr>
<td>48.000</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C4[0][A]</td>
<td style=" background: #97FFFF;">soc/n2187_s4/F</td>
</tr>
<tr>
<td>48.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[0][A]</td>
<td style=" font-weight:bold;">soc/pc_ir_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][A]</td>
<td>soc/pc_ir_23_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C4[0][A]</td>
<td>soc/pc_ir_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.701, 39.022%; route: 24.201, 53.351%; tC2Q: 3.460, 7.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.681</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.101</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>soc/n2195_s5/I2</td>
</tr>
<tr>
<td>43.727</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">soc/n2195_s5/F</td>
</tr>
<tr>
<td>45.049</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][A]</td>
<td>soc/n2192_s6/I0</td>
</tr>
<tr>
<td>46.110</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C5[3][A]</td>
<td style=" background: #97FFFF;">soc/n2192_s6/F</td>
</tr>
<tr>
<td>46.533</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>soc/n2189_s4/I0</td>
</tr>
<tr>
<td>47.565</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">soc/n2189_s4/F</td>
</tr>
<tr>
<td>47.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">soc/pc_ir_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>soc/pc_ir_21_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>soc/pc_ir_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.663, 39.315%; route: 23.804, 52.983%; tC2Q: 3.460, 7.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.681</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.101</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>soc/n2195_s5/I2</td>
</tr>
<tr>
<td>43.727</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">soc/n2195_s5/F</td>
</tr>
<tr>
<td>44.560</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td>soc/n2186_s5/I0</td>
</tr>
<tr>
<td>45.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C5[1][B]</td>
<td style=" background: #97FFFF;">soc/n2186_s5/F</td>
</tr>
<tr>
<td>46.478</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>soc/n2186_s4/I1</td>
</tr>
<tr>
<td>47.510</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">soc/n2186_s4/F</td>
</tr>
<tr>
<td>47.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">soc/pc_ir_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>soc/pc_ir_24_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>soc/pc_ir_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.701, 39.448%; route: 23.711, 52.841%; tC2Q: 3.460, 7.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.681</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.101</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>soc/n2195_s5/I2</td>
</tr>
<tr>
<td>43.727</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">soc/n2195_s5/F</td>
</tr>
<tr>
<td>44.560</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td>soc/n2186_s5/I0</td>
</tr>
<tr>
<td>45.659</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C5[1][B]</td>
<td style=" background: #97FFFF;">soc/n2186_s5/F</td>
</tr>
<tr>
<td>46.478</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>soc/n2184_s4/I2</td>
</tr>
<tr>
<td>47.510</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">soc/n2184_s4/F</td>
</tr>
<tr>
<td>47.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">soc/pc_ir_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>soc/pc_ir_26_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>soc/pc_ir_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.701, 39.448%; route: 23.711, 52.841%; tC2Q: 3.460, 7.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.681</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.101</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>soc/n2195_s5/I2</td>
</tr>
<tr>
<td>43.727</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">soc/n2195_s5/F</td>
</tr>
<tr>
<td>45.049</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>soc/n2188_s5/I1</td>
</tr>
<tr>
<td>46.148</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">soc/n2188_s5/F</td>
</tr>
<tr>
<td>46.153</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>soc/n2188_s4/I1</td>
</tr>
<tr>
<td>47.252</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">soc/n2188_s4/F</td>
</tr>
<tr>
<td>47.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">soc/pc_ir_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>soc/pc_ir_22_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>soc/pc_ir_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.768, 39.826%; route: 23.386, 52.419%; tC2Q: 3.460, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.681</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.101</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>soc/n2195_s5/I2</td>
</tr>
<tr>
<td>43.727</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">soc/n2195_s5/F</td>
</tr>
<tr>
<td>44.560</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][B]</td>
<td>soc/n2186_s5/I0</td>
</tr>
<tr>
<td>45.621</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C5[1][B]</td>
<td style=" background: #97FFFF;">soc/n2186_s5/F</td>
</tr>
<tr>
<td>46.041</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td>soc/n2185_s4/I1</td>
</tr>
<tr>
<td>47.073</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" background: #97FFFF;">soc/n2185_s4/F</td>
</tr>
<tr>
<td>47.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" font-weight:bold;">soc/pc_ir_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td>soc/pc_ir_25_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C6[2][B]</td>
<td>soc/pc_ir_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.663, 39.750%; route: 23.313, 52.464%; tC2Q: 3.460, 7.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/ram_0/instr_instr_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>41.249</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td>soc/pc_b_5_s1/I2</td>
</tr>
<tr>
<td>42.281</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C5[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_b_5_s1/F</td>
</tr>
<tr>
<td>47.019</td>
<td>4.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/instr_instr_0_5_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>soc/ram/ram_0/instr_instr_0_5_s/CLK</td>
</tr>
<tr>
<td>51.977</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>soc/ram/ram_0/instr_instr_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.351, 34.589%; route: 25.571, 57.615%; tC2Q: 3.460, 7.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/ram_0/instr_instr_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>41.249</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td>soc/pc_b_5_s1/I2</td>
</tr>
<tr>
<td>42.281</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C5[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_b_5_s1/F</td>
</tr>
<tr>
<td>47.019</td>
<td>4.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/instr_instr_0_4_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>soc/ram/ram_0/instr_instr_0_4_s/CLK</td>
</tr>
<tr>
<td>51.977</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>soc/ram/ram_0/instr_instr_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.351, 34.589%; route: 25.571, 57.615%; tC2Q: 3.460, 7.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/ram_0/instr_instr_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>41.249</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td>soc/pc_b_5_s1/I2</td>
</tr>
<tr>
<td>42.281</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C5[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_b_5_s1/F</td>
</tr>
<tr>
<td>46.849</td>
<td>4.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/instr_instr_0_3_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>soc/ram/ram_0/instr_instr_0_3_s/CLK</td>
</tr>
<tr>
<td>51.977</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>soc/ram/ram_0/instr_instr_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.351, 34.722%; route: 25.400, 57.452%; tC2Q: 3.460, 7.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/ram_0/instr_instr_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>41.249</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td>soc/pc_b_5_s1/I2</td>
</tr>
<tr>
<td>42.281</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C5[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_b_5_s1/F</td>
</tr>
<tr>
<td>46.685</td>
<td>4.404</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/instr_instr_0_2_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>soc/ram/ram_0/instr_instr_0_2_s/CLK</td>
</tr>
<tr>
<td>51.977</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>soc/ram/ram_0/instr_instr_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.351, 34.852%; route: 25.236, 57.293%; tC2Q: 3.460, 7.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.682</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.656</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[3][A]</td>
<td>soc/n2200_s7/I0</td>
</tr>
<tr>
<td>44.282</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C3[3][A]</td>
<td style=" background: #97FFFF;">soc/n2200_s7/F</td>
</tr>
<tr>
<td>45.114</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>soc/n2200_s4/I1</td>
</tr>
<tr>
<td>46.213</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" background: #97FFFF;">soc/n2200_s4/F</td>
</tr>
<tr>
<td>46.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">soc/pc_ir_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>soc/pc_ir_10_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>soc/pc_ir_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.670, 38.256%; route: 23.445, 53.804%; tC2Q: 3.460, 7.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.682</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.656</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[3][A]</td>
<td>soc/n2200_s7/I0</td>
</tr>
<tr>
<td>44.282</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C3[3][A]</td>
<td style=" background: #97FFFF;">soc/n2200_s7/F</td>
</tr>
<tr>
<td>44.298</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>soc/n2197_s7/I0</td>
</tr>
<tr>
<td>45.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C3[2][B]</td>
<td style=" background: #97FFFF;">soc/n2197_s7/F</td>
</tr>
<tr>
<td>45.131</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][B]</td>
<td>soc/n2197_s4/I1</td>
</tr>
<tr>
<td>46.163</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][B]</td>
<td style=" background: #97FFFF;">soc/n2197_s4/F</td>
</tr>
<tr>
<td>46.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][B]</td>
<td style=" font-weight:bold;">soc/pc_ir_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][B]</td>
<td>soc/pc_ir_13_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[1][B]</td>
<td>soc/pc_ir_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.425, 40.034%; route: 22.641, 52.017%; tC2Q: 3.460, 7.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.682</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.656</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[3][A]</td>
<td>soc/n2200_s7/I0</td>
</tr>
<tr>
<td>44.282</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C3[3][A]</td>
<td style=" background: #97FFFF;">soc/n2200_s7/F</td>
</tr>
<tr>
<td>44.298</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>soc/n2197_s7/I0</td>
</tr>
<tr>
<td>45.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C3[2][B]</td>
<td style=" background: #97FFFF;">soc/n2197_s7/F</td>
</tr>
<tr>
<td>45.131</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>soc/n2196_s4/I1</td>
</tr>
<tr>
<td>46.163</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td style=" background: #97FFFF;">soc/n2196_s4/F</td>
</tr>
<tr>
<td>46.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td style=" font-weight:bold;">soc/pc_ir_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>soc/pc_ir_14_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>soc/pc_ir_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.425, 40.034%; route: 22.641, 52.017%; tC2Q: 3.460, 7.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.681</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.101</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>soc/n2195_s5/I2</td>
</tr>
<tr>
<td>43.727</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">soc/n2195_s5/F</td>
</tr>
<tr>
<td>45.044</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>soc/n2191_s4/I1</td>
</tr>
<tr>
<td>46.143</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td style=" background: #97FFFF;">soc/n2191_s4/F</td>
</tr>
<tr>
<td>46.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">soc/pc_ir_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>soc/pc_ir_19_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>soc/pc_ir_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.669, 38.315%; route: 23.376, 53.732%; tC2Q: 3.460, 7.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.681</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.101</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>soc/n2195_s5/I2</td>
</tr>
<tr>
<td>43.727</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">soc/n2195_s5/F</td>
</tr>
<tr>
<td>45.044</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>soc/n2190_s4/I0</td>
</tr>
<tr>
<td>46.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">soc/n2190_s4/F</td>
</tr>
<tr>
<td>46.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">soc/pc_ir_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>soc/pc_ir_20_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>soc/pc_ir_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.602, 38.220%; route: 23.376, 53.815%; tC2Q: 3.460, 7.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>42.056</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>soc/n2203_s5/I1</td>
</tr>
<tr>
<td>42.681</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">soc/n2203_s5/F</td>
</tr>
<tr>
<td>43.101</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>soc/n2195_s5/I2</td>
</tr>
<tr>
<td>43.727</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">soc/n2195_s5/F</td>
</tr>
<tr>
<td>45.197</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>soc/n2195_s4/I1</td>
</tr>
<tr>
<td>46.019</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" background: #97FFFF;">soc/n2195_s4/F</td>
</tr>
<tr>
<td>46.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">soc/pc_ir_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>soc/pc_ir_15_s0/CLK</td>
</tr>
<tr>
<td>51.621</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>soc/pc_ir_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.392, 37.786%; route: 23.530, 54.239%; tC2Q: 3.460, 7.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/ram_0/instr_instr_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.125</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>soc/pc_nxt_8_s2/I2</td>
</tr>
<tr>
<td>37.157</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_8_s2/F</td>
</tr>
<tr>
<td>38.930</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>soc/pc_nxt_8_s0/I3</td>
</tr>
<tr>
<td>39.732</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C4[1][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_8_s0/F</td>
</tr>
<tr>
<td>40.155</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>soc/pc_b_8_s1/I2</td>
</tr>
<tr>
<td>41.187</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">soc/pc_b_8_s1/F</td>
</tr>
<tr>
<td>46.250</td>
<td>5.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/instr_instr_0_5_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>soc/ram/ram_0/instr_instr_0_5_s/CLK</td>
</tr>
<tr>
<td>51.977</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>soc/ram/ram_0/instr_instr_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.331, 35.153%; route: 24.821, 56.913%; tC2Q: 3.460, 7.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/ram_0/instr_instr_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.125</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>soc/pc_nxt_8_s2/I2</td>
</tr>
<tr>
<td>37.157</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_8_s2/F</td>
</tr>
<tr>
<td>38.930</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>soc/pc_nxt_8_s0/I3</td>
</tr>
<tr>
<td>39.732</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C4[1][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_8_s0/F</td>
</tr>
<tr>
<td>40.155</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>soc/pc_b_8_s1/I2</td>
</tr>
<tr>
<td>41.187</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">soc/pc_b_8_s1/F</td>
</tr>
<tr>
<td>46.250</td>
<td>5.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/instr_instr_0_4_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>soc/ram/ram_0/instr_instr_0_4_s/CLK</td>
</tr>
<tr>
<td>51.977</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>soc/ram/ram_0/instr_instr_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.331, 35.153%; route: 24.821, 56.913%; tC2Q: 3.460, 7.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/ram_0/instr_instr_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R28[3]</td>
<td>soc/ram/ram_0/data_2_data_2_0_3_s/CLK</td>
</tr>
<tr>
<td>6.098</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/data_2_data_2_0_3_s/DO[1]</td>
</tr>
<tr>
<td>8.361</td>
<td>2.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>soc/n251_s5/I0</td>
</tr>
<tr>
<td>9.163</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">soc/n251_s5/F</td>
</tr>
<tr>
<td>9.582</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>soc/n251_s1/I1</td>
</tr>
<tr>
<td>10.681</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>189</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">soc/n251_s1/F</td>
</tr>
<tr>
<td>12.661</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>soc/n246_s1/I0</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s1/F</td>
</tr>
<tr>
<td>16.211</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>soc/n246_s0/I2</td>
</tr>
<tr>
<td>16.837</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">soc/n246_s0/F</td>
</tr>
<tr>
<td>19.282</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>soc/n1363_s108/I0</td>
</tr>
<tr>
<td>20.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s108/F</td>
</tr>
<tr>
<td>21.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>soc/n1363_s86/I2</td>
</tr>
<tr>
<td>23.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s86/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>soc/n1363_s72/I3</td>
</tr>
<tr>
<td>24.665</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">soc/n1363_s72/F</td>
</tr>
<tr>
<td>25.084</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>soc/n1363_s67/I2</td>
</tr>
<tr>
<td>26.183</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s67/F</td>
</tr>
<tr>
<td>26.678</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>soc/n1363_s66/I0</td>
</tr>
<tr>
<td>27.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">soc/n1363_s66/F</td>
</tr>
<tr>
<td>28.644</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>soc/n1497_s64/I2</td>
</tr>
<tr>
<td>29.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">soc/n1497_s64/F</td>
</tr>
<tr>
<td>30.485</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>soc/n1662_s9/I0</td>
</tr>
<tr>
<td>31.517</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">soc/n1662_s9/F</td>
</tr>
<tr>
<td>32.338</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>soc/pc_nxt_31_s6/I2</td>
</tr>
<tr>
<td>33.160</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s6/F</td>
</tr>
<tr>
<td>33.992</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>soc/pc_nxt_31_s2/I1</td>
</tr>
<tr>
<td>35.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_31_s2/F</td>
</tr>
<tr>
<td>36.465</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>soc/pc_nxt_5_s1/I2</td>
</tr>
<tr>
<td>37.287</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s1/F</td>
</tr>
<tr>
<td>38.911</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>soc/pc_nxt_5_s0/I2</td>
</tr>
<tr>
<td>39.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_5_s0/F</td>
</tr>
<tr>
<td>41.249</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td>soc/pc_b_5_s1/I2</td>
</tr>
<tr>
<td>42.281</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C5[2][B]</td>
<td style=" background: #97FFFF;">soc/pc_b_5_s1/F</td>
</tr>
<tr>
<td>46.189</td>
<td>3.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">soc/ram/ram_0/instr_instr_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>52.021</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>soc/ram/ram_0/instr_instr_0_0_s/CLK</td>
</tr>
<tr>
<td>51.977</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>soc/ram/ram_0/instr_instr_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>49.383</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.351, 35.248%; route: 24.740, 56.807%; tC2Q: 3.460, 7.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uartrx/bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uartrx/bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td>soc/ram/uartrx/bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C4[1][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_counter_2_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td>soc/ram/uartrx/n261_s14/I3</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">soc/ram/uartrx/n261_s14/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td>soc/ram/uartrx/bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C4[1][A]</td>
<td>soc/ram/uartrx/bit_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uartrx/bit_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uartrx/bit_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>soc/ram/uartrx/bit_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C3[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_counter_4_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>soc/ram/uartrx/n259_s13/I2</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td style=" background: #97FFFF;">soc/ram/uartrx/n259_s13/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>soc/ram/uartrx/bit_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>soc/ram/uartrx/bit_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uartrx/bit_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uartrx/bit_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>soc/ram/uartrx/bit_counter_6_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C4[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_counter_6_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>soc/ram/uartrx/n257_s12/I3</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td style=" background: #97FFFF;">soc/ram/uartrx/n257_s12/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>soc/ram/uartrx/bit_counter_6_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>soc/ram/uartrx/bit_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uartrx/bit_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uartrx/bit_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>soc/ram/uartrx/bit_counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C5[1][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_counter_7_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>soc/ram/uartrx/n256_s12/I3</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td style=" background: #97FFFF;">soc/ram/uartrx/n256_s12/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>soc/ram/uartrx/bit_counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>soc/ram/uartrx/bit_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uarttx/bit_time_counter_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uarttx/bit_time_counter_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>soc/ram/uarttx/bit_time_counter_1_s2/CLK</td>
</tr>
<tr>
<td>27.614</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R24C5[1][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_1_s2/Q</td>
</tr>
<tr>
<td>27.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>soc/ram/uarttx/n367_s12/I3</td>
</tr>
<tr>
<td>27.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" background: #97FFFF;">soc/ram/uarttx/n367_s12/F</td>
</tr>
<tr>
<td>27.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>soc/ram/uarttx/bit_time_counter_1_s2/CLK</td>
</tr>
<tr>
<td>27.281</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C5[1][A]</td>
<td>soc/ram/uarttx/bit_time_counter_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uarttx/bit_time_counter_17_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uarttx/bit_time_counter_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>soc/ram/uarttx/bit_time_counter_17_s2/CLK</td>
</tr>
<tr>
<td>27.614</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R21C5[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_17_s2/Q</td>
</tr>
<tr>
<td>27.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>soc/ram/uarttx/n335_s12/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td style=" background: #97FFFF;">soc/ram/uarttx/n335_s12/F</td>
</tr>
<tr>
<td>27.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_17_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>soc/ram/uarttx/bit_time_counter_17_s2/CLK</td>
</tr>
<tr>
<td>27.281</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>soc/ram/uarttx/bit_time_counter_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uarttx/bit_time_counter_27_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uarttx/bit_time_counter_27_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>soc/ram/uarttx/bit_time_counter_27_s2/CLK</td>
</tr>
<tr>
<td>27.614</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R24C7[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_27_s2/Q</td>
</tr>
<tr>
<td>27.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>soc/ram/uarttx/n315_s12/I3</td>
</tr>
<tr>
<td>27.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td style=" background: #97FFFF;">soc/ram/uarttx/n315_s12/F</td>
</tr>
<tr>
<td>27.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_27_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>soc/ram/uarttx/bit_time_counter_27_s2/CLK</td>
</tr>
<tr>
<td>27.281</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>soc/ram/uarttx/bit_time_counter_27_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uartrx/bit_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uartrx/bit_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>soc/ram/uartrx/bit_counter_1_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C4[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>soc/ram/uartrx/n262_s12/I1</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">soc/ram/uartrx/n262_s12/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>soc/ram/uartrx/bit_counter_1_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>soc/ram/uartrx/bit_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uartrx/bit_counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uartrx/bit_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>soc/ram/uartrx/bit_counter_11_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C4[1][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_counter_11_s0/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>soc/ram/uartrx/n252_s16/I3</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td style=" background: #97FFFF;">soc/ram/uartrx/n252_s16/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>soc/ram/uartrx/bit_counter_11_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>soc/ram/uartrx/bit_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uartrx/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uartrx/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>soc/ram/uartrx/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C5[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>soc/ram/uartrx/n265_s11/I0</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">soc/ram/uartrx/n265_s11/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>soc/ram/uartrx/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>soc/ram/uartrx/bit_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uartrx/bit_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uartrx/bit_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>soc/ram/uartrx/bit_count_3_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C5[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_count_3_s0/Q</td>
</tr>
<tr>
<td>2.915</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>soc/ram/uartrx/n264_s11/I3</td>
</tr>
<tr>
<td>3.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">soc/ram/uartrx/n264_s11/F</td>
</tr>
<tr>
<td>3.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>soc/ram/uartrx/bit_count_3_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>soc/ram/uartrx/bit_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uarttx/bit_time_counter_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uarttx/bit_time_counter_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[1][A]</td>
<td>soc/ram/uarttx/bit_time_counter_3_s2/CLK</td>
</tr>
<tr>
<td>27.614</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R25C6[1][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_3_s2/Q</td>
</tr>
<tr>
<td>27.618</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[1][A]</td>
<td>soc/ram/uarttx/n363_s12/I0</td>
</tr>
<tr>
<td>27.990</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C6[1][A]</td>
<td style=" background: #97FFFF;">soc/ram/uarttx/n363_s12/F</td>
</tr>
<tr>
<td>27.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[1][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[1][A]</td>
<td>soc/ram/uarttx/bit_time_counter_3_s2/CLK</td>
</tr>
<tr>
<td>27.281</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C6[1][A]</td>
<td>soc/ram/uarttx/bit_time_counter_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uarttx/bit_time_counter_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uarttx/bit_time_counter_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>soc/ram/uarttx/bit_time_counter_4_s2/CLK</td>
</tr>
<tr>
<td>27.614</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_4_s2/Q</td>
</tr>
<tr>
<td>27.618</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>soc/ram/uarttx/n361_s12/I2</td>
</tr>
<tr>
<td>27.990</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" background: #97FFFF;">soc/ram/uarttx/n361_s12/F</td>
</tr>
<tr>
<td>27.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>soc/ram/uarttx/bit_time_counter_4_s2/CLK</td>
</tr>
<tr>
<td>27.281</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>soc/ram/uarttx/bit_time_counter_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uartrx/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uartrx/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>soc/ram/uartrx/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C5[1][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>2.917</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>soc/ram/uartrx/n267_s10/I0</td>
</tr>
<tr>
<td>3.289</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">soc/ram/uartrx/n267_s10/F</td>
</tr>
<tr>
<td>3.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>soc/ram/uartrx/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>soc/ram/uartrx/bit_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uarttx/bit_time_counter_11_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uarttx/bit_time_counter_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>soc/ram/uarttx/bit_time_counter_11_s2/CLK</td>
</tr>
<tr>
<td>27.614</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R23C6[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_11_s2/Q</td>
</tr>
<tr>
<td>27.619</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>soc/ram/uarttx/n347_s16/I2</td>
</tr>
<tr>
<td>27.991</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td style=" background: #97FFFF;">soc/ram/uarttx/n347_s16/F</td>
</tr>
<tr>
<td>27.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>soc/ram/uarttx/bit_time_counter_11_s2/CLK</td>
</tr>
<tr>
<td>27.281</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>soc/ram/uarttx/bit_time_counter_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uarttx/bit_count_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uarttx/bit_count_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td>soc/ram/uarttx/bit_count_1_s2/CLK</td>
</tr>
<tr>
<td>27.614</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R26C6[1][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_count_1_s2/Q</td>
</tr>
<tr>
<td>27.619</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td>soc/ram/uarttx/n382_s8/I1</td>
</tr>
<tr>
<td>27.991</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td style=" background: #97FFFF;">soc/ram/uarttx/n382_s8/F</td>
</tr>
<tr>
<td>27.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_count_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td>soc/ram/uarttx/bit_count_1_s2/CLK</td>
</tr>
<tr>
<td>27.281</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C6[1][A]</td>
<td>soc/ram/uarttx/bit_count_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uartrx/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uartrx/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>soc/ram/uartrx/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/state_1_s1/Q</td>
</tr>
<tr>
<td>2.918</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>soc/ram/uartrx/n250_s15/I2</td>
</tr>
<tr>
<td>3.290</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">soc/ram/uartrx/n250_s15/F</td>
</tr>
<tr>
<td>3.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>soc/ram/uartrx/state_1_s1/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>soc/ram/uartrx/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uartrx/bit_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uartrx/bit_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[2][A]</td>
<td>soc/ram/uartrx/bit_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C3[2][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_counter_3_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[2][A]</td>
<td>soc/ram/uartrx/n260_s13/I3</td>
</tr>
<tr>
<td>3.470</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C3[2][A]</td>
<td style=" background: #97FFFF;">soc/ram/uartrx/n260_s13/F</td>
</tr>
<tr>
<td>3.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[2][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[2][A]</td>
<td>soc/ram/uartrx/bit_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C3[2][A]</td>
<td>soc/ram/uartrx/bit_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uarttx/bsy_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uarttx/bsy_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C7[2][A]</td>
<td>soc/ram/uarttx/bsy_s6/CLK</td>
</tr>
<tr>
<td>27.614</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R23C7[2][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bsy_s6/Q</td>
</tr>
<tr>
<td>27.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7[2][A]</td>
<td>soc/ram/uarttx/n305_s10/I3</td>
</tr>
<tr>
<td>28.172</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C7[2][A]</td>
<td style=" background: #97FFFF;">soc/ram/uarttx/n305_s10/F</td>
</tr>
<tr>
<td>28.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7[2][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bsy_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C7[2][A]</td>
<td>soc/ram/uarttx/bsy_s6/CLK</td>
</tr>
<tr>
<td>27.281</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C7[2][A]</td>
<td>soc/ram/uarttx/bsy_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uarttx/bit_time_counter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uarttx/bit_time_counter_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>soc/ram/uarttx/bit_time_counter_0_s2/CLK</td>
</tr>
<tr>
<td>27.614</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R26C6[2][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_0_s2/Q</td>
</tr>
<tr>
<td>27.618</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>soc/ram/uarttx/n369_s13/I3</td>
</tr>
<tr>
<td>28.174</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" background: #97FFFF;">soc/ram/uarttx/n369_s13/F</td>
</tr>
<tr>
<td>28.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>soc/ram/uarttx/bit_time_counter_0_s2/CLK</td>
</tr>
<tr>
<td>27.281</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>soc/ram/uarttx/bit_time_counter_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uarttx/bit_time_counter_30_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uarttx/bit_time_counter_30_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[2][A]</td>
<td>soc/ram/uarttx/bit_time_counter_30_s2/CLK</td>
</tr>
<tr>
<td>27.614</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R20C6[2][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_30_s2/Q</td>
</tr>
<tr>
<td>27.618</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C6[2][A]</td>
<td>soc/ram/uarttx/n309_s12/I3</td>
</tr>
<tr>
<td>28.174</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C6[2][A]</td>
<td style=" background: #97FFFF;">soc/ram/uarttx/n309_s12/F</td>
</tr>
<tr>
<td>28.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C6[2][A]</td>
<td style=" font-weight:bold;">soc/ram/uarttx/bit_time_counter_30_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.281</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[2][A]</td>
<td>soc/ram/uarttx/bit_time_counter_30_s2/CLK</td>
</tr>
<tr>
<td>27.281</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C6[2][A]</td>
<td>soc/ram/uarttx/bit_time_counter_30_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>soc/pc_2_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">soc/pc_2_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>soc/pc_nxt_2_s2/I1</td>
</tr>
<tr>
<td>3.475</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_2_s2/F</td>
</tr>
<tr>
<td>3.475</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">soc/pc_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>soc/pc_2_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>soc/pc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.025%; route: 0.007, 0.790%; tC2Q: 0.333, 37.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uartrx/data_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uartrx_data_read_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>soc/ram/uartrx/data_3_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/data_3_s1/Q</td>
</tr>
<tr>
<td>3.143</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>soc/ram/n483_s2/I0</td>
</tr>
<tr>
<td>3.515</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" background: #97FFFF;">soc/ram/n483_s2/F</td>
</tr>
<tr>
<td>3.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx_data_read_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>soc/ram/uartrx_data_read_3_s1/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>soc/ram/uartrx_data_read_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.719%; route: 0.231, 24.691%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/pc_ir_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>soc/pc_0_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">soc/pc_0_s0/Q</td>
</tr>
<tr>
<td>3.153</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>soc/pc_nxt_0_s1/I2</td>
</tr>
<tr>
<td>3.525</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">soc/pc_nxt_0_s1/F</td>
</tr>
<tr>
<td>3.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">soc/pc_ir_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>soc/pc_ir_0_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>soc/pc_ir_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.289%; route: 0.242, 25.507%; tC2Q: 0.333, 35.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc/ram/uartrx/state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>soc/ram/uartrx/bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td>soc/ram/uartrx/state_0_s1/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R17C4[2][A]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/state_0_s1/Q</td>
</tr>
<tr>
<td>3.155</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td>soc/ram/uartrx/n263_s15/I3</td>
</tr>
<tr>
<td>3.527</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">soc/ram/uartrx/n263_s15/F</td>
</tr>
<tr>
<td>3.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" font-weight:bold;">soc/ram/uartrx/bit_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>1264</td>
<td>PLL_R</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td>soc/ram/uartrx/bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C4[0][B]</td>
<td>soc/ram/uartrx/bit_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.207%; route: 0.243, 25.661%; tC2Q: 0.333, 35.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.363</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.613</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>soc/pc_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>soc/pc_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.961</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>soc/pc_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.363</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.613</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>soc/pc_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>soc/pc_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.961</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>soc/pc_28_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.363</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.613</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>soc/pc_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>soc/pc_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.961</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>soc/pc_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.363</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.613</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>soc/pc_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>soc/pc_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.961</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>soc/pc_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.363</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.613</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>soc/pc_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>soc/pc_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.961</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>soc/pc_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.363</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.613</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>soc/pc_ir_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>soc/pc_ir_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.961</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>soc/pc_ir_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.363</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.613</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>soc/regs/mem_mem_RAMREG_1_G[23]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>soc/regs/mem_mem_RAMREG_1_G[23]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.961</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>soc/regs/mem_mem_RAMREG_1_G[23]_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.363</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.613</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>soc/regs/mem_mem_RAMREG_5_G[23]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>soc/regs/mem_mem_RAMREG_5_G[23]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.961</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>soc/regs/mem_mem_RAMREG_5_G[23]_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.363</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.613</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>soc/regs/mem_mem_RAMREG_13_G[23]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>soc/regs/mem_mem_RAMREG_13_G[23]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.961</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>soc/regs/mem_mem_RAMREG_13_G[23]_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>23.363</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>24.613</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>soc/regs/mem_mem_RAMREG_29_G[23]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.085</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.348</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>soc/regs/mem_mem_RAMREG_29_G[23]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>51.777</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>clk_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>51.961</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>soc/regs/mem_mem_RAMREG_29_G[23]_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1264</td>
<td>soc_clk</td>
<td>1.768</td>
<td>0.262</td>
</tr>
<tr>
<td>567</td>
<td>soc/ir[24]</td>
<td>3.225</td>
<td>7.020</td>
</tr>
<tr>
<td>517</td>
<td>soc/ir[19]</td>
<td>4.172</td>
<td>7.483</td>
</tr>
<tr>
<td>344</td>
<td>soc/ir[23]</td>
<td>3.686</td>
<td>8.780</td>
</tr>
<tr>
<td>261</td>
<td>soc/ir[18]</td>
<td>4.283</td>
<td>8.118</td>
</tr>
<tr>
<td>218</td>
<td>soc/ir[22]</td>
<td>2.989</td>
<td>8.690</td>
</tr>
<tr>
<td>189</td>
<td>soc/n251_4</td>
<td>1.768</td>
<td>7.835</td>
</tr>
<tr>
<td>180</td>
<td>soc/ir[12]</td>
<td>24.969</td>
<td>5.369</td>
</tr>
<tr>
<td>153</td>
<td>soc/ir[21]</td>
<td>3.018</td>
<td>8.964</td>
</tr>
<tr>
<td>133</td>
<td>soc/ir[17]</td>
<td>4.590</td>
<td>7.330</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C41</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C38</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C39</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
