project -fileorder "C:/lscc/diamond/3.9_x64/cae_library/synthesis/vhdl/xp2.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/tonegen.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/cpu/alu.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/cpu/bptrace.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/cpu/defs_mi32.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/cpu/defs_rv32.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/cpu/loadalign.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/cpu/mul_dsp.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/cpu/reg1w2r.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/soc/sio.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/soc/gpio.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/soc/timer.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/soc/bootloader/defs_bootblock.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/cpu/defs_f32c.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/cpu/debug.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/cpu/idecode_mi32.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/cpu/idecode_rv32.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/cpu/shift.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/cpu/pipeline.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/soc/bootloader/boot_rom_mi32el.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/soc/bootloader/boot_sio_mi32eb.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/soc/bootloader/boot_sio_mi32el.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/soc/bootloader/boot_sio_rv32el.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/soc/bram.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/soc/f32c_soc_glue.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/soc/pll_xp2_25m.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/soc/clkgen.vhd" "D:/Ivan/Faks/1.\ Semestar/DigLog/LV6/soc/arduino.vhd" 