vendor_name = ModelSim
source_file = 1, E:/project/FPGA/ip_test/simulation/modelsim/demo.vt
source_file = 1, E:/project/FPGA/ip_test/demo.v
source_file = 1, E:/project/FPGA/ip_test/ip_cores/ip_pll/ip_pll.qip
source_file = 1, E:/project/FPGA/ip_test/ip_cores/ip_pll/ip_pll.v
source_file = 1, E:/project/FPGA/ip_test/ip_cores/ip_rom/demo.mif
source_file = 1, E:/project/FPGA/ip_test/ip_cores/ip_rom/ip_rom.qip
source_file = 1, E:/project/FPGA/ip_test/ip_cores/ip_rom/ip_rom.v
source_file = 1, E:/project/FPGA/ip_test/db/demo.cbx.xml
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, E:/project/FPGA/ip_test/db/altsyncram_gj71.tdf
source_file = 1, demo.mif
design_name = demo
instance = comp, \clk~I , clk, demo, 1
instance = comp, \ip_pll_one|altpll_component|pll , ip_pll_one|altpll_component|pll, demo, 1
instance = comp, \ip_pll_one|altpll_component|_clk0~clkctrl_e_c0_clk , ip_pll_one|altpll_component|_clk0~clkctrl_e_c0_clk, demo, 1
instance = comp, \ip_pll_one|altpll_component|_clk1~clkctrl , ip_pll_one|altpll_component|_clk1~clkctrl, demo, 1
instance = comp, \ip_pll_one|altpll_component|_clk2~clkctrl , ip_pll_one|altpll_component|_clk2~clkctrl, demo, 1
instance = comp, \ip_pll_one|altpll_component|_clk0~clkctrl , ip_pll_one|altpll_component|_clk0~clkctrl, demo, 1
instance = comp, \addr[0]~I , addr[0], demo, 1
instance = comp, \addr[1]~I , addr[1], demo, 1
instance = comp, \addr[2]~I , addr[2], demo, 1
instance = comp, \addr[3]~I , addr[3], demo, 1
instance = comp, \addr[4]~I , addr[4], demo, 1
instance = comp, \addr[5]~I , addr[5], demo, 1
instance = comp, \addr[6]~I , addr[6], demo, 1
instance = comp, \addr[7]~I , addr[7], demo, 1
instance = comp, \ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0 , ip_rom_inst|altsyncram_component|auto_generated|ram_block1a0, demo, 1
instance = comp, \c_locked~I , c_locked, demo, 1
instance = comp, \c0_clk~I , c0_clk, demo, 1
instance = comp, \c1_clk~I , c1_clk, demo, 1
instance = comp, \c2_clk~I , c2_clk, demo, 1
instance = comp, \data[0]~I , data[0], demo, 1
instance = comp, \data[1]~I , data[1], demo, 1
instance = comp, \data[2]~I , data[2], demo, 1
instance = comp, \data[3]~I , data[3], demo, 1
instance = comp, \data[4]~I , data[4], demo, 1
instance = comp, \data[5]~I , data[5], demo, 1
instance = comp, \data[6]~I , data[6], demo, 1
instance = comp, \data[7]~I , data[7], demo, 1
