Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Apr 17 10:03:15 2025
| Host         : PC-075 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    41          
TIMING-18  Warning           Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (41)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (123)
5. checking no_input_delay (8)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (41)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: embedded_kcpsm6_i/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: embedded_kcpsm6_i/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (123)
--------------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.585        0.000                      0                  763        0.070        0.000                      0                  763        8.750        0.000                       0                   307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                10.585        0.000                      0                  763        0.070        0.000                      0                  763        8.750        0.000                       0                   307  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       10.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.585ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_ref_4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 3.320ns (37.851%)  route 5.451ns (62.149%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.806     9.610    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.760 r  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.243    11.003    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.356    11.359 r  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=43, routed)          1.927    13.286    embedded_kcpsm6_i/processor/port_id[4]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.360    13.646 r  embedded_kcpsm6_i/processor/pwm_ref_4[7]_i_1/O
                         net (fo=8, routed)           0.476    14.122    pwm_ref_4
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.563    24.921    CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[0]/C
                         clock pessimism              0.276    25.197    
                         clock uncertainty           -0.061    25.136    
    SLICE_X39Y50         FDRE (Setup_fdre_C_CE)      -0.429    24.707    pwm_ref_4_reg[0]
  -------------------------------------------------------------------
                         required time                         24.707    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                 10.585    

Slack (MET) :             10.585ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_ref_4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 3.320ns (37.851%)  route 5.451ns (62.149%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.806     9.610    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.760 r  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.243    11.003    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.356    11.359 r  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=43, routed)          1.927    13.286    embedded_kcpsm6_i/processor/port_id[4]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.360    13.646 r  embedded_kcpsm6_i/processor/pwm_ref_4[7]_i_1/O
                         net (fo=8, routed)           0.476    14.122    pwm_ref_4
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.563    24.921    CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[1]/C
                         clock pessimism              0.276    25.197    
                         clock uncertainty           -0.061    25.136    
    SLICE_X39Y50         FDRE (Setup_fdre_C_CE)      -0.429    24.707    pwm_ref_4_reg[1]
  -------------------------------------------------------------------
                         required time                         24.707    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                 10.585    

Slack (MET) :             10.585ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_ref_4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 3.320ns (37.851%)  route 5.451ns (62.149%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.806     9.610    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.760 r  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.243    11.003    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.356    11.359 r  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=43, routed)          1.927    13.286    embedded_kcpsm6_i/processor/port_id[4]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.360    13.646 r  embedded_kcpsm6_i/processor/pwm_ref_4[7]_i_1/O
                         net (fo=8, routed)           0.476    14.122    pwm_ref_4
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.563    24.921    CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[2]/C
                         clock pessimism              0.276    25.197    
                         clock uncertainty           -0.061    25.136    
    SLICE_X39Y50         FDRE (Setup_fdre_C_CE)      -0.429    24.707    pwm_ref_4_reg[2]
  -------------------------------------------------------------------
                         required time                         24.707    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                 10.585    

Slack (MET) :             10.585ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_ref_4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 3.320ns (37.851%)  route 5.451ns (62.149%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.806     9.610    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.760 r  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.243    11.003    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.356    11.359 r  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=43, routed)          1.927    13.286    embedded_kcpsm6_i/processor/port_id[4]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.360    13.646 r  embedded_kcpsm6_i/processor/pwm_ref_4[7]_i_1/O
                         net (fo=8, routed)           0.476    14.122    pwm_ref_4
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.563    24.921    CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[3]/C
                         clock pessimism              0.276    25.197    
                         clock uncertainty           -0.061    25.136    
    SLICE_X39Y50         FDRE (Setup_fdre_C_CE)      -0.429    24.707    pwm_ref_4_reg[3]
  -------------------------------------------------------------------
                         required time                         24.707    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                 10.585    

Slack (MET) :             10.585ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_ref_4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 3.320ns (37.851%)  route 5.451ns (62.149%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.806     9.610    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.760 r  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.243    11.003    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.356    11.359 r  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=43, routed)          1.927    13.286    embedded_kcpsm6_i/processor/port_id[4]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.360    13.646 r  embedded_kcpsm6_i/processor/pwm_ref_4[7]_i_1/O
                         net (fo=8, routed)           0.476    14.122    pwm_ref_4
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.563    24.921    CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[4]/C
                         clock pessimism              0.276    25.197    
                         clock uncertainty           -0.061    25.136    
    SLICE_X39Y50         FDRE (Setup_fdre_C_CE)      -0.429    24.707    pwm_ref_4_reg[4]
  -------------------------------------------------------------------
                         required time                         24.707    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                 10.585    

Slack (MET) :             10.585ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_ref_4_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 3.320ns (37.851%)  route 5.451ns (62.149%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.806     9.610    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.760 r  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.243    11.003    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.356    11.359 r  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=43, routed)          1.927    13.286    embedded_kcpsm6_i/processor/port_id[4]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.360    13.646 r  embedded_kcpsm6_i/processor/pwm_ref_4[7]_i_1/O
                         net (fo=8, routed)           0.476    14.122    pwm_ref_4
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.563    24.921    CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[5]/C
                         clock pessimism              0.276    25.197    
                         clock uncertainty           -0.061    25.136    
    SLICE_X39Y50         FDRE (Setup_fdre_C_CE)      -0.429    24.707    pwm_ref_4_reg[5]
  -------------------------------------------------------------------
                         required time                         24.707    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                 10.585    

Slack (MET) :             10.585ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_ref_4_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 3.320ns (37.851%)  route 5.451ns (62.149%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.806     9.610    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.760 r  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.243    11.003    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.356    11.359 r  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=43, routed)          1.927    13.286    embedded_kcpsm6_i/processor/port_id[4]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.360    13.646 r  embedded_kcpsm6_i/processor/pwm_ref_4[7]_i_1/O
                         net (fo=8, routed)           0.476    14.122    pwm_ref_4
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.563    24.921    CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[6]/C
                         clock pessimism              0.276    25.197    
                         clock uncertainty           -0.061    25.136    
    SLICE_X39Y50         FDRE (Setup_fdre_C_CE)      -0.429    24.707    pwm_ref_4_reg[6]
  -------------------------------------------------------------------
                         required time                         24.707    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                 10.585    

Slack (MET) :             10.585ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_ref_4_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 3.320ns (37.851%)  route 5.451ns (62.149%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.806     9.610    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.760 r  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.243    11.003    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.356    11.359 r  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=43, routed)          1.927    13.286    embedded_kcpsm6_i/processor/port_id[4]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.360    13.646 r  embedded_kcpsm6_i/processor/pwm_ref_4[7]_i_1/O
                         net (fo=8, routed)           0.476    14.122    pwm_ref_4
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.563    24.921    CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  pwm_ref_4_reg[7]/C
                         clock pessimism              0.276    25.197    
                         clock uncertainty           -0.061    25.136    
    SLICE_X39Y50         FDRE (Setup_fdre_C_CE)      -0.429    24.707    pwm_ref_4_reg[7]
  -------------------------------------------------------------------
                         required time                         24.707    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                 10.585    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 3.318ns (38.333%)  route 5.338ns (61.667%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 24.922 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.806     9.610    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.760 r  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.243    11.003    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.356    11.359 r  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=43, routed)          1.937    13.296    embedded_kcpsm6_i/processor/port_id[4]
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.358    13.654 r  embedded_kcpsm6_i/processor/uart_data[7]_i_1/O
                         net (fo=8, routed)           0.353    14.006    uart_data
    SLICE_X40Y51         FDRE                                         r  uart_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.564    24.922    CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  uart_data_reg[0]/C
                         clock pessimism              0.276    25.198    
                         clock uncertainty           -0.061    25.137    
    SLICE_X40Y51         FDRE (Setup_fdre_C_CE)      -0.409    24.728    uart_data_reg[0]
  -------------------------------------------------------------------
                         required time                         24.728    
                         arrival time                         -14.006    
  -------------------------------------------------------------------
                         slack                                 10.721    

Slack (MET) :             10.721ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 3.318ns (38.333%)  route 5.338ns (61.667%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 24.922 - 20.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.716     5.351    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.805 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.806     9.610    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y41         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.760 r  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.243    11.003    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.356    11.359 r  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=43, routed)          1.937    13.296    embedded_kcpsm6_i/processor/port_id[4]
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.358    13.654 r  embedded_kcpsm6_i/processor/uart_data[7]_i_1/O
                         net (fo=8, routed)           0.353    14.006    uart_data
    SLICE_X40Y51         FDRE                                         r  uart_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.564    24.922    CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  uart_data_reg[1]/C
                         clock pessimism              0.276    25.198    
                         clock uncertainty           -0.061    25.137    
    SLICE_X40Y51         FDRE (Setup_fdre_C_CE)      -0.409    24.728    uart_data_reg[1]
  -------------------------------------------------------------------
                         required time                         24.728    
                         arrival time                         -14.006    
  -------------------------------------------------------------------
                         slack                                 10.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.920%)  route 0.252ns (64.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.564     1.442    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.252     1.835    embedded_kcpsm6_i/processor/stack_ram_high/ADDRD0
    SLICE_X34Y42         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.833     1.958    embedded_kcpsm6_i/processor/stack_ram_high/WCLK
    SLICE_X34Y42         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.503     1.455    
    SLICE_X34Y42         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.765    embedded_kcpsm6_i/processor/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.920%)  route 0.252ns (64.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.564     1.442    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.252     1.835    embedded_kcpsm6_i/processor/stack_ram_high/ADDRD0
    SLICE_X34Y42         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.833     1.958    embedded_kcpsm6_i/processor/stack_ram_high/WCLK
    SLICE_X34Y42         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMA_D1/CLK
                         clock pessimism             -0.503     1.455    
    SLICE_X34Y42         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.765    embedded_kcpsm6_i/processor/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.920%)  route 0.252ns (64.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.564     1.442    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.252     1.835    embedded_kcpsm6_i/processor/stack_ram_high/ADDRD0
    SLICE_X34Y42         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.833     1.958    embedded_kcpsm6_i/processor/stack_ram_high/WCLK
    SLICE_X34Y42         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.503     1.455    
    SLICE_X34Y42         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.765    embedded_kcpsm6_i/processor/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.920%)  route 0.252ns (64.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.564     1.442    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.252     1.835    embedded_kcpsm6_i/processor/stack_ram_high/ADDRD0
    SLICE_X34Y42         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.833     1.958    embedded_kcpsm6_i/processor/stack_ram_high/WCLK
    SLICE_X34Y42         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMB_D1/CLK
                         clock pessimism             -0.503     1.455    
    SLICE_X34Y42         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.765    embedded_kcpsm6_i/processor/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_high/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.920%)  route 0.252ns (64.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.564     1.442    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.252     1.835    embedded_kcpsm6_i/processor/stack_ram_high/ADDRD0
    SLICE_X34Y42         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.833     1.958    embedded_kcpsm6_i/processor/stack_ram_high/WCLK
    SLICE_X34Y42         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.503     1.455    
    SLICE_X34Y42         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.765    embedded_kcpsm6_i/processor/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_high/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.920%)  route 0.252ns (64.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.564     1.442    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.252     1.835    embedded_kcpsm6_i/processor/stack_ram_high/ADDRD0
    SLICE_X34Y42         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.833     1.958    embedded_kcpsm6_i/processor/stack_ram_high/WCLK
    SLICE_X34Y42         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.503     1.455    
    SLICE_X34Y42         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.765    embedded_kcpsm6_i/processor/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_high/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.920%)  route 0.252ns (64.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.564     1.442    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.252     1.835    embedded_kcpsm6_i/processor/stack_ram_high/ADDRD0
    SLICE_X34Y42         RAMS32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.833     1.958    embedded_kcpsm6_i/processor/stack_ram_high/WCLK
    SLICE_X34Y42         RAMS32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.503     1.455    
    SLICE_X34Y42         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.765    embedded_kcpsm6_i/processor/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_high/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.920%)  route 0.252ns (64.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.564     1.442    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.252     1.835    embedded_kcpsm6_i/processor/stack_ram_high/ADDRD0
    SLICE_X34Y42         RAMS32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.833     1.958    embedded_kcpsm6_i/processor/stack_ram_high/WCLK
    SLICE_X34Y42         RAMS32                                       r  embedded_kcpsm6_i/processor/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.503     1.455    
    SLICE_X34Y42         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.765    embedded_kcpsm6_i/processor/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/upper_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.282%)  route 0.164ns (53.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.591     1.469    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  embedded_kcpsm6_i/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  embedded_kcpsm6_i/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.164     1.774    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRD4
    SLICE_X38Y41         RAMD32                                       r  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.860     1.985    embedded_kcpsm6_i/processor/upper_reg_banks/WCLK
    SLICE_X38Y41         RAMD32                                       r  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA/CLK
                         clock pessimism             -0.500     1.485    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.685    embedded_kcpsm6_i/processor/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/upper_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.282%)  route 0.164ns (53.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.591     1.469    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  embedded_kcpsm6_i/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  embedded_kcpsm6_i/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.164     1.774    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRD4
    SLICE_X38Y41         RAMD32                                       r  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.860     1.985    embedded_kcpsm6_i/processor/upper_reg_banks/WCLK
    SLICE_X38Y41         RAMD32                                       r  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA_D1/CLK
                         clock pessimism             -0.500     1.485    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.685    embedded_kcpsm6_i/processor/upper_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8     embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_h/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7     embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y48    dig_1_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y48    dig_1_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y48    dig_1_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y48    dig_1_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y47    dig_2_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y47    dig_2_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y47    dig_2_reg_reg[2]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y42    embedded_kcpsm6_i/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y42    embedded_kcpsm6_i/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y41    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y42    embedded_kcpsm6_i/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y42    embedded_kcpsm6_i/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK



