+incdir+../../../../bench/verilog
+incdir+../../../../dbg/bench/verilog/pu/or1k/wb/debug/jtag_vpi
+incdir+../../../../dbg/rtl/verilog/pu/or1k/wb/pkg
+incdir+../../../../msi/rtl/verilog/wb/pkg
+incdir+../../../../msi/rtl/verilog/wb/core
+incdir+../../../../rtl/verilog/core
+incdir+../../../../rtl/verilog/pu
+incdir+../../../../uart/rtl/verilog/wb/pkg
../../../../bench/verilog/mor1kx_monitor.v
../../../../bench/verilog/or1k_testbench.v
../../../../bench/verilog/vlog_functions.v
../../../../bench/verilog/vlog_tap_generator.v
../../../../bench/verilog/vlog_tb_utils.v
../../../../dbg/bench/verilog/pu/or1k/wb/debug/jtag_tap/tap_top.v
../../../../dbg/bench/verilog/pu/or1k/wb/debug/jtag_vpi/jtag_vpi.v
../../../../dbg/rtl/verilog/pu/or1k/wb/pkg/adbg_or1k_defines.v
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_bytefifo.v
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_crc32.v
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_jsp_biu.v
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_jsp_module.v
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_or1k_biu.v
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_or1k_module.v
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_or1k_status_reg.v
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_syncflop.v
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_syncreg.v
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_top.v
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_wb_biu.v
../../../../dbg/rtl/verilog/pu/or1k/wb/core/adbg_wb_module.v
../../../../msi/rtl/verilog/wb/arbiter/mpsoc_msi_arbiter.v
../../../../msi/bench/verilog/bfm/wb/mpsoc_msi_wb_bfm_master.v
../../../../msi/bench/verilog/bfm/wb/mpsoc_msi_wb_bfm_memory.v
../../../../msi/bench/verilog/bfm/wb/mpsoc_msi_wb_bfm_slave.v
../../../../msi/bench/verilog/bfm/wb/mpsoc_msi_wb_bfm_transactor.v
../../../../msi/rtl/verilog/wb/cdc/mpsoc_msi_wb_cc561.v
../../../../msi/rtl/verilog/wb/cdc/mpsoc_msi_wb_cdc.v
../../../../msi/rtl/verilog/wb/cdc/mpsoc_msi_wb_sync2_pgen.v
../../../../msi/rtl/verilog/wb/core/mpsoc_msi_wb_arbiter.v
../../../../msi/rtl/verilog/wb/core/mpsoc_msi_wb_data_resize.v
../../../../msi/rtl/verilog/wb/core/mpsoc_msi_wb_interface.v
../../../../msi/rtl/verilog/wb/core/mpsoc_msi_wb_mux.v
../../../../rtl/verilog/core/mor1kx_branch_prediction.v
../../../../rtl/verilog/core/mor1kx_branch_predictor_gshare.v
../../../../rtl/verilog/core/mor1kx_branch_predictor_saturation_counter.v
../../../../rtl/verilog/core/mor1kx_branch_predictor_simple.v
../../../../rtl/verilog/core/mor1kx_bus_if_wb32.v
../../../../rtl/verilog/core/mor1kx_cache_lru.v
../../../../rtl/verilog/core/mor1kx_cfgrs.v
../../../../rtl/verilog/core/mor1kx_cpu_cappuccino.v
../../../../rtl/verilog/core/mor1kx_cpu.v
../../../../rtl/verilog/core/mor1kx_ctrl_cappuccino.v
../../../../rtl/verilog/core/mor1kx_dcache.v
../../../../rtl/verilog/core/mor1kx_decode_execute_cappuccino.v
../../../../rtl/verilog/core/mor1kx_decode.v
../../../../rtl/verilog/core/mor1kx_dmmu.v
../../../../rtl/verilog/core/mor1kx_execute_alu.v
../../../../rtl/verilog/core/mor1kx_execute_ctrl_cappuccino.v
../../../../rtl/verilog/core/mor1kx_fetch_cappuccino.v
../../../../rtl/verilog/core/mor1kx_icache.v
../../../../rtl/verilog/core/mor1kx_immu.v
../../../../rtl/verilog/core/mor1kx_lsu_cappuccino.v
../../../../rtl/verilog/core/mor1kx_pcu.v
../../../../rtl/verilog/core/mor1kx_pic.v
../../../../rtl/verilog/core/mor1kx_rf_cappuccino.v
../../../../rtl/verilog/core/mor1kx_simple_dpram_sclk.v
../../../../rtl/verilog/core/mor1kx_store_buffer.v
../../../../rtl/verilog/core/mor1kx_ticktimer.v
../../../../rtl/verilog/core/mor1kx_true_dpram_sclk.v
../../../../rtl/verilog/core/mor1kx_wb_mux_cappuccino.v
../../../../rtl/verilog/core/mor1kx.v
../../../../rtl/verilog/core/pfpu32/pfpu32_addsub.v
../../../../rtl/verilog/core/pfpu32/pfpu32_cmp.v
../../../../rtl/verilog/core/pfpu32/pfpu32_f2i.v
../../../../rtl/verilog/core/pfpu32/pfpu32_i2f.v
../../../../rtl/verilog/core/pfpu32/pfpu32_muldiv.v
../../../../rtl/verilog/core/pfpu32/pfpu32_rnd.v
../../../../rtl/verilog/core/pfpu32/pfpu32_top.v
../../../../rtl/verilog/pu/or1k_pu.v
../../../../spram/rtl/verilog/wb/core/mpsoc_wb_ram_generic.v
../../../../spram/rtl/verilog/wb/core/mpsoc_wb_spram.v
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_raminfr.v
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart_peripheral_bridge.v
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart_receiver.v
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart_regs.v
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart_rfifo.v
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart_sync_flops.v
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart_tfifo.v
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart_transmitter.v
../../../../uart/rtl/verilog/wb/core/mpsoc_wb_uart.v
