#define NDEBUG
/*
    SPDX-License-Identifier: Apache-2.0
    Copyright 2023 CMMC Authors
    Licensed under the Apache License, Version 2.0 (the "License");
    you may not use this file except in compliance with the License.
    You may obtain a copy of the License at
        http://www.apache.org/licenses/LICENSE-2.0
    Unless required by applicable law or agreed to in writing, software
    distributed under the License is distributed on an "AS IS" BASIS,
    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    See the License for the specific language governing permissions and
    limitations under the License.
*/

#include "../../../ARM/InstInfoDecl.hpp"
#include <cmath>
#include "../../../cmmc/CodeGen/CodeGenUtils.hpp"
#include "../../../cmmc/CodeGen/ISelInfo.hpp"
#include "../../../cmmc/CodeGen/InstInfo.hpp"
#include "../../../cmmc/CodeGen/MIR.hpp"
#include "../../../cmmc/IR/GlobalValue.hpp"
#include "../../../cmmc/IR/Instruction.hpp"
#include "../../../cmmc/IR/Type.hpp"
#include "../../../cmmc/Support/Bits.hpp"
#include "../../../cmmc/Support/Diagnostics.hpp"
#include "../../../cmmc/Target/ARM/ARM.hpp"
#include <cstddef>
#include <cstdint>
#include <cstring>
#include <iostream>
#include <iterator>
#include <unordered_map>

CMMC_TARGET_NAMESPACE_BEGIN

static MIROperand getVRegAs(ISelContext& ctx, const MIROperand& ref) {
    return MIROperand::asVReg(ctx.getCodeGenCtx().nextId(), ref.type());
}

static MIROperand getZero(const MIROperand& operand) {
    return MIROperand::asImm(0, operand.type());
}

static MIROperand getOne(const MIROperand& operand) {
    return MIROperand::asImm(1, operand.type());
}

static bool isNegativeOne(const MIROperand& op) {
    return op.isImm() && static_cast<uint32_t>(op.imm()) == 0xffffffff;
}

static bool selectInvertedOp2Constant(const MIROperand& imm, MIROperand& immInverted) {
    if(imm.isImm()) {
        immInverted = MIROperand::asImm(~imm.imm(), imm.type());
        if(isOperandOp2Constant(immInverted))
            return true;
    }
    return false;
}

static bool selectCompareOp2(const MIROperand& rhs, MIROperand& out, MIROperand& isOpposite) {
    if(isOperandOp2(rhs)) {
        out = rhs;
        isOpposite = MIROperand::asImm(false, OperandType::Bool);
        return true;
    }

    if(rhs.isImm()) {
        out = MIROperand::asImm(-rhs.imm(), rhs.type());
        if(isOperandOp2Constant(out)) {
            isOpposite = MIROperand::asImm(true, OperandType::Bool);
            return true;
        }
    }
    return false;
}

static bool selectGenericImm32(const MIROperand& imm, MIROperand& uimm) {
    if(!(isOperandImm32(imm) || isOperandUImm32(imm)))
        return false;
    const auto val = static_cast<uint32_t>(imm.imm());
    uimm = MIROperand::asImm(val, OperandType::Int32);
    return true;
}

static MIROperand getCC() {
    return MIROperand::asISAReg(ARM::CC, OperandType::Special);
}

static MIROperand getFCC() {
    return MIROperand::asISAReg(ARM::FCC, OperandType::Special);
}

static MIROperand getCondFieldICmp(const MIROperand& op) {
    const auto cmp = static_cast<CompareOp>(op.imm());
    CondField field = CondField::AL;
    switch(cmp) {
        case CompareOp::ICmpEqual:
            field = CondField::EQ;
            break;
        case CompareOp::ICmpNotEqual:
            field = CondField::NE;
            break;
        case CompareOp::ICmpSignedLessThan:
            field = CondField::LT;
            break;
        case CompareOp::ICmpSignedLessEqual:
            field = CondField::LE;
            break;
        case CompareOp::ICmpSignedGreaterThan:
            field = CondField::GT;
            break;
        case CompareOp::ICmpSignedGreaterEqual:
            field = CondField::GE;
            break;
        case CompareOp::ICmpUnsignedLessThan:
            field = CondField::LO;
            break;
        case CompareOp::ICmpUnsignedLessEqual:
            field = CondField::LS;
            break;
        case CompareOp::ICmpUnsignedGreaterThan:
            field = CondField::HI;
            break;
        case CompareOp::ICmpUnsignedGreaterEqual:
            field = CondField::HS;
            break;
        default:
            reportUnreachable(CMMC_LOCATION());
    }
    return MIROperand::asImm(field, OperandType::CondField);
}

static MIROperand getCondFieldFCmp(const MIROperand& op) {
    const auto cmp = static_cast<CompareOp>(op.imm());
    CondField field = CondField::AL;
    switch(cmp) {
        case CompareOp::FCmpOrderedEqual:
            field = CondField::EQ;
            break;
        case CompareOp::FCmpOrderedLessThan:
            field = CondField::MI;
            break;
        case CompareOp::FCmpOrderedLessEqual:
            field = CondField::LS;
            break;
        case CompareOp::FCmpOrderedGreaterThan:
            field = CondField::GT;
            break;
        case CompareOp::FCmpOrderedGreaterEqual:
            field = CondField::GE;
            break;
        case CompareOp::FCmpUnorderedNotEqual:
            field = CondField::NE;
            break;
        case CompareOp::FCmpUnorderedLessThan:
            field = CondField::LT;
            break;
        case CompareOp::FCmpUnorderedLessEqual:
            field = CondField::LE;
            break;
        case CompareOp::FCmpUnorderedGreaterThan:
            field = CondField::HI;
            break;
        case CompareOp::FCmpUnorderedGreaterEqual:
            field = CondField::HS;
            break;
        default:
            reportUnreachable(CMMC_LOCATION());
    }
    return MIROperand::asImm(field, OperandType::CondField);
}

MIROperand getInvertedCondField(const MIROperand& operand) {
    const auto cf = static_cast<CondField>(operand.imm());
    CondField field;
    switch(cf) {
        case CondField::EQ:
            field = CondField::NE;
            break;
        case CondField::NE:
            field = CondField::EQ;
            break;
        case CondField::HS:
            field = CondField::LO;
            break;
        case CondField::LO:
            field = CondField::HS;
            break;
        case CondField::MI:
            field = CondField::PL;
            break;
        case CondField::PL:
            field = CondField::MI;
            break;
        case CondField::HI:
            field = CondField::LS;
            break;
        case CondField::LS:
            field = CondField::HI;
            break;
        case CondField::GE:
            field = CondField::LT;
            break;
        case CondField::LT:
            field = CondField::GE;
            break;
        case CondField::GT:
            field = CondField::LE;
            break;
        case CondField::LE:
            field = CondField::GT;
            break;
        default:
            reportUnreachable(CMMC_LOCATION());
    }
    return MIROperand::asImm(field, OperandType::CondField);
}

static bool selectAddrOffset(const MIROperand& addr, ISelContext& ctx, MIROperand& base, MIROperand& offset, uint32_t opcode,
                             OperandType type) {
    const auto addrInst = ctx.lookupDef(addr);
    if(addrInst) {
        if(addrInst->opcode() == InstLoadStackObjectAddr) {
            base = addrInst->getOperand(1);
            offset = MIROperand::asImm(0, OperandType::Int32);
            return true;
        }
        if(addrInst->opcode() == InstAdd) {
            base = addrInst->getOperand(1);
            const auto off = addrInst->getOperand(2);
            if(isOperandIReg(base) && isOperandImm(off) && isLegalAddrImm(off.imm(), getAddressingImmRange(type, opcode))) {
                base = addrInst->getOperand(1);
                offset = off;
                if(auto baseReg = ctx.getRegRef(base, *addrInst)) {
                    base = *baseReg;

                    if(auto baseInst = ctx.lookupDef(base)) {
                        if(baseInst->opcode() == InstLoadStackObjectAddr) {
                            base = baseInst->getOperand(1);
                        }
                    }

                    return true;
                }
            }
        }
    }
    if(isOperandIReg(addr)) {
        base = addr;
        offset = MIROperand::asImm(0, OperandType::Int32);
        return true;
    }
    return false;
}

static bool selectFusedIntegerBinaryOperand(const MIROperand& rhs, ISelContext& ctx, MIROperand& out, MIROperand& shOp,
                                            MIROperand& shamt) {
    const auto rhsInst = ctx.lookupDef(rhs);
    if(!rhsInst)
        return false;
    switch(rhsInst->opcode()) {
        case InstShl:
            shOp = MIROperand::asImm(LSL, OperandType::ShiftType);
            break;
        case InstLShr:
            shOp = MIROperand::asImm(LSR, OperandType::ShiftType);
            break;
        case InstAShr:
            shOp = MIROperand::asImm(ASR, OperandType::ShiftType);
            break;
        default:
            return false;
    }

    out = rhsInst->getOperand(1);
    shamt = rhsInst->getOperand(2);

    if(!isOperandGPR(out))
        return false;
    if(auto outReg = ctx.getRegRef(out, *rhsInst))
        out = *outReg;
    else
        return false;

    if(!shamt.isImm()) {
        if(!isOperandGPR(shamt))
            return false;
        if(auto shamtReg = ctx.getRegRef(shamt, *rhsInst))
            shamt = *shamtReg;
        else
            return false;
    } else if(shamt.imm() == 0) {
        return false;
    }

    return true;
}

static bool selectFusedAddrOffset(const MIROperand& addr, ISelContext& ctx, const MIROperand& dst, MIROperand& base,
                                  MIROperand& index, MIROperand& scale) {
    if(dst.type() == OperandType::Int16)
        return false;

    const auto addrInst = ctx.lookupDef(addr);
    if(!addrInst || addrInst->opcode() != InstAdd || !ctx.hasOneUse(addr))
        return false;
    base = addrInst->getOperand(1);
    const auto off = addrInst->getOperand(2);
    if(!isOperandGPR(off) || !isOperandGPR(base))
        return false;
    if(auto baseReg = ctx.getRegRef(base, *addrInst))
        base = *baseReg;
    else
        return false;

    const auto offInst = ctx.lookupDef(off);
    if(offInst && offInst->opcode() == InstShl) {
        index = offInst->getOperand(1);
        scale = offInst->getOperand(2);

        if(isOperandLoadStoreShamt(scale) && isOperandGPR(index)) {
            if(auto indexReg = ctx.getRegRef(index, *offInst)) {
                index = *indexReg;
                scale = MIROperand::asImm(scale.imm(), OperandType::LoadStoreShamt);
                return true;
            }
        }
    }

    // fallback
    if(auto offReg = ctx.getRegRef(off, *addrInst)) {
        index = *offReg;
        scale = MIROperand::asImm(0, OperandType::LoadStoreShamt);
        return true;
    }
    return false;
}

constexpr ARMInst getIntegerBinaryOpcode(const uint32_t opcode) {
    switch(opcode) {
        case InstAdd:
            return ADD;
        case InstSub:
            return SUB;
        case InstAnd:
            return AND;
        case InstOr:
            return ORR;
        case InstXor:
            return EOR;
        default:
            reportUnreachable(CMMC_LOCATION());
    }
}

constexpr ARMInst getFusedIntegerBinaryOpcode(const uint32_t opcode) {
    switch(opcode) {
        case InstAdd:
            return ADD_Fused;
        case InstSub:
            return SUB_Fused;
        case InstAnd:
            return AND_Fused;
        case InstOr:
            return ORR_Fused;
        case InstXor:
            return EOR_Fused;
        default:
            reportUnreachable(CMMC_LOCATION());
    }
}

constexpr ARMInst getBitwiseVariantOpcode(const uint32_t opcode) {
    switch(opcode) {
        case InstAnd:
            return BIC;
        case InstOr:
            return ORN;
        default:
            reportUnreachable(CMMC_LOCATION());
    }
}

constexpr ARMInst getShiftOpcode(const uint32_t opcode) {
    switch(opcode) {
        case InstShl:
            return LSL;
        case InstLShr:
            return LSR;
        case InstAShr:
            return ASR;
        default:
            reportUnreachable(CMMC_LOCATION());
    }
}

constexpr ARMInst getFloatingBinaryOpcode(const uint32_t opcode) {
    switch(opcode) {
        case InstFAdd:
            return VADD_F32;
        case InstFSub:
            return VSUB_F32;
        case InstFMul:
            return VMUL_F32;
        case InstFDiv:
            return VDIV_F32;
        default:
            reportUnreachable(CMMC_LOCATION());
    }
}

static ARMInst getCompareOpcode(const bool isOpposite) {
    return isOpposite ? CMN : CMP;
}

static ARMInst getFusedLoadOpcode(const MIROperand& dst) {
    switch(dst.type()) {
        case OperandType::Bool:
        case OperandType::Int8:
            return LDRSB_Fused;
        case OperandType::Int16:
            return LDRSH_Fused;
        case OperandType::Int32:
            return LDR_Fused;
        default:
            reportUnreachable(CMMC_LOCATION());
    }
}

static ARMInst getLoadOpcode(const MIROperand& dst) {
    switch(dst.type()) {
        case OperandType::Bool:
        case OperandType::Int8:
            return LDRSB;
        case OperandType::Int16:
            return LDRSH;
        case OperandType::Int32:
            return LDR;
        case OperandType::Float32:
            return VLDR;
        default:
            reportUnreachable(CMMC_LOCATION());
    }
}

static ARMInst getZExtLoadOpcode(const MIROperand& dst) {
    switch(dst.type()) {
        case OperandType::Int8:
            return LDRB;
        case OperandType::Int16:
            return LDRH;
        default:
            reportUnreachable(CMMC_LOCATION());
    }
}

static ARMInst getStoreOpcode(const MIROperand& src) {
    switch(src.type()) {
        case OperandType::Bool:
        case OperandType::Int8:
            return STRB;
        case OperandType::Int16:
            return STRH;
        case OperandType::Int32:
            return STR;
        case OperandType::Float32:
            return VSTR;
        default:
            reportUnreachable(CMMC_LOCATION());
    }
}

static ARMInst getFusedStoreOpcode(const MIROperand& src) {
    switch(src.type()) {
        case OperandType::Bool:
        case OperandType::Int8:
            return STRB_Fused;
        case OperandType::Int16:
            return STRH_Fused;
        case OperandType::Int32:
            return STR_Fused;
        default:
            reportUnreachable(CMMC_LOCATION());
    }
}

static bool isNotCmp(const ISelContext& ctx, const MIROperand& cond) {
    const auto inst = ctx.lookupDef(cond);
    if(inst) {
        const auto opcode = inst->opcode();
        if(opcode == InstICmp || opcode == InstFCmp)
            return false;
    }
    return true;
}

static uint32_t getZExtOpcode(OperandType type) {
    switch(type) {
        case OperandType::Int8:
            return UXTB;
        case OperandType::Int16:
            return UXTH;
        default:
            reportUnreachable(CMMC_LOCATION());
    }
}

static uint32_t getSExtOpcode(OperandType type) {
    switch(type) {
        case OperandType::Int8:
            return SXTB;
        case OperandType::Int16:
            return SXTH;
        default:
            reportUnreachable(CMMC_LOCATION());
    }
}

uint32_t estimateDivLatency(const MIROperand& logDividend, const MIROperand& logDivisor) {
    const auto sdivLatency =
        4U + static_cast<uint32_t>(std::max(0, static_cast<int32_t>((logDividend.imm() + 3) / 4 - logDivisor.imm() / 4)));
    return sdivLatency;
}

static bool isSDivExpandProfitable(const MIROperand& logDividend, const MIROperand& logDivisor, const MIROperand& factor) {
    const auto expandLatency = isZero(factor) ? 6U : 8U;
    return expandLatency <= estimateDivLatency(logDividend, logDivisor);
}

static bool buildMulHiImm(ISelContext& ctx, const MIROperand& lhs, const MIROperand& rhsImm, const MIROperand& factor,
                          MIROperand& out) {
    out = getVRegAs(ctx, lhs);
    const auto imm = getVRegAs(ctx, lhs);
    ctx.newInst(InstLoadImm).setOperand<0>(imm).setOperand<1>(rhsImm);
    switch(factor.imm()) {
        case 0: {
            ctx.newInst(SMMUL).setOperand<0>(out).setOperand<1>(lhs).setOperand<2>(imm);
            break;
        }
        case 1: {
            ctx.newInst(SMMLA).setOperand<0>(out).setOperand<1>(lhs).setOperand<2>(imm).setOperand<3>(lhs);
            break;
        }
        case -1: {
            ctx.newInst(SMMUL).setOperand<0>(out).setOperand<1>(lhs).setOperand<2>(imm);
            const auto ret = getVRegAs(ctx, lhs);
            ctx.newInst(SUB).setOperand<0>(ret).setOperand<1>(out).setOperand<2>(lhs);
            out = ret;
            break;
        }
        default:
            reportUnreachable(CMMC_LOCATION());
    }

    return true;
}

static bool buildASR(ISelContext& ctx, const MIROperand& lhs, const MIROperand& rhsImm, MIROperand& out) {
    if(isZero(rhsImm)) {
        out = lhs;
    } else {
        out = getVRegAs(ctx, lhs);
        ctx.newInst(ASR).setOperand<0>(out).setOperand<1>(lhs).setOperand<2>(rhsImm);
    }
    return true;
}

[[maybe_unused]] static bool buildSub(ISelContext& ctx, const MIROperand& lhs, const MIROperand& rhs, MIROperand& out) {
    if(isZero(rhs)) {
        out = lhs;
    } else {
        out = getVRegAs(ctx, lhs);
        ctx.newInst(InstSub).setOperand<0>(out).setOperand<1>(lhs).setOperand<2>(rhs);
    }
    return true;
}

static bool buildIReg(ISelContext& ctx, const MIROperand& val, MIROperand& out) {
    if(isOperandIReg(val)) {
        out = val;
    } else {
        out = getVRegAs(ctx, val);
        ctx.newInst(InstLoadImm).setOperand<0>(out).setOperand<1>(val);
    }
    return true;
}

static bool buildIRegShift(ISelContext& ctx, const MIROperand& val, MIROperand& out, MIROperand& shift) {
    assert(val.isImm());
    if(!isPowerOf2(static_cast<size_t>(val.imm())))
        return false;

    out = getVRegAs(ctx, val);
    ctx.newInst(InstLoadImm).setOperand<0>(out).setOperand<1>(val);
    shift = MIROperand::asImm(static_cast<int32_t>(ilog2(static_cast<size_t>(val.imm()))), OperandType::Int32);
    return true;
}

[[maybe_unused]] static bool isOne(const MIROperand& val) {
    return val.isImm() && val.imm() == 1;
}

static bool selectUnsignedRange(const MIROperand& upper, MIROperand& shift) {
    if(!upper.isImm())
        return false;
    const auto val = static_cast<size_t>(upper.imm() + 1);
    if(isPowerOf2(val)) {
        shift = MIROperand::asImm(ilog2(val), OperandType::Int32);
        return true;
    }
    return false;
}

static bool selectSignedRange(const MIROperand& lower, const MIROperand& upper, MIROperand& shift) {
    if(!lower.isImm() || !upper.isImm())
        return false;
    if(!(lower.imm() == -upper.imm() - 1))
        return false;
    return selectUnsignedRange(upper, shift);
}

static bool isNotImm(OperandType type, const MIROperand& op) {
    return op.isImm() && static_cast<uint32_t>(op.imm()) == (type == OperandType::Bool ? 1 : 0xffffffff);
}

CMMC_TARGET_NAMESPACE_END

#include "../../../ARM/ISelInfoImpl.hpp"

CMMC_TARGET_NAMESPACE_BEGIN

bool ARMISelInfo::isLegalGenericInst(uint32_t opcode) const {
    switch(opcode) {
        case InstCopy:
        case InstCopyFromReg:
        case InstCopyToReg:
        case InstLoadRegFromStack:
        case InstStoreRegToStack:
        case InstLoadStackObjectAddr:
            return true;
        default:
            return false;
    }
}

static bool legalizeInst(MIRInst& inst, ISelContext& ctx) {
    bool modified = false;
    const auto swapImmReg = [&] {
        auto& lhs = inst.getOperand(1);
        auto& rhs = inst.getOperand(2);
        if(lhs.isImm() && !rhs.isImm()) {
            std::swap(lhs, rhs);
            modified = true;
            return true;
        }
        return false;
    };
    {
        auto& instInfo = ctx.getCodeGenCtx().instInfo.getInstInfo(inst);
        if(requireFlag(instInfo.getInstFlag(), InstFlagCommutative)) {
            swapImmReg();
        }
    }
    const auto imm2reg = [&](MIROperand& operand) {
        if(operand.isImm()) {
            const auto reg = getVRegAs(ctx, operand);
            ctx.newInst(InstLoadImm).setOperand<0>(reg).setOperand<1>(operand);
            operand = reg;
            modified = true;
        }
    };
    const auto nonOp2Imm2reg = [&](MIROperand& operand) {
        if(!isOperandOp2Constant(operand)) {
            imm2reg(operand);
        }
    };
    switch(inst.opcode()) {
        case InstAdd:
        case InstSub: {
            auto& lhs = inst.getOperand(1);
            auto& rhs = inst.getOperand(2);
            if(inst.opcode() != InstSub || !isOperandOp2(lhs))
                imm2reg(lhs);

            if(!isOperandOp2(rhs)) {
                MIRGenericInst symmetryOp = inst.opcode() == InstAdd ? InstSub : InstAdd;
                if(rhs.isImm()) {
                    auto neg = getNeg(rhs);
                    if(isOperandOp2Constant(neg)) {
                        rhs = neg;
                        inst.setOpcode(symmetryOp);
                        modified = true;
                        break;
                    }
                }
                nonOp2Imm2reg(rhs);
            }

            if(inst.opcode() == InstAdd && isOperandIReg(lhs) && isOperandIReg(rhs)) {
                const auto isMulShift = [&](const MIROperand& op) {
                    const auto defInst = ctx.lookupDef(op);
                    return defInst &&
                        (defInst->opcode() == InstMul || defInst->opcode() == InstShl || defInst->opcode() == InstLShr ||
                         defInst->opcode() == InstAShr);
                };
                if(isMulShift(lhs) && !isMulShift(rhs)) {
                    std::swap(lhs, rhs);
                    modified = true;
                }
            }
            break;
        }
        case InstAnd:
        case InstOr:
        case InstXor: {
            auto& lhs = inst.getOperand(1);
            auto& rhs = inst.getOperand(2);

            auto isNot = [&](const MIROperand& val) {
                auto def = ctx.lookupDef(val);
                if(!def)
                    return false;
                if(def->opcode() != InstXor)
                    return false;
                const auto imm = def->getOperand(2);
                if(!isOperandImm(imm))
                    return false;
                return isNotImm(val.type(), imm);
            };
            if(inst.opcode() != InstAdd && isOperandIReg(lhs) && isOperandIReg(rhs) && isNot(lhs) && !isNot(rhs)) {
                std::swap(lhs, rhs);
                modified = true;
            }

            imm2reg(lhs);

            // bypass for and -> bic
            if((inst.opcode() != InstAnd || (!rhs.isImm() || !isOperandOp2Constant(MIROperand::asImm(~rhs.imm(), rhs.type())))) &&
               !(inst.opcode() == InstXor && isNegativeOne(rhs)))
                nonOp2Imm2reg(rhs);
            if(isOperandIReg(lhs) && isOperandIReg(rhs)) {
                const auto isShift = [&](const MIROperand& op) {
                    const auto defInst = ctx.lookupDef(op);
                    return defInst &&
                        (defInst->opcode() == InstShl || defInst->opcode() == InstLShr || defInst->opcode() == InstAShr);
                };
                if(isShift(lhs) && !isShift(rhs)) {
                    std::swap(lhs, rhs);
                    modified = true;
                }
            }
            break;
        }
        case InstNeg: {
            auto& val = inst.getOperand(1);
            inst.setOpcode(InstSub);
            inst.setOperand<2>(val);
            val = getZero(val);
            modified = true;
            break;
        }
        case InstAbs: {
            imm2reg(inst.getOperand(1));
            break;
        }
        case InstMul:
        case InstSDiv:
        case InstSRem:
        case InstUDiv:
        case InstURem: {
            auto& lhs = inst.getOperand(1);
            auto& rhs = inst.getOperand(2);
            imm2reg(lhs);
            if((inst.opcode() != InstSDiv && inst.opcode() != InstSRem) ||
               !(isPowerOf2Divisor(rhs) || isOperandSDiv32ByConstantDivisor(rhs))) {
                imm2reg(rhs);
            }
            break;
        }
        case InstICmp: {
            auto& lhs = inst.getOperand(1);
            auto& rhs = inst.getOperand(2);
            imm2reg(lhs);
            if(!rhs.isImm() || !isOperandOp2Constant(MIROperand::asImm(-rhs.imm(), rhs.type())))
                nonOp2Imm2reg(rhs);
            break;
        }
        case InstZExt: {
            auto& val = inst.getOperand(1);
            imm2reg(val);
            if(val.type() == OperandType::Bool) {
                inst.setOpcode(InstCopy);
                modified = true;
            }
            break;
        }
        case InstSExt:
        case InstTrunc: {
            imm2reg(inst.getOperand(1));
            break;
        }
        case InstStore: {
            auto& val = inst.getOperand(1);
            imm2reg(val);
            break;
        }
        case InstSelect: {
            auto& cond = inst.getOperand(1);
            auto& lhs = inst.getOperand(2);
            auto& rhs = inst.getOperand(3);
            imm2reg(cond);
            nonOp2Imm2reg(lhs);
            nonOp2Imm2reg(rhs);
            break;
        }
        case InstSMin:
        case InstSMax: {
            auto& lhs = inst.getOperand(1);
            auto& rhs = inst.getOperand(2);
            imm2reg(lhs);
            MIROperand rhsImmInverted;
            if(rhs.isImm() && !isOperandOp2Constant(rhs) && !selectInvertedOp2Constant(rhs, rhsImmInverted)) {
                imm2reg(lhs);
            }
            break;
        }
        case InstShl:
        case InstAShr:
        case InstLShr: {
            auto& lhs = inst.getOperand(1);
            auto& shamt = inst.getOperand(2);
            imm2reg(lhs);
            if(!isOperandUImm5(shamt))
                imm2reg(shamt);
            break;
        }
        // case InstFAdd: {
        //     auto& lhs = inst.getOperand(1);
        //     auto& rhs = inst.getOperand(2);
        //     auto isFMul = [&](const MIROperand& val) {
        //         auto def = ctx.lookupDef(val);
        //         return def && def->opcode() == InstFMul;
        //     };
        //     if(isFMul(rhs) && !isFMul(lhs)) {
        //         std::swap(lhs, rhs);
        //         modified = true;
        //     }
        //     break;
        // }
        default:
            break;
    }

    return modified;
}

bool ARMISelInfo::matchAndSelect(MIRInst& inst, ISelContext& ctx, bool allowComplexPattern) const {
    bool ret = legalizeInst(inst, ctx);
    if(allowComplexPattern) {
        // noop
    }
    return ret | matchAndSelectImpl(inst, ctx);
}

void ARMISelInfo::postLegalizeInst(const InstLegalizeContext& ctx) const {
    auto& inst = ctx.inst;
    switch(inst.opcode()) {
        case InstCopy:
        case InstCopyFromReg:
        case InstCopyToReg: {
            auto& dst = inst.getOperand(0);
            auto& src = inst.getOperand(1);
            if(isOperandIReg(dst) && isOperandIReg(src)) {
                inst.setOpcode(MoveGPR);
            } else if(isOperandFPR(dst) && isOperandFPR(src)) {
                inst.setOpcode(VMOV);
            } else {
                reportLegalizationFailure(inst, ctx.ctx, CMMC_LOCATION());
            }
            break;
        }
        case InstLoadImm: {
            auto& dst = inst.getOperand(0);
            auto& src = inst.getOperand(1);
            if(isOperandIReg(dst)) {
                if(isZero(src)) {
                    inst.setOpcode(MOV_Constant);
                    src = getZero(src);
                    return;
                }
                if(isOperandUImm16(src)) {
                    inst.setOpcode(MOVW);
                    return;
                }
                if(isOperandImm32(src)) {
                    // FIXME
                }
            }
            reportLegalizationFailure(inst, ctx.ctx, CMMC_LOCATION());
        }
        default:
            reportLegalizationFailure(inst, ctx.ctx, CMMC_LOCATION());
    }
}
void ARMISelInfo::preRALegalizeInst(const InstLegalizeContext& ctx) const {
    auto& inst = ctx.inst;
    switch(inst.opcode()) {
        case NZCVFlag2GPR: {
            auto dst = inst.getOperand(0);
            auto cc = inst.getOperand(1);
            auto cf = inst.getOperand(2);
            ctx.instructions.insert(ctx.iter, MIRInst{ MOV_Constant }.setOperand<0>(dst).setOperand<1>(getZero(dst)));
            *ctx.iter = MIRInst{ MOVW_Cond }
                            .setOperand<0>(cf)
                            .setOperand<1>(dst)
                            .setOperand<2>(getOne(dst))
                            .setOperand<3>(cc)
                            .setOperand<4>(dst);
            break;
        }
        case Select_GPR: {
            auto dst = inst.getOperand(0);
            auto lhs = inst.getOperand(1);
            auto rhs = inst.getOperand(2);
            auto cc = inst.getOperand(3);
            auto cf = inst.getOperand(4);
            ctx.instructions.insert(
                ctx.iter, MIRInst{ isOperandOp2Constant(rhs) ? MOV_Constant : MoveGPR }.setOperand<0>(dst).setOperand<1>(rhs));
            *ctx.iter =
                MIRInst{ MOV_Cond }.setOperand<0>(cf).setOperand<1>(dst).setOperand<2>(lhs).setOperand<3>(cc).setOperand<4>(dst);
            break;
        }
        case Select_FPR: {
            auto dst = inst.getOperand(0);
            auto lhs = inst.getOperand(1);
            auto rhs = inst.getOperand(2);
            auto cc = inst.getOperand(3);
            auto cf = inst.getOperand(4);
            ctx.instructions.insert(ctx.iter, MIRInst{ VMOV }.setOperand<0>(dst).setOperand<1>(rhs));
            *ctx.iter =
                MIRInst{ VMOV_Cond }.setOperand<0>(cf).setOperand<1>(dst).setOperand<2>(lhs).setOperand<3>(cc).setOperand<4>(dst);
            break;
        }
        case CondArith_GPR: {
            auto dst = inst.getOperand(0);
            auto lhs = inst.getOperand(1);
            auto rhs = inst.getOperand(2);
            auto cc = inst.getOperand(3);
            auto cf = inst.getOperand(4);
            auto op = static_cast<uint32_t>(inst.getOperand(5).imm());
            ctx.instructions.insert(ctx.iter, MIRInst{ MoveGPR }.setOperand<0>(dst).setOperand<1>(lhs));
            *ctx.iter = MIRInst{ op - ADD + ADD_Cond }
                            .setOperand<0>(cf)
                            .setOperand<1>(dst)
                            .setOperand<2>(dst)
                            .setOperand<3>(rhs)
                            .setOperand<4>(cc)
                            .setOperand<5>(dst);
            break;
        }
        case PseudoIntOpWithOp2_Cond: {
            auto cf = inst.getOperand(0);
            auto dst = inst.getOperand(1);
            auto rn = inst.getOperand(2);
            auto op2 = inst.getOperand(3);
            auto rm = inst.getOperand(4);
            auto op = static_cast<uint32_t>(inst.getOperand(5).imm());
            auto cc = inst.getOperand(6);
            if(rn == rm)
                rn = dst;
            if(op2 == rm)
                op2 = dst;
            ctx.instructions.insert(ctx.iter, MIRInst{ MoveGPR }.setOperand<0>(dst).setOperand<1>(rm));
            *ctx.iter = MIRInst{ op }
                            .setOperand<0>(cf)
                            .setOperand<1>(dst)
                            .setOperand<2>(rn)
                            .setOperand<3>(op2)
                            .setOperand<4>(cc)
                            .setOperand<5>(dst);
            break;
        }
        case PseudoSMax:
        case PseudoSMin: {
            auto dst = inst.getOperand(0);
            auto lhs = inst.getOperand(1);
            auto op2 = inst.getOperand(2);
            auto cc = inst.getOperand(3);

            ctx.instructions.insert(ctx.iter, MIRInst{ MoveGPR }.setOperand<0>(dst).setOperand<1>(lhs));
            auto cf = MIROperand::asImm(inst.opcode() == PseudoSMin ? CondField::GE : CondField::LE, OperandType::CondField);
            *ctx.iter =
                MIRInst{ MOV_Cond }.setOperand<0>(cf).setOperand<1>(dst).setOperand<2>(op2).setOperand<3>(cc).setOperand<4>(dst);
            break;
        }
        case PseudoFMA: {
            auto dst = inst.getOperand(0);
            auto x = inst.getOperand(1);
            auto y = inst.getOperand(2);
            auto z = inst.getOperand(3);
            auto op = inst.getOperand(4);
            ctx.instructions.insert(ctx.iter, MIRInst{ VMOV }.setOperand<0>(dst).setOperand<1>(z));
            ctx.inst =
                MIRInst{ static_cast<uint32_t>(op.imm()) }.setOperand<0>(dst).setOperand<1>(x).setOperand<2>(y).setOperand<3>(
                    dst);
            break;
        }
        default:
            reportLegalizationFailure(inst, ctx.ctx, CMMC_LOCATION());
    }
}
void ARMISelInfo::legalizeInstWithStackOperand(const InstLegalizeContext& ctx, MIROperand& op, const StackObject& obj) const {
    auto& inst = ctx.inst;
    [[maybe_unused]] auto checkOpIdx = [&](uint32_t idx) { return &inst.getOperand(idx) == &op; };
    int64_t immVal = obj.offset;
    switch(inst.opcode()) {
        case LDR:
        case LDRB:
        case LDRSB:
        case LDRH:
        case LDRSH:
        case VLDR:
        case STR:
        case STRB:
        case STRH:
        case VSTR: {
            immVal += inst.getOperand(2).imm();
            break;
        }
        default:
            break;
    }
    MIROperand base = sp;

    if(inst.opcode() != InstLoadStackObjectAddr) {
        legalizeAddrBaseOffsetPostRA(ctx.instructions, ctx.iter, base, immVal,
                                     getAddressingImmRange(inst.getOperand(0).type(), inst.opcode()));
    }

    const auto imm = MIROperand::asImm(immVal, OperandType::Int32);
    switch(inst.opcode()) {
        case InstLoadStackObjectAddr: {
            assert(checkOpIdx(1));
            adjustReg(ctx.instructions, ctx.iter, inst.getOperand(0), base, imm.imm());
            ctx.instructions.erase(ctx.iter);
            break;
        }
        case InstStoreRegToStack: {
            assert(checkOpIdx(1));
            inst.setOpcode(isOperandGPR(inst.getOperand(0)) ? STR : VSTR).setOperand<1>(base).setOperand<2>(imm);
            break;
        }
        case InstLoadRegFromStack: {
            assert(checkOpIdx(1));
            inst.setOpcode(isOperandGPR(inst.getOperand(0)) ? LDR : VLDR).setOperand<1>(base).setOperand<2>(imm);
            break;
        }
        case STR:
        case STRB:
        case STRH:
        case VSTR:
        case LDR:
        case VLDR:
        case LDRB:
        case LDRSB:
        case LDRH:
        case LDRSH: {
            assert(checkOpIdx(1));
            inst.setOperand<1>(base).setOperand<2>(imm);
            break;
        }
        default:
            reportLegalizationFailure(inst, ctx.ctx, CMMC_LOCATION());
    }
}

constexpr auto scratch = MIROperand::asISAReg(ARM::R12, OperandType::Int32);
void legalizeAddrBaseOffsetPostRA(MIRInstList& instructions, MIRInstList::iterator iter, MIROperand& base, int64_t& imm,
                                  AddressingImmRange range) {
    assert(isSignedImm<32>(imm));
    if(isLegalAddrImm(imm, range))
        return;

    const auto immLiteral = static_cast<uint32_t>(imm);
    instructions.insert(
        iter, MIRInst{ MOVW }.setOperand<0>(scratch).setOperand<1>(MIROperand::asImm(immLiteral & 0xFFFF, OperandType::Int32)));
    if(immLiteral >= (1 << 16))
        instructions.insert(iter,
                            MIRInst{ MOVT }
                                .setOperand<0>(scratch)
                                .setOperand<1>(MIROperand::asImm(immLiteral >> 16, OperandType::Int32))
                                .setOperand<2>(scratch));
    instructions.insert(iter, MIRInst{ ADD }.setOperand<0>(scratch).setOperand<1>(base).setOperand<2>(scratch));
    base = scratch;
    imm = 0;
}
void adjustReg(MIRInstList& instructions, MIRInstList::iterator iter, const MIROperand& dst, const MIROperand& src, int64_t imm) {
    if(dst == src && imm == 0)
        return;
    if(imm == 0) {
        instructions.insert(iter, MIRInst{ MOV }.setOperand<0>(dst).setOperand<1>(src));
        return;
    }

    uint32_t inst = ADD;
    if(imm < 0) {
        inst = SUB;
        imm = -imm;
    }
    auto immOp = MIROperand::asImm(imm, OperandType::Int64);

    if(!isOperandOp2Constant(immOp)) {
        instructions.insert(
            iter, MIRInst{ MOVW }.setOperand<0>(scratch).setOperand<1>(MIROperand::asImm(imm & 0xFFFF, OperandType::Int32)));
        if(imm >= (1 << 16))
            instructions.insert(iter,
                                MIRInst{ MOVT }
                                    .setOperand<0>(scratch)
                                    .setOperand<1>(MIROperand::asImm(imm >> 16, OperandType::Int32))
                                    .setOperand<2>(scratch));
        immOp = scratch;
    }

    instructions.insert(iter, MIRInst{ inst }.setOperand<0>(dst).setOperand<1>(src).setOperand<2>(immOp));
}
void ARMISelInfo::postLegalizeInstSeq(const CodeGenContext& ctx, MIRInstList& instructions) const {
    CMMC_UNUSED(ctx);
    // expand MOVT_MOVW_PAIR
    for(auto iter = instructions.begin(); iter != instructions.end(); ++iter) {
        auto& inst = *iter;
        if(inst.opcode() == MOVT_MOVW_PAIR) {
            auto dst = inst.getOperand(0);
            auto val = inst.getOperand(1);
            if(isOperandUImm32(val)) {
                auto imm = static_cast<uint32_t>(inst.getOperand(1).imm());
                auto hi = MIROperand::asImm(imm >> 16, OperandType::Int32);
                auto lo = MIROperand::asImm(imm & 0xffff, OperandType::Int32);
                if(hi.imm() != 0) {
                    instructions.insert(iter, MIRInst{ MOVW }.setOperand<0>(dst).setOperand<1>(lo));
                    *iter = MIRInst{ MOVT }.setOperand<0>(dst).setOperand<1>(hi).setOperand<2>(dst);
                } else {
                    *iter = MIRInst{ MOVW }.setOperand<0>(dst).setOperand<1>(lo);
                }
            } else {
                instructions.insert(iter, MIRInst{ MOVW }.setOperand<0>(dst).setOperand<1>(getLowBits(val)));
                *iter = MIRInst{ MOVT }.setOperand<0>(dst).setOperand<1>(getHighBits(val)).setOperand<2>(dst);
            }
        }
    }
}
// fpconst (8bit fp) = +/- m * 2^-n where m is a 4-bit mantissa and n is a 3-bit exponent.
static bool isLegalFPConst(uint32_t rep) {
    const auto exp = static_cast<int32_t>((rep >> 23) & 0xff) - 127;  // 8 bits (-126 - 127)
    const auto mantissa = rep & 0x7fffff;                             // 23 bits mantissa

    // m = 16 + mantissa[19:16]
    if(mantissa & 0x7ffff)
        return false;

    // n = 4 - exp
    return -3 <= exp && exp <= 4;
}
MIROperand ARMISelInfo::materializeFPConstant(ConstantFloatingPoint* fp, LoweringContext& loweringCtx) const {
    if(fp->getType()->getFixedSize() == sizeof(float)) {
        const auto val = static_cast<float>(fp->getValue());
        uint32_t rep;
        memcpy(&rep, &val, sizeof(float));
        const auto dst = loweringCtx.newVReg(OperandType::Float32);
        // TODO: directly emit LoadFP32Imm?
        // Not supported by .fpu vfp
        // VMOV_FPR2GPR(LoadFP32Imm) -> LoadImm
        CMMC_UNUSED(isLegalFPConst);
        // if(isLegalFPConst(rep)) {
        //     loweringCtx.emitInst(
        //         MIRInst{ VMOV_Constant }.setOperand<0>(dst).setOperand<1>(MIROperand::asImm(rep, OperandType::Float32)));
        //     return dst;
        // }
        const auto intermediate = loweringCtx.newVReg(OperandType::Int32);
        loweringCtx.emitInst(
            MIRInst{ InstLoadImm }.setOperand<0>(intermediate).setOperand<1>(MIROperand::asImm(rep, OperandType::Int32)));
        loweringCtx.emitInst(MIRInst{ VMOV_GPR2FPR }.setOperand<0>(dst).setOperand<1>(intermediate));

        return dst;
    }
    return MIROperand{};
}
bool ARMISelInfo::lowerInst(Instruction* inst, LoweringContext& loweringCtx) const {
    // if(inst->getInstID() == InstructionID::SRem || inst->getInstID() == InstructionID::URem) {
    //     if(!inst->getType()->isSame(IntegerType::get(32)))
    //         return false;
    //     auto lhs = loweringCtx.mapOperand(inst->getOperand(0));
    //     auto rhs = loweringCtx.mapOperand(inst->getOperand(1));
    //     const auto ret = loweringCtx.newVReg(OperandType::Int32);

    //     auto& globals = loweringCtx.getModule().globals();
    //     const auto abiName = inst->getInstID() == InstructionID::SRem ? "__aeabi_idivmod" : "__aeabi_uidivmod";
    //     MIRRelocable* func = nullptr;
    //     for(auto& global : globals)
    //         if(global->reloc->symbol() == abiName) {
    //             func = global->reloc.get();
    //         }
    //     if(!func) {
    //         globals.push_back(
    //             makeUnique<MIRGlobal>(Linkage::Internal, 0, makeUnique<MIRFunction>(String::get(abiName))));
    //         func = globals.back()->reloc.get();
    //     }

    //     loweringCtx.emitCopy(MIROperand::asISAReg(ARM::R0, OperandType::Int32), lhs);
    //     loweringCtx.emitCopy(MIROperand::asISAReg(ARM::R1, OperandType::Int32), rhs);
    //     loweringCtx.emitInst(MIRInst{ BL }.setOperand<0>(MIROperand::asReloc(func)));
    //     loweringCtx.emitCopy(ret, MIROperand::asISAReg(ARM::R1, OperandType::Int32));
    //     loweringCtx.addOperand(inst, ret);
    //     return true;
    // }
    // if(inst->getInstID() == InstructionID::SDiv || inst->getInstID() == InstructionID::UDiv) {
    //     if(!inst->getType()->isSame(IntegerType::get(32)))
    //         return false;
    //     auto lhs = loweringCtx.mapOperand(inst->getOperand(0));
    //     auto rhs = loweringCtx.mapOperand(inst->getOperand(1));
    //     const auto ret = loweringCtx.newVReg(OperandType::Int32);

    //     auto& globals = loweringCtx.getModule().globals();
    //     const auto abiName = inst->getInstID() == InstructionID::SDiv ? "__aeabi_idiv" : "__aeabi_uidiv";
    //     MIRRelocable* func = nullptr;
    //     for(auto& global : globals)
    //         if(global->reloc->symbol() == abiName) {
    //             func = global->reloc.get();
    //         }
    //     if(!func) {
    //         globals.push_back(
    //             makeUnique<MIRGlobal>(Linkage::Internal, 0, makeUnique<MIRFunction>(String::get(abiName))));
    //         func = globals.back()->reloc.get();
    //     }

    //     loweringCtx.emitCopy(MIROperand::asISAReg(ARM::R0, OperandType::Int32), lhs);
    //     loweringCtx.emitCopy(MIROperand::asISAReg(ARM::R1, OperandType::Int32), rhs);
    //     loweringCtx.emitInst(MIRInst{ BL }.setOperand<0>(MIROperand::asReloc(func)));
    //     loweringCtx.emitCopy(ret, MIROperand::asISAReg(ARM::R0, OperandType::Int32));
    //     loweringCtx.addOperand(inst, ret);
    //     return true;
    // }
    if(inst->getInstID() == InstructionID::UnsignedTrunc) {
        const auto type = inst->getType();
        if(type->isBoolean())
            return false;
        auto src = loweringCtx.mapOperand(inst->getOperand(0));
        const auto dst = loweringCtx.newVReg(type);
        if(dst.type() == OperandType::Int8) {
            loweringCtx.emitInst(MIRInst{ UXTB }.setOperand<0>(dst).setOperand<1>(src));
        } else if(dst.type() == OperandType::Int16) {
            loweringCtx.emitInst(MIRInst{ UXTH }.setOperand<0>(dst).setOperand<1>(src));
        } else if(dst.type() == OperandType::Int32) {
            loweringCtx.emitCopy(dst, src);
        } else
            reportUnreachable(CMMC_LOCATION());

        loweringCtx.addOperand(inst, dst);
        return true;
    }
    if(inst->getInstID() == InstructionID::SignedTrunc) {
        auto src = loweringCtx.mapOperand(inst->getOperand(0));
        if(src.type() == OperandType::Int32 && inst->getType()->isSame(inst->getOperand(0)->getType())) {
            auto dst = loweringCtx.newVReg(OperandType::Int32);
            loweringCtx.emitCopy(dst, src);
            loweringCtx.addOperand(inst, dst);
            return true;
        }
    }
    if(inst->getInstID() == InstructionID::Bitcast) {
        const auto src = loweringCtx.mapOperand(inst->getOperand(0));
        if(src.type() == OperandType::Float32 && inst->getType()->isSame(IntegerType::get(32))) {
            auto dst = loweringCtx.newVReg(OperandType::Int32);
            loweringCtx.emitInst(MIRInst{ VMOV_FPR2GPR }.setOperand<0>(dst).setOperand<1>(src));
            loweringCtx.addOperand(inst, dst);
            return true;
        }
    }
    return false;
}
void ARMISelInfo::lowerIndirectJump(MIRJumpTable* jumpTable, const MIROperand& offset, LoweringContext& ctx) const {
    const auto tablePtr = ctx.newVReg(ctx.getPtrType());
    ctx.emitInst(MIRInst{ InstLoadGlobalAddress }.setOperand<0>(tablePtr).setOperand<1>(MIROperand::asReloc(jumpTable)));
    const auto byteOffset = ctx.newVReg(ctx.getPtrType());
    ctx.emitInst(MIRInst{ InstShl }
                     .setOperand<0>(byteOffset)
                     .setOperand<1>(offset)
                     .setOperand<2>(MIROperand::asImm(2, OperandType::Int32)));
    const auto offsetPtr = ctx.newVReg(ctx.getPtrType());
    ctx.emitInst(MIRInst{ InstAdd }.setOperand<0>(offsetPtr).setOperand<1>(tablePtr).setOperand<2>(byteOffset));
    const auto offsetVal = ctx.newVReg(OperandType::Int32);
    ctx.emitInst(MIRInst{ InstLoad }.setOperand<0>(offsetVal).setOperand<1>(offsetPtr));
    const auto targetAddress = ctx.newVReg(ctx.getPtrType());
    ctx.emitInst(MIRInst{ InstAdd }.setOperand<0>(targetAddress).setOperand<1>(tablePtr).setOperand<2>(offsetVal));
    ctx.emitInst(MIRInst{ BX_IndirectJump }.setOperand<0>(targetAddress).setOperand<1>(MIROperand::asReloc(jumpTable)));
}
CMMC_TARGET_NAMESPACE_END
