// Seed: 1975247087
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  always $display(1);
  wire id_3;
  always id_1.id_2 <= 1;
  assign id_2 = 1'd0;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output logic id_2
    , id_15,
    input wor id_3,
    output logic id_4,
    input wire id_5,
    input wand id_6,
    input tri1 id_7,
    output uwire id_8,
    output tri id_9,
    input tri0 id_10,
    input logic id_11,
    input tri id_12
    , id_16,
    input logic id_13
);
  module_0 modCall_1 (
      id_16,
      id_15
  );
  logic [7:0] id_17;
  initial begin : LABEL_0
    id_4 <= 1;
    wait (id_5 | id_7) id_16 <= id_11;
    begin : LABEL_0
      id_2 <= id_13;
    end
  end
  assign id_17[1-1 : 1] = id_16;
endmodule
