tst r0, r1 
mvnne r2, r0 
mvneq r2, r1 
bic r3, r3, r2 
mov r0, r3 
mvn r2, r0 
ror r1, r0, #5 
add r1, r1, r2 
