// Seed: 2263776900
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output wire id_2,
    input wire id_3
    , id_23,
    output wor id_4,
    input wand id_5,
    input supply0 id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    input tri id_13,
    input tri id_14,
    input uwire id_15,
    input wand id_16,
    input tri id_17,
    output tri1 id_18,
    output supply1 id_19,
    input tri1 id_20,
    input wire id_21
);
  assign id_19 = 1;
  assign module_1.id_3 = 0;
  assign id_19 = -1 ? id_11 : id_13;
  assign id_23[1'b0] = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd25,
    parameter id_6 = 32'd84
) (
    output logic id_0,
    output tri1 id_1,
    input tri0 id_2,
    output wire id_3
    , id_10,
    input supply0 _id_4,
    output wand id_5,
    input uwire _id_6,
    input tri0 id_7,
    input wor id_8
);
  initial begin : LABEL_0
    id_0 = new;
  end
  module_0 modCall_1 (
      id_8,
      id_7,
      id_5,
      id_2,
      id_3,
      id_7,
      id_8,
      id_5,
      id_2,
      id_2,
      id_2,
      id_8,
      id_7,
      id_2,
      id_2,
      id_8,
      id_2,
      id_8,
      id_5,
      id_3,
      id_7,
      id_2
  );
  wire [id_6  *  -1  +  id_4 : id_4] id_11 = id_10;
  assign id_10 = id_2;
endmodule
