<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2478" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2478{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_2478{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_2478{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_2478{left:89px;bottom:1056px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5_2478{left:450px;bottom:1056px;letter-spacing:-0.13px;}
#t6_2478{left:89px;bottom:1031px;letter-spacing:-0.14px;}
#t7_2478{left:450px;bottom:1031px;letter-spacing:-0.13px;}
#t8_2478{left:89px;bottom:1007px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t9_2478{left:450px;bottom:1007px;letter-spacing:-0.13px;}
#ta_2478{left:89px;bottom:982px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tb_2478{left:450px;bottom:982px;letter-spacing:-0.13px;}
#tc_2478{left:75px;bottom:958px;letter-spacing:-0.13px;word-spacing:0.02px;}
#td_2478{left:89px;bottom:933px;letter-spacing:-0.14px;}
#te_2478{left:450px;bottom:933px;letter-spacing:-0.13px;}
#tf_2478{left:89px;bottom:909px;letter-spacing:-0.14px;}
#tg_2478{left:450px;bottom:909px;letter-spacing:-0.13px;}
#th_2478{left:89px;bottom:885px;letter-spacing:-0.13px;}
#ti_2478{left:450px;bottom:885px;letter-spacing:-0.13px;}
#tj_2478{left:89px;bottom:860px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tk_2478{left:450px;bottom:860px;letter-spacing:-0.13px;}
#tl_2478{left:75px;bottom:836px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#tm_2478{left:89px;bottom:811px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tn_2478{left:450px;bottom:811px;letter-spacing:-0.13px;}
#to_2478{left:89px;bottom:787px;letter-spacing:-0.14px;}
#tp_2478{left:450px;bottom:787px;letter-spacing:-0.13px;}
#tq_2478{left:89px;bottom:762px;letter-spacing:-0.13px;}
#tr_2478{left:450px;bottom:762px;letter-spacing:-0.13px;}
#ts_2478{left:89px;bottom:738px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tt_2478{left:450px;bottom:738px;letter-spacing:-0.12px;}
#tu_2478{left:75px;bottom:713px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tv_2478{left:89px;bottom:689px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tw_2478{left:450px;bottom:689px;letter-spacing:-0.13px;}
#tx_2478{left:89px;bottom:664px;letter-spacing:-0.14px;}
#ty_2478{left:450px;bottom:664px;letter-spacing:-0.13px;}
#tz_2478{left:89px;bottom:640px;letter-spacing:-0.13px;}
#t10_2478{left:450px;bottom:640px;letter-spacing:-0.13px;}
#t11_2478{left:89px;bottom:616px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t12_2478{left:450px;bottom:616px;letter-spacing:-0.13px;}
#t13_2478{left:89px;bottom:591px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t14_2478{left:450px;bottom:591px;letter-spacing:-0.13px;}
#t15_2478{left:89px;bottom:567px;letter-spacing:-0.14px;}
#t16_2478{left:450px;bottom:567px;letter-spacing:-0.13px;}
#t17_2478{left:75px;bottom:542px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t18_2478{left:89px;bottom:518px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t19_2478{left:450px;bottom:518px;letter-spacing:-0.12px;}
#t1a_2478{left:89px;bottom:493px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1b_2478{left:450px;bottom:493px;letter-spacing:-0.12px;}
#t1c_2478{left:89px;bottom:469px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1d_2478{left:450px;bottom:469px;letter-spacing:-0.12px;}
#t1e_2478{left:89px;bottom:444px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1f_2478{left:450px;bottom:444px;letter-spacing:-0.12px;}
#t1g_2478{left:89px;bottom:420px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1h_2478{left:450px;bottom:420px;letter-spacing:-0.12px;}
#t1i_2478{left:89px;bottom:396px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1j_2478{left:450px;bottom:396px;letter-spacing:-0.12px;}
#t1k_2478{left:75px;bottom:371px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1l_2478{left:89px;bottom:347px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1m_2478{left:450px;bottom:347px;letter-spacing:-0.12px;}
#t1n_2478{left:89px;bottom:322px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1o_2478{left:450px;bottom:322px;letter-spacing:-0.12px;}
#t1p_2478{left:89px;bottom:298px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1q_2478{left:450px;bottom:298px;letter-spacing:-0.12px;}
#t1r_2478{left:89px;bottom:273px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1s_2478{left:450px;bottom:273px;letter-spacing:-0.12px;}
#t1t_2478{left:89px;bottom:249px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1u_2478{left:450px;bottom:249px;letter-spacing:-0.12px;}
#t1v_2478{left:89px;bottom:224px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1w_2478{left:450px;bottom:224px;letter-spacing:-0.12px;}
#t1x_2478{left:75px;bottom:200px;letter-spacing:-0.12px;}
#t1y_2478{left:89px;bottom:176px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1z_2478{left:450px;bottom:176px;letter-spacing:-0.13px;}
#t20_2478{left:89px;bottom:151px;letter-spacing:-0.14px;}
#t21_2478{left:450px;bottom:151px;letter-spacing:-0.13px;}
#t22_2478{left:89px;bottom:127px;letter-spacing:-0.13px;}
#t23_2478{left:450px;bottom:127px;letter-spacing:-0.13px;}
#t24_2478{left:75px;bottom:1080px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_2478{left:450px;bottom:1080px;letter-spacing:-0.14px;}

.s1_2478{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2478{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2478{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s4_2478{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2478" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2478Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2478" style="-webkit-user-select: none;"><object width="935" height="1210" data="2478/2478.svg" type="image/svg+xml" id="pdf2478" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2478" class="t s1_2478">B-100 </span><span id="t2_2478" class="t s1_2478">Vol. 2D </span>
<span id="t3_2478" class="t s2_2478">INSTRUCTION FORMATS AND ENCODINGS </span>
<span id="t4_2478" class="t s3_2478">ymmreg2 with ymmreg3 to ymmreg1 </span><span id="t5_2478" class="t s3_2478">C4: rxb0_1: w ymmreg2 100:C2:11 ymmreg1 ymmreg3: imm </span>
<span id="t6_2478" class="t s3_2478">ymmreg2 with mem to ymmreg1 </span><span id="t7_2478" class="t s3_2478">C4: rxb0_1: w ymmreg2 100:C2:mod ymmreg1 r/m: imm </span>
<span id="t8_2478" class="t s3_2478">ymmreglo2 with ymmreglo3 to ymmreg1 </span><span id="t9_2478" class="t s3_2478">C5: r_ymmreglo2 100:C2:11 ymmreg1 ymmreglo3: imm </span>
<span id="ta_2478" class="t s3_2478">ymmreglo2 with mem to ymmreg1 </span><span id="tb_2478" class="t s3_2478">C5: r_ymmreglo2 100:C2:mod ymmreg1 r/m: imm </span>
<span id="tc_2478" class="t s4_2478">VCMPSS — Compare Scalar Single Precision Floating-Point Values </span>
<span id="td_2478" class="t s3_2478">xmmreg2 with xmmreg3 to xmmreg1 </span><span id="te_2478" class="t s3_2478">C4: rxb0_1: w xmmreg2 010:C2:11 xmmreg1 xmmreg3: imm </span>
<span id="tf_2478" class="t s3_2478">xmmreg2 with mem to xmmreg1 </span><span id="tg_2478" class="t s3_2478">C4: rxb0_1: w xmmreg2 010:C2:mod xmmreg1 r/m: imm </span>
<span id="th_2478" class="t s3_2478">xmmreglo2 with xmmreglo3 to xmmreg1 </span><span id="ti_2478" class="t s3_2478">C5: r_xmmreglo2 010:C2:11 xmmreg1 xmmreglo3: imm </span>
<span id="tj_2478" class="t s3_2478">xmmreglo2 with mem to xmmreg1 </span><span id="tk_2478" class="t s3_2478">C5: r_xmmreglo2 010:C2:mod xmmreg1 r/m: imm </span>
<span id="tl_2478" class="t s4_2478">VCOMISS — Compare Scalar Ordered Single Precision Floating-Point Values and Set EFLAGS </span>
<span id="tm_2478" class="t s3_2478">xmmreg2 with xmmreg1 </span><span id="tn_2478" class="t s3_2478">C4: rxb0_1: w_F 000:2F:11 xmmreg1 xmmreg2 </span>
<span id="to_2478" class="t s3_2478">mem with xmmreg1 </span><span id="tp_2478" class="t s3_2478">C4: rxb0_1: w_F 000:2F:mod xmmreg1 r/m </span>
<span id="tq_2478" class="t s3_2478">xmmreglo with xmmreg1 </span><span id="tr_2478" class="t s3_2478">C5: r_F 000:2F:11 xmmreg1 xmmreglo </span>
<span id="ts_2478" class="t s3_2478">mem with xmmreg1 </span><span id="tt_2478" class="t s3_2478">C5: r_F 000:2F:mod xmmreg1 r/m </span>
<span id="tu_2478" class="t s4_2478">VCVTSI2SS — Convert Dword Integer to Scalar Single Precision FP Value </span>
<span id="tv_2478" class="t s3_2478">xmmreg2 with reg to xmmreg1 </span><span id="tw_2478" class="t s3_2478">C4: rxb0_1: 0 xmmreg2 010:2A:11 xmmreg1 reg </span>
<span id="tx_2478" class="t s3_2478">xmmreg2 with mem to xmmreg1 </span><span id="ty_2478" class="t s3_2478">C4: rxb0_1: 0 xmmreg2 010:2A:mod xmmreg1 r/m </span>
<span id="tz_2478" class="t s3_2478">xmmreglo2 with reglo to xmmreg1 </span><span id="t10_2478" class="t s3_2478">C5: r_xmmreglo2 010:2A:11 xmmreg1 reglo </span>
<span id="t11_2478" class="t s3_2478">xmmreglo2 with mem to xmmreg1 </span><span id="t12_2478" class="t s3_2478">C5: r_xmmreglo2 010:2A:mod xmmreg1 r/m </span>
<span id="t13_2478" class="t s3_2478">xmmreg2 with reg to xmmreg1 </span><span id="t14_2478" class="t s3_2478">C4: rxb0_1: 1 xmmreg2 010:2A:11 xmmreg1 reg </span>
<span id="t15_2478" class="t s3_2478">xmmreg2 with mem to xmmreg1 </span><span id="t16_2478" class="t s3_2478">C4: rxb0_1: 1 xmmreg2 010:2A:mod xmmreg1 r/m </span>
<span id="t17_2478" class="t s4_2478">VCVTSS2SI — Convert Scalar Single Precision FP Value to Dword Integer </span>
<span id="t18_2478" class="t s3_2478">xmmreg1 to reg </span><span id="t19_2478" class="t s3_2478">C4: rxb0_1: 0_F 010:2D:11 reg xmmreg1 </span>
<span id="t1a_2478" class="t s3_2478">mem to reg </span><span id="t1b_2478" class="t s3_2478">C4: rxb0_1: 0_F 010:2D:mod reg r/m </span>
<span id="t1c_2478" class="t s3_2478">xmmreglo to reg </span><span id="t1d_2478" class="t s3_2478">C5: r_F 010:2D:11 reg xmmreglo </span>
<span id="t1e_2478" class="t s3_2478">mem to reg </span><span id="t1f_2478" class="t s3_2478">C5: r_F 010:2D:mod reg r/m </span>
<span id="t1g_2478" class="t s3_2478">xmmreg1 to reg </span><span id="t1h_2478" class="t s3_2478">C4: rxb0_1: 1_F 010:2D:11 reg xmmreg1 </span>
<span id="t1i_2478" class="t s3_2478">mem to reg </span><span id="t1j_2478" class="t s3_2478">C4: rxb0_1: 1_F 010:2D:mod reg r/m </span>
<span id="t1k_2478" class="t s4_2478">VCVTTSS2SI — Convert with Truncation Scalar Single Precision FP Value to Dword Integer </span>
<span id="t1l_2478" class="t s3_2478">xmmreg1 to reg </span><span id="t1m_2478" class="t s3_2478">C4: rxb0_1: 0_F 010:2C:11 reg xmmreg1 </span>
<span id="t1n_2478" class="t s3_2478">mem to reg </span><span id="t1o_2478" class="t s3_2478">C4: rxb0_1: 0_F 010:2C:mod reg r/m </span>
<span id="t1p_2478" class="t s3_2478">xmmreglo to reg </span><span id="t1q_2478" class="t s3_2478">C5: r_F 010:2C:11 reg xmmreglo </span>
<span id="t1r_2478" class="t s3_2478">mem to reg </span><span id="t1s_2478" class="t s3_2478">C5: r_F 010:2C:mod reg r/m </span>
<span id="t1t_2478" class="t s3_2478">xmmreg1 to reg </span><span id="t1u_2478" class="t s3_2478">C4: rxb0_1: 1_F 010:2C:11 reg xmmreg1 </span>
<span id="t1v_2478" class="t s3_2478">mem to reg </span><span id="t1w_2478" class="t s3_2478">C4: rxb0_1: 1_F 010:2C:mod reg r/m </span>
<span id="t1x_2478" class="t s4_2478">VDIVPS — Divide Packed Single Precision Floating-Point Values </span>
<span id="t1y_2478" class="t s3_2478">xmmreg2 with xmmreg3 to xmmreg1 </span><span id="t1z_2478" class="t s3_2478">C4: rxb0_1: w xmmreg2 000:5E:11 xmmreg1 xmmreg3 </span>
<span id="t20_2478" class="t s3_2478">xmmreg2 with mem to xmmreg1 </span><span id="t21_2478" class="t s3_2478">C4: rxb0_1: w xmmreg2 000:5E:mod xmmreg1 r/m </span>
<span id="t22_2478" class="t s3_2478">xmmreglo2 with xmmreglo3 to xmmreg1 </span><span id="t23_2478" class="t s3_2478">C5: r_xmmreglo2 000:5E:11 xmmreg1 xmmreglo3 </span>
<span id="t24_2478" class="t s4_2478">Instruction and Format </span><span id="t25_2478" class="t s4_2478">Encoding </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
