// Seed: 4266031408
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_8;
  if (id_5)
    if (id_4) begin
      assign id_2 = id_3;
    end
  wire id_9;
  logic [7:0] id_10;
  always @(negedge 1) if (id_8[(1)]) if (1);
  id_11(
      .id_0(1),
      .id_1(1'b0),
      .id_2(1'h0),
      .id_3(""),
      .id_4(id_10[1'b0 : 1]),
      .id_5(id_3),
      .id_6(1),
      .id_7(1)
  );
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0(
      id_1, id_1, id_2, id_1, id_3, id_1, id_1
  );
  assign id_1 = 1'b0;
endmodule
