================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Fri Mar 31 13:40:45 CEST 2023
    * Version:         2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:         float_to_fixed_xilinx
    * Solution:        float_to_fixed_xilinx_solution (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  50 ns
    * C-Synthesis target clock:    50 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       none

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              923
FF:               307
DSP:              0
BRAM:             2
URAM:             0
SRL:              0


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 50.000      |
| Post-Synthesis | 7.508       |
| Post-Route     | 10.492      |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                           | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                           | 923 | 307 |     | 2    |      |     |        |      |         |          |        |
|   (inst)                                       | 492 | 302 |     |      |      |     |        |      |         |          |        |
|   grp_float_to_fixed_top_Pipeline_1_fu_267     | 16  | 5   |     |      |      |     |        |      |         |          |        |
|     (grp_float_to_fixed_top_Pipeline_1_fu_267) |     | 3   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U   | 16  | 2   |     |      |      |     |        |      |         |          |        |
|   r_v_v_U                                      | 416 |     |     | 2    |      |     |        |      |         |          |        |
|     bind_storage ram_t2p                       |     |     |     |      |      |     |        | auto | 1       | r_v_v    |        |
+------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.73%  | OK     |
| FD                                                        | 50%       | 0.29%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.08%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.71%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.71%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 9      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+--------+------------------------+------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  |  Slack | Startpoint Pin         | Endpoint Pin                       | Logic Levels | Max Fanout | Datapath Delay | Datapath Logic | Datapath Net |
|       |        |                        |                                    |              |            |                |          Delay |        Delay |
+-------+--------+------------------------+------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 39.508 | s31_1_reg_896_reg[2]/C | select_ln1796_3_reg_1091_reg[11]/D |            6 |        108 |         10.439 |          1.697 |        8.742 |
| Path2 | 39.963 | s31_1_reg_896_reg[2]/C | select_ln1796_3_reg_1091_reg[16]/D |            6 |        108 |          9.984 |          1.463 |        8.521 |
| Path3 | 40.005 | s31_1_reg_896_reg[2]/C | select_ln1796_3_reg_1091_reg[17]/D |            6 |        108 |          9.943 |          1.666 |        8.277 |
| Path4 | 40.169 | s31_1_reg_896_reg[2]/C | select_ln1796_3_reg_1091_reg[21]/D |            6 |        108 |          9.779 |          1.693 |        8.086 |
| Path5 | 40.271 | s31_1_reg_896_reg[2]/C | select_ln1796_3_reg_1091_reg[12]/D |            6 |        108 |          9.676 |          1.697 |        7.979 |
+-------+--------+------------------------+------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------+----------------------+
    | Path1 Cells                                  | Primitive Type       |
    +----------------------------------------------+----------------------+
    | s31_1_reg_896_reg[2]                         | FLOP_LATCH.flop.FDRE |
    | zext_ln1799_reg_1066[2]_i_1                  | LUT.others.LUT3      |
    | select_ln1796_3_reg_1091[12]_i_10            | LUT.others.LUT6      |
    | select_ln1796_3_reg_1091[12]_i_6             | LUT.others.LUT4      |
    | r_v_v_U/select_ln1796_3_reg_1091[11]_i_3     | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091_reg[11]_i_2 | MUXFX.others.MUXF7   |
    | r_v_v_U/select_ln1796_3_reg_1091[11]_i_1     | LUT.others.LUT5      |
    | select_ln1796_3_reg_1091_reg[11]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------+----------------------+

    +----------------------------------------------+----------------------+
    | Path2 Cells                                  | Primitive Type       |
    +----------------------------------------------+----------------------+
    | s31_1_reg_896_reg[2]                         | FLOP_LATCH.flop.FDRE |
    | zext_ln1799_reg_1066[2]_i_1                  | LUT.others.LUT3      |
    | select_ln1796_3_reg_1091[16]_i_11            | LUT.others.LUT6      |
    | select_ln1796_3_reg_1091[16]_i_6             | LUT.others.LUT4      |
    | r_v_v_U/select_ln1796_3_reg_1091[16]_i_3     | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091_reg[16]_i_2 | MUXFX.others.MUXF7   |
    | r_v_v_U/select_ln1796_3_reg_1091[16]_i_1     | LUT.others.LUT5      |
    | select_ln1796_3_reg_1091_reg[16]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------+----------------------+

    +----------------------------------------------+----------------------+
    | Path3 Cells                                  | Primitive Type       |
    +----------------------------------------------+----------------------+
    | s31_1_reg_896_reg[2]                         | FLOP_LATCH.flop.FDRE |
    | zext_ln1799_reg_1066[2]_i_1                  | LUT.others.LUT3      |
    | select_ln1796_3_reg_1091[20]_i_11            | LUT.others.LUT6      |
    | select_ln1796_3_reg_1091[18]_i_6             | LUT.others.LUT4      |
    | r_v_v_U/select_ln1796_3_reg_1091[17]_i_3     | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091_reg[17]_i_2 | MUXFX.others.MUXF7   |
    | r_v_v_U/select_ln1796_3_reg_1091[17]_i_1     | LUT.others.LUT5      |
    | select_ln1796_3_reg_1091_reg[17]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------+----------------------+

    +----------------------------------------------+----------------------+
    | Path4 Cells                                  | Primitive Type       |
    +----------------------------------------------+----------------------+
    | s31_1_reg_896_reg[2]                         | FLOP_LATCH.flop.FDRE |
    | zext_ln1799_reg_1066[2]_i_1                  | LUT.others.LUT3      |
    | select_ln1796_3_reg_1091[21]_i_12            | LUT.others.LUT5      |
    | select_ln1796_3_reg_1091[21]_i_6             | LUT.others.LUT4      |
    | r_v_v_U/select_ln1796_3_reg_1091[21]_i_3     | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091_reg[21]_i_2 | MUXFX.others.MUXF7   |
    | r_v_v_U/select_ln1796_3_reg_1091[21]_i_1     | LUT.others.LUT5      |
    | select_ln1796_3_reg_1091_reg[21]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------+----------------------+

    +----------------------------------------------+----------------------+
    | Path5 Cells                                  | Primitive Type       |
    +----------------------------------------------+----------------------+
    | s31_1_reg_896_reg[2]                         | FLOP_LATCH.flop.FDRE |
    | zext_ln1799_reg_1066[2]_i_1                  | LUT.others.LUT3      |
    | select_ln1796_3_reg_1091[12]_i_10            | LUT.others.LUT6      |
    | select_ln1796_3_reg_1091[12]_i_6             | LUT.others.LUT4      |
    | r_v_v_U/select_ln1796_3_reg_1091[12]_i_3     | LUT.others.LUT6      |
    | r_v_v_U/select_ln1796_3_reg_1091_reg[12]_i_2 | MUXFX.others.MUXF7   |
    | r_v_v_U/select_ln1796_3_reg_1091[12]_i_1     | LUT.others.LUT5      |
    | select_ln1796_3_reg_1091_reg[12]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------------+
| Report Type              | Report Location                                                            |
+--------------------------+----------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/float_to_fixed_top_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/float_to_fixed_top_failfast_routed.rpt                 |
| status                   | impl/verilog/report/float_to_fixed_top_status_routed.rpt                   |
| timing                   | impl/verilog/report/float_to_fixed_top_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/float_to_fixed_top_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/float_to_fixed_top_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/float_to_fixed_top_utilization_hierarchical_routed.rpt |
+--------------------------+----------------------------------------------------------------------------+


