

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_55_2_proc'
================================================================
* Date:           Tue Jun 24 19:15:14 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.758 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_2  |        9|        9|         6|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1460|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      6|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     795|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     859|   1598|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |           Instance           |          Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |fpext_32ns_64_2_no_dsp_1_U13  |fpext_32ns_64_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fpext_32ns_64_2_no_dsp_1_U14  |fpext_32ns_64_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +------------------------------+--------------------------+---------+----+---+----+-----+
    |Total                         |                          |        0|   0|  0|   0|    0|
    +------------------------------+--------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                     Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |distC_l_U  |Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R  |        0|  32|   3|    0|     5|   32|     1|          160|
    |distC_r_U  |Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R  |        0|  32|   3|    0|     5|   32|     1|          160|
    +-----------+-----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                               |        0|  64|   6|    0|    10|   64|     2|          320|
    +-----------+-----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln55_fu_150_p2         |         +|   0|  0|   11|           3|           1|
    |add_ln59_fu_271_p2         |         +|   0|  0|   12|          12|           6|
    |add_ln60_fu_361_p2         |         +|   0|  0|   12|          12|           6|
    |sub_ln59_1_fu_259_p2       |         -|   0|  0|   12|          11|          12|
    |sub_ln59_2_fu_277_p2       |         -|   0|  0|   12|           5|          12|
    |sub_ln59_fu_241_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln60_1_fu_349_p2       |         -|   0|  0|   12|          11|          12|
    |sub_ln60_2_fu_367_p2       |         -|   0|  0|   12|           5|          12|
    |sub_ln60_fu_331_p2         |         -|   0|  0|   61|           1|          54|
    |and_ln59_1_fu_501_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln59_fu_479_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln60_1_fu_608_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln60_fu_586_p2         |       and|   0|  0|    2|           1|           1|
    |ap_condition_191           |       and|   0|  0|    2|           1|           1|
    |ashr_ln59_fu_419_p2        |      ashr|   0|  0|  161|          54|          54|
    |ashr_ln60_fu_526_p2        |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln55_fu_144_p2        |      icmp|   0|  0|   11|           3|           3|
    |icmp_ln59_1_fu_265_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln59_2_fu_291_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln59_3_fu_410_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln59_4_fu_311_p2      |      icmp|   0|  0|   14|           7|           1|
    |icmp_ln59_fu_254_p2        |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln60_1_fu_355_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln60_2_fu_381_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln60_3_fu_517_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln60_4_fu_401_p2      |      icmp|   0|  0|   14|           7|           1|
    |icmp_ln60_fu_344_p2        |      icmp|   0|  0|   70|          63|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |or_ln59_fu_491_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln60_fu_598_p2          |        or|   0|  0|    2|           1|           1|
    |select_ln59_1_fu_283_p3    |    select|   0|  0|   12|           1|          12|
    |select_ln59_2_fu_447_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln59_3_fu_460_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln59_4_fu_467_p3    |    select|   0|  0|   32|           1|           1|
    |select_ln59_5_fu_484_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln59_6_fu_506_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln59_7_fu_439_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln59_fu_247_p3      |    select|   0|  0|   54|           1|          54|
    |select_ln60_1_fu_373_p3    |    select|   0|  0|   12|           1|          12|
    |select_ln60_2_fu_554_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln60_3_fu_567_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln60_4_fu_574_p3    |    select|   0|  0|   32|           1|           1|
    |select_ln60_5_fu_591_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln60_6_fu_613_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln60_7_fu_546_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln60_fu_337_p3      |    select|   0|  0|   54|           1|          54|
    |shl_ln59_fu_455_p2         |       shl|   0|  0|  100|          32|          32|
    |shl_ln60_fu_562_p2         |       shl|   0|  0|  100|          32|          32|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln59_1_fu_495_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln59_fu_474_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln60_1_fu_602_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln60_fu_581_p2         |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1460|         477|         792|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_13    |   9|          2|    3|          6|
    |i_fu_72                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |distC_l_load_reg_648              |  32|   0|   32|          0|
    |distC_r_load_reg_654              |  32|   0|   32|          0|
    |i_fu_72                           |   3|   0|    3|          0|
    |icmp_ln59_1_reg_712               |   1|   0|    1|          0|
    |icmp_ln59_2_reg_723               |   1|   0|    1|          0|
    |icmp_ln59_4_reg_735               |   1|   0|    1|          0|
    |icmp_ln59_reg_705                 |   1|   0|    1|          0|
    |icmp_ln60_1_reg_752               |   1|   0|    1|          0|
    |icmp_ln60_2_reg_763               |   1|   0|    1|          0|
    |icmp_ln60_4_reg_775               |   1|   0|    1|          0|
    |icmp_ln60_reg_745                 |   1|   0|    1|          0|
    |select_ln59_1_reg_717             |  12|   0|   12|          0|
    |select_ln59_6_reg_780             |  32|   0|   32|          0|
    |select_ln59_reg_700               |  54|   0|   54|          0|
    |select_ln60_1_reg_757             |  12|   0|   12|          0|
    |select_ln60_6_reg_785             |  32|   0|   32|          0|
    |select_ln60_reg_740               |  54|   0|   54|          0|
    |tmp_15_reg_690                    |  11|   0|   11|          0|
    |tmp_306_reg_685                   |   1|   0|    1|          0|
    |tmp_reg_665                       |   1|   0|    1|          0|
    |tmp_s_reg_670                     |  11|   0|   11|          0|
    |trunc_ln59_1_reg_675              |  52|   0|   52|          0|
    |trunc_ln59_2_reg_729              |  32|   0|   32|          0|
    |trunc_ln59_reg_660                |  63|   0|   63|          0|
    |trunc_ln60_1_reg_695              |  52|   0|   52|          0|
    |trunc_ln60_2_reg_769              |  32|   0|   32|          0|
    |trunc_ln60_reg_680                |  63|   0|   63|          0|
    |zext_ln55_reg_632                 |   3|   0|   64|         61|
    |distC_l_load_reg_648              |  64|  32|   32|          0|
    |distC_r_load_reg_654              |  64|  32|   32|          0|
    |zext_ln55_reg_632                 |  64|  32|   64|         61|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 795|  96|  792|        122|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_55_2_proc|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_55_2_proc|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_55_2_proc|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_55_2_proc|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_55_2_proc|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_55_2_proc|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_55_2_proc|  return value|
|distC_r_fix_address0  |  out|    3|   ap_memory|                distC_r_fix|         array|
|distC_r_fix_ce0       |  out|    1|   ap_memory|                distC_r_fix|         array|
|distC_r_fix_we0       |  out|    1|   ap_memory|                distC_r_fix|         array|
|distC_r_fix_d0        |  out|   32|   ap_memory|                distC_r_fix|         array|
|distC_l_fix_address0  |  out|    3|   ap_memory|                distC_l_fix|         array|
|distC_l_fix_ce0       |  out|    1|   ap_memory|                distC_l_fix|         array|
|distC_l_fix_we0       |  out|    1|   ap_memory|                distC_l_fix|         array|
|distC_l_fix_d0        |  out|   32|   ap_memory|                distC_l_fix|         array|
+----------------------+-----+-----+------------+---------------------------+--------------+

