# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1199.5 3.2e-05 2048 0.32 2100 687104 124.52 70.2057 3271.21 2092.8 5558.92 5559.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1199.5 3.2e-05 2048 0.32 2100 687744 124.887 70.2893 3776.53 2094.71 6066.59 6066.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1199.5 3.2e-05 2048 0.32 2100 687360 124.496 70.3004 3941.47 2096.22 6232.68 6232.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1199.5 3.2e-05 2048 0.32 2100 686592 124.416 70.3513 3675.77 2093.24 5963.96 5964.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1199.5 3.2e-05 2048 0.32 2100 688000 124.719 70.4205 3729.37 2096.21 6020.89 6021.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1199.5 3.2e-05 2048 0.32 2100 686336 124.421 70.1583 3818.97 2093.07 6106.79 6106.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1199.5 3.2e-05 2048 0.32 2100 685440 124.841 70.6339 3831.36 2092.93 6119.94 6120.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1199.5 3.2e-05 2048 0.32 2100 686080 124.809 70.0943 3714.4 2094.94 6004.42 6004.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1199.5 3.2e-05 2048 0.32 2100 685056 124.919 70.3078 3728.84 2093.17 6017.41 6017.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1199.5 3.2e-05 2048 0.32 2100 688000 124.632 70.212 4006.85 2096.55 6298.42 6298.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1199.5 3.2e-05 2048 0.32 2100 684032 124.144 69.9535 4655.5 2089.83 6939.6 6939.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1199.5 3.2e-05 2048 0.32 2100 688640 124.375 70.0931 3323.82 2094.06 5612.53 5612.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1199.5 3.2e-05 2048 0.32 2100 688640 124.828 70.3495 3370.23 2096.09 5661.68 5661.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1199.5 3.2e-05 2048 0.32 2100 688896 124.637 70.4032 3260.82 2096.59 5552.63 5552.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1199.5 3.2e-05 2048 0.32 2100 688128 124.765 70.2294 3341.77 2092.75 5629.69 5629.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1199.5 3.2e-05 2048 0.32 2100 688128 124.344 70.2953 3389.98 2092.52 5677.31 5677.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1199.5 3.2e-05 2048 0.32 2100 688896 124.491 70.3058 3871.28 2096.42 6162.68 6162.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1199.5 3.2e-05 2048 0.32 2100 688640 124.258 70.1777 3778.48 2096.01 6069.09 6069.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1199.5 3.2e-05 2048 0.32 2100 688128 124.047 70.1895 4020.21 2092.91 6307.53 6307.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1199.5 3.2e-05 2048 0.32 2100 688000 124.634 70.2399 3982.17 2096.49 6273.71 6273.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1199.5 3.2e-05 2048 0.32 2100 686336 124.334 70.2751 4007.34 2092.68 6294.81 6294.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1199.5 3.2e-05 2048 0.32 2100 687360 124.406 70.234 3939.93 2090.75 6225.49 6225.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1199.5 3.2e-05 2048 0.32 2100 688128 124.151 70.1189 3784.33 2095.02 6073.8 6073.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1199.5 3.2e-05 2048 0.32 2100 688128 124.193 70.228 4411.62 2093.54 6699.76 6699.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1199.5 3.2e-05 2048 0.32 2100 688000 124.571 70.2182 4426.6 2096.23 6717.79 6717.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1199.5 3.2e-05 2048 0.32 2100 684032 124.194 69.9474 4019.74 2087.7 6301.75 6301.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1199.5 3.2e-05 2048 0.32 2100 688128 124.404 70.1727 3149.1 2094.48 5438.33 5438.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1199.5 3.2e-05 2048 0.32 2100 688000 124.728 70.2525 3518.46 2093.63 5807.24 5807.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1199.5 3.2e-05 2048 0.32 2100 688128 124.619 70.1541 3217.9 2095.18 5508.02 5508.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1199.5 3.2e-05 2048 0.32 2100 687232 124.912 70.2668 3260.35 2093.47 5549.18 5549.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1199.5 3.2e-05 2048 0.32 2100 687104 124.582 70.1176 3277.42 2094.62 5566.92 5567.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1199.5 3.2e-05 2048 0.32 2100 687744 124.679 70.3696 4053.88 2096.91 6346.01 6346.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1199.5 3.2e-05 2048 0.32 2100 686592 124.501 70.2568 2809.43 2095.11 5099.48 5099.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1199.5 3.2e-05 2048 0.32 2100 687360 124.427 70.1929 3896.41 2094.79 6186 6186.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1199.5 3.2e-05 2048 0.32 2100 686080 124.373 70.2182 2713.29 2094.47 5002.52 5002.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1199.5 3.2e-05 2048 0.32 2100 686592 124.333 70.0467 3649.61 2094.9 5939.07 5939.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1199.5 3.2e-05 2048 0.32 2100 685056 124.705 70.1317 2593.99 2094.7 4883.7 4883.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1199.5 3.2e-05 2048 0.32 2100 688000 124.722 70.2957 3823.01 2095.89 6114.09 6114.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1199.5 3.2e-05 2048 0.32 2100 688000 124.448 70.3201 2688.16 2096.35 4979.46 4979.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1199.5 3.2e-05 2048 0.32 2100 686336 124.293 70.2239 4860.4 2092.93 7148.02 7148.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1199.5 3.2e-05 2048 0.32 2100 684544 123.513 69.9781 3152.69 2086.15 5432.51 5432.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1199.5 3.2e-05 2048 0.32 2100 685440 124.633 70.1952 4642.09 2090.9 6928 6928.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1199.5 3.2e-05 2048 0.32 2100 683520 124.694 70.3305 3132.32 2091.49 5419.01 5419.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1199.5 3.2e-05 2048 0.32 2100 686080 124.521 70.23 4515.86 2092.99 6803.78 6803.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1199.5 3.2e-05 2048 0.32 2100 684032 124.084 69.9681 3025.81 2088.17 5308.2 5308.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1199.5 3.2e-05 2048 0.32 2100 685056 124.784 70.1275 3949.53 2094.72 6239.34 6239.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1199.5 3.2e-05 2048 0.32 2100 681984 125.503 70.1542 2751.79 2095.67 5043.28 5043.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1199.5 3.2e-05 2048 0.32 2100 688000 124.561 70.3735 4097.15 2096.32 6388.57 6388.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1199.5 3.2e-05 2048 0.32 2100 684800 124.889 70.2143 2911.06 2096.64 5202.98 5203.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1199.5 3.2e-05 2048 0.32 2112 686592 124.673 70.3749 3118.6 2095.87 5409.68 5409.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1199.5 3.2e-05 2048 0.32 2112 686080 125.251 70.3344 3274.63 2093.8 5564.18 5564.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1199.5 3.2e-05 2048 0.32 2112 686592 125.055 70.1809 3175.16 2096.15 5466.72 5466.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1199.5 3.2e-05 2048 0.32 2112 685056 124.694 70.0701 2124.69 2092.9 4412.52 4412.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1199.5 3.2e-05 2048 0.32 2112 685440 125.134 70.3697 3655.06 2095.14 5945.87 5946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1199.5 3.2e-05 2048 0.32 2112 684544 124.715 70.1848 2312.22 2092.92 4600.2 4600.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1199.5 3.2e-05 2048 0.32 2112 686080 124.485 70.3654 3526.57 2094.63 5816.21 5816.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1199.5 3.2e-05 2048 0.32 2112 686080 124.457 70.1174 2310.85 2094.56 4600.15 4600.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1199.5 3.2e-05 2048 0.32 2112 686592 124.953 70.228 3895.23 2095.21 6185.79 6185.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1199.5 3.2e-05 2048 0.32 2112 686592 124.489 70.2095 2720.48 2097.11 5012.47 5012.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1199.5 3.2e-05 2048 0.32 2112 686080 124.757 70.2243 3694.63 2096.22 5986.01 5986.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1199.5 3.2e-05 2048 0.32 2112 686080 124.398 70.0698 2639.81 2096.22 4930.67 4930.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1199.5 3.2e-05 2048 0.32 2112 685056 124.609 70.2525 4725.48 2094.67 7015.19 7015.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1199.5 3.2e-05 2048 0.32 2112 685056 124.68 70.4129 3011.61 2094.95 5301.82 5301.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1199.5 3.2e-05 2048 0.32 2112 686400 124.968 70.3882 4653.27 2096.28 6945.09 6945.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1199.5 3.2e-05 2048 0.32 2112 684800 125.115 70.3558 3145.85 2094.68 5436.19 5436.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1199.5 3.2e-05 2048 0.32 2112 684544 124.659 70.1365 4553.88 2090.93 6839.78 6839.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1199.5 3.2e-05 2048 0.32 2112 680960 124.39 70.0525 2991.62 2088.38 5274.62 5274.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1199.5 3.2e-05 2048 0.32 2112 683520 125.08 70.2567 4407.26 2092.7 6695.46 6695.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1199.5 3.2e-05 2048 0.32 2112 683520 124.711 70.1317 2845.63 2091.58 5132.23 5132.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1199.5 3.2e-05 2048 0.32 2112 686080 124.522 70.3702 4233.88 2094.79 6523.74 6523.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1199.5 3.2e-05 2048 0.32 2112 684032 124.127 70.0445 2837.5 2088.16 5120.01 5120.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1199.5 3.2e-05 2048 0.32 2100 685056 124.906 70.2233 3520.23 2096.07 5811.62 5811.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1199.5 3.2e-05 2048 0.32 2100 684800 125.501 70.4635 3141.27 2096.12 5433.54 5433.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1199.5 3.2e-05 2048 0.32 2100 684800 124.993 70.4001 2094.91 2094.41 4384.89 4385.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1199.5 3.2e-05 2048 0.32 2100 685056 125.189 70.2404 3284.64 2096.86 5577.1 5577.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1199.5 3.2e-05 2048 0.32 2100 683520 124.989 70.1461 2198.24 2092.87 4486.42 4486.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1199.5 3.2e-05 2048 0.32 2100 684544 125.32 70.2259 3520.67 2093.47 5809.86 5810
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1199.5 3.2e-05 2048 0.32 2100 682752 124.88 70.3345 2219.41 2092.9 4507.69 4507.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1199.5 3.2e-05 2048 0.32 2100 684032 124.853 70.0491 3646.66 2092.54 5934.28 5934.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1199.5 3.2e-05 2048 0.32 2100 684032 124.863 70.0868 2392.94 2093.37 4681.44 4681.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1199.5 3.2e-05 2048 0.32 2100 685440 125.139 70.3549 3876.21 2095.22 6167.1 6167.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1199.5 3.2e-05 2048 0.32 2100 684288 125.112 70.1612 2775.1 2096.83 5067.38 5067.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1199.5 3.2e-05 2048 0.32 2100 684800 124.836 70.1977 3768.44 2094.74 6058.39 6058.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1199.5 3.2e-05 2048 0.32 2100 683520 125.052 70.1973 2641.89 2096.44 4933.75 4933.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1199.5 3.2e-05 2048 0.32 2100 683520 124.842 70.1637 4576.11 2094.89 6866.18 6866.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1199.5 3.2e-05 2048 0.32 2100 681984 125.542 70.0703 3056.93 2093.51 5346.23 5346.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1199.5 3.2e-05 2048 0.32 2100 684800 125.174 70.4456 4588.29 2096.3 6880.38 6880.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1199.5 3.2e-05 2048 0.32 2100 684800 125.086 70.4348 3082.94 2094.56 5373.2 5373.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1199.5 3.2e-05 2048 0.32 2100 682752 124.955 70.111 4442.95 2092.72 6730.91 6731.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1199.5 3.2e-05 2048 0.32 2100 680960 124.342 69.9388 2909.71 2088.63 5192.8 5192.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1199.5 3.2e-05 2048 0.32 2100 683520 125.068 70.3345 4311.04 2093.11 6599.72 6599.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1199.5 3.2e-05 2048 0.32 2100 683520 124.735 70.1961 2849.87 2091.26 5136.24 5136.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1199.5 3.2e-05 2048 0.32 2100 684032 124.93 70.2512 4123.67 2094.99 6414.01 6414.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1199.5 3.2e-05 2048 0.32 2100 679936 124.82 70.1195 2890.53 2089.49 5175.14 5175.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1199.5 3.2e-05 2048 0.32 2112 686592 124.627 70.1542 3087.74 2094.14 5376.85 5376.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1199.5 3.2e-05 2048 0.32 2112 686080 124.597 70.0907 2040.67 2092.88 4328.41 4328.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1199.5 3.2e-05 2048 0.32 2112 686080 125.227 70.3795 3137.51 2093.87 5427.15 5427.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1199.5 3.2e-05 2048 0.32 2112 686080 124.769 70.2278 2088.07 2094.25 4377.49 4377.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1199.5 3.2e-05 2048 0.32 2112 686592 124.76 70.2988 3343.04 2096.8 5635.07 5635.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1199.5 3.2e-05 2048 0.32 2112 685056 124.607 70.06 2225.14 2094.63 4514.62 4514.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1199.5 3.2e-05 2048 0.32 2112 685440 125.308 70.3304 3284.69 2094.72 5575.21 5575.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1199.5 3.2e-05 2048 0.32 2112 684544 124.617 70.1235 2096.14 2090.55 4381.6 4381.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1199.5 3.2e-05 2048 0.32 2112 682752 125.116 70.2568 1804.18 2091 4090.72 4090.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1199.5 3.2e-05 2048 0.32 2112 686080 124.566 70.359 3307.1 2094.64 5596.84 5596.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1199.5 3.2e-05 2048 0.32 2112 686080 124.481 70.1927 2210.33 2094.57 4499.74 4499.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1199.5 3.2e-05 2048 0.32 2112 685056 124.708 70.1215 1828.46 2093.49 4116.95 4117.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1199.5 3.2e-05 2048 0.32 2112 686592 124.903 70.3714 4748.77 2094.99 7039.23 7039.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1199.5 3.2e-05 2048 0.32 2112 686592 124.454 70.2809 2989.17 2096.89 5280.97 5281.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1199.5 3.2e-05 2048 0.32 2112 680832 124.773 70.1165 2447.38 2087.77 4730.21 4730.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1199.5 3.2e-05 2048 0.32 2112 686080 124.698 70.3119 4417.6 2094.46 6707.25 6707.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1199.5 3.2e-05 2048 0.32 2112 686080 124.376 70.2076 2974.99 2094.3 5264.06 5264.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1199.5 3.2e-05 2048 0.32 2112 683520 124.726 70.1645 2477.86 2092.74 4765.66 4765.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1199.5 3.2e-05 2048 0.32 2112 685056 124.575 70.1297 4187.45 2092.4 6474.73 6474.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1199.5 3.2e-05 2048 0.32 2112 685056 124.644 70.2691 2705.01 2093.19 4993.29 4993.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1199.5 3.2e-05 2048 0.32 2112 681984 124.532 70.0605 2356.41 2091.3 4642.48 4642.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1199.5 3.2e-05 2048 0.32 2112 686400 125.033 70.5316 4129.36 2094.63 6419.73 6419.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1199.5 3.2e-05 2048 0.32 2112 684800 125.095 70.2696 2859.23 2096.07 5150.84 5150.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1199.5 3.2e-05 2048 0.32 2112 681600 124.745 70.1782 2366.41 2088.37 4649.88 4650.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1199.5 3.2e-05 2048 0.32 2112 684544 124.618 70.101 4006.19 2091.12 6292.21 6292.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1199.5 3.2e-05 2048 0.32 2112 680960 124.373 70.0518 2770.08 2085.98 5050.66 5050.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1199.5 3.2e-05 2048 0.32 2112 682752 124.802 70.1911 2290.17 2093.26 4578.59 4578.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1199.5 3.2e-05 2048 0.32 2112 683520 125.114 70.2444 3917.75 2092.72 6206 6206.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1199.5 3.2e-05 2048 0.32 2112 683520 124.706 70.1474 2805.12 2093.21 5093.36 5093.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1199.5 3.2e-05 2048 0.32 2112 679680 125.088 70.1428 2303.87 2086.41 4585.68 4585.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1199.5 3.2e-05 2048 0.32 2112 686080 124.509 70.1003 3962.11 2092.96 6249.86 6249.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1199.5 3.2e-05 2048 0.32 2112 684032 124.013 70.0191 2671.38 2087.8 4953.4 4953.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1199.5 3.2e-05 2048 0.32 2112 681984 125.488 70.06 2412.03 2094.02 4701.78 4701.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1199.5 3.2e-05 2048 0.32 2120 683520 125.303 70.2013 3136.35 2094.61 5426.64 5426.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1199.5 3.2e-05 2048 0.32 2120 683008 125.351 70.2976 2073 2094.36 4363.19 4363.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1199.5 3.2e-05 2048 0.32 2120 683520 125.517 70.2956 3545.28 2095.7 5836.97 5837.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1199.5 3.2e-05 2048 0.32 2120 683520 125.229 70.202 2328.65 2096.24 4620.5 4620.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1199.5 3.2e-05 2048 0.32 2120 681600 125.494 70.3656 1924.87 2092.67 4213.58 4213.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1199.5 3.2e-05 2048 0.32 2120 683520 125.723 70.1928 3212.86 2094.35 5503.29 5503.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1199.5 3.2e-05 2048 0.32 2120 681984 125.489 70.1342 2094.94 2092.84 4383.58 4383.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1199.5 3.2e-05 2048 0.32 2120 681984 125.594 70.2054 1802.4 2097.12 4095.48 4095.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1199.5 3.2e-05 2048 0.32 2120 682752 125.737 70.4979 4595.16 2093.21 6884.78 6884.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1199.5 3.2e-05 2048 0.32 2120 680960 125.482 70.1973 2880.3 2090.95 5167.11 5167.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1199.5 3.2e-05 2048 0.32 2120 680064 125.875 70.2523 2339.27 2092.96 4628.53 4628.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1199.5 3.2e-05 2048 0.32 2120 683008 125.234 70.0948 4267.24 2092.84 6555.59 6555.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1199.5 3.2e-05 2048 0.32 2120 681984 125.559 70.0989 2688.64 2093.02 4977.49 4977.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1199.5 3.2e-05 2048 0.32 2120 681984 125.577 70.3074 2190.73 2095.26 4482.05 4482.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1199.5 3.2e-05 2048 0.32 2120 683136 125.81 70.2668 4387.56 2094.73 6678.53 6678.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1199.5 3.2e-05 2048 0.32 2120 681984 125.532 70.3017 2845.13 2096.85 5138 5138.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1199.5 3.2e-05 2048 0.32 2120 677376 125.587 70.0823 2489.58 2087.55 4772.97 4773.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1199.5 3.2e-05 2048 0.32 2120 677376 125.581 70.0641 2213.69 2090.87 4500.39 4500.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1199.5 3.2e-05 2048 0.32 2120 683520 125.283 70.2013 4109.76 2093.87 6399.29 6399.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1199.5 3.2e-05 2048 0.32 2120 683520 125.051 70.1588 2788.29 2094.55 5078.21 5078.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1199.5 3.2e-05 2048 0.32 2120 679680 125.659 70.2374 2327.02 2091.25 4614.34 4614.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1199.5 3.2e-05 2048 0.32 2120 680960 124.755 70.0105 2291.8 2089.96 4576.69 4576.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1199.5 3.2e-05 2048 0.32 2120 681984 125.539 70.3191 3865.88 2094.87 6156.77 6156.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1199.5 3.2e-05 2048 0.32 2120 681984 125.566 70.2136 2749.22 2093.45 5038.63 5038.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1199.5 3.2e-05 2048 0.32 2120 677376 125.542 70.1772 2253.71 2091.3 4540.9 4541.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1199.5 3.2e-05 2048 0.32 2120 681984 125.465 70.2917 2133.19 2095.69 4424.8 4424.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1199.5 3.2e-05 2048 0.32 2120 683200 125.76 70.2935 4021.56 2095.63 6313.42 6313.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1199.5 3.2e-05 2048 0.32 2120 681600 125.905 70.4931 2729.66 2096.08 5022.3 5022.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1199.5 3.2e-05 2048 0.32 2120 676800 125.951 70.374 2347.51 2085.75 4629.75 4629.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1199.5 3.2e-05 2048 0.32 2120 678400 125.974 70.1851 2161.08 2095 4452.42 4452.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1199.5 3.2e-05 2048 0.32 2112 683008 125.311 70.0575 3380.23 2095.86 5671.64 5671.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1199.5 3.2e-05 2048 0.32 2112 681984 125.588 70.273 2228.58 2094.58 4519.19 4519.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1199.5 3.2e-05 2048 0.32 2112 681984 125.409 70.1112 1869.89 2093.34 4158.93 4159.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1199.5 3.2e-05 2048 0.32 2112 682880 125.833 70.2765 3249.39 2096.16 5541.84 5541.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1199.5 3.2e-05 2048 0.32 2112 682240 125.534 70.1475 2166.19 2095.7 4457.74 4457.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1199.5 3.2e-05 2048 0.32 2112 681600 125.63 70.4532 1807.74 2092.48 4096.47 4096.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1199.5 3.2e-05 2048 0.32 2112 682752 125.569 70.384 4462.07 2094.88 6753.08 6753.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1199.5 3.2e-05 2048 0.32 2112 681984 125.395 70.1973 2798.67 2092.89 5087.33 5087.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1199.5 3.2e-05 2048 0.32 2112 681984 125.537 70.2075 2382.88 2095.43 4674.22 4674.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1199.5 3.2e-05 2048 0.32 2112 681984 125.597 70.1051 2076.56 2093.47 4365.9 4366.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1199.5 3.2e-05 2048 0.32 2112 682752 125.751 70.2976 4124.16 2095.18 6415.55 6415.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1199.5 3.2e-05 2048 0.32 2112 680960 125.494 70.2356 2594.64 2090.93 4881.48 4881.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1199.5 3.2e-05 2048 0.32 2112 680064 125.865 70.1991 2132.73 2091.17 4420.13 4420.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1199.5 3.2e-05 2048 0.32 2112 677376 125.127 69.9781 1913.66 2088.15 4197.09 4197.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1199.5 3.2e-05 2048 0.32 2112 681984 125.601 70.3959 3982.16 2094.82 6273.15 6273.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1199.5 3.2e-05 2048 0.32 2112 681984 125.523 70.1227 2571.64 2113.11 4880.57 4880.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1199.5 3.2e-05 2048 0.32 2112 681984 125.564 70.0627 2143.86 2092.63 4432.3 4432.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1199.5 3.2e-05 2048 0.32 2112 679936 124.795 69.9821 1881.63 2089.4 4165.97 4166.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1199.5 3.2e-05 2048 0.32 2112 683136 125.833 70.2362 3914.37 2096.68 6207.3 6207.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1199.5 3.2e-05 2048 0.32 2112 681984 125.561 70.1686 2713.02 2097.09 5006.01 5006.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1199.5 3.2e-05 2048 0.32 2112 677376 125.569 70.1338 2282.35 2088.04 4566.26 4566.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1199.5 3.2e-05 2048 0.32 2112 677376 125.57 70.0662 2288.67 2090.84 4575.32 4575.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1199.5 3.2e-05 2048 0.32 2112 682240 125.586 70.2489 3869.04 2095.73 6160.78 6160.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1199.5 3.2e-05 2048 0.32 2112 680960 125.486 70.1317 2760.02 2096.21 5052.02 5052.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1199.5 3.2e-05 2048 0.32 2112 679680 125.651 70.1852 2273.37 2093 4562.38 4562.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1199.5 3.2e-05 2048 0.32 2112 675840 125.686 70.0641 2114.47 2090.03 4400.42 4400.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1199.5 3.2e-05 2048 0.32 2100 679936 125.704 70.2082 3512.35 2094.12 5802.55 5802.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1199.5 3.2e-05 2048 0.32 2100 678912 126.001 70.2095 2298.77 2094.15 4589.3 4589.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1199.5 3.2e-05 2048 0.32 2100 678912 125.867 70.1636 1912.82 2092.46 4201.47 4201.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1199.5 3.2e-05 2048 0.32 2100 679680 126.356 70.2654 3250.7 2094.13 5541.63 5541.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1199.5 3.2e-05 2048 0.32 2100 679680 125.971 70.2031 2129.7 2096 4422.04 4422.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1199.5 3.2e-05 2048 0.32 2100 677760 126.236 70.373 1809.87 2092.41 4099.06 4099.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1199.5 3.2e-05 2048 0.32 2100 678400 125.864 70.0995 1585.04 2095.98 3877.15 3877.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1199.5 3.2e-05 2048 0.32 2100 680448 125.921 70.5238 4373.69 2097.05 6667.36 6667.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1199.5 3.2e-05 2048 0.32 2100 678912 125.838 70.1783 2709.39 2093.25 4998.83 4998.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1199.5 3.2e-05 2048 0.32 2100 679680 125.871 70.1525 2337.6 2095.1 4628.9 4629.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1199.5 3.2e-05 2048 0.32 2100 678912 126 70.1588 2007.46 2095.19 4298.98 4299.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1199.5 3.2e-05 2048 0.32 2100 679168 126.448 70.2198 4011.32 2093.25 6301.42 6301.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1199.5 3.2e-05 2048 0.32 2100 677376 125.996 70.1728 2533.39 2093 4822.72 4822.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1199.5 3.2e-05 2048 0.32 2100 677376 126.271 70.1856 2079.8 2092.79 4369.22 4369.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1199.5 3.2e-05 2048 0.32 2100 673792 125.758 69.9303 1862.57 2086.71 4145.14 4145.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1199.5 3.2e-05 2048 0.32 2100 678912 126.053 70.1293 3955.85 2093.16 6245.37 6245.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1199.5 3.2e-05 2048 0.32 2100 677888 125.899 70.2114 2549.15 2093.17 4838.6 4838.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1199.5 3.2e-05 2048 0.32 2100 678912 125.992 70.0877 2168.3 2093.49 4458.04 4458.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1199.5 3.2e-05 2048 0.32 2100 675840 125.681 70.0703 1903.88 2090.06 4189.87 4190.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1199.5 3.2e-05 2048 0.32 2100 679680 126.221 70.2468 4063.49 2094.9 6355.02 6355.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1199.5 3.2e-05 2048 0.32 2100 679680 125.914 70.2849 2892.24 2095.1 5183.71 5183.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1199.5 3.2e-05 2048 0.32 2100 673920 126.083 70.2157 2356.53 2087.45 4640.45 4640.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1199.5 3.2e-05 2048 0.32 2100 677376 125.586 70.0396 2252.07 2088.97 4536.83 4536.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1199.5 3.2e-05 2048 0.32 2100 673920 126.212 70.4207 2051.17 2086.78 4334.76 4334.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1199.5 3.2e-05 2048 0.32 2100 679680 125.953 70.1973 3941.3 2096.02 6233.65 6233.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1199.5 3.2e-05 2048 0.32 2100 678400 125.758 70.2571 2707.06 2094.46 4997.71 4997.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1199.5 3.2e-05 2048 0.32 2100 675840 126.146 70.1338 2282.32 2090.71 4569.48 4569.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1199.5 3.2e-05 2048 0.32 2100 675840 125.746 69.9765 2106.78 2087.99 4390.67 4390.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1199.5 3.2e-05 2048 0.32 2100 678400 125.978 70.3348 2028.32 2097.27 4322.08 4322.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1199.5 3.2e-05 2048 0.32 2100 682496 125.546 70.0692 3219.98 2095.68 5511.45 5511.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1199.5 3.2e-05 2048 0.32 2100 681984 125.649 70.0641 2156.51 2092.67 4445.07 4445.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1199.5 3.2e-05 2048 0.32 2100 681984 125.495 70.1841 1774.23 2092.48 4062.58 4062.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1199.5 3.2e-05 2048 0.32 2100 681984 125.936 70.2896 1925.52 2093.02 4214.94 4215.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1199.5 3.2e-05 2048 0.32 2100 682880 125.675 70.42 4364.17 2094.07 6654.51 6654.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1199.5 3.2e-05 2048 0.32 2100 682240 125.438 70.2407 2810.83 2094.11 5100.79 5100.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1199.5 3.2e-05 2048 0.32 2100 681600 125.479 70.3572 2350.84 2092.93 4639.79 4639.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1199.5 3.2e-05 2048 0.32 2100 680960 125.485 70.0974 2029.12 2094.32 4319.19 4319.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1199.5 3.2e-05 2048 0.32 2100 682752 125.63 70.1671 4008.59 2094.77 6299.33 6299.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1199.5 3.2e-05 2048 0.32 2100 681984 125.454 70.067 2508.11 2093.09 4796.89 4797.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1199.5 3.2e-05 2048 0.32 2100 681984 125.522 70.2842 2060.14 2094.95 4351.06 4351.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1199.5 3.2e-05 2048 0.32 2100 681984 125.619 70.285 1959.85 2094.92 4250.85 4250.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1199.5 3.2e-05 2048 0.32 2100 679680 125.701 70.1395 1739.62 2091.08 4026.72 4026.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1199.5 3.2e-05 2048 0.32 2100 681856 126.018 70.3701 3817.51 2095.25 6109.33 6109.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1199.5 3.2e-05 2048 0.32 2100 680960 125.507 70.1847 2420.44 2092.63 4708.94 4709.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1199.5 3.2e-05 2048 0.32 2100 680064 125.815 70.2908 2027.06 2093.02 4316.36 4316.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1199.5 3.2e-05 2048 0.32 2100 677376 125.186 70.2149 1774.69 2085.85 4056.1 4056.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1199.5 3.2e-05 2048 0.32 2100 680960 125.482 70.6289 1578.54 2090.95 3865.77 3865.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1199.5 3.2e-05 2048 0.32 2100 681984 125.605 70.1658 3606.06 2093.12 5895.12 5895.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1199.5 3.2e-05 2048 0.32 2100 681984 125.611 70.0756 2441.64 2095.01 4732.53 4732.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1199.5 3.2e-05 2048 0.32 2100 681984 125.6 70.154 2031.93 2094.87 4322.73 4322.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1199.5 3.2e-05 2048 0.32 2100 679936 124.795 70.1409 1865.95 2087.42 4148.48 4148.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1199.5 3.2e-05 2048 0.32 2100 675840 125.702 70.2783 1693.18 2090 3979.33 3979.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1199.5 3.2e-05 2048 0.32 2112 686080 124.626 70.0805 3222.6 2094.48 5511.97 5512.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1199.5 3.2e-05 2048 0.32 2112 685056 124.752 70.1087 2120.57 2094.33 4409.93 4410.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1199.5 3.2e-05 2048 0.32 2112 685056 124.743 70.1032 1761.38 2094.46 4050.86 4051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1199.5 3.2e-05 2048 0.32 2112 684032 124.934 70.2259 1548.22 2093.31 3836.86 3836.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1199.5 3.2e-05 2048 0.32 2112 686080 124.92 70.2483 4261.43 2096.12 6552.88 6553.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1199.5 3.2e-05 2048 0.32 2112 686080 124.576 70.2127 2705.01 2094.23 4994.2 4994.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1199.5 3.2e-05 2048 0.32 2112 683520 124.977 70.4728 2247.09 2090.79 4533.51 4533.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1199.5 3.2e-05 2048 0.32 2112 686080 124.37 70.0662 2000.05 2096.22 4290.88 4291.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1199.5 3.2e-05 2048 0.32 2112 684800 125.128 70.3444 1830.99 2094.22 4120.86 4121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1199.5 3.2e-05 2048 0.32 2112 685824 124.771 70.2502 3932.8 2096.98 6224.97 6225.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1199.5 3.2e-05 2048 0.32 2112 685056 124.504 70.1276 2452.04 2092.92 4739.77 4739.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1199.5 3.2e-05 2048 0.32 2112 684288 125.017 70.2095 2012.17 2095.1 4302.66 4302.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1199.5 3.2e-05 2048 0.32 2112 685056 124.685 70.2691 1893.42 2095.17 4183.73 4183.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1199.5 3.2e-05 2048 0.32 2112 683520 124.668 70.3306 1672.7 2091.28 3959.15 3959.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1199.5 3.2e-05 2048 0.32 2112 685440 125.122 70.3999 3687.33 2093.34 5976.36 5976.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1199.5 3.2e-05 2048 0.32 2112 684544 124.564 70.1352 2332.41 2092.64 4619.91 4620.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1199.5 3.2e-05 2048 0.32 2112 682752 125.101 70.3066 1969.22 2093 4257.8 4257.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1199.5 3.2e-05 2048 0.32 2112 680960 124.363 69.9883 1729.54 2088.41 4012.48 4012.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1199.5 3.2e-05 2048 0.32 2112 680960 125.488 70.3923 1533.8 2091.39 3821.25 3821.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1199.5 3.2e-05 2048 0.32 2112 685056 124.733 70.2054 3628.71 2094.84 5918.67 5918.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1199.5 3.2e-05 2048 0.32 2112 684032 124.838 70.3304 2423.25 2095.2 4713.79 4713.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1199.5 3.2e-05 2048 0.32 2112 685056 124.665 70.146 2010.58 2094.95 4300.51 4300.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1199.5 3.2e-05 2048 0.32 2112 679936 124.783 70.2566 1833.62 2087.84 4116.67 4116.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1199.5 3.2e-05 2048 0.32 2112 680960 124.701 70.017 1685.78 2089.55 3970.23 3970.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1199.5 3.2e-05 2048 0.32 2112 681984 125.517 70.1626 1596.03 2093.74 3885.62 3885.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1199.5 3.2e-05 2048 0.32 2176 680448 126.194 70.181 3723.99 2095.07 6015.62 6015.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1199.5 3.2e-05 2048 0.32 2176 679936 125.633 70.0467 3681.61 2094.42 5971.88 5972.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1199.5 3.2e-05 2048 0.32 2176 678912 126.033 70.237 2428.44 2092.9 4717.79 4717.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1199.5 3.2e-05 2048 0.32 2176 678912 125.906 70.1902 2016.15 2093.2 4305.62 4305.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1199.5 3.2e-05 2048 0.32 2176 677888 126.038 70.128 1817.91 2094.76 4109.01 4109.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1199.5 3.2e-05 2048 0.32 2176 678400 125.805 70.0788 1683.64 2095.93 3975.63 3975.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1199.5 3.2e-05 2048 0.32 2176 678912 126.01 70.1247 1568.62 2093.05 3857.97 3858.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1199.5 3.2e-05 2048 0.32 2176 673792 125.741 69.9643 1476.28 2088.37 3760.53 3760.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1199.5 3.2e-05 2048 0.32 2176 675840 125.716 69.9872 1415.2 2087.95 3699.03 3699.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1199.5 3.2e-05 2048 0.32 2100 677376 125.451 69.9474 1702.17 2086.9 3984.65 3984.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1199.5 3.2e-05 2048 0.32 2112 680960 124.707 69.9669 1704.41 2086.55 3985.8 3985.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1199.5 3.2e-05 2048 0.32 2100 676480 126.508 70.1686 1730.09 2092.89 4019.83 4019.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1199.5 3.2e-05 2048 0.32 2112 680960 125.764 70.3431 1722.97 2091.03 4010.28 4010.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1199.5 3.2e-05 2048 0.32 2112 686080 124.91 70.1443 1881.52 2094.74 4171.49 4171.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1199.5 3.2e-05 2048 0.32 2112 675840 124.608 69.9543 2751.4 2081.6 5027.74 5027.89
