<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck24-ubva530-2LV-c</Part>
        <TopModelName>stencil_2d</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>0.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.657</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>3930</Best-caseLatency>
            <Average-caseLatency>3930</Average-caseLatency>
            <Worst-caseLatency>3930</Worst-caseLatency>
            <Best-caseRealTimeLatency>19.650 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>19.650 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>19.650 us</Worst-caseRealTimeLatency>
            <Interval-min>3931</Interval-min>
            <Interval-max>3931</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>27</DSP>
            <FF>776</FF>
            <LUT>1082</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>stencil_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>stencil_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>stencil_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>stencil_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>stencil_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>stencil_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>stencil_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>orig_address0</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_ce0</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_q0</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_address1</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_ce1</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>orig_q1</name>
            <Object>orig</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_address0</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_ce0</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_we0</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sol_d0</name>
            <Object>sol</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filter_address0</name>
            <Object>filter</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filter_ce0</name>
            <Object>filter</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filter_q0</name>
            <Object>filter</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filter_address1</name>
            <Object>filter</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filter_ce1</name>
            <Object>filter</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filter_q1</name>
            <Object>filter</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>stencil_2d</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136</InstName>
                    <ModuleName>stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>136</ID>
                    <BindInstances>empty_fu_292_p2 empty_6_fu_298_p2 empty_7_fu_324_p2 empty_8_fu_330_p2 empty_9_fu_356_p2 add_ln8_fu_368_p2 p_mid110_fu_407_p2 p_mid112_fu_433_p2 add_ln17_fu_451_p2 mul_32s_32s_32_1_1_U1 add_ln17_1_fu_462_p2 mul_32s_32s_32_1_1_U2 add_ln17_2_fu_500_p2 mul_32s_32s_32_1_1_U3 add_ln17_3_fu_473_p2 mul_32s_32s_32_1_1_U4 add_ln17_4_fu_524_p2 mul_32s_32s_32_1_1_U5 add_ln17_5_fu_534_p2 mul_32s_32s_32_1_1_U6 add_ln17_6_fu_479_p2 mul_32s_32s_32_1_1_U7 add_ln17_7_fu_558_p2 mul_32s_32s_32_1_1_U8 add_ln17_8_fu_583_p2 mul_32s_32s_32_1_1_U9 add_ln18_fu_617_p2 add_ln18_1_fu_593_p2 add_ln10_fu_597_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2</Name>
            <Loops>
                <VITIS_LOOP_8_1_VITIS_LOOP_10_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.657</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3923</Best-caseLatency>
                    <Average-caseLatency>3923</Average-caseLatency>
                    <Worst-caseLatency>3923</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.615 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.615 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.615 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3923</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1_VITIS_LOOP_10_2>
                        <Name>VITIS_LOOP_8_1_VITIS_LOOP_10_2</Name>
                        <Slack>5.00</Slack>
                        <TripCount>784</TripCount>
                        <Latency>3921</Latency>
                        <AbsoluteTimeLatency>19.605 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_8_1_VITIS_LOOP_10_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>27</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>479</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>976</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_292_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_6_fu_298_p2" SOURCE="" URAM="0" VARIABLE="empty_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_7_fu_324_p2" SOURCE="" URAM="0" VARIABLE="empty_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_8_fu_330_p2" SOURCE="" URAM="0" VARIABLE="empty_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_9_fu_356_p2" SOURCE="" URAM="0" VARIABLE="empty_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_368_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8" URAM="0" VARIABLE="add_ln8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="p_mid110_fu_407_p2" SOURCE="" URAM="0" VARIABLE="p_mid110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid112_fu_433_p2" SOURCE="" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_451_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="mul_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_1_fu_462_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="add_ln17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="mul_ln17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_2_fu_500_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="add_ln17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U3" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="mul_ln17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_3_fu_473_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="add_ln17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U4" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="mul_ln17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_4_fu_524_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="add_ln17_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U5" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="mul_ln17_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_5_fu_534_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="add_ln17_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U6" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="mul_ln17_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_6_fu_479_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="add_ln17_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U7" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="mul_ln17_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_7_fu_558_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="add_ln17_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U8" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="mul_ln17_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_8_fu_583_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="add_ln17_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U9" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17" URAM="0" VARIABLE="mul_ln17_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_617_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_1_fu_593_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18" URAM="0" VARIABLE="add_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_597_p2" SOURCE="../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10" URAM="0" VARIABLE="add_ln10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_2d</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.657</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3930</Best-caseLatency>
                    <Average-caseLatency>3930</Average-caseLatency>
                    <Worst-caseLatency>3930</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3931</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>27</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>776</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1082</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="orig" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="orig_address0" name="orig_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="orig_ce0" name="orig_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="orig_q0" name="orig_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="orig_address1" name="orig_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="orig_ce1" name="orig_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="orig_q1" name="orig_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sol" index="1" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="sol_address0" name="sol_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="sol_ce0" name="sol_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_we0" name="sol_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="sol_d0" name="sol_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filter" index="2" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="filter_address0" name="filter_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="filter_ce0" name="filter_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="filter_q0" name="filter_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="filter_address1" name="filter_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="filter_ce1" name="filter_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="filter_q1" name="filter_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="orig_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="orig_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="orig_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="orig_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="orig_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="orig_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>orig_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="orig"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="sol_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sol_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="sol_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sol_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sol"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="filter_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="filter_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>filter_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="filter"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="filter_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="filter_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>filter_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="filter"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="filter_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="filter_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>filter_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="filter"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="filter_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="filter_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>filter_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="filter"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="filter_address0">4, , </column>
                    <column name="filter_address1">4, , </column>
                    <column name="filter_q0">32, , </column>
                    <column name="filter_q1">32, , </column>
                    <column name="orig_address0">10, , </column>
                    <column name="orig_address1">10, , </column>
                    <column name="orig_q0">32, , </column>
                    <column name="orig_q1">32, , </column>
                    <column name="sol_address0">10, , </column>
                    <column name="sol_d0">32, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="ap_return">32, , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="orig">in, int*</column>
                    <column name="sol">out, int*</column>
                    <column name="filter">in, int*</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="orig">orig_address0, port, offset, </column>
                    <column name="orig">orig_ce0, port, , </column>
                    <column name="orig">orig_q0, port, , </column>
                    <column name="orig">orig_address1, port, offset, </column>
                    <column name="orig">orig_ce1, port, , </column>
                    <column name="orig">orig_q1, port, , </column>
                    <column name="sol">sol_address0, port, offset, </column>
                    <column name="sol">sol_ce0, port, , </column>
                    <column name="sol">sol_we0, port, , </column>
                    <column name="sol">sol_d0, port, , </column>
                    <column name="filter">filter_address0, port, offset, </column>
                    <column name="filter">filter_ce0, port, , </column>
                    <column name="filter">filter_q0, port, , </column>
                    <column name="filter">filter_address1, port, offset, </column>
                    <column name="filter">filter_ce1, port, , </column>
                    <column name="filter">filter_q1, port, , </column>
                    <column name="return">ap_return, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

