
Efinix FPGA Placement and Routing.
Version: 2019.3.272 
Date: Sat Jan 18 13:39:05 2020

Copyright (C) 2013 - 2019 Efinix Inc. All rights reserved.
 
Family: Trion 
Device: T8F81
Top-level Entity Name: PllClkExample

---------- Resource Summary (begin) ----------
Inputs: 3 / 96 (3.12%)
Outputs: 2 / 113 (1.77%)
Clocks: 1 / 16 (6.25%)
Logic Elements: 133 / 7384 (1.80%)
	LE: LUTs/Adders: 133 / 7384 (1.80%)
	LE: Registers: 26 / 5280 (0.49%)
Memory Blocks: 0 / 24 (0.00%)
Multipliers: 0 / 8 (0.00%)
---------- Resource Summary (end) ----------

Elapsed time for packing: 0 hours 0 minutes 0 seconds

---------- IO Interface Summary (begin) ----------

+------------------------+--------------+
| Missing Interface Pins | Input/Output |
+------------------------+--------------+
|        pll_RSTN        |    Output    |
+------------------------+--------------+

----------- IO Interface Summary (end) ----------

