<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="1000000001fs"></ZoomEndTime>
      <Cursor1Time time="1000000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="141"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="16" />
   <wvobject fp_name="/testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/ADC_SampleClock" type="logic">
      <obj_property name="ElementShortName">ADC_SampleClock</obj_property>
      <obj_property name="ObjectShortName">ADC_SampleClock</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/stimInData" type="array">
      <obj_property name="ElementShortName">stimInData[9:0]</obj_property>
      <obj_property name="ObjectShortName">stimInData[9:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/u_Top/RAMW_Data" type="array">
      <obj_property name="ElementShortName">RAMW_Data[15:0]</obj_property>
      <obj_property name="ObjectShortName">RAMW_Data[15:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/u_Top/u_ADCInterface/Buffer_DataIn" type="array">
      <obj_property name="ElementShortName">Buffer_DataIn[15:0]</obj_property>
      <obj_property name="ObjectShortName">Buffer_DataIn[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/u_Top/u_RAM_WriteEngine/ADC_SampleClock_secondposedge_pulse" type="logic">
      <obj_property name="ElementShortName">ADC_SampleClock_secondposedge_pulse</obj_property>
      <obj_property name="ObjectShortName">ADC_SampleClock_secondposedge_pulse</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/u_Top/u_RAM_WriteEngine/ADC_SampleClock_posedge_pulse" type="logic">
      <obj_property name="ElementShortName">ADC_SampleClock_posedge_pulse</obj_property>
      <obj_property name="ObjectShortName">ADC_SampleClock_posedge_pulse</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/u_Top/u_RAM_WriteEngine/RAMW_En" type="logic">
      <obj_property name="ElementShortName">RAMW_En</obj_property>
      <obj_property name="ObjectShortName">RAMW_En</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/u_Top/u_blk_mem_gen_0/addra" type="array">
      <obj_property name="ElementShortName">addra[17:0]</obj_property>
      <obj_property name="ObjectShortName">addra[17:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/u_Top/u_blk_mem_gen_0/dina" type="array">
      <obj_property name="ElementShortName">dina[15:0]</obj_property>
      <obj_property name="ObjectShortName">dina[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/u_Top/u_blk_mem_gen_0/addrb" type="array">
      <obj_property name="ElementShortName">addrb[17:0]</obj_property>
      <obj_property name="ObjectShortName">addrb[17:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/u_Top/u_blk_mem_gen_0/doutb" type="array">
      <obj_property name="ElementShortName">doutb[15:0]</obj_property>
      <obj_property name="ObjectShortName">doutb[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/u_Top/RAMW_En" type="logic">
      <obj_property name="ElementShortName">RAMW_En</obj_property>
      <obj_property name="ObjectShortName">RAMW_En</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/u_Top/u_blk_mem_gen_0/wea" type="array">
      <obj_property name="ElementShortName">wea[1:0]</obj_property>
      <obj_property name="ObjectShortName">wea[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/u_Top/u_Ram_ReadEngine/reading" type="logic">
      <obj_property name="ElementShortName">reading</obj_property>
      <obj_property name="ObjectShortName">reading</obj_property>
   </wvobject>
</wave_config>
