

#pragma once

// Fuzz Harness
// Generated by Pyverilog script
// Give signals values in one cycle from the bitstream
int fuzz_poke(std::vector<bool>& bitstream, Vtop* top);