Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Tue Aug  5 00:34:29 2025
| Host             : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command          : report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
| Design           : top_module
| Device           : xczu7ev-fbvb900-1-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.740        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.139        |
| Device Static (W)        | 0.601        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 97.6         |
| Junction Temperature (C) | 27.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.122 |        5 |       --- |             --- |
| CLB Logic                |     0.394 |   133660 |       --- |             --- |
|   LUT as Logic           |     0.342 |    65198 |    230400 |           28.30 |
|   LUT as Shift Register  |     0.027 |     3331 |    101760 |            3.27 |
|   Register               |     0.013 |    40379 |    460800 |            8.76 |
|   CARRY8                 |     0.012 |     2091 |     28800 |            7.26 |
|   LUT as Distributed RAM |    <0.001 |       32 |    101760 |            0.03 |
|   BUFG                   |    <0.001 |        1 |        64 |            1.56 |
|   Others                 |     0.000 |      204 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1970 |    230400 |            0.86 |
| Signals                  |     0.445 |    99778 |       --- |             --- |
| MMCM                     |     0.098 |        0 |       --- |             --- |
| DSPs                     |     0.076 |      192 |      1728 |           11.11 |
| I/O                      |     0.002 |        3 |       204 |            1.47 |
| Static Power             |     0.601 |          |           |                 |
| Total                    |     1.740 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     1.367 |       1.222 |      0.145 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.071 |       0.001 |      0.070 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.202 |       0.054 |      0.148 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.056 |       0.001 |      0.055 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.026 |       0.000 |      0.026 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.0                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0                                                                                  | CLK_GEN_100/inst/clk_out1_clk_wiz_0                               |            10.0 |
| clk_p                                                                                               | clk_p                                                             |             3.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0 |            50.0 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top_module               |     1.139 |
|   CLK_GEN_100            |     0.101 |
|     inst                 |     0.101 |
|       clkin1_ibufds      |     0.002 |
|   COS_GEN                |     0.002 |
|   FFT_TOP                |     1.022 |
|     M0_0                 |     0.005 |
|       SR_RE              |     0.002 |
|     M0_1                 |     0.070 |
|       COUNTER_8          |     0.002 |
|       SR128_IM           |     0.002 |
|       SR128_RE           |     0.002 |
|       SR256_IM           |     0.003 |
|       SR256_RE           |     0.003 |
|     M0_2                 |     0.139 |
|       COUNTER_4          |     0.011 |
|       SR128_IM           |     0.006 |
|       SR128_RE           |     0.007 |
|       SR64_IM            |     0.009 |
|       SR64_RE            |     0.011 |
|       TWF512             |     0.006 |
|     M0_CBFP              |     0.158 |
|       cal_n              |     0.037 |
|       cal_p              |     0.036 |
|       im_output_p        |     0.002 |
|       im_output_sr_n     |     0.003 |
|       im_sr_n            |     0.017 |
|       im_sr_p            |     0.016 |
|       re_output_p        |     0.002 |
|       re_output_sr_n     |     0.003 |
|       re_sr_n            |     0.020 |
|       re_sr_p            |     0.019 |
|     M1_0                 |     0.015 |
|       SR_IM              |     0.002 |
|       SR_RE              |     0.002 |
|     M1_1                 |     0.069 |
|       COUNTER_1          |     0.019 |
|       SR16_IM            |     0.002 |
|       SR16_RE            |     0.002 |
|       SR32_IM            |     0.005 |
|       SR32_RE            |     0.004 |
|     M1_2                 |     0.091 |
|       TWF64              |     0.004 |
|     M1_CBFP              |     0.044 |
|       cal_n              |     0.015 |
|       cal_p              |     0.016 |
|       output_np          |     0.003 |
|       output_pp          |     0.003 |
|     M2_0                 |     0.012 |
|     M2_1                 |     0.039 |
|     M2_2                 |     0.203 |
|     REORDER              |     0.125 |
|     dut_idx              |     0.035 |
|   VIO_FFT                |     0.011 |
|     inst                 |     0.011 |
|       PROBE_IN_INST      |     0.009 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
+--------------------------+-----------+


