Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot divisore_tb_behav xil_defaultlib.divisore_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioural of entity xil_defaultlib.cont4 [cont4_default]
Compiling architecture behavioral of entity xil_defaultlib.FFD [ffd_default]
Compiling architecture behavioral of entity xil_defaultlib.registroDivisore [registrodivisore_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_AQ [shift_register_aq_default]
Compiling architecture behavioral of entity xil_defaultlib.unita_controllo [unita_controllo_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry [ripple_carry_default]
Compiling architecture structural of entity xil_defaultlib.adder_sub [adder_sub_default]
Compiling architecture structural of entity xil_defaultlib.Divisore_NR [divisore_nr_default]
Compiling architecture testbench of entity xil_defaultlib.divisore_tb
Built simulation snapshot divisore_tb_behav
