<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="cnn_ap_type" solutionName="W15_6" date="2024-05-02T14:08:55.106+0200"/>
        <logs message="@E Simulation failed: SIGSEGV." projectName="cnn_ap_type" solutionName="W15_6" date="2024-05-02T14:08:55.094+0200"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="cnn_ap_type" solutionName="W15_6" date="2024-05-02T14:05:31.730+0200"/>
        <logs message="@E Simulation failed: SIGSEGV." projectName="cnn_ap_type" solutionName="W15_6" date="2024-05-02T14:05:31.721+0200"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="cnn_ap_type" solutionName="W15_6" date="2024-05-02T14:03:19.867+0200"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="cnn_ap_type" solutionName="solution1" date="2024-05-02T10:10:33.000+0200"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="cnn_ap_type" solutionName="solution1" date="2024-05-02T10:10:32.990+0200"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:58:11.634+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:58:11.179+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'dense_1' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[292] ('mul_ln1192', cnn_ap_type/dense_1.cpp:14) [289]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14) [292]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln415', cnn_ap_type/dense_1.cpp:14) [298]  (1.81 ns)&#xD;&#xA;&#x9;'xor' operation ('xor_ln416_8', cnn_ap_type/dense_1.cpp:14) [300]  (0 ns)&#xD;&#xA;&#x9;'and' operation ('and_ln416', cnn_ap_type/dense_1.cpp:14) [301]  (0.978 ns)&#xD;&#xA;&#x9;'and' operation ('and_ln781', cnn_ap_type/dense_1.cpp:14) [310]  (0.978 ns)&#xD;&#xA;&#x9;'or' operation ('or_ln786', cnn_ap_type/dense_1.cpp:14) [316]  (0 ns)&#xD;&#xA;&#x9;'xor' operation ('xor_ln786_5', cnn_ap_type/dense_1.cpp:14) [317]  (0 ns)&#xD;&#xA;&#x9;'and' operation ('and_ln786_50', cnn_ap_type/dense_1.cpp:14) [318]  (0.978 ns)&#xD;&#xA;&#x9;'or' operation ('or_ln340_10', cnn_ap_type/dense_1.cpp:14) [319]  (0 ns)&#xD;&#xA;&#x9;'select' operation ('select_ln340_11', cnn_ap_type/dense_1.cpp:14) [436]  (0.978 ns)&#xD;&#xA;&#x9;'select' operation ('select_ln340_14', cnn_ap_type/dense_1.cpp:14) [438]  (0.978 ns)&#xD;&#xA;&#x9;'add' operation of DSP[441] ('add_ln1192_1', cnn_ap_type/dense_1.cpp:14) [441]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln415_1', cnn_ap_type/dense_1.cpp:14) [447]  (1.81 ns)&#xD;&#xA;&#x9;'xor' operation ('xor_ln416', cnn_ap_type/dense_1.cpp:14) [449]  (0 ns)&#xD;&#xA;&#x9;'and' operation ('and_ln416_1', cnn_ap_type/dense_1.cpp:14) [450]  (0.978 ns)" projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:56:07.482+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (18.892ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns)." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:56:07.469+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1)&#xD;&#xA;   between 'select' operation ('select_ln340_104', cnn_ap_type/dense_1.cpp:14) and 'add' operation ('add_ln415', cnn_ap_type/dense_1.cpp:14)." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:55:58.769+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)&#xD;&#xA;   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14)." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:55:58.636+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)&#xD;&#xA;   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14)." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:55:35.273+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)&#xD;&#xA;   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14)." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:55:33.913+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14)." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:55:31.347+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14)." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:55:22.356+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14)." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:55:18.657+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14)." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:55:14.932+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'conv_2' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[239] ('mul_ln1192', cnn_ap_type/conv_2.cpp:26) [233]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[239] ('add_ln1192', cnn_ap_type/conv_2.cpp:26) [239]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln415_50', cnn_ap_type/conv_2.cpp:26) [245]  (1.81 ns)&#xD;&#xA;&#x9;'xor' operation ('xor_ln416', cnn_ap_type/conv_2.cpp:26) [247]  (0 ns)&#xD;&#xA;&#x9;'and' operation ('and_ln416_50', cnn_ap_type/conv_2.cpp:26) [248]  (0.978 ns)&#xD;&#xA;&#x9;'and' operation ('and_ln781_50', cnn_ap_type/conv_2.cpp:26) [257]  (0.978 ns)&#xD;&#xA;&#x9;'or' operation ('or_ln786_50', cnn_ap_type/conv_2.cpp:26) [263]  (0 ns)&#xD;&#xA;&#x9;'xor' operation ('xor_ln786_56', cnn_ap_type/conv_2.cpp:26) [264]  (0 ns)&#xD;&#xA;&#x9;'and' operation ('and_ln786_102', cnn_ap_type/conv_2.cpp:26) [265]  (0.978 ns)&#xD;&#xA;&#x9;'or' operation ('or_ln340_163', cnn_ap_type/conv_2.cpp:26) [266]  (0 ns)&#xD;&#xA;&#x9;'select' operation ('select_ln340_112', cnn_ap_type/conv_2.cpp:26) [276]  (0.978 ns)&#xD;&#xA;&#x9;'select' operation ('select_ln340_113', cnn_ap_type/conv_2.cpp:26) [278]  (0.978 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln1192_103', cnn_ap_type/conv_2.cpp:26) [281]  (2.26 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln415_51', cnn_ap_type/conv_2.cpp:26) [288]  (1.81 ns)&#xD;&#xA;&#x9;'xor' operation ('xor_ln416_68', cnn_ap_type/conv_2.cpp:26) [290]  (0 ns)&#xD;&#xA;&#x9;'and' operation ('and_ln416_51', cnn_ap_type/conv_2.cpp:26) [291]  (0.978 ns)&#xD;&#xA;&#x9;'and' operation ('and_ln781_51', cnn_ap_type/conv_2.cpp:26) [300]  (0.978 ns)&#xD;&#xA;&#x9;'or' operation ('or_ln786_51', cnn_ap_type/conv_2.cpp:26) [306]  (0 ns)&#xD;&#xA;&#x9;'xor' operation ('xor_ln786_57', cnn_ap_type/conv_2.cpp:26) [307]  (0 ns)&#xD;&#xA;&#x9;'and' operation ('and_ln786_104', cnn_ap_type/conv_2.cpp:26) [308]  (0.978 ns)" projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:54:55.908+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (20.0831ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns)." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:54:55.893+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_V_load_2', cnn_ap_type/conv_2.cpp:26) on array 'input_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0_V'." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:54:55.525+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_out_V_load_2', cnn_ap_type/max_pool_1.cpp:29) on array 'conv_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out_V'." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:54:51.984+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'conv_1' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[924] ('mul_ln1118_35', cnn_ap_type/conv_1.cpp:23) [920]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[924] ('add_ln1192_106', cnn_ap_type/conv_1.cpp:23) [924]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln415_107', cnn_ap_type/conv_1.cpp:23) [930]  (1.81 ns)&#xD;&#xA;&#x9;'xor' operation ('xor_ln416_175', cnn_ap_type/conv_1.cpp:23) [932]  (0 ns)&#xD;&#xA;&#x9;'and' operation ('and_ln416_107', cnn_ap_type/conv_1.cpp:23) [933]  (0.978 ns)&#xD;&#xA;&#x9;multiplexor before 'phi' operation ('deleted_ones_0_1_2', cnn_ap_type/conv_1.cpp:23) with incoming values : ('tmp_842', cnn_ap_type/conv_1.cpp:23) ('and_ln779_45', cnn_ap_type/conv_1.cpp:23) [943]  (1.77 ns)&#xD;&#xA;&#x9;'phi' operation ('deleted_ones_0_1_2', cnn_ap_type/conv_1.cpp:23) with incoming values : ('tmp_842', cnn_ap_type/conv_1.cpp:23) ('and_ln779_45', cnn_ap_type/conv_1.cpp:23) [943]  (0 ns)&#xD;&#xA;&#x9;'and' operation ('and_ln786_217', cnn_ap_type/conv_1.cpp:23) [949]  (0.978 ns)&#xD;&#xA;&#x9;'or' operation ('or_ln786_107', cnn_ap_type/conv_1.cpp:23) [950]  (0 ns)&#xD;&#xA;&#x9;'xor' operation ('xor_ln786_113', cnn_ap_type/conv_1.cpp:23) [951]  (0 ns)&#xD;&#xA;&#x9;'and' operation ('and_ln786_218', cnn_ap_type/conv_1.cpp:23) [952]  (0.978 ns)&#xD;&#xA;&#x9;'or' operation ('or_ln340_336', cnn_ap_type/conv_1.cpp:23) [953]  (0 ns)&#xD;&#xA;&#x9;'select' operation ('select_ln340_113', cnn_ap_type/conv_1.cpp:23) [956]  (0.978 ns)&#xD;&#xA;&#x9;'select' operation ('select_ln340_172', cnn_ap_type/conv_1.cpp:23) [958]  (0.978 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln1192_107', cnn_ap_type/conv_1.cpp:23) [1074]  (2.26 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln415_108', cnn_ap_type/conv_1.cpp:23) [1080]  (1.81 ns)&#xD;&#xA;&#x9;'xor' operation ('xor_ln416_176', cnn_ap_type/conv_1.cpp:23) [1082]  (0 ns)&#xD;&#xA;&#x9;'and' operation ('and_ln416_108', cnn_ap_type/conv_1.cpp:23) [1083]  (0.978 ns)" projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:54:04.427+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (19.8961ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns)." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:54:04.409+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_24_V_load_19', cnn_ap_type/conv_1.cpp:23) on array 'input_24_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_24_V'." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:53:05.884+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;15, 7>' to 'exp_15_7_s'." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:52:35.197+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;15, 7>' to 'exp&lt;15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:52:29.258+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_type/dense_1.cpp:9:31) in function 'dense_1' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:51:50.431+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'dense_1_out.V' (cnn_ap_type/cnn.cpp:57) accessed through non-constant indices on dimension 1 (cnn_ap_type/dense_2.cpp:14:11), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:51:04.265+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_type" solutionName="W14_6_OPT3_SAT" date="2024-07-22T20:50:51.208+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:48:01.161+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:48:00.725+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'dense_1' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[243] ('mul_ln1192', cnn_ap_type/dense_1.cpp:14) [241]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[243] ('add_ln1192', cnn_ap_type/dense_1.cpp:14) [243]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[360] ('add_ln1192_1', cnn_ap_type/dense_1.cpp:14) [360]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[478] ('add_ln1192_2', cnn_ap_type/dense_1.cpp:14) [478]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[596] ('add_ln1192_3', cnn_ap_type/dense_1.cpp:14) [596]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[714] ('add_ln1192_4', cnn_ap_type/dense_1.cpp:14) [714]  (3.02 ns)" projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:47:15.097+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns)." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:47:15.086+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[1773] ('add_ln1192_45', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[243] ('add_ln1192', cnn_ap_type/dense_1.cpp:14)." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:47:12.232+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[1773] ('add_ln1192_45', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[243] ('add_ln1192', cnn_ap_type/dense_1.cpp:14)." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:47:08.325+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[1773] ('add_ln1192_45', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[243] ('add_ln1192', cnn_ap_type/dense_1.cpp:14)." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:47:08.297+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[1773] ('add_ln1192_45', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[243] ('add_ln1192', cnn_ap_type/dense_1.cpp:14)." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:47:03.148+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[1773] ('add_ln1192_45', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[243] ('add_ln1192', cnn_ap_type/dense_1.cpp:14)." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:47:03.115+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation of DSP[1773] ('add_ln1192_45', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[243] ('add_ln1192', cnn_ap_type/dense_1.cpp:14)." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:47:03.083+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'conv_2' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[724] ('mul_ln1118_44', cnn_ap_type/conv_2.cpp:26) [720]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[724] ('add_ln1192_92', cnn_ap_type/conv_2.cpp:26) [724]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln1192_93', cnn_ap_type/conv_2.cpp:26) [736]  (2.28 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln1192_94', cnn_ap_type/conv_2.cpp:26) [748]  (2.31 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln1192_95', cnn_ap_type/conv_2.cpp:26) [760]  (2.28 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln1192_96', cnn_ap_type/conv_2.cpp:26) [772]  (2.28 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln1192_97', cnn_ap_type/conv_2.cpp:26) [784]  (2.28 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln1192_98', cnn_ap_type/conv_2.cpp:26) [796]  (2.28 ns)" projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:46:58.496+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (20.1186ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns)." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:46:58.485+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_V_load_2', cnn_ap_type/conv_2.cpp:26) on array 'input_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0_V'." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:46:58.403+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_out_V_load_2', cnn_ap_type/max_pool_1.cpp:29) on array 'conv_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out_V'." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:46:56.414+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'conv_1' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[3291] ('mul_ln1118_69', cnn_ap_type/conv_1.cpp:23) [3288]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[3291] ('add_ln1192_124', cnn_ap_type/conv_1.cpp:23) [3291]  (3.02 ns)&#xD;&#xA;&#x9;'sub' operation ('sub_ln889_2', cnn_ap_type/conv_1.cpp:29) [3298]  (1.81 ns)&#xD;&#xA;&#x9;'select' operation ('select_ln888_2', cnn_ap_type/conv_1.cpp:29) [3299]  (0.702 ns)&#xD;&#xA;&#x9;'cttz' operation ('l_2', cnn_ap_type/conv_1.cpp:29) [3302]  (3.4 ns)&#xD;&#xA;&#x9;'sub' operation ('sub_ln894_2', cnn_ap_type/conv_1.cpp:29) [3303]  (2.55 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln894_2', cnn_ap_type/conv_1.cpp:29) [3305]  (2.55 ns)&#xD;&#xA;&#x9;'icmp' operation ('icmp_ln897_5', cnn_ap_type/conv_1.cpp:29) [3307]  (2.47 ns)" projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:46:29.392+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (19.8662ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns)." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:46:29.381+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_24_V_load_7', cnn_ap_type/conv_1.cpp:23) on array 'input_24_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_24_V'." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:45:59.028+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;15, 7>' to 'exp_15_7_s'." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:45:17.075+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;15, 7>' to 'exp&lt;15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:45:13.864+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_type/dense_1.cpp:9:31) in function 'dense_1' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:44:57.283+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'dense_1_out.V' (cnn_ap_type/cnn.cpp:57) accessed through non-constant indices on dimension 1 (cnn_ap_type/dense_2.cpp:14:11), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:44:38.160+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_type" solutionName="W14_6_OPT3" date="2024-05-14T07:44:32.762+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0." projectName="cnn_ap_type" solutionName="W14_6_OPT2" date="2024-05-12T20:11:30.876+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0." projectName="cnn_ap_type" solutionName="W14_6_OPT2" date="2024-05-12T20:11:30.848+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', cnn_ap_type/conv_2.cpp:26) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'." projectName="cnn_ap_type" solutionName="W14_6_OPT2" date="2024-05-12T20:11:14.752+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_55', cnn_ap_type/conv_1.cpp:23) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'." projectName="cnn_ap_type" solutionName="W14_6_OPT2" date="2024-05-12T20:11:11.018+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;15, 7>' to 'exp_15_7_s'." projectName="cnn_ap_type" solutionName="W14_6_OPT2" date="2024-05-12T20:11:10.449+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;15, 7>' to 'exp&lt;15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_type" solutionName="W14_6_OPT2" date="2024-05-12T20:11:10.403+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_type" solutionName="W14_6_OPT2" date="2024-05-12T20:11:02.667+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0." projectName="cnn_ap_type" solutionName="W14_6_OPT1" date="2024-05-04T16:46:56.320+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0." projectName="cnn_ap_type" solutionName="W14_6_OPT1" date="2024-05-04T16:46:56.292+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_6', cnn_ap_type/conv_2.cpp:26) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'." projectName="cnn_ap_type" solutionName="W14_6_OPT1" date="2024-05-04T16:46:44.305+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation ('add_ln1192_14', cnn_ap_type/conv_2.cpp:26) and 'add' operation ('add_ln1192_2', cnn_ap_type/conv_2.cpp:26)." projectName="cnn_ap_type" solutionName="W14_6_OPT1" date="2024-05-04T16:46:44.242+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'add' operation ('add_ln1192_11', cnn_ap_type/conv_2.cpp:26) and 'add' operation ('add_ln1192', cnn_ap_type/conv_2.cpp:26)." projectName="cnn_ap_type" solutionName="W14_6_OPT1" date="2024-05-04T16:46:44.233+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_19', cnn_ap_type/conv_1.cpp:23) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'." projectName="cnn_ap_type" solutionName="W14_6_OPT1" date="2024-05-04T16:46:41.830+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;15, 7>' to 'exp_15_7_s'." projectName="cnn_ap_type" solutionName="W14_6_OPT1" date="2024-05-04T16:46:41.246+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;15, 7>' to 'exp&lt;15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_type" solutionName="W14_6_OPT1" date="2024-05-04T16:46:41.206+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Filter2_Loop' (cnn_ap_type/conv_2.cpp:15:14) in function 'conv_2' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." projectName="cnn_ap_type" solutionName="W14_6_OPT1" date="2024-05-04T16:46:37.058+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_type" solutionName="W14_6_OPT1" date="2024-05-04T16:46:33.645+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0." projectName="cnn_ap_type" solutionName="W14_6_opt" date="2024-05-02T16:52:35.491+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0." projectName="cnn_ap_type" solutionName="W14_6_opt" date="2024-05-02T16:52:35.460+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_out_V_load_2', cnn_ap_type/max_pool_2.cpp:29) on array 'conv_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out_V'." projectName="cnn_ap_type" solutionName="W14_6_opt" date="2024-05-02T16:52:27.106+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_out_V_load_5', cnn_ap_type/max_pool_1.cpp:29) on array 'conv_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out_V'." projectName="cnn_ap_type" solutionName="W14_6_opt" date="2024-05-02T16:52:25.873+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;15, 7>' to 'exp_15_7_s'." projectName="cnn_ap_type" solutionName="W14_6_opt" date="2024-05-02T16:52:25.156+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;15, 7>' to 'exp&lt;15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_type" solutionName="W14_6_opt" date="2024-05-02T16:52:25.119+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Filter1_Loop' (cnn_ap_type/conv_1.cpp:15:14) in function 'conv_1' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." projectName="cnn_ap_type" solutionName="W14_6_opt" date="2024-05-02T16:52:21.673+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Filter2_Loop' (cnn_ap_type/conv_2.cpp:15:14) in function 'conv_2' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." projectName="cnn_ap_type" solutionName="W14_6_opt" date="2024-05-02T16:52:21.636+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_type" solutionName="W14_6_opt" date="2024-05-02T16:52:18.444+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0." projectName="cnn_ap_type" solutionName="W14_6" date="2024-05-02T16:08:46.116+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0." projectName="cnn_ap_type" solutionName="W14_6" date="2024-05-02T16:08:46.093+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;15, 7>' to 'exp_15_7_s'." projectName="cnn_ap_type" solutionName="W14_6" date="2024-05-02T16:08:38.068+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;15, 7>' to 'exp&lt;15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_type" solutionName="W14_6" date="2024-05-02T16:08:38.023+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_type" solutionName="W14_6" date="2024-05-02T16:08:31.580+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0." projectName="cnn_ap_type" solutionName="W13_6" date="2024-05-02T16:01:25.423+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0." projectName="cnn_ap_type" solutionName="W13_6" date="2024-05-02T16:01:25.404+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;14, 7>' to 'exp_14_7_s'." projectName="cnn_ap_type" solutionName="W13_6" date="2024-05-02T16:01:19.137+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;14, 7>' to 'exp&lt;14, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_type" solutionName="W13_6" date="2024-05-02T16:01:19.110+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_type" solutionName="W13_6" date="2024-05-02T16:01:13.607+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0." projectName="cnn_ap_type" solutionName="W12_6" date="2024-05-02T15:41:09.309+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0." projectName="cnn_ap_type" solutionName="W12_6" date="2024-05-02T15:41:09.292+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;13, 7>' to 'exp_13_7_s'." projectName="cnn_ap_type" solutionName="W12_6" date="2024-05-02T15:41:01.890+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;13, 7>' to 'exp&lt;13, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_type" solutionName="W12_6" date="2024-05-02T15:41:01.860+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_type" solutionName="W12_6" date="2024-05-02T15:40:56.408+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0." projectName="cnn_ap_type" solutionName="W15_6" date="2024-05-02T10:49:05.426+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0." projectName="cnn_ap_type" solutionName="W15_6" date="2024-05-02T10:49:05.405+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;16, 7>' to 'exp_16_7_s'." projectName="cnn_ap_type" solutionName="W15_6" date="2024-05-02T10:48:57.691+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;16, 7>' to 'exp&lt;16, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_type" solutionName="W15_6" date="2024-05-02T10:48:57.663+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_type" solutionName="W15_6" date="2024-05-02T10:48:52.157+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0." projectName="cnn_ap_type" solutionName="W16_6" date="2024-05-02T10:40:50.674+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0." projectName="cnn_ap_type" solutionName="W16_6" date="2024-05-02T10:40:50.654+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;17, 7>' to 'exp_17_7_s'." projectName="cnn_ap_type" solutionName="W16_6" date="2024-05-02T10:40:43.053+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;17, 7>' to 'exp&lt;17, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_type" solutionName="W16_6" date="2024-05-02T10:40:43.027+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_type" solutionName="W16_6" date="2024-05-02T10:40:37.520+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0." projectName="cnn_ap_type" solutionName="W32_16f10" date="2024-05-02T10:26:51.620+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0." projectName="cnn_ap_type" solutionName="W32_16f10" date="2024-05-02T10:26:51.591+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;33, 17>' to 'exp_33_17_s'." projectName="cnn_ap_type" solutionName="W32_16f10" date="2024-05-02T10:26:40.511+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;33, 17>' to 'exp&lt;33, 17>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_type" solutionName="W32_16f10" date="2024-05-02T10:26:40.482+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_type" solutionName="W32_16f10" date="2024-05-02T10:26:34.504+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0." projectName="cnn_ap_type" solutionName="solution1" date="2024-05-01T19:28:57.752+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0." projectName="cnn_ap_type" solutionName="solution1" date="2024-05-01T19:28:57.728+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;33, 17>' to 'exp_33_17_s'." projectName="cnn_ap_type" solutionName="solution1" date="2024-05-01T19:28:47.253+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp&lt;33, 17>' to 'exp&lt;33, 17>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)" projectName="cnn_ap_type" solutionName="solution1" date="2024-05-01T19:28:47.224+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:278: variable-indexed range selection may cause suboptimal QoR." projectName="cnn_ap_type" solutionName="solution1" date="2024-05-01T19:28:41.446+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W14_6/sim/verilog/ip/xil_defaultlib/cnn_ap_fpext_0_no_dsp_32.vhd:190]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg&#xD;&#xA;Compiling package floating_point_v7_1_8.flt_utils&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_1_weighmb6_rom&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_1_weighmb6(DataWidth=9...&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_1_bias_V_rom&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_1_bias_V(DataWidth=6,A...&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_2_weighncg_rom&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_2_weighncg(DataWidth=9...&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_2_bias_V_rom&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_2_bias_V(DataWidth=9,A...&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_out_weiocq_rom&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_out_weiocq(DataWidth=9...&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_out_biapcA_rom&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_out_biapcA(DataWidth=8...&#xD;&#xA;Compiling module xil_defaultlib.cnn_CRTL_BUS_s_axi&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_array_V_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_array_V(DataWidth=14,A...&#xD;&#xA;Compiling module xil_defaultlib.cnn_conv_1_input_V_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_conv_1_input_V(DataWidth=14,...&#xD;&#xA;Compiling module xil_defaultlib.cnn_conv_1_out_V_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_conv_1_out_V(DataWidth=14,Ad...&#xD;&#xA;Compiling module xil_defaultlib.cnn_max_pool_1_ouqcK_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_max_pool_1_ouqcK(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.cnn_conv_2_out_V_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_conv_2_out_V(DataWidth=14,Ad...&#xD;&#xA;Compiling module xil_defaultlib.cnn_max_pool_2_ourcU_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_max_pool_2_ourcU(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_1_out_V_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_1_out_V(DataWidth=13,A...&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_2_out_V_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_2_out_V(DataWidth=13,A...&#xD;&#xA;Compiling module xil_defaultlib.conv_2_conv_2_weifYi_rom&#xD;&#xA;Compiling module xil_defaultlib.conv_2_conv_2_weifYi(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.conv_2_conv_2_biag8j_rom&#xD;&#xA;Compiling module xil_defaultlib.conv_2_conv_2_biag8j(DataWidth=8...&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=22,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;zynq&quot;,c...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture cnn_ap_dcmp_0_no_dsp_64_arch of entity xil_defaultlib.cnn_ap_dcmp_0_no_dsp_64 [cnn_ap_dcmp_0_no_dsp_64_default]&#xD;&#xA;Compiling module xil_defaultlib.cnn_dcmp_64ns_64ndEe&#xD;&#xA;Compiling module xil_defaultlib.cnn_mul_mul_10s_1hbi_DSP48_1&#xD;&#xA;Compiling module xil_defaultlib.cnn_mul_mul_10s_1hbi(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.conv_2&#xD;&#xA;Compiling module xil_defaultlib.conv_1_conv_1_weibkb_rom&#xD;&#xA;Compiling module xil_defaultlib.conv_1_conv_1_weibkb(DataWidth=9...&#xD;&#xA;Compiling module xil_defaultlib.conv_1_conv_1_biacud_rom&#xD;&#xA;Compiling module xil_defaultlib.conv_1_conv_1_biacud(DataWidth=7...&#xD;&#xA;Compiling module xil_defaultlib.cnn_mul_mul_14s_9eOg_DSP48_0&#xD;&#xA;Compiling module xil_defaultlib.cnn_mul_mul_14s_9eOg(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.conv_1&#xD;&#xA;Compiling module xil_defaultlib.exp_15_7_s_f_x_lsibs_rom&#xD;&#xA;Compiling module xil_defaultlib.exp_15_7_s_f_x_lsibs(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.exp_15_7_s_exp_x_jbC_rom&#xD;&#xA;Compiling module xil_defaultlib.exp_15_7_s_exp_x_jbC(DataWidth=2...&#xD;&#xA;Compiling module xil_defaultlib.exp_15_7_s_exp_x_kbM_rom&#xD;&#xA;Compiling module xil_defaultlib.exp_15_7_s_exp_x_kbM(DataWidth=2...&#xD;&#xA;Compiling module xil_defaultlib.exp_15_7_s&#xD;&#xA;Compiling module xil_defaultlib.cnn_sdiv_22ns_14slbW_div_u(in0_W...&#xD;&#xA;Compiling module xil_defaultlib.cnn_sdiv_22ns_14slbW_div(in0_WID...&#xD;&#xA;Compiling module xil_defaultlib.cnn_sdiv_22ns_14slbW(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.soft_max&#xD;&#xA;Compiling module xil_defaultlib.max_pool_1&#xD;&#xA;Compiling module xil_defaultlib.max_pool_2&#xD;&#xA;Compiling module xil_defaultlib.flat&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(a_fw=24,op_delay...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture cnn_ap_fpext_0_no_dsp_32_arch of entity xil_defaultlib.cnn_ap_fpext_0_no_dsp_32 [cnn_ap_fpext_0_no_dsp_32_default]&#xD;&#xA;Compiling module xil_defaultlib.cnn_fpext_32ns_64sc4(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_9stde_DSP48_2&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_9stde(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_9sudo_DSP48_3&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_9sudo(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_13vdy_DSP48_4&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_13vdy(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.cnn&#xD;&#xA;Compiling module xil_defaultlib.AESL_autobram_cnn_input&#xD;&#xA;Compiling module xil_defaultlib.AESL_autobram_prediction_output&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS&#xD;&#xA;Compiling module xil_defaultlib.apatb_cnn_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot cnn&#xD;&#xA;&#xD;&#xA;****** Webtalk v2019.1 (64-bit)&#xD;&#xA;  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019&#xD;&#xA;  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019&#xD;&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W14_6/sim/verilog/xsim.dir/cnn/webtalk/xsim_webtalk.tcl -notrace" projectName="cnn_ap_type" solutionName="W14_6" date="2024-05-14T08:02:43.650+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/cnn_ap_dcmp_0_no_dsp_64.vhd:200]" projectName="cnn_ap_type" solutionName="W14_6" date="2024-05-14T08:02:39.283+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set prediction_output_group [add_wave_group prediction_output(bram) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_Rst_A -into $prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_Clk_A -into $prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_Dout_A -into $prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_Din_A -into $prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_WEN_A -into $prediction_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_EN_A -into $prediction_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/prediction_output_Addr_A -into $prediction_output_group -radix hex&#xD;&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/interrupt -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_BRESP -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_BREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_BVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_RRESP -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_RDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_RREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_RVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_ARREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_ARVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_ARADDR -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_WSTRB -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_WDATA -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_WREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_WVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_AWREADY -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_AWVALID -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/s_axi_CRTL_BUS_AWADDR -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set cnn_input_group [add_wave_group cnn_input(bram) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_Rst_A -into $cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_Clk_A -into $cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_Dout_A -into $cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_Din_A -into $cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_WEN_A -into $cnn_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_EN_A -into $cnn_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/cnn_input_Addr_A -into $cnn_input_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AESL_inst_cnn/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_cnn_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/LENGTH_cnn_input -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/LENGTH_prediction_output -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_prediction_output_group [add_wave_group prediction_output(bram) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_RST_A -into $tb_prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_CLK_A -into $tb_prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_DOUT_A -into $tb_prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_DIN_A -into $tb_prediction_output_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_WEN_A -into $tb_prediction_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_EN_A -into $tb_prediction_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/prediction_output_ADDR_A -into $tb_prediction_output_group -radix hex&#xD;&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_INTERRUPT -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_BRESP -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_BREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_BVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_RRESP -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_RDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_RREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_RVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_ARREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_ARVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_ARADDR -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_WSTRB -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_WDATA -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_WREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_WVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_AWREADY -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_AWVALID -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/CRTL_BUS_AWADDR -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_cnn_input_group [add_wave_group cnn_input(bram) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_RST_A -into $tb_cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_CLK_A -into $tb_cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_DOUT_A -into $tb_cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_DIN_A -into $tb_cnn_input_group -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_WEN_A -into $tb_cnn_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_EN_A -into $tb_cnn_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cnn_top/cnn_input_ADDR_A -into $tb_cnn_input_group -radix hex&#xD;&#xA;## save_wave_config cnn.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 600 [0.00%] @ &quot;150000&quot;&#xD;&#xA;// RTL Simulation : 1 / 600 [0.00%] @ &quot;4265310000&quot;&#xD;&#xA;// RTL Simulation : 2 / 600 [0.00%] @ &quot;8530570000&quot;&#xD;&#xA;// RTL Simulation : 3 / 600 [0.00%] @ &quot;12795950000&quot;&#xD;&#xA;// RTL Simulation : 4 / 600 [0.00%] @ &quot;17061210000&quot;&#xD;&#xA;// RTL Simulation : 5 / 600 [0.00%] @ &quot;21326470000&quot;&#xD;&#xA;// RTL Simulation : 6 / 600 [0.00%] @ &quot;25591730000&quot;&#xD;&#xA;// RTL Simulation : 7 / 600 [0.00%] @ &quot;29856870000&quot;&#xD;&#xA;// RTL Simulation : 8 / 600 [0.00%] @ &quot;34122250000&quot;&#xD;&#xA;" projectName="cnn_ap_type" solutionName="W14_6_opt" date="2024-05-14T07:59:00.280+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W14_6_opt/sim/verilog/ip/xil_defaultlib/cnn_ap_fpext_0_no_dsp_32.vhd:190]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg&#xD;&#xA;Compiling package floating_point_v7_1_8.flt_utils&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_1_bias_V_rom&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_1_bias_V(DataWidth=6,A...&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_1_weighpcA_rom&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_1_weighpcA(DataWidth=9...&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_2_bias_V_rom&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_2_bias_V(DataWidth=9,A...&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_2_weighqcK_rom&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_2_weighqcK(DataWidth=9...&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_out_biarcU_rom&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_out_biarcU(DataWidth=8...&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_out_weisc4_rom&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_out_weisc4(DataWidth=9...&#xD;&#xA;Compiling module xil_defaultlib.cnn_CRTL_BUS_s_axi&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_array_V_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_array_V(DataWidth=14,A...&#xD;&#xA;Compiling module xil_defaultlib.cnn_conv_1_input_V_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_conv_1_input_V(DataWidth=14,...&#xD;&#xA;Compiling module xil_defaultlib.cnn_conv_1_out_V_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_conv_1_out_V(DataWidth=14,Ad...&#xD;&#xA;Compiling module xil_defaultlib.cnn_max_pool_1_outde_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_max_pool_1_outde(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.cnn_conv_2_out_V_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_conv_2_out_V(DataWidth=14,Ad...&#xD;&#xA;Compiling module xil_defaultlib.cnn_max_pool_2_ouudo_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_max_pool_2_ouudo(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_1_out_V_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_1_out_V(DataWidth=13,A...&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_2_out_V_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_dense_2_out_V(DataWidth=13,A...&#xD;&#xA;Compiling module xil_defaultlib.cnn_prediction_V_ram&#xD;&#xA;Compiling module xil_defaultlib.cnn_prediction_V(DataWidth=14,Ad...&#xD;&#xA;Compiling module xil_defaultlib.exp_15_7_s_f_x_lslbW_rom&#xD;&#xA;Compiling module xil_defaultlib.exp_15_7_s_f_x_lslbW(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.exp_15_7_s_exp_x_mb6_rom&#xD;&#xA;Compiling module xil_defaultlib.exp_15_7_s_exp_x_mb6(DataWidth=2...&#xD;&#xA;Compiling module xil_defaultlib.exp_15_7_s_exp_x_ncg_rom&#xD;&#xA;Compiling module xil_defaultlib.exp_15_7_s_exp_x_ncg(DataWidth=2...&#xD;&#xA;Compiling module xil_defaultlib.exp_15_7_s&#xD;&#xA;Compiling module xil_defaultlib.cnn_sdiv_22ns_14socq_div_u(in0_W...&#xD;&#xA;Compiling module xil_defaultlib.cnn_sdiv_22ns_14socq_div(in0_WID...&#xD;&#xA;Compiling module xil_defaultlib.cnn_sdiv_22ns_14socq(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.soft_max&#xD;&#xA;Compiling module xil_defaultlib.conv_2_conv_2_weihbi_rom&#xD;&#xA;Compiling module xil_defaultlib.conv_2_conv_2_weihbi(DataWidth=1...&#xD;&#xA;Compiling module xil_defaultlib.conv_2_conv_2_biaibs_rom&#xD;&#xA;Compiling module xil_defaultlib.conv_2_conv_2_biaibs(DataWidth=8...&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=22,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;zynq&quot;,c...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture cnn_ap_dcmp_0_no_dsp_64_arch of entity xil_defaultlib.cnn_ap_dcmp_0_no_dsp_64 [cnn_ap_dcmp_0_no_dsp_64_default]&#xD;&#xA;Compiling module xil_defaultlib.cnn_dcmp_64ns_64ndEe&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_4njbC_DSP48_3&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_4njbC(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.cnn_mul_mul_10s_1kbM_DSP48_4&#xD;&#xA;Compiling module xil_defaultlib.cnn_mul_mul_10s_1kbM(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.conv_2&#xD;&#xA;Compiling module xil_defaultlib.conv_1_conv_1_weibkb_rom&#xD;&#xA;Compiling module xil_defaultlib.conv_1_conv_1_weibkb(DataWidth=9...&#xD;&#xA;Compiling module xil_defaultlib.conv_1_conv_1_biacud_rom&#xD;&#xA;Compiling module xil_defaultlib.conv_1_conv_1_biacud(DataWidth=7...&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_5neOg_DSP48_0&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_5neOg(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.cnn_mul_mul_9s_14fYi_DSP48_1&#xD;&#xA;Compiling module xil_defaultlib.cnn_mul_mul_9s_14fYi(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.conv_1&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_5ng8j_DSP48_2&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_5ng8j(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.max_pool_1&#xD;&#xA;Compiling module xil_defaultlib.max_pool_2&#xD;&#xA;Compiling module xil_defaultlib.flat&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(a_fw=24,op_delay...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture cnn_ap_fpext_0_no_dsp_32_arch of entity xil_defaultlib.cnn_ap_fpext_0_no_dsp_32 [cnn_ap_fpext_0_no_dsp_32_default]&#xD;&#xA;Compiling module xil_defaultlib.cnn_fpext_32ns_64vdy(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_9nwdI_DSP48_5&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_9nwdI(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_14xdS_DSP48_6&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_14xdS(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_9syd2_DSP48_7&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_9syd2(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_13zec_DSP48_8&#xD;&#xA;Compiling module xil_defaultlib.cnn_mac_muladd_13zec(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.cnn&#xD;&#xA;Compiling module xil_defaultlib.AESL_autobram_cnn_input&#xD;&#xA;Compiling module xil_defaultlib.AESL_autobram_prediction_output&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS&#xD;&#xA;Compiling module xil_defaultlib.apatb_cnn_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot cnn&#xD;&#xA;&#xD;&#xA;****** Webtalk v2019.1 (64-bit)&#xD;&#xA;  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019&#xD;&#xA;  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019&#xD;&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W14_6_opt/sim/verilog/xsim.dir/cnn/webtalk/xsim_webtalk.tcl -notrace" projectName="cnn_ap_type" solutionName="W14_6_opt" date="2024-05-14T07:56:56.291+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W14_6_opt/sim/verilog/ip/xil_defaultlib/cnn_ap_dcmp_0_no_dsp_64.vhd:200]" projectName="cnn_ap_type" solutionName="W14_6_opt" date="2024-05-14T07:56:51.362+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
