---
title: "ECE 411 - Computer Organization and Design"
level: "Undergraduate"
image: "computer-architecture.jpg"
description: "Implemented a RISC-V CPU in SystemVerilog covering pipelining, memory organization, I/O design, and reliability evaluation"
---

## Course Description

ECE 411: Computer Organization and Design provides hands-on experience in computer architecture through the design and implementation of a complete RISC-V CPU. The course covers the fundamental concepts of computer organization and design from the ground up.

## Topics Covered

- RISC-V instruction set architecture
- CPU pipelining and hazard management
- Memory hierarchy and organization
- Cache design and optimization
- I/O system design
- Reliability and fault tolerance
- Performance evaluation
- SystemVerilog hardware description

## Key Projects

Implemented a complete RISC-V CPU in SystemVerilog with:
- Multi-stage pipeline
- Cache hierarchy
- Memory management unit
- I/O interfaces
- Performance optimization

## Skills Gained

- CPU architecture design
- SystemVerilog HDL programming
- Pipeline implementation and optimization
- Memory system design
- Hardware debugging and testing
- Performance analysis
- Computer architecture principles
