$comment
	File created using the following command:
		vcd file atv53.msim.vcd -direction
$end
$date
	Tue Sep 17 16:31:56 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module atv53_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & Palavra_Controle [11] $end
$var wire 1 ' Palavra_Controle [10] $end
$var wire 1 ( Palavra_Controle [9] $end
$var wire 1 ) Palavra_Controle [8] $end
$var wire 1 * Palavra_Controle [7] $end
$var wire 1 + Palavra_Controle [6] $end
$var wire 1 , Palavra_Controle [5] $end
$var wire 1 - Palavra_Controle [4] $end
$var wire 1 . Palavra_Controle [3] $end
$var wire 1 / Palavra_Controle [2] $end
$var wire 1 0 Palavra_Controle [1] $end
$var wire 1 1 Palavra_Controle [0] $end
$var wire 1 2 PC_OUT [8] $end
$var wire 1 3 PC_OUT [7] $end
$var wire 1 4 PC_OUT [6] $end
$var wire 1 5 PC_OUT [5] $end
$var wire 1 6 PC_OUT [4] $end
$var wire 1 7 PC_OUT [3] $end
$var wire 1 8 PC_OUT [2] $end
$var wire 1 9 PC_OUT [1] $end
$var wire 1 : PC_OUT [0] $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var wire 1 > devoe $end
$var wire 1 ? devclrn $end
$var wire 1 @ devpor $end
$var wire 1 A ww_devoe $end
$var wire 1 B ww_devclrn $end
$var wire 1 C ww_devpor $end
$var wire 1 D ww_CLOCK_50 $end
$var wire 1 E ww_KEY [3] $end
$var wire 1 F ww_KEY [2] $end
$var wire 1 G ww_KEY [1] $end
$var wire 1 H ww_KEY [0] $end
$var wire 1 I ww_PC_OUT [8] $end
$var wire 1 J ww_PC_OUT [7] $end
$var wire 1 K ww_PC_OUT [6] $end
$var wire 1 L ww_PC_OUT [5] $end
$var wire 1 M ww_PC_OUT [4] $end
$var wire 1 N ww_PC_OUT [3] $end
$var wire 1 O ww_PC_OUT [2] $end
$var wire 1 P ww_PC_OUT [1] $end
$var wire 1 Q ww_PC_OUT [0] $end
$var wire 1 R ww_Palavra_Controle [11] $end
$var wire 1 S ww_Palavra_Controle [10] $end
$var wire 1 T ww_Palavra_Controle [9] $end
$var wire 1 U ww_Palavra_Controle [8] $end
$var wire 1 V ww_Palavra_Controle [7] $end
$var wire 1 W ww_Palavra_Controle [6] $end
$var wire 1 X ww_Palavra_Controle [5] $end
$var wire 1 Y ww_Palavra_Controle [4] $end
$var wire 1 Z ww_Palavra_Controle [3] $end
$var wire 1 [ ww_Palavra_Controle [2] $end
$var wire 1 \ ww_Palavra_Controle [1] $end
$var wire 1 ] ww_Palavra_Controle [0] $end
$var wire 1 ^ \CLOCK_50~input_o\ $end
$var wire 1 _ \KEY[1]~input_o\ $end
$var wire 1 ` \KEY[2]~input_o\ $end
$var wire 1 a \KEY[3]~input_o\ $end
$var wire 1 b \PC_OUT[0]~output_o\ $end
$var wire 1 c \PC_OUT[1]~output_o\ $end
$var wire 1 d \PC_OUT[2]~output_o\ $end
$var wire 1 e \PC_OUT[3]~output_o\ $end
$var wire 1 f \PC_OUT[4]~output_o\ $end
$var wire 1 g \PC_OUT[5]~output_o\ $end
$var wire 1 h \PC_OUT[6]~output_o\ $end
$var wire 1 i \PC_OUT[7]~output_o\ $end
$var wire 1 j \PC_OUT[8]~output_o\ $end
$var wire 1 k \Palavra_Controle[0]~output_o\ $end
$var wire 1 l \Palavra_Controle[1]~output_o\ $end
$var wire 1 m \Palavra_Controle[2]~output_o\ $end
$var wire 1 n \Palavra_Controle[3]~output_o\ $end
$var wire 1 o \Palavra_Controle[4]~output_o\ $end
$var wire 1 p \Palavra_Controle[5]~output_o\ $end
$var wire 1 q \Palavra_Controle[6]~output_o\ $end
$var wire 1 r \Palavra_Controle[7]~output_o\ $end
$var wire 1 s \Palavra_Controle[8]~output_o\ $end
$var wire 1 t \Palavra_Controle[9]~output_o\ $end
$var wire 1 u \Palavra_Controle[10]~output_o\ $end
$var wire 1 v \Palavra_Controle[11]~output_o\ $end
$var wire 1 w \KEY[0]~input_o\ $end
$var wire 1 x \ROM1|memROM~7_combout\ $end
$var wire 1 y \incrementaPC|Add0~2\ $end
$var wire 1 z \incrementaPC|Add0~6\ $end
$var wire 1 { \incrementaPC|Add0~9_sumout\ $end
$var wire 1 | \MUXProxPC|saida_MUX[2]~3_combout\ $end
$var wire 1 } \ROM1|memROM~8_combout\ $end
$var wire 1 ~ \incrementaPC|Add0~10\ $end
$var wire 1 !! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 "! \MUXProxPC|saida_MUX[3]~4_combout\ $end
$var wire 1 #! \incrementaPC|Add0~14\ $end
$var wire 1 $! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 %! \MUXProxPC|saida_MUX[4]~5_combout\ $end
$var wire 1 &! \incrementaPC|Add0~18\ $end
$var wire 1 '! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 (! \MUXProxPC|saida_MUX[5]~6_combout\ $end
$var wire 1 )! \incrementaPC|Add0~22\ $end
$var wire 1 *! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 +! \MUXProxPC|saida_MUX[6]~7_combout\ $end
$var wire 1 ,! \incrementaPC|Add0~26\ $end
$var wire 1 -! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 .! \MUXProxPC|saida_MUX[7]~8_combout\ $end
$var wire 1 /! \RAM1|process_0~0_combout\ $end
$var wire 1 0! \incrementaPC|Add0~30\ $end
$var wire 1 1! \incrementaPC|Add0~33_sumout\ $end
$var wire 1 2! \MUXProxPC|saida_MUX[8]~9_combout\ $end
$var wire 1 3! \ROM1|memROM~1_combout\ $end
$var wire 1 4! \ROM1|memROM~2_combout\ $end
$var wire 1 5! \ROM1|memROM~3_combout\ $end
$var wire 1 6! \ROM1|memROM~4_combout\ $end
$var wire 1 7! \DEC_Instrucao|saida~6_combout\ $end
$var wire 1 8! \DEC_Instrucao|Equal4~0_combout\ $end
$var wire 1 9! \DEC_Instrucao|saida~1_combout\ $end
$var wire 1 :! \FlagZero|DOUT~0_combout\ $end
$var wire 1 ;! \DEC_Instrucao|saida[3]~8_combout\ $end
$var wire 1 <! \DEC_Instrucao|saida[6]~4_combout\ $end
$var wire 1 =! \DEC_Instrucao|saida[5]~3_combout\ $end
$var wire 1 >! \DEC_Instrucao|Equal5~0_combout\ $end
$var wire 1 ?! \ROM1|memROM~9_combout\ $end
$var wire 1 @! \ROM1|memROM~5_combout\ $end
$var wire 1 A! \ROM1|memROM~10_combout\ $end
$var wire 1 B! \ROM1|memROM~6_combout\ $end
$var wire 1 C! \RAM1|ram~173_combout\ $end
$var wire 1 D! \RAM1|ram~40_q\ $end
$var wire 1 E! \RAM1|ram~145_combout\ $end
$var wire 1 F! \RAM1|ram~174_combout\ $end
$var wire 1 G! \RAM1|ram~48_q\ $end
$var wire 1 H! \RAM1|ram~146_combout\ $end
$var wire 1 I! \RAM1|ram~175_combout\ $end
$var wire 1 J! \RAM1|ram~24_q\ $end
$var wire 1 K! \RAM1|ram~147_combout\ $end
$var wire 1 L! \RAM1|ram~176_combout\ $end
$var wire 1 M! \RAM1|ram~32_q\ $end
$var wire 1 N! \RAM1|ram~148_combout\ $end
$var wire 1 O! \RAM1|ram~149_combout\ $end
$var wire 1 P! \DEC_Instrucao|saida[4]~2_combout\ $end
$var wire 1 Q! \ULA1|Add0~34_cout\ $end
$var wire 1 R! \ULA1|Add0~21_sumout\ $end
$var wire 1 S! \ULA1|saida[0]~5_combout\ $end
$var wire 1 T! \RAM1|ram~33_q\ $end
$var wire 1 U! \RAM1|ram~41_q\ $end
$var wire 1 V! \RAM1|ram~17_q\ $end
$var wire 1 W! \RAM1|ram~25_q\ $end
$var wire 1 X! \RAM1|ram~164_combout\ $end
$var wire 1 Y! \RAM1|ram~165_combout\ $end
$var wire 1 Z! \MUX1|saida_MUX[0]~1_combout\ $end
$var wire 1 [! \ULA1|Add0~22\ $end
$var wire 1 \! \ULA1|Add0~17_sumout\ $end
$var wire 1 ]! \ULA1|saida[1]~4_combout\ $end
$var wire 1 ^! \RAM1|ram~34_q\ $end
$var wire 1 _! \RAM1|ram~159_combout\ $end
$var wire 1 `! \RAM1|ram~42_q\ $end
$var wire 1 a! \RAM1|ram~160_combout\ $end
$var wire 1 b! \RAM1|ram~18_q\ $end
$var wire 1 c! \RAM1|ram~161_combout\ $end
$var wire 1 d! \RAM1|ram~26_q\ $end
$var wire 1 e! \RAM1|ram~162_combout\ $end
$var wire 1 f! \RAM1|ram~163_combout\ $end
$var wire 1 g! \MUX1|saida_MUX[1]~0_combout\ $end
$var wire 1 h! \ULA1|Add0~18\ $end
$var wire 1 i! \ULA1|Add0~29_sumout\ $end
$var wire 1 j! \ULA1|saida[2]~7_combout\ $end
$var wire 1 k! \RAM1|ram~35_q\ $end
$var wire 1 l! \RAM1|ram~43_q\ $end
$var wire 1 m! \RAM1|ram~19_q\ $end
$var wire 1 n! \RAM1|ram~27_q\ $end
$var wire 1 o! \RAM1|ram~171_combout\ $end
$var wire 1 p! \RAM1|ram~172_combout\ $end
$var wire 1 q! \MUX1|saida_MUX[2]~3_combout\ $end
$var wire 1 r! \ULA1|Add0~30\ $end
$var wire 1 s! \ULA1|Add0~25_sumout\ $end
$var wire 1 t! \ULA1|saida[3]~6_combout\ $end
$var wire 1 u! \RAM1|ram~36_q\ $end
$var wire 1 v! \RAM1|ram~166_combout\ $end
$var wire 1 w! \RAM1|ram~44_q\ $end
$var wire 1 x! \RAM1|ram~167_combout\ $end
$var wire 1 y! \RAM1|ram~20_q\ $end
$var wire 1 z! \RAM1|ram~168_combout\ $end
$var wire 1 {! \RAM1|ram~28_q\ $end
$var wire 1 |! \RAM1|ram~169_combout\ $end
$var wire 1 }! \RAM1|ram~170_combout\ $end
$var wire 1 ~! \MUX1|saida_MUX[3]~2_combout\ $end
$var wire 1 !" \ULA1|Add0~26\ $end
$var wire 1 "" \ULA1|Add0~13_sumout\ $end
$var wire 1 #" \ULA1|saida[4]~3_combout\ $end
$var wire 1 $" \RAM1|ram~37_q\ $end
$var wire 1 %" \RAM1|ram~45_q\ $end
$var wire 1 &" \RAM1|ram~21_q\ $end
$var wire 1 '" \RAM1|ram~29_q\ $end
$var wire 1 (" \RAM1|ram~157_combout\ $end
$var wire 1 )" \RAM1|ram~158_combout\ $end
$var wire 1 *" \ULA1|Add0~14\ $end
$var wire 1 +" \ULA1|Add0~9_sumout\ $end
$var wire 1 ," \ULA1|saida[5]~2_combout\ $end
$var wire 1 -" \RAM1|ram~38_q\ $end
$var wire 1 ." \RAM1|ram~152_combout\ $end
$var wire 1 /" \RAM1|ram~46_q\ $end
$var wire 1 0" \RAM1|ram~153_combout\ $end
$var wire 1 1" \RAM1|ram~22_q\ $end
$var wire 1 2" \RAM1|ram~154_combout\ $end
$var wire 1 3" \RAM1|ram~30_q\ $end
$var wire 1 4" \RAM1|ram~155_combout\ $end
$var wire 1 5" \RAM1|ram~156_combout\ $end
$var wire 1 6" \ULA1|Add0~10\ $end
$var wire 1 7" \ULA1|Add0~5_sumout\ $end
$var wire 1 8" \ULA1|saida[6]~1_combout\ $end
$var wire 1 9" \RAM1|ram~39_q\ $end
$var wire 1 :" \RAM1|ram~47_q\ $end
$var wire 1 ;" \RAM1|ram~23_q\ $end
$var wire 1 <" \RAM1|ram~31_q\ $end
$var wire 1 =" \RAM1|ram~150_combout\ $end
$var wire 1 >" \RAM1|ram~151_combout\ $end
$var wire 1 ?" \ULA1|Add0~6\ $end
$var wire 1 @" \ULA1|Add0~1_sumout\ $end
$var wire 1 A" \ULA1|saida[7]~0_combout\ $end
$var wire 1 B" \FlagZero|DOUT~1_combout\ $end
$var wire 1 C" \FlagZero|DOUT~2_combout\ $end
$var wire 1 D" \FlagZero|DOUT~3_combout\ $end
$var wire 1 E" \FlagZero|DOUT~4_combout\ $end
$var wire 1 F" \FlagZero|DOUT~q\ $end
$var wire 1 G" \DEC_Instrucao|saida~5_combout\ $end
$var wire 1 H" \MUXProxPC|saida_MUX[4]~0_combout\ $end
$var wire 1 I" \incrementaPC|Add0~5_sumout\ $end
$var wire 1 J" \MUXProxPC|saida_MUX[1]~2_combout\ $end
$var wire 1 K" \ROM1|memROM~0_combout\ $end
$var wire 1 L" \DEC_Instrucao|saida~7_combout\ $end
$var wire 1 M" \incrementaPC|Add0~1_sumout\ $end
$var wire 1 N" \MUXProxPC|saida_MUX[0]~1_combout\ $end
$var wire 1 O" \DEC_Instrucao|saida[1]~0_combout\ $end
$var wire 1 P" \REGA|DOUT\ [7] $end
$var wire 1 Q" \REGA|DOUT\ [6] $end
$var wire 1 R" \REGA|DOUT\ [5] $end
$var wire 1 S" \REGA|DOUT\ [4] $end
$var wire 1 T" \REGA|DOUT\ [3] $end
$var wire 1 U" \REGA|DOUT\ [2] $end
$var wire 1 V" \REGA|DOUT\ [1] $end
$var wire 1 W" \REGA|DOUT\ [0] $end
$var wire 1 X" \REG_RETORNO|DOUT\ [8] $end
$var wire 1 Y" \REG_RETORNO|DOUT\ [7] $end
$var wire 1 Z" \REG_RETORNO|DOUT\ [6] $end
$var wire 1 [" \REG_RETORNO|DOUT\ [5] $end
$var wire 1 \" \REG_RETORNO|DOUT\ [4] $end
$var wire 1 ]" \REG_RETORNO|DOUT\ [3] $end
$var wire 1 ^" \REG_RETORNO|DOUT\ [2] $end
$var wire 1 _" \REG_RETORNO|DOUT\ [1] $end
$var wire 1 `" \REG_RETORNO|DOUT\ [0] $end
$var wire 1 a" \PC|DOUT\ [8] $end
$var wire 1 b" \PC|DOUT\ [7] $end
$var wire 1 c" \PC|DOUT\ [6] $end
$var wire 1 d" \PC|DOUT\ [5] $end
$var wire 1 e" \PC|DOUT\ [4] $end
$var wire 1 f" \PC|DOUT\ [3] $end
$var wire 1 g" \PC|DOUT\ [2] $end
$var wire 1 h" \PC|DOUT\ [1] $end
$var wire 1 i" \PC|DOUT\ [0] $end
$var wire 1 j" \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 k" \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 l" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 m" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 n" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 o" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 p" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 q" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 r" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 s" \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 t" \DEC_Instrucao|ALT_INV_saida[3]~8_combout\ $end
$var wire 1 u" \FlagZero|ALT_INV_DOUT~3_combout\ $end
$var wire 1 v" \MUX1|ALT_INV_saida_MUX[2]~3_combout\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 }" \MUX1|ALT_INV_saida_MUX[3]~2_combout\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 !# \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 )# \FlagZero|ALT_INV_DOUT~2_combout\ $end
$var wire 1 *# \MUX1|ALT_INV_saida_MUX[0]~1_combout\ $end
$var wire 1 +# \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 ,# \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 .# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 0# \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 1# \MUX1|ALT_INV_saida_MUX[1]~0_combout\ $end
$var wire 1 2# \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 3# \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 4# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 5# \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 6# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 7# \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 8# \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 9# \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 :# \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 ;# \FlagZero|ALT_INV_DOUT~1_combout\ $end
$var wire 1 <# \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 =# \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 ># \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 ?# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 @# \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 A# \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 B# \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 C# \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 D# \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 E# \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 F# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 G# \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 H# \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 I# \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 J# \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 K# \ULA1|ALT_INV_saida[6]~1_combout\ $end
$var wire 1 L# \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 M# \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 N# \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 O# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 P# \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 Q# \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 R# \ULA1|ALT_INV_saida[7]~0_combout\ $end
$var wire 1 S# \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 T# \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 U# \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 V# \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 W# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 X# \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 Y# \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 Z# \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 [# \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 \# \FlagZero|ALT_INV_DOUT~0_combout\ $end
$var wire 1 ]# \REG_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 ^# \REG_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 _# \REG_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 `# \REG_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 a# \REG_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 b# \REG_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 c# \REG_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 d# \REG_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 e# \REG_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 f# \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 g# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 h# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 i# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 j# \MUXProxPC|ALT_INV_saida_MUX[4]~0_combout\ $end
$var wire 1 k# \FlagZero|ALT_INV_DOUT~q\ $end
$var wire 1 l# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 m# \DEC_Instrucao|ALT_INV_Equal4~0_combout\ $end
$var wire 1 n# \DEC_Instrucao|ALT_INV_saida~7_combout\ $end
$var wire 1 o# \DEC_Instrucao|ALT_INV_saida~6_combout\ $end
$var wire 1 p# \DEC_Instrucao|ALT_INV_saida~5_combout\ $end
$var wire 1 q# \DEC_Instrucao|ALT_INV_saida[6]~4_combout\ $end
$var wire 1 r# \DEC_Instrucao|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 s# \DEC_Instrucao|ALT_INV_saida~1_combout\ $end
$var wire 1 t# \DEC_Instrucao|ALT_INV_Equal5~0_combout\ $end
$var wire 1 u# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 v# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 w# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 x# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 y# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 z# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 {# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 |# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 }# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ~# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 !$ \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 "$ \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 #$ \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 $$ \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 %$ \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 &$ \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 '$ \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ($ \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 )$ \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 *$ \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 +$ \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ,$ \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 -$ \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 .$ \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 /$ \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 0$ \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 1$ \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 2$ \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 3$ \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 4$ \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 5$ \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0;
1<
x=
1>
1?
1@
1A
1B
1C
xD
x^
x_
x`
xa
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
1s
0t
0u
1v
1w
1x
0y
0z
0{
1|
1}
0~
0!!
1"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
13!
14!
15!
06!
17!
08!
19!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
1B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
1Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
1[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
1r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
1*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
16"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
1?"
0@"
0A"
0B"
0C"
1D"
0E"
0F"
0G"
0H"
0I"
1J"
0K"
0L"
1M"
0N"
0O"
0j"
1k"
1t"
0u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1f#
0g#
0h#
0i#
1j#
1k#
1l#
1m#
1n#
0o#
1p#
1q#
1r#
0s#
1t#
1u#
0v#
0w#
0x#
1y#
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
05$
x"
x#
x$
1%
xE
xF
xG
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1&
0'
0(
1)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
$end
#10000
0%
0H
0w
#20000
1%
1H
1w
1g"
1f"
1h"
1`"
0e#
0#$
0!$
0"$
1{
1!!
0x
1I"
0}
04!
05!
0A!
1j"
1v#
1w#
1g#
04$
1h#
02$
03$
1c
1e
1d
0|
0"!
1;!
07!
0B!
1P
1N
1O
1i#
1o#
0t"
19
18
17
1H"
0J"
0j#
0s
0v
1|
1"!
1J"
1N"
0U
0R
0)
0&
#30000
0%
0H
0w
#40000
1%
1H
1w
1i"
0$$
0M"
1y
14!
1K"
0y#
0w#
15$
1b
0I"
1z
0N"
0;!
1L"
14$
1Q
0{
1~
0n#
1t"
1:
0J"
13$
0|
0"!
1N"
0!!
1#!
12$
1t
1$!
01$
1T
1(
#50000
0%
0H
0w
#60000
1%
1H
1w
0g"
0f"
0h"
1#$
1!$
1"$
1{
0~
1!!
0#!
1x
1I"
0z
04!
16!
1?!
0k"
0u#
1w#
04$
0h#
02$
03$
0c
0e
0d
0{
0$!
0!!
18!
0L"
1@!
12$
11$
13$
0P
0N
0O
0l#
1n#
0m#
09
08
07
0H"
1J"
0N"
1j#
0t
1u
1|
0J"
1N"
0T
1S
0(
1'
#70000
0%
0H
0w
#80000
1%
1H
1w
1g"
0"$
1{
0K"
1y#
03$
1d
08!
1<!
1=!
1P!
1O
0r#
0q#
1m#
18
1H"
1Z!
1q!
0v"
0*#
0j#
1o
1p
1q
0u
1J"
0N"
1R!
0[!
1S!
1i!
0r!
1j!
0D"
1Y
1X
1W
0S
1u"
0%$
0'$
1-
1,
1+
0'
1s!
0!"
1\!
0h!
0($
0&$
0i!
1""
0*"
0)$
1%$
1+"
06"
0*$
17"
0?"
0+$
1@"
0,$
#90000
0%
0H
0w
#100000
1%
1H
1w
1W"
1U"
1h"
0i"
1$$
0#$
0q"
0s"
0R!
1[!
1i!
0I"
1z
0x
1M"
0y
1/!
15!
0?!
1k"
0v#
0f#
05$
1h#
14$
0%$
1'$
0b
1c
1I"
0z
0{
1~
0\!
1h!
0J"
0q!
1N"
0<!
0=!
1>!
0P!
0@!
1($
13$
04$
0Q
1P
0i!
1r!
1!!
1{
0~
1l#
1r#
0t#
1q#
1v"
0:
19
1J"
0|
03$
02$
1%$
1i!
0S!
1t!
1#"
1,"
18"
1A"
1B"
1I!
0Z!
0!!
0s!
1!"
0j!
1"!
1|
1&$
12$
1*#
0;#
0R#
0K#
0%$
0o
1k
0p
0q
0""
1*"
1j!
1R!
0"!
0t!
1)$
0Y
1]
0X
0W
0+"
16"
0'$
11
0-
0,
0+
0#"
1*$
1S!
07"
1?"
0,"
0B"
1+$
0@"
1;#
08"
1,$
1K#
0A"
1R#
#110000
0%
0H
0w
#120000
1%
1H
1w
1V!
1m!
1i"
0$$
0z"
0.#
1X!
1o!
0M"
1y
14!
05!
06!
1u#
1v#
0w#
15$
0x"
0,#
1b
0I"
1z
1Y!
1p!
0N"
09!
0>!
1O"
14$
1Q
0{
1~
1t#
1s#
0w"
0+#
1:
0J"
13$
1Z!
1q!
0I!
1!!
0|
02$
0v"
0*#
1l
0k
1m
0R!
0i!
1"!
1\
0]
1%$
1'$
1[
01
10
1/
0S!
1C"
0j!
1D"
0u"
0)#
1E"
#130000
0%
0H
0w
#140000
1%
1H
1w
0g"
1f"
1F"
0h"
0i"
1$$
1#$
0k#
0!$
1"$
1{
0~
0!!
1#!
1I"
0z
1M"
0y
0/!
04!
16!
1A!
1K"
0y#
0j"
0u#
1w#
1f#
05$
04$
12$
03$
0b
0c
1e
0d
0I"
0{
1$!
1!!
0#!
1|
0"!
1J"
1N"
1B!
18!
19!
0O"
02$
01$
13$
14$
0Q
0P
1N
0O
0$!
0s#
0m#
0i#
0:
09
08
17
0J"
0|
1%!
1"!
11$
0X!
0o!
0H"
1:!
0C"
0%!
1)#
0\#
1j#
1x"
1,#
0l
1u
0m
0Y!
0p!
0"!
1J"
0N"
0\
1S
1w"
1+#
0[
00
1'
0/
0Z!
0q!
1v"
1*#
1R!
1i!
0%$
0'$
1S!
1j!
0D"
1u"
#150000
0%
0H
0w
#160000
1%
1H
1w
0f"
1h"
0#$
1!$
0!!
1I"
1}
15!
1?!
0A!
1j"
0k"
0v#
0g#
04$
12$
1c
0e
1"!
08!
1G"
1@!
0B!
1P
0N
1i#
0l#
0p#
1m#
19
07
1N"
0J"
1r
0u
1V
0S
1*
0'
#170000
0%
0H
0w
#180000
1%
1H
1w
1f"
0h"
1i"
0$$
1#$
0!$
1!!
0I"
0M"
1y
0}
05!
06!
0?!
0K"
1y#
1k"
1u#
1v#
1g#
15$
14$
02$
1b
0c
1e
1I"
0"!
0@!
1;!
0G"
04$
1Q
0P
1N
1p#
0t"
1l#
1:
09
17
1X!
1o!
0N"
1H"
0j#
0x"
0,#
0r
1Y!
1p!
1"!
1J"
0V
0w"
0+#
0*
1Z!
1q!
0v"
0*#
0R!
0i!
1%$
1'$
0S!
0j!
1D"
0u"
#190000
0%
0H
0w
#200000
1%
1H
1w
1h"
0i"
1$$
0#$
0I"
1z
1x
1M"
0y
16!
0u#
05$
0h#
14$
0b
1c
1I"
0z
1{
0J"
0Y!
0p!
1N"
0;!
1<!
1=!
1P!
03$
04$
0Q
1P
0{
0r#
0q#
1t"
1w"
1+#
0:
19
1J"
1|
13$
0Z!
1S!
1j!
0D"
0|
1u"
1*#
1o
1p
1q
1R!
0S!
1Y
1X
1W
0'$
1-
1,
1+
#210000
0%
0H
0w
#220000
1%
1H
1w
0W"
1i"
0$$
1s"
0R!
0x
0M"
1y
1/!
14!
06!
1u#
0w#
0f#
15$
1h#
1'$
1b
0I"
1z
1Y!
1p!
0q!
0N"
09!
0<!
0=!
0P!
1O"
14$
1Q
1{
1r#
1q#
1s#
1v"
0w"
0+#
1:
0J"
03$
1i!
0:!
1Z!
1q!
0j!
1C"
1D"
1|
0u"
0)#
0v"
0*#
1\#
0%$
1l
0o
0p
0q
1m
1R!
0[!
0i!
1j!
0D"
1\
0Y
0X
0W
1u"
1%$
0'$
1[
10
0-
0,
0+
1\!
0h!
1/
1S!
0C"
0j!
1D"
0E"
0($
1i!
0r!
0u"
1)#
1]!
0%$
1s!
0!"
1j!
0D"
0&$
1""
0*"
1u"
1t!
0)$
1+"
06"
1#"
1B"
0*$
17"
0?"
0;#
1,"
0+$
1@"
18"
0,$
0K#
1A"
0R#
#230000
0%
0H
0w
#240000
1%
1H
1w
1g"
0F"
0h"
0i"
1$$
1#$
1k#
0"$
0{
1~
1I"
0z
1M"
0y
0/!
04!
15!
16!
1?!
1A!
1K"
0y#
0j"
0k"
0u#
0v#
1w#
1f#
05$
04$
13$
0b
0c
1d
0I"
1{
0~
0!!
1#!
0|
1J"
1N"
1@!
1B!
19!
1G"
0O"
12$
03$
14$
0Q
0P
1O
1$!
1!!
0#!
0p#
0s#
0i#
0l#
0:
09
18
0J"
1|
0"!
02$
01$
0X!
0o!
0$!
1%!
1"!
11$
1x"
1,#
0l
1r
0m
0Y!
0p!
0%!
0\
1V
1w"
1+#
0[
00
1*
0/
0Z!
0q!
1v"
1*#
0R!
1[!
0i!
1r!
1%$
1'$
0s!
1!"
0\!
1h!
0S!
0j!
1($
1&$
1i!
0""
1*"
0t!
1D"
0]!
1)$
0%$
0+"
16"
0u"
1j!
0D"
0#"
1*$
07"
1?"
1u"
0,"
0B"
1+$
0@"
1;#
08"
1,$
1K#
0A"
1R#
#250000
0%
0H
0w
#260000
1%
1H
1w
1i"
0$$
1x
0M"
1y
1}
05!
0A!
1j"
1v#
0g#
15$
0h#
1b
1I"
0N"
18!
0G"
0B!
04$
1Q
1i#
1p#
0m#
1:
1J"
0H"
1j#
0r
1u
0J"
1N"
0V
1S
0*
1'
#270000
0%
0H
0w
#280000
1%
1H
1w
#290000
0%
0H
0w
#300000
1%
1H
1w
#310000
0%
0H
0w
#320000
1%
1H
1w
#330000
0%
0H
0w
#340000
1%
1H
1w
#350000
0%
0H
0w
#360000
1%
1H
1w
#370000
0%
0H
0w
#380000
1%
1H
1w
#390000
0%
0H
0w
#400000
1%
1H
1w
#410000
0%
0H
0w
#420000
1%
1H
1w
#430000
0%
0H
0w
#440000
1%
1H
1w
#450000
0%
0H
0w
#460000
1%
1H
1w
#470000
0%
0H
0w
#480000
1%
1H
1w
#490000
0%
0H
0w
#500000
1%
1H
1w
#510000
0%
0H
0w
#520000
1%
1H
1w
#530000
0%
0H
0w
#540000
1%
1H
1w
#550000
0%
0H
0w
#560000
1%
1H
1w
#570000
0%
0H
0w
#580000
1%
1H
1w
#590000
0%
0H
0w
#600000
