Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Mon Jun 22 20:02:00 2020
| Host         : DESKTOP-J378N4I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ip_design_wrapper_timing_summary_routed.rpt -rpx ip_design_wrapper_timing_summary_routed.rpx
| Design       : ip_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.752        0.000                      0                 3486        0.066        0.000                      0                 3486        4.020        0.000                       0                  1661  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.752        0.000                      0                 3357        0.066        0.000                      0                 3357        4.020        0.000                       0                  1660  
clk_fpga_1                                                                                                                                                     97.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.141        0.000                      0                  129        0.542        0.000                      0                  129  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 6.036ns (65.745%)  route 3.145ns (34.255%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.639     2.933    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X37Y79         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/Q
                         net (fo=30, routed)          0.863     4.252    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[15]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[25])
                                                      3.841     8.093 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.292     9.385    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X37Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.509 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.509    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.910 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          0.990    10.900    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X36Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.024 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4/O
                         net (fo=1, routed)           0.000    11.024    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.557    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.674 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.674    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.791 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.791    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.114 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.114    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[13]
    SLICE_X36Y81         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.469    12.648    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y81         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[13]/C
                         clock pessimism              0.263    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X36Y81         FDCE (Setup_fdce_C_D)        0.109    12.866    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[13]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 6.028ns (65.715%)  route 3.145ns (34.285%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.639     2.933    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X37Y79         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/Q
                         net (fo=30, routed)          0.863     4.252    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[15]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[25])
                                                      3.841     8.093 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.292     9.385    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X37Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.509 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.509    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.910 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          0.990    10.900    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X36Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.024 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4/O
                         net (fo=1, routed)           0.000    11.024    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.557    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.674 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.674    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.791 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.791    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.106 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.106    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[15]
    SLICE_X36Y81         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.469    12.648    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y81         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[15]/C
                         clock pessimism              0.263    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X36Y81         FDCE (Setup_fdce_C_D)        0.109    12.866    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[15]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 5.952ns (65.429%)  route 3.145ns (34.571%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.639     2.933    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X37Y79         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/Q
                         net (fo=30, routed)          0.863     4.252    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[15]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[25])
                                                      3.841     8.093 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.292     9.385    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X37Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.509 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.509    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.910 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          0.990    10.900    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X36Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.024 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4/O
                         net (fo=1, routed)           0.000    11.024    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.557    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.674 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.674    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.791 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.791    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.030 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.030    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[14]
    SLICE_X36Y81         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.469    12.648    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y81         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[14]/C
                         clock pessimism              0.263    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X36Y81         FDCE (Setup_fdce_C_D)        0.109    12.866    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[14]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 5.932ns (65.353%)  route 3.145ns (34.647%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.639     2.933    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X37Y79         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/Q
                         net (fo=30, routed)          0.863     4.252    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[15]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[25])
                                                      3.841     8.093 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.292     9.385    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X37Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.509 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.509    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.910 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          0.990    10.900    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X36Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.024 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4/O
                         net (fo=1, routed)           0.000    11.024    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.557    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.674 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.674    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.791 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.791    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.010 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.010    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[12]
    SLICE_X36Y81         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.469    12.648    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y81         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[12]/C
                         clock pessimism              0.263    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X36Y81         FDCE (Setup_fdce_C_D)        0.109    12.866    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[12]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 5.919ns (65.303%)  route 3.145ns (34.697%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.639     2.933    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X37Y79         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/Q
                         net (fo=30, routed)          0.863     4.252    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[15]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[25])
                                                      3.841     8.093 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.292     9.385    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X37Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.509 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.509    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.910 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          0.990    10.900    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X36Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.024 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4/O
                         net (fo=1, routed)           0.000    11.024    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.557    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.674 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.674    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.997 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.997    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[9]
    SLICE_X36Y80         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.468    12.647    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y80         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[9]/C
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X36Y80         FDCE (Setup_fdce_C_D)        0.109    12.865    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[9]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 5.911ns (65.272%)  route 3.145ns (34.728%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.639     2.933    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X37Y79         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/Q
                         net (fo=30, routed)          0.863     4.252    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[15]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[25])
                                                      3.841     8.093 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.292     9.385    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X37Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.509 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.509    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.910 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          0.990    10.900    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X36Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.024 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4/O
                         net (fo=1, routed)           0.000    11.024    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.557    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.674 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.674    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.989 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.989    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[11]
    SLICE_X36Y80         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.468    12.647    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y80         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[11]/C
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X36Y80         FDCE (Setup_fdce_C_D)        0.109    12.865    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[11]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 5.835ns (64.978%)  route 3.145ns (35.022%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.639     2.933    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X37Y79         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/Q
                         net (fo=30, routed)          0.863     4.252    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[15]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[25])
                                                      3.841     8.093 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.292     9.385    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X37Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.509 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.509    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.910 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          0.990    10.900    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X36Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.024 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4/O
                         net (fo=1, routed)           0.000    11.024    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.557    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.674 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.674    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.913 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.913    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[10]
    SLICE_X36Y80         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.468    12.647    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y80         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[10]/C
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X36Y80         FDCE (Setup_fdce_C_D)        0.109    12.865    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[10]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 5.815ns (64.900%)  route 3.145ns (35.100%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.639     2.933    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X37Y79         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/Q
                         net (fo=30, routed)          0.863     4.252    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[15]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[25])
                                                      3.841     8.093 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.292     9.385    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X37Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.509 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.509    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.910 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          0.990    10.900    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X36Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.024 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4/O
                         net (fo=1, routed)           0.000    11.024    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.557    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.674 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.674    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.893 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.893    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[8]
    SLICE_X36Y80         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.468    12.647    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y80         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[8]/C
                         clock pessimism              0.263    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X36Y80         FDCE (Setup_fdce_C_D)        0.109    12.865    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[8]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 5.802ns (64.849%)  route 3.145ns (35.151%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.639     2.933    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X37Y79         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/Q
                         net (fo=30, routed)          0.863     4.252    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[15]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[25])
                                                      3.841     8.093 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.292     9.385    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X37Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.509 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.509    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.910 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          0.990    10.900    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X36Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.024 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4/O
                         net (fo=1, routed)           0.000    11.024    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.557    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.880 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.880    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[5]
    SLICE_X36Y79         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.468    12.647    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y79         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[5]/C
                         clock pessimism              0.264    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X36Y79         FDCE (Setup_fdce_C_D)        0.109    12.866    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[5]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 5.794ns (64.818%)  route 3.145ns (35.182%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.639     2.933    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X37Y79         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[15]/Q
                         net (fo=30, routed)          0.863     4.252    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[15]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[21]_P[25])
                                                      3.841     8.093 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.292     9.385    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X37Y80         LUT2 (Prop_lut2_I0_O)        0.124     9.509 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.509    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.910 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          0.990    10.900    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X36Y78         LUT4 (Prop_lut4_I1_O)        0.124    11.024 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4/O
                         net (fo=1, routed)           0.000    11.024    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[3]_i_4_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.557    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[3]_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.872 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.872    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[7]
    SLICE_X36Y79         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.468    12.647    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y79         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[7]/C
                         clock pessimism              0.264    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X36Y79         FDCE (Setup_fdce_C_D)        0.109    12.866    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[7]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  0.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.349%)  route 0.313ns (65.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.558     0.894    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X34Y96         FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[11]/Q
                         net (fo=4, routed)           0.313     1.371    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[47][11]
    SLICE_X39Y101        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.911     1.277    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X39Y101        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y101        FDRE (Hold_fdre_C_D)         0.063     1.305    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.554     0.890    ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y86         FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.056     1.086    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X34Y86         SRLC32E                                      r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.820     1.186    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y86         SRLC32E                                      r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.283     0.903    
    SLICE_X34Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.020    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.355ns (67.632%)  route 0.170ns (32.368%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.557     0.893    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X37Y99         FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/Q
                         net (fo=2, routed)           0.169     1.203    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.248 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.248    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.363 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.364    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.418 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.418    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X37Y100        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.911     1.277    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X37Y100        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.366ns (68.296%)  route 0.170ns (31.704%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.557     0.893    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X37Y99         FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/Q
                         net (fo=2, routed)           0.169     1.203    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.248 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.248    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.363 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.364    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.429 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.429    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]_i_1_n_0
    SLICE_X37Y100        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.911     1.277    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X37Y100        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.545     0.881    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/S_AXI_ACLK
    SLICE_X50Y81         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.233     1.278    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg_n_0_[6]
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.045     1.323 r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.323    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg[7]_i_1_n_0
    SLICE_X48Y78         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.812     1.178    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/S_AXI_ACLK
    SLICE_X48Y78         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg[7]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X48Y78         FDRE (Hold_fdre_C_D)         0.091     1.234    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.347%)  route 0.356ns (71.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.577     0.913    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y98         FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=11, routed)          0.356     1.410    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][15]
    SLICE_X33Y101        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.912     1.278    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y101        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.075     1.318    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.231ns (50.745%)  route 0.224ns (49.255%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.545     0.881    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X53Y81         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[12]/Q
                         net (fo=1, routed)           0.058     1.080    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DataRx_L_reg[23][12]
    SLICE_X52Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.125 r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[12]_i_3/O
                         net (fo=1, routed)           0.166     1.291    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[12]_i_3_n_0
    SLICE_X48Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.336 r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[12]_i_1/O
                         net (fo=1, routed)           0.000     1.336    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_22
    SLICE_X48Y81         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.815     1.181    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X48Y81         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X48Y81         FDRE (Hold_fdre_C_D)         0.092     1.238    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.621%)  route 0.336ns (64.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.557     0.893    ip_design_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X45Y99         FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ip_design_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.179     1.213    ip_design_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg_n_0_[2]
    SLICE_X45Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.258 r  ip_design_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/core_dec[1]_i_1/O
                         net (fo=3, routed)           0.157     1.415    ip_design_i/rst_processing_system7_0_100M/U0/SEQ/p_3_out[1]
    SLICE_X44Y100        FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.911     1.277    ip_design_i/rst_processing_system7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X44Y100        FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.071     1.313    ip_design_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.556     0.892    ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y88         FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.116     1.148    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X32Y88         SRLC32E                                      r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.823     1.189    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y88         SRLC32E                                      r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.391ns (69.709%)  route 0.170ns (30.291%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.557     0.893    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X37Y99         FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/Q
                         net (fo=2, routed)           0.169     1.203    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.248 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.248    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.363 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.364    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.454 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.454    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_1_n_0
    SLICE_X37Y100        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.911     1.277    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X37Y100        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15    ip_design_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    ip_design_i/nco_0/U0/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y90    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y90    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y90    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y90    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y88    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y89    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y89    ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y86    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y86    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y86    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y87    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y87    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y86    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y86    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y88    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y101   ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 0.580ns (11.008%)  route 4.689ns (88.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.652     2.946    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          2.686     6.088    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X38Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.212 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=67, routed)          2.003     8.215    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/reset
    SLICE_X44Y85         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.473    12.652    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X44Y85         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[20]/C
                         clock pessimism              0.263    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X44Y85         FDCE (Recov_fdce_C_CLR)     -0.405    12.356    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[20]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 0.580ns (11.307%)  route 4.549ns (88.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.652     2.946    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          2.686     6.088    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X38Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.212 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=67, routed)          1.864     8.075    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/reset
    SLICE_X40Y86         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.474    12.653    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X40Y86         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[18]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X40Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.580ns (11.553%)  route 4.440ns (88.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.652     2.946    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          2.686     6.088    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X38Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.212 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=67, routed)          1.755     7.966    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/reset
    SLICE_X35Y79         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.469    12.648    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X35Y79         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[13]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X35Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.318    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.580ns (11.967%)  route 4.266ns (88.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.652     2.946    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          2.686     6.088    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X38Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.212 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=67, routed)          1.581     7.792    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/reset
    SLICE_X37Y77         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.465    12.644    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X37Y77         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[10]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.314    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.580ns (11.967%)  route 4.266ns (88.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.652     2.946    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          2.686     6.088    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X38Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.212 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=67, routed)          1.581     7.792    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/reset
    SLICE_X37Y77         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.465    12.644    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X37Y77         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[11]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.314    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.580ns (11.967%)  route 4.266ns (88.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.652     2.946    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          2.686     6.088    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X38Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.212 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=67, routed)          1.581     7.792    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/reset
    SLICE_X37Y77         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.465    12.644    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X37Y77         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[5]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.314    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.580ns (11.967%)  route 4.266ns (88.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.652     2.946    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          2.686     6.088    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X38Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.212 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=67, routed)          1.581     7.792    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/reset
    SLICE_X37Y77         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.465    12.644    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X37Y77         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[8]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.314    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.580ns (11.993%)  route 4.256ns (88.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.652     2.946    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          2.686     6.088    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X38Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.212 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=67, routed)          1.570     7.782    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/reset
    SLICE_X41Y84         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.473    12.652    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X41Y84         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[22]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X41Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.322    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.580ns (12.392%)  route 4.100ns (87.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.652     2.946    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          2.686     6.088    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X38Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.212 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=67, routed)          1.415     7.626    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/reset
    SLICE_X37Y86         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.474    12.653    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X37Y86         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[21]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X37Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.580ns (12.078%)  route 4.222ns (87.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.652     2.946    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y99         FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=17, routed)          2.686     6.088    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X38Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.212 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=67, routed)          1.536     7.748    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/reset
    SLICE_X46Y90         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        1.476    12.655    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X46Y90         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[29]/C
                         clock pessimism              0.263    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X46Y90         FDCE (Recov_fdce_C_CLR)     -0.319    12.445    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  4.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_axi_enable_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.348%)  route 0.296ns (58.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.555     0.891    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y92         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164     1.055 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.052     1.107    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.152 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.244     1.396    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y91         FDPE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_axi_enable_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.823     1.189    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y91         FDPE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_axi_enable_reg/C
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y91         FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_axi_enable_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/strobe_reg_cop_in_strobe_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.255%)  route 0.286ns (57.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.555     0.891    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y92         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164     1.055 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.052     1.107    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.152 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.234     1.385    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X40Y91         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/strobe_reg_cop_in_strobe_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.823     1.189    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y91         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/strobe_reg_cop_in_strobe_reg/C
                         clock pessimism             -0.282     0.907    
    SLICE_X40Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/strobe_reg_cop_in_strobe_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.343%)  route 0.418ns (66.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.555     0.891    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y92         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164     1.055 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.052     1.107    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.152 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.366     1.517    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/AR[0]
    SLICE_X36Y88         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.822     1.188    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/IPCORE_CLK
    SLICE_X36Y88         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[0]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X36Y88         FDCE (Remov_fdce_C_CLR)     -0.067     0.857    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.343%)  route 0.418ns (66.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.555     0.891    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y92         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164     1.055 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.052     1.107    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.152 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.366     1.517    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/AR[0]
    SLICE_X36Y88         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.822     1.188    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/IPCORE_CLK
    SLICE_X36Y88         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[4]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X36Y88         FDCE (Remov_fdce_C_CLR)     -0.067     0.857    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_cpstate_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.343%)  route 0.418ns (66.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.555     0.891    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y92         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164     1.055 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.052     1.107    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.152 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.366     1.517    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/AR[0]
    SLICE_X36Y88         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_cpstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.822     1.188    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/IPCORE_CLK
    SLICE_X36Y88         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_cpstate_reg[0]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X36Y88         FDCE (Remov_fdce_C_CLR)     -0.067     0.857    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_cpstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_cpstate_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.343%)  route 0.418ns (66.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.555     0.891    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y92         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164     1.055 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.052     1.107    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.152 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.366     1.517    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/AR[0]
    SLICE_X36Y88         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_cpstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.822     1.188    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/IPCORE_CLK
    SLICE_X36Y88         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_cpstate_reg[1]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X36Y88         FDCE (Remov_fdce_C_CLR)     -0.067     0.857    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_cpstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.702%)  route 0.430ns (67.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.555     0.891    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y92         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164     1.055 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.052     1.107    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.152 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.378     1.530    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/AR[0]
    SLICE_X36Y89         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.822     1.188    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/IPCORE_CLK
    SLICE_X36Y89         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[1]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X36Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.857    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.702%)  route 0.430ns (67.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.555     0.891    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y92         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164     1.055 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.052     1.107    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.152 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.378     1.530    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/AR[0]
    SLICE_X36Y89         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.822     1.188    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/IPCORE_CLK
    SLICE_X36Y89         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[2]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X36Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.857    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.702%)  route 0.430ns (67.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.555     0.891    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y92         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164     1.055 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.052     1.107    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.152 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.378     1.530    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/AR[0]
    SLICE_X36Y89         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.822     1.188    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/IPCORE_CLK
    SLICE_X36Y89         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[3]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X36Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.857    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.702%)  route 0.430ns (67.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.555     0.891    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y92         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164     1.055 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.052     1.107    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.152 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.378     1.530    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/AR[0]
    SLICE_X36Y89         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1660, routed)        0.822     1.188    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/IPCORE_CLK
    SLICE_X36Y89         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[5]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X36Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.857    ip_design_i/distortion_ip_0/U0/u_distortion_ip_cop_inst/cp_controller_clkcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.673    





