vendor_name = ModelSim
source_file = 1, /home/tck290/engr-ece/CME341/micro/micro.v
source_file = 1, /home/tck290/engr-ece/CME341/micro/program_sequencer.v
source_file = 1, /home/tck290/engr-ece/CME341/micro/instruction_decoder.v
source_file = 1, /home/tck290/engr-ece/CME341/micro/program_memory.qip
source_file = 1, /home/tck290/engr-ece/CME341/micro/program_memory.v
source_file = 1, /home/tck290/engr-ece/CME341/micro/computational_unit.v
source_file = 1, /home/tck290/engr-ece/CME341/micro/data_memory.qip
source_file = 1, /home/tck290/engr-ece/CME341/micro/data_memory.v
source_file = 1, /opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/intelFPGA/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/intelFPGA/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/intelFPGA/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/intelFPGA/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, /opt/intelFPGA/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/intelFPGA/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/intelFPGA/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/intelFPGA/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/intelFPGA/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/tck290/engr-ece/CME341/micro/db/altsyncram_lnb1.tdf
source_file = 1, /home/tck290/engr-ece/CME341/micro/program_memory_preamble.hex
source_file = 1, /home/tck290/engr-ece/CME341/micro/db/altsyncram_8ag1.tdf
design_name = micro
instance = comp, \o_reg[0]~output , o_reg[0]~output, micro, 1
instance = comp, \o_reg[1]~output , o_reg[1]~output, micro, 1
instance = comp, \o_reg[2]~output , o_reg[2]~output, micro, 1
instance = comp, \o_reg[3]~output , o_reg[3]~output, micro, 1
instance = comp, \clk~input , clk~input, micro, 1
instance = comp, \reset~input , reset~input, micro, 1
instance = comp, \i_pins[0]~input , i_pins[0]~input, micro, 1
instance = comp, \i_pins[1]~input , i_pins[1]~input, micro, 1
instance = comp, \i_pins[2]~input , i_pins[2]~input, micro, 1
instance = comp, \i_pins[3]~input , i_pins[3]~input, micro, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
