ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  34              		.loc 1 70 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 70 3 view .LVU2
  37              		.loc 1 70 3 view .LVU3
  38 0002 0E4B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F00102 		orr	r2, r2, #1
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 70 3 view .LVU4
  43 000c 9A69     		ldr	r2, [r3, #24]
  44 000e 02F00102 		and	r2, r2, #1
  45 0012 0092     		str	r2, [sp]
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 3


  46              		.loc 1 70 3 view .LVU5
  47 0014 009A     		ldr	r2, [sp]
  48              	.LBE2:
  49              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 71 3 view .LVU7
  51              	.LBB3:
  52              		.loc 1 71 3 view .LVU8
  53              		.loc 1 71 3 view .LVU9
  54 0016 DA69     		ldr	r2, [r3, #28]
  55 0018 42F08052 		orr	r2, r2, #268435456
  56 001c DA61     		str	r2, [r3, #28]
  57              		.loc 1 71 3 view .LVU10
  58 001e DB69     		ldr	r3, [r3, #28]
  59 0020 03F08053 		and	r3, r3, #268435456
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 71 3 view .LVU11
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  64              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  65              		.loc 1 77 3 view .LVU13
  66              	.LBB4:
  67              		.loc 1 77 3 view .LVU14
  68 0028 054A     		ldr	r2, .L3+4
  69 002a 5368     		ldr	r3, [r2, #4]
  70              	.LVL0:
  71              		.loc 1 77 3 view .LVU15
  72 002c 23F0E063 		bic	r3, r3, #117440512
  73              	.LVL1:
  74              		.loc 1 77 3 view .LVU16
  75 0030 43F00073 		orr	r3, r3, #33554432
  76              	.LVL2:
  77              		.loc 1 77 3 view .LVU17
  78 0034 5360     		str	r3, [r2, #4]
  79              	.LBE4:
  80              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  81              		.loc 1 82 1 is_stmt 0 view .LVU19
  82 0036 02B0     		add	sp, sp, #8
  83              		.cfi_def_cfa_offset 0
  84              		@ sp needed
  85 0038 7047     		bx	lr
  86              	.L4:
  87 003a 00BF     		.align	2
  88              	.L3:
  89 003c 00100240 		.word	1073876992
  90 0040 00000140 		.word	1073807360
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 4


  91              		.cfi_endproc
  92              	.LFE65:
  94              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  95              		.align	1
  96              		.global	HAL_ADC_MspInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 100              		.fpu softvfp
 102              	HAL_ADC_MspInit:
 103              	.LVL3:
 104              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c **** */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 105              		.loc 1 91 1 is_stmt 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 24
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		.loc 1 91 1 is_stmt 0 view .LVU21
 110 0000 00B5     		push	{lr}
 111              		.cfi_def_cfa_offset 4
 112              		.cfi_offset 14, -4
 113 0002 87B0     		sub	sp, sp, #28
 114              		.cfi_def_cfa_offset 32
  92:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 115              		.loc 1 92 3 is_stmt 1 view .LVU22
 116              		.loc 1 92 20 is_stmt 0 view .LVU23
 117 0004 0023     		movs	r3, #0
 118 0006 0293     		str	r3, [sp, #8]
 119 0008 0393     		str	r3, [sp, #12]
 120 000a 0493     		str	r3, [sp, #16]
 121 000c 0593     		str	r3, [sp, #20]
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 122              		.loc 1 93 3 is_stmt 1 view .LVU24
 123              		.loc 1 93 10 is_stmt 0 view .LVU25
 124 000e 0268     		ldr	r2, [r0]
 125              		.loc 1 93 5 view .LVU26
 126 0010 154B     		ldr	r3, .L9
 127 0012 9A42     		cmp	r2, r3
 128 0014 02D0     		beq	.L8
 129              	.LVL4:
 130              	.L5:
  94:Core/Src/stm32f1xx_hal_msp.c ****   {
  95:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 5


 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 103:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 104:Core/Src/stm32f1xx_hal_msp.c ****     */
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = HV_Pin;
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(HV_GPIO_Port, &GPIO_InitStruct);
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 109:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt Init */
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 111:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 113:Core/Src/stm32f1xx_hal_msp.c **** 
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 115:Core/Src/stm32f1xx_hal_msp.c ****   }
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c **** }
 131              		.loc 1 117 1 view .LVU27
 132 0016 07B0     		add	sp, sp, #28
 133              		.cfi_remember_state
 134              		.cfi_def_cfa_offset 4
 135              		@ sp needed
 136 0018 5DF804FB 		ldr	pc, [sp], #4
 137              	.LVL5:
 138              	.L8:
 139              		.cfi_restore_state
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 140              		.loc 1 99 5 is_stmt 1 view .LVU28
 141              	.LBB5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 142              		.loc 1 99 5 view .LVU29
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 143              		.loc 1 99 5 view .LVU30
 144 001c 03F56C43 		add	r3, r3, #60416
 145 0020 9A69     		ldr	r2, [r3, #24]
 146 0022 42F40072 		orr	r2, r2, #512
 147 0026 9A61     		str	r2, [r3, #24]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 99 5 view .LVU31
 149 0028 9A69     		ldr	r2, [r3, #24]
 150 002a 02F40072 		and	r2, r2, #512
 151 002e 0092     		str	r2, [sp]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 152              		.loc 1 99 5 view .LVU32
 153 0030 009A     		ldr	r2, [sp]
 154              	.LBE5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 155              		.loc 1 99 5 view .LVU33
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 156              		.loc 1 101 5 view .LVU34
 157              	.LBB6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 158              		.loc 1 101 5 view .LVU35
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 159              		.loc 1 101 5 view .LVU36
 160 0032 9A69     		ldr	r2, [r3, #24]
 161 0034 42F00402 		orr	r2, r2, #4
 162 0038 9A61     		str	r2, [r3, #24]
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 6


 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 163              		.loc 1 101 5 view .LVU37
 164 003a 9B69     		ldr	r3, [r3, #24]
 165 003c 03F00403 		and	r3, r3, #4
 166 0040 0193     		str	r3, [sp, #4]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 167              		.loc 1 101 5 view .LVU38
 168 0042 019B     		ldr	r3, [sp, #4]
 169              	.LBE6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 170              		.loc 1 101 5 view .LVU39
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 171              		.loc 1 105 5 view .LVU40
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 172              		.loc 1 105 25 is_stmt 0 view .LVU41
 173 0044 8023     		movs	r3, #128
 174 0046 0293     		str	r3, [sp, #8]
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(HV_GPIO_Port, &GPIO_InitStruct);
 175              		.loc 1 106 5 is_stmt 1 view .LVU42
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(HV_GPIO_Port, &GPIO_InitStruct);
 176              		.loc 1 106 26 is_stmt 0 view .LVU43
 177 0048 0323     		movs	r3, #3
 178 004a 0393     		str	r3, [sp, #12]
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 179              		.loc 1 107 5 is_stmt 1 view .LVU44
 180 004c 02A9     		add	r1, sp, #8
 181 004e 0748     		ldr	r0, .L9+4
 182              	.LVL6:
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 183              		.loc 1 107 5 is_stmt 0 view .LVU45
 184 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 185              	.LVL7:
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 186              		.loc 1 110 5 is_stmt 1 view .LVU46
 187 0054 0022     		movs	r2, #0
 188 0056 1146     		mov	r1, r2
 189 0058 1220     		movs	r0, #18
 190 005a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 191              	.LVL8:
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 192              		.loc 1 111 5 view .LVU47
 193 005e 1220     		movs	r0, #18
 194 0060 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 195              	.LVL9:
 196              		.loc 1 117 1 is_stmt 0 view .LVU48
 197 0064 D7E7     		b	.L5
 198              	.L10:
 199 0066 00BF     		.align	2
 200              	.L9:
 201 0068 00240140 		.word	1073816576
 202 006c 00080140 		.word	1073809408
 203              		.cfi_endproc
 204              	.LFE66:
 206              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 207              		.align	1
 208              		.global	HAL_ADC_MspDeInit
 209              		.syntax unified
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 7


 210              		.thumb
 211              		.thumb_func
 212              		.fpu softvfp
 214              	HAL_ADC_MspDeInit:
 215              	.LVL10:
 216              	.LFB67:
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 119:Core/Src/stm32f1xx_hal_msp.c **** /**
 120:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 121:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 123:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32f1xx_hal_msp.c **** */
 125:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 126:Core/Src/stm32f1xx_hal_msp.c **** {
 217              		.loc 1 126 1 is_stmt 1 view -0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 0
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221              		.loc 1 126 1 is_stmt 0 view .LVU50
 222 0000 08B5     		push	{r3, lr}
 223              		.cfi_def_cfa_offset 8
 224              		.cfi_offset 3, -8
 225              		.cfi_offset 14, -4
 127:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 226              		.loc 1 127 3 is_stmt 1 view .LVU51
 227              		.loc 1 127 10 is_stmt 0 view .LVU52
 228 0002 0268     		ldr	r2, [r0]
 229              		.loc 1 127 5 view .LVU53
 230 0004 084B     		ldr	r3, .L15
 231 0006 9A42     		cmp	r2, r3
 232 0008 00D0     		beq	.L14
 233              	.LVL11:
 234              	.L11:
 128:Core/Src/stm32f1xx_hal_msp.c ****   {
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 136:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 137:Core/Src/stm32f1xx_hal_msp.c ****     */
 138:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(HV_GPIO_Port, HV_Pin);
 139:Core/Src/stm32f1xx_hal_msp.c **** 
 140:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 141:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC1_2_IRQn);
 142:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 145:Core/Src/stm32f1xx_hal_msp.c ****   }
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 147:Core/Src/stm32f1xx_hal_msp.c **** }
 235              		.loc 1 147 1 view .LVU54
 236 000a 08BD     		pop	{r3, pc}
 237              	.LVL12:
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 8


 238              	.L14:
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 239              		.loc 1 133 5 is_stmt 1 view .LVU55
 240 000c 074A     		ldr	r2, .L15+4
 241 000e 9369     		ldr	r3, [r2, #24]
 242 0010 23F40073 		bic	r3, r3, #512
 243 0014 9361     		str	r3, [r2, #24]
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 244              		.loc 1 138 5 view .LVU56
 245 0016 8021     		movs	r1, #128
 246 0018 0548     		ldr	r0, .L15+8
 247              	.LVL13:
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 248              		.loc 1 138 5 is_stmt 0 view .LVU57
 249 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 250              	.LVL14:
 141:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 251              		.loc 1 141 5 is_stmt 1 view .LVU58
 252 001e 1220     		movs	r0, #18
 253 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 254              	.LVL15:
 255              		.loc 1 147 1 is_stmt 0 view .LVU59
 256 0024 F1E7     		b	.L11
 257              	.L16:
 258 0026 00BF     		.align	2
 259              	.L15:
 260 0028 00240140 		.word	1073816576
 261 002c 00100240 		.word	1073876992
 262 0030 00080140 		.word	1073809408
 263              		.cfi_endproc
 264              	.LFE67:
 266              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 267              		.align	1
 268              		.global	HAL_UART_MspInit
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 272              		.fpu softvfp
 274              	HAL_UART_MspInit:
 275              	.LVL16:
 276              	.LFB68:
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c **** /**
 150:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 151:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 152:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 153:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32f1xx_hal_msp.c **** */
 155:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 156:Core/Src/stm32f1xx_hal_msp.c **** {
 277              		.loc 1 156 1 is_stmt 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 32
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281              		.loc 1 156 1 is_stmt 0 view .LVU61
 282 0000 30B5     		push	{r4, r5, lr}
 283              		.cfi_def_cfa_offset 12
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 9


 284              		.cfi_offset 4, -12
 285              		.cfi_offset 5, -8
 286              		.cfi_offset 14, -4
 287 0002 89B0     		sub	sp, sp, #36
 288              		.cfi_def_cfa_offset 48
 157:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 289              		.loc 1 157 3 is_stmt 1 view .LVU62
 290              		.loc 1 157 20 is_stmt 0 view .LVU63
 291 0004 0023     		movs	r3, #0
 292 0006 0493     		str	r3, [sp, #16]
 293 0008 0593     		str	r3, [sp, #20]
 294 000a 0693     		str	r3, [sp, #24]
 295 000c 0793     		str	r3, [sp, #28]
 158:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 296              		.loc 1 158 3 is_stmt 1 view .LVU64
 297              		.loc 1 158 11 is_stmt 0 view .LVU65
 298 000e 0368     		ldr	r3, [r0]
 299              		.loc 1 158 5 view .LVU66
 300 0010 2F4A     		ldr	r2, .L23
 301 0012 9342     		cmp	r3, r2
 302 0014 04D0     		beq	.L21
 159:Core/Src/stm32f1xx_hal_msp.c ****   {
 160:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 162:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 163:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 164:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 166:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 167:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 168:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 169:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 170:Core/Src/stm32f1xx_hal_msp.c ****     */
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 173:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 174:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 178:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 179:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180:Core/Src/stm32f1xx_hal_msp.c **** 
 181:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt Init */
 182:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 183:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 184:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 187:Core/Src/stm32f1xx_hal_msp.c ****   }
 188:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 303              		.loc 1 188 8 is_stmt 1 view .LVU67
 304              		.loc 1 188 10 is_stmt 0 view .LVU68
 305 0016 2F4A     		ldr	r2, .L23+4
 306 0018 9342     		cmp	r3, r2
 307 001a 33D0     		beq	.L22
 308              	.LVL17:
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 10


 309              	.L17:
 189:Core/Src/stm32f1xx_hal_msp.c ****   {
 190:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 192:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 193:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 194:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 195:Core/Src/stm32f1xx_hal_msp.c **** 
 196:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 197:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 198:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 199:Core/Src/stm32f1xx_hal_msp.c ****     */
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = DS18_Pin;
 201:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 202:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 203:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(DS18_GPIO_Port, &GPIO_InitStruct);
 204:Core/Src/stm32f1xx_hal_msp.c **** 
 205:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt Init */
 206:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 207:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 208:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 209:Core/Src/stm32f1xx_hal_msp.c **** 
 210:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 211:Core/Src/stm32f1xx_hal_msp.c ****   }
 212:Core/Src/stm32f1xx_hal_msp.c **** 
 213:Core/Src/stm32f1xx_hal_msp.c **** }
 310              		.loc 1 213 1 view .LVU69
 311 001c 09B0     		add	sp, sp, #36
 312              		.cfi_remember_state
 313              		.cfi_def_cfa_offset 12
 314              		@ sp needed
 315 001e 30BD     		pop	{r4, r5, pc}
 316              	.LVL18:
 317              	.L21:
 318              		.cfi_restore_state
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 319              		.loc 1 164 5 is_stmt 1 view .LVU70
 320              	.LBB7:
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 321              		.loc 1 164 5 view .LVU71
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 322              		.loc 1 164 5 view .LVU72
 323 0020 2D4B     		ldr	r3, .L23+8
 324 0022 9A69     		ldr	r2, [r3, #24]
 325 0024 42F48042 		orr	r2, r2, #16384
 326 0028 9A61     		str	r2, [r3, #24]
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 327              		.loc 1 164 5 view .LVU73
 328 002a 9A69     		ldr	r2, [r3, #24]
 329 002c 02F48042 		and	r2, r2, #16384
 330 0030 0092     		str	r2, [sp]
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 331              		.loc 1 164 5 view .LVU74
 332 0032 009A     		ldr	r2, [sp]
 333              	.LBE7:
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 334              		.loc 1 164 5 view .LVU75
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 11


 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 335              		.loc 1 166 5 view .LVU76
 336              	.LBB8:
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 337              		.loc 1 166 5 view .LVU77
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 338              		.loc 1 166 5 view .LVU78
 339 0034 9A69     		ldr	r2, [r3, #24]
 340 0036 42F00402 		orr	r2, r2, #4
 341 003a 9A61     		str	r2, [r3, #24]
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 342              		.loc 1 166 5 view .LVU79
 343 003c 9B69     		ldr	r3, [r3, #24]
 344 003e 03F00403 		and	r3, r3, #4
 345 0042 0193     		str	r3, [sp, #4]
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 346              		.loc 1 166 5 view .LVU80
 347 0044 019B     		ldr	r3, [sp, #4]
 348              	.LBE8:
 166:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 349              		.loc 1 166 5 view .LVU81
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 350              		.loc 1 171 5 view .LVU82
 171:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 351              		.loc 1 171 25 is_stmt 0 view .LVU83
 352 0046 4FF40073 		mov	r3, #512
 353 004a 0493     		str	r3, [sp, #16]
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 354              		.loc 1 172 5 is_stmt 1 view .LVU84
 172:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 355              		.loc 1 172 26 is_stmt 0 view .LVU85
 356 004c 0223     		movs	r3, #2
 357 004e 0593     		str	r3, [sp, #20]
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 358              		.loc 1 173 5 is_stmt 1 view .LVU86
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 359              		.loc 1 173 27 is_stmt 0 view .LVU87
 360 0050 0323     		movs	r3, #3
 361 0052 0793     		str	r3, [sp, #28]
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 362              		.loc 1 174 5 is_stmt 1 view .LVU88
 363 0054 214D     		ldr	r5, .L23+12
 364 0056 04A9     		add	r1, sp, #16
 365 0058 2846     		mov	r0, r5
 366              	.LVL19:
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 367              		.loc 1 174 5 is_stmt 0 view .LVU89
 368 005a FFF7FEFF 		bl	HAL_GPIO_Init
 369              	.LVL20:
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 370              		.loc 1 176 5 is_stmt 1 view .LVU90
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 371              		.loc 1 176 25 is_stmt 0 view .LVU91
 372 005e 4FF48063 		mov	r3, #1024
 373 0062 0493     		str	r3, [sp, #16]
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 374              		.loc 1 177 5 is_stmt 1 view .LVU92
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 12


 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 375              		.loc 1 177 26 is_stmt 0 view .LVU93
 376 0064 0024     		movs	r4, #0
 377 0066 0594     		str	r4, [sp, #20]
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 378              		.loc 1 178 5 is_stmt 1 view .LVU94
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 379              		.loc 1 178 26 is_stmt 0 view .LVU95
 380 0068 0694     		str	r4, [sp, #24]
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 381              		.loc 1 179 5 is_stmt 1 view .LVU96
 382 006a 04A9     		add	r1, sp, #16
 383 006c 2846     		mov	r0, r5
 384 006e FFF7FEFF 		bl	HAL_GPIO_Init
 385              	.LVL21:
 182:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 386              		.loc 1 182 5 view .LVU97
 387 0072 2246     		mov	r2, r4
 388 0074 2146     		mov	r1, r4
 389 0076 2520     		movs	r0, #37
 390 0078 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 391              	.LVL22:
 183:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 392              		.loc 1 183 5 view .LVU98
 393 007c 2520     		movs	r0, #37
 394 007e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 395              	.LVL23:
 396 0082 CBE7     		b	.L17
 397              	.LVL24:
 398              	.L22:
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 399              		.loc 1 194 5 view .LVU99
 400              	.LBB9:
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 401              		.loc 1 194 5 view .LVU100
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 402              		.loc 1 194 5 view .LVU101
 403 0084 144B     		ldr	r3, .L23+8
 404 0086 DA69     		ldr	r2, [r3, #28]
 405 0088 42F40032 		orr	r2, r2, #131072
 406 008c DA61     		str	r2, [r3, #28]
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 407              		.loc 1 194 5 view .LVU102
 408 008e DA69     		ldr	r2, [r3, #28]
 409 0090 02F40032 		and	r2, r2, #131072
 410 0094 0292     		str	r2, [sp, #8]
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 411              		.loc 1 194 5 view .LVU103
 412 0096 029A     		ldr	r2, [sp, #8]
 413              	.LBE9:
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 414              		.loc 1 194 5 view .LVU104
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 415              		.loc 1 196 5 view .LVU105
 416              	.LBB10:
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 417              		.loc 1 196 5 view .LVU106
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 13


 196:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 418              		.loc 1 196 5 view .LVU107
 419 0098 9A69     		ldr	r2, [r3, #24]
 420 009a 42F00402 		orr	r2, r2, #4
 421 009e 9A61     		str	r2, [r3, #24]
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 422              		.loc 1 196 5 view .LVU108
 423 00a0 9B69     		ldr	r3, [r3, #24]
 424 00a2 03F00403 		and	r3, r3, #4
 425 00a6 0393     		str	r3, [sp, #12]
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 426              		.loc 1 196 5 view .LVU109
 427 00a8 039B     		ldr	r3, [sp, #12]
 428              	.LBE10:
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 429              		.loc 1 196 5 view .LVU110
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 430              		.loc 1 200 5 view .LVU111
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 431              		.loc 1 200 25 is_stmt 0 view .LVU112
 432 00aa 0423     		movs	r3, #4
 433 00ac 0493     		str	r3, [sp, #16]
 201:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 434              		.loc 1 201 5 is_stmt 1 view .LVU113
 201:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 435              		.loc 1 201 26 is_stmt 0 view .LVU114
 436 00ae 1223     		movs	r3, #18
 437 00b0 0593     		str	r3, [sp, #20]
 202:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(DS18_GPIO_Port, &GPIO_InitStruct);
 438              		.loc 1 202 5 is_stmt 1 view .LVU115
 202:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(DS18_GPIO_Port, &GPIO_InitStruct);
 439              		.loc 1 202 27 is_stmt 0 view .LVU116
 440 00b2 0323     		movs	r3, #3
 441 00b4 0793     		str	r3, [sp, #28]
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 442              		.loc 1 203 5 is_stmt 1 view .LVU117
 443 00b6 04A9     		add	r1, sp, #16
 444 00b8 0848     		ldr	r0, .L23+12
 445              	.LVL25:
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 446              		.loc 1 203 5 is_stmt 0 view .LVU118
 447 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 448              	.LVL26:
 206:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 449              		.loc 1 206 5 is_stmt 1 view .LVU119
 450 00be 0022     		movs	r2, #0
 451 00c0 1146     		mov	r1, r2
 452 00c2 2620     		movs	r0, #38
 453 00c4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 454              	.LVL27:
 207:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 455              		.loc 1 207 5 view .LVU120
 456 00c8 2620     		movs	r0, #38
 457 00ca FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 458              	.LVL28:
 459              		.loc 1 213 1 is_stmt 0 view .LVU121
 460 00ce A5E7     		b	.L17
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 14


 461              	.L24:
 462              		.align	2
 463              	.L23:
 464 00d0 00380140 		.word	1073821696
 465 00d4 00440040 		.word	1073759232
 466 00d8 00100240 		.word	1073876992
 467 00dc 00080140 		.word	1073809408
 468              		.cfi_endproc
 469              	.LFE68:
 471              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 472              		.align	1
 473              		.global	HAL_UART_MspDeInit
 474              		.syntax unified
 475              		.thumb
 476              		.thumb_func
 477              		.fpu softvfp
 479              	HAL_UART_MspDeInit:
 480              	.LVL29:
 481              	.LFB69:
 214:Core/Src/stm32f1xx_hal_msp.c **** 
 215:Core/Src/stm32f1xx_hal_msp.c **** /**
 216:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 217:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 218:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 219:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 220:Core/Src/stm32f1xx_hal_msp.c **** */
 221:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 222:Core/Src/stm32f1xx_hal_msp.c **** {
 482              		.loc 1 222 1 is_stmt 1 view -0
 483              		.cfi_startproc
 484              		@ args = 0, pretend = 0, frame = 0
 485              		@ frame_needed = 0, uses_anonymous_args = 0
 486              		.loc 1 222 1 is_stmt 0 view .LVU123
 487 0000 08B5     		push	{r3, lr}
 488              		.cfi_def_cfa_offset 8
 489              		.cfi_offset 3, -8
 490              		.cfi_offset 14, -4
 223:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 491              		.loc 1 223 3 is_stmt 1 view .LVU124
 492              		.loc 1 223 11 is_stmt 0 view .LVU125
 493 0002 0368     		ldr	r3, [r0]
 494              		.loc 1 223 5 view .LVU126
 495 0004 114A     		ldr	r2, .L31
 496 0006 9342     		cmp	r3, r2
 497 0008 03D0     		beq	.L29
 224:Core/Src/stm32f1xx_hal_msp.c ****   {
 225:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 226:Core/Src/stm32f1xx_hal_msp.c **** 
 227:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 228:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 229:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 230:Core/Src/stm32f1xx_hal_msp.c **** 
 231:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 232:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 233:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 234:Core/Src/stm32f1xx_hal_msp.c ****     */
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 15


 236:Core/Src/stm32f1xx_hal_msp.c **** 
 237:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 238:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 239:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 240:Core/Src/stm32f1xx_hal_msp.c **** 
 241:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 242:Core/Src/stm32f1xx_hal_msp.c ****   }
 243:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 498              		.loc 1 243 8 is_stmt 1 view .LVU127
 499              		.loc 1 243 10 is_stmt 0 view .LVU128
 500 000a 114A     		ldr	r2, .L31+4
 501 000c 9342     		cmp	r3, r2
 502 000e 0FD0     		beq	.L30
 503              	.LVL30:
 504              	.L25:
 244:Core/Src/stm32f1xx_hal_msp.c ****   {
 245:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 247:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 248:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 249:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 250:Core/Src/stm32f1xx_hal_msp.c **** 
 251:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 252:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 253:Core/Src/stm32f1xx_hal_msp.c ****     */
 254:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(DS18_GPIO_Port, DS18_Pin);
 255:Core/Src/stm32f1xx_hal_msp.c **** 
 256:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 257:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 258:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 259:Core/Src/stm32f1xx_hal_msp.c **** 
 260:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 261:Core/Src/stm32f1xx_hal_msp.c ****   }
 262:Core/Src/stm32f1xx_hal_msp.c **** 
 263:Core/Src/stm32f1xx_hal_msp.c **** }
 505              		.loc 1 263 1 view .LVU129
 506 0010 08BD     		pop	{r3, pc}
 507              	.LVL31:
 508              	.L29:
 229:Core/Src/stm32f1xx_hal_msp.c **** 
 509              		.loc 1 229 5 is_stmt 1 view .LVU130
 510 0012 02F55842 		add	r2, r2, #55296
 511 0016 9369     		ldr	r3, [r2, #24]
 512 0018 23F48043 		bic	r3, r3, #16384
 513 001c 9361     		str	r3, [r2, #24]
 235:Core/Src/stm32f1xx_hal_msp.c **** 
 514              		.loc 1 235 5 view .LVU131
 515 001e 4FF4C061 		mov	r1, #1536
 516 0022 0C48     		ldr	r0, .L31+8
 517              	.LVL32:
 235:Core/Src/stm32f1xx_hal_msp.c **** 
 518              		.loc 1 235 5 is_stmt 0 view .LVU132
 519 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 520              	.LVL33:
 238:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 521              		.loc 1 238 5 is_stmt 1 view .LVU133
 522 0028 2520     		movs	r0, #37
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 16


 523 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 524              	.LVL34:
 525 002e EFE7     		b	.L25
 526              	.LVL35:
 527              	.L30:
 249:Core/Src/stm32f1xx_hal_msp.c **** 
 528              		.loc 1 249 5 view .LVU134
 529 0030 02F5E632 		add	r2, r2, #117760
 530 0034 D369     		ldr	r3, [r2, #28]
 531 0036 23F40033 		bic	r3, r3, #131072
 532 003a D361     		str	r3, [r2, #28]
 254:Core/Src/stm32f1xx_hal_msp.c **** 
 533              		.loc 1 254 5 view .LVU135
 534 003c 0421     		movs	r1, #4
 535 003e 0548     		ldr	r0, .L31+8
 536              	.LVL36:
 254:Core/Src/stm32f1xx_hal_msp.c **** 
 537              		.loc 1 254 5 is_stmt 0 view .LVU136
 538 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 539              	.LVL37:
 257:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 540              		.loc 1 257 5 is_stmt 1 view .LVU137
 541 0044 2620     		movs	r0, #38
 542 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 543              	.LVL38:
 544              		.loc 1 263 1 is_stmt 0 view .LVU138
 545 004a E1E7     		b	.L25
 546              	.L32:
 547              		.align	2
 548              	.L31:
 549 004c 00380140 		.word	1073821696
 550 0050 00440040 		.word	1073759232
 551 0054 00080140 		.word	1073809408
 552              		.cfi_endproc
 553              	.LFE69:
 555              		.text
 556              	.Letext0:
 557              		.file 2 "c:\\users\\user\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpac
 558              		.file 3 "c:\\users\\user\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpac
 559              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 560              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 561              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 562              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 563              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 564              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 565              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 566              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\user\AppData\Local\Temp\ccGZD6rf.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
C:\Users\user\AppData\Local\Temp\ccGZD6rf.s:16     .text.HAL_MspInit:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\ccGZD6rf.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\user\AppData\Local\Temp\ccGZD6rf.s:89     .text.HAL_MspInit:000000000000003c $d
C:\Users\user\AppData\Local\Temp\ccGZD6rf.s:95     .text.HAL_ADC_MspInit:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\ccGZD6rf.s:102    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
C:\Users\user\AppData\Local\Temp\ccGZD6rf.s:201    .text.HAL_ADC_MspInit:0000000000000068 $d
C:\Users\user\AppData\Local\Temp\ccGZD6rf.s:207    .text.HAL_ADC_MspDeInit:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\ccGZD6rf.s:214    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
C:\Users\user\AppData\Local\Temp\ccGZD6rf.s:260    .text.HAL_ADC_MspDeInit:0000000000000028 $d
C:\Users\user\AppData\Local\Temp\ccGZD6rf.s:267    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\ccGZD6rf.s:274    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\user\AppData\Local\Temp\ccGZD6rf.s:464    .text.HAL_UART_MspInit:00000000000000d0 $d
C:\Users\user\AppData\Local\Temp\ccGZD6rf.s:472    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\user\AppData\Local\Temp\ccGZD6rf.s:479    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\user\AppData\Local\Temp\ccGZD6rf.s:549    .text.HAL_UART_MspDeInit:000000000000004c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
