static inline void riic_clear_set_bit(struct riic_dev *riic, u8 clear, u8 set, u8 reg)\r\n{\r\nwriteb((readb(riic->base + reg) & ~clear) | set, riic->base + reg);\r\n}\r\nstatic int riic_xfer(struct i2c_adapter *adap, struct i2c_msg msgs[], int num)\r\n{\r\nstruct riic_dev *riic = i2c_get_adapdata(adap);\r\nunsigned long time_left;\r\nint i, ret;\r\nu8 start_bit;\r\nret = clk_prepare_enable(riic->clk);\r\nif (ret)\r\nreturn ret;\r\nif (readb(riic->base + RIIC_ICCR2) & ICCR2_BBSY) {\r\nriic->err = -EBUSY;\r\ngoto out;\r\n}\r\nreinit_completion(&riic->msg_done);\r\nriic->err = 0;\r\nwriteb(0, riic->base + RIIC_ICSR2);\r\nfor (i = 0, start_bit = ICCR2_ST; i < num; i++) {\r\nriic->bytes_left = RIIC_INIT_MSG;\r\nriic->buf = msgs[i].buf;\r\nriic->msg = &msgs[i];\r\nriic->is_last = (i == num - 1);\r\nwriteb(ICIER_NAKIE | ICIER_TIE, riic->base + RIIC_ICIER);\r\nwriteb(start_bit, riic->base + RIIC_ICCR2);\r\ntime_left = wait_for_completion_timeout(&riic->msg_done, riic->adapter.timeout);\r\nif (time_left == 0)\r\nriic->err = -ETIMEDOUT;\r\nif (riic->err)\r\nbreak;\r\nstart_bit = ICCR2_RS;\r\n}\r\nout:\r\nclk_disable_unprepare(riic->clk);\r\nreturn riic->err ?: num;\r\n}\r\nstatic irqreturn_t riic_tdre_isr(int irq, void *data)\r\n{\r\nstruct riic_dev *riic = data;\r\nu8 val;\r\nif (!riic->bytes_left)\r\nreturn IRQ_NONE;\r\nif (riic->bytes_left == RIIC_INIT_MSG) {\r\nval = !!(riic->msg->flags & I2C_M_RD);\r\nif (val)\r\nriic_clear_set_bit(riic, ICIER_TIE, ICIER_RIE, RIIC_ICIER);\r\nelse\r\nriic->bytes_left = riic->msg->len;\r\nval |= (riic->msg->addr << 1);\r\n} else {\r\nval = *riic->buf;\r\nriic->buf++;\r\nriic->bytes_left--;\r\n}\r\nif (riic->bytes_left == 0)\r\nriic_clear_set_bit(riic, ICIER_TIE, ICIER_TEIE, RIIC_ICIER);\r\nwriteb(val, riic->base + RIIC_ICDRT);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic irqreturn_t riic_tend_isr(int irq, void *data)\r\n{\r\nstruct riic_dev *riic = data;\r\nif (readb(riic->base + RIIC_ICSR2) & ICSR2_NACKF) {\r\nreadb(riic->base + RIIC_ICDRR);\r\nriic->err = -ENXIO;\r\n} else if (riic->bytes_left) {\r\nreturn IRQ_NONE;\r\n}\r\nif (riic->is_last || riic->err) {\r\nriic_clear_set_bit(riic, ICIER_TEIE, ICIER_SPIE, RIIC_ICIER);\r\nwriteb(ICCR2_SP, riic->base + RIIC_ICCR2);\r\n} else {\r\nriic_clear_set_bit(riic, ICIER_TEIE, 0, RIIC_ICIER);\r\ncomplete(&riic->msg_done);\r\n}\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic irqreturn_t riic_rdrf_isr(int irq, void *data)\r\n{\r\nstruct riic_dev *riic = data;\r\nif (!riic->bytes_left)\r\nreturn IRQ_NONE;\r\nif (riic->bytes_left == RIIC_INIT_MSG) {\r\nriic->bytes_left = riic->msg->len;\r\nreadb(riic->base + RIIC_ICDRR);\r\nreturn IRQ_HANDLED;\r\n}\r\nif (riic->bytes_left == 1) {\r\nif (riic->is_last) {\r\nriic_clear_set_bit(riic, 0, ICIER_SPIE, RIIC_ICIER);\r\nwriteb(ICCR2_SP, riic->base + RIIC_ICCR2);\r\n}\r\nriic_clear_set_bit(riic, 0, ICMR3_ACKBT, RIIC_ICMR3);\r\n} else {\r\nriic_clear_set_bit(riic, ICMR3_ACKBT, 0, RIIC_ICMR3);\r\n}\r\n*riic->buf = readb(riic->base + RIIC_ICDRR);\r\nriic->buf++;\r\nriic->bytes_left--;\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic irqreturn_t riic_stop_isr(int irq, void *data)\r\n{\r\nstruct riic_dev *riic = data;\r\nwriteb(0, riic->base + RIIC_ICSR2);\r\nreadb(riic->base + RIIC_ICSR2);\r\nwriteb(0, riic->base + RIIC_ICIER);\r\nreadb(riic->base + RIIC_ICIER);\r\ncomplete(&riic->msg_done);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic u32 riic_func(struct i2c_adapter *adap)\r\n{\r\nreturn I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL;\r\n}\r\nstatic int riic_init_hw(struct riic_dev *riic, u32 spd)\r\n{\r\nint ret;\r\nunsigned long rate;\r\nret = clk_prepare_enable(riic->clk);\r\nif (ret)\r\nreturn ret;\r\nrate = clk_get_rate(riic->clk);\r\nif (rate != 33325000) {\r\ndev_err(&riic->adapter.dev,\r\n"invalid parent clk (%lu). Must be 33325000Hz\n", rate);\r\nclk_disable_unprepare(riic->clk);\r\nreturn -EINVAL;\r\n}\r\nwriteb(ICCR1_IICRST | ICCR1_SOWP, riic->base + RIIC_ICCR1);\r\nriic_clear_set_bit(riic, 0, ICCR1_ICE, RIIC_ICCR1);\r\nswitch (spd) {\r\ncase 100000:\r\nwriteb(ICMR1_CKS(3), riic->base + RIIC_ICMR1);\r\nwriteb(ICBRH_SP100K, riic->base + RIIC_ICBRH);\r\nwriteb(ICBRL_SP100K, riic->base + RIIC_ICBRL);\r\nbreak;\r\ncase 400000:\r\nwriteb(ICMR1_CKS(1), riic->base + RIIC_ICMR1);\r\nwriteb(ICBRH_SP400K, riic->base + RIIC_ICBRH);\r\nwriteb(ICBRL_SP400K, riic->base + RIIC_ICBRL);\r\nbreak;\r\ndefault:\r\ndev_err(&riic->adapter.dev,\r\n"unsupported bus speed (%dHz). Use 100000 or 400000\n", spd);\r\nclk_disable_unprepare(riic->clk);\r\nreturn -EINVAL;\r\n}\r\nwriteb(0, riic->base + RIIC_ICSER);\r\nwriteb(ICMR3_ACKWP | ICMR3_RDRFS, riic->base + RIIC_ICMR3);\r\nriic_clear_set_bit(riic, ICCR1_IICRST, 0, RIIC_ICCR1);\r\nclk_disable_unprepare(riic->clk);\r\nreturn 0;\r\n}\r\nstatic int riic_i2c_probe(struct platform_device *pdev)\r\n{\r\nstruct device_node *np = pdev->dev.of_node;\r\nstruct riic_dev *riic;\r\nstruct i2c_adapter *adap;\r\nstruct resource *res;\r\nu32 bus_rate = 0;\r\nint i, ret;\r\nriic = devm_kzalloc(&pdev->dev, sizeof(*riic), GFP_KERNEL);\r\nif (!riic)\r\nreturn -ENOMEM;\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nriic->base = devm_ioremap_resource(&pdev->dev, res);\r\nif (IS_ERR(riic->base))\r\nreturn PTR_ERR(riic->base);\r\nriic->clk = devm_clk_get(&pdev->dev, NULL);\r\nif (IS_ERR(riic->clk)) {\r\ndev_err(&pdev->dev, "missing controller clock");\r\nreturn PTR_ERR(riic->clk);\r\n}\r\nfor (i = 0; i < ARRAY_SIZE(riic_irqs); i++) {\r\nres = platform_get_resource(pdev, IORESOURCE_IRQ, riic_irqs[i].res_num);\r\nif (!res)\r\nreturn -ENODEV;\r\nret = devm_request_irq(&pdev->dev, res->start, riic_irqs[i].isr,\r\n0, riic_irqs[i].name, riic);\r\nif (ret) {\r\ndev_err(&pdev->dev, "failed to request irq %s\n", riic_irqs[i].name);\r\nreturn ret;\r\n}\r\n}\r\nadap = &riic->adapter;\r\ni2c_set_adapdata(adap, riic);\r\nstrlcpy(adap->name, "Renesas RIIC adapter", sizeof(adap->name));\r\nadap->owner = THIS_MODULE;\r\nadap->algo = &riic_algo;\r\nadap->dev.parent = &pdev->dev;\r\nadap->dev.of_node = pdev->dev.of_node;\r\ninit_completion(&riic->msg_done);\r\nof_property_read_u32(np, "clock-frequency", &bus_rate);\r\nret = riic_init_hw(riic, bus_rate);\r\nif (ret)\r\nreturn ret;\r\nret = i2c_add_adapter(adap);\r\nif (ret)\r\nreturn ret;\r\nplatform_set_drvdata(pdev, riic);\r\ndev_info(&pdev->dev, "registered with %dHz bus speed\n", bus_rate);\r\nreturn 0;\r\n}\r\nstatic int riic_i2c_remove(struct platform_device *pdev)\r\n{\r\nstruct riic_dev *riic = platform_get_drvdata(pdev);\r\nwriteb(0, riic->base + RIIC_ICIER);\r\ni2c_del_adapter(&riic->adapter);\r\nreturn 0;\r\n}
