
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	
Date:		Thu Jan 22 16:45:53 2026
Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[16:45:53.438721] Configured Lic search path (21.01-s002): 5280@192.100.9.133

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
<CMD> getVersion
Sourcing startup file /home/shadab/.cadence/innovus/gui.color.tcl
<CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
<CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
<CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
<CMD> setLayerPreference bumpFeed -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stippleData 16 16 {0x11 0x11 0x22 0x22 0x44 0x44 0xf8 0xbe 0x19 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x79 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x19 0x19 0x22 0x22 0x44 0x44 0x88 0x88}
<CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
<CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
<CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
<CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
<CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
<CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
<CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
<CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
<CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
<CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
<CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
<CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
<CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
<CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
<CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
<CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
<CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
<CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
<CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
<CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
<CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
<CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
<CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
<CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference aggress -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 1 -color #d26c6c -stipple solid
<CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 1 -color green
<CMD> setLayerPreference eol -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference congChan -isVisible 0 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
<CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
<CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference gcell -isVisible 0 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
<CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference lineEndHighGrid -isVisible 0 -isSelectable 1 -color orange -stipple none
<CMD> setLayerPreference lineEndLowGrid -isVisible 0 -isSelectable 1 -color cyan -stipple none
<CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 1 -color purple -stipple brick
<CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 1 -color #58d0ca -stipple none
<CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 1 -color green -stipple solid
<CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 1 -color blue -stipple solid
<CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 1
<CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference pinText -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference portNum -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 1
<CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
<CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 1 -color yellow -stipple solid
<CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 1 -color green -stipple solid
<CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 1 -color yellow -stipple solid
<CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 1
<CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference shield -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {#ffffff #fff3f3 #ffe7e7 #ffdbdb #ffcfcf #ffc3c3 #ffb8b8 #ffacac #ffa0a0 #ff9494 #ff8888 #ff7d7d #ff7171 #ff6565 #ff5959 #ff4d4d #ff4242 #ff3636 #ff2a2a #ff1e1e #ff1212 #ff0606 #ff0500 #ff1100 #ff1e00 #ff2a00 #ff3700 #ff4300 #ff5000 #ff5c00 #ff6900 #ff7600 #ff8200 #ff8f00 #ff9b00 #ffa800 #ffb400 #ffc100 #ffcd00 #ffda00 #ffe700 #fff300 #fdfe00 #f2f800 #e6f200 #daec00 #cee600 #c2e000 #b7db00 #abd500 #9fcf00 #93c900 #87c300 #7cbd00 #70b700 #64b100 #58ab00 #4ca500 #409f00 #359a00 #299400 #1d8e00 #118800 #058200 #008205 #008811 #008e1d #009429 #009a35 #009f40 #00a54c #00ab58 #00b164 #00b770 #00bd7c #00c387 #00c993 #00cf9f #00d5ab #00dbb7 #00e0c2 #00e6ce #00ecda #00f2e6 #00f8f2 #00fefd #00f3ff #00e7ff #00daff #00cdff #00c1ff #00b4ff #00a8ff #009bff #008fff #0082ff #0076ff #0069ff #005cff #0050ff #0043ff #0037ff #002aff #001eff #0011ff #0005ff #0000fa #0000f3 #0000ec #0000e5 #0000de #0000d7 #0000d0 #0000c9 #0000c2 #0000bb #0000b3 #0000ac #0000a5 #00009e #000097 #000090 #000089 #000082 #00007b #000074 #00006d} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
<CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference trim -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
<CMD> setLayerPreference dpt -isVisible 1 -isSelectable 1 -color {gray red green yellow} -stipple none
<CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
<CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
<CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
<CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
<CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference text -isVisible 1 -isSelectable 1 -color {white black} -stipple none
<CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
<CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
<CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
<CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
<CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
<CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
<CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
<CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
<CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
<CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
<CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M0LineEnd -isVisible 1 -isSelectable 1 -color sandybrown -stipple none
<CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
<CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
<CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
<CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
<CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
<CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M1LineEnd -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
<CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
<CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
<CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
<CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
<CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
<CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
<CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
<CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
<CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M2LineEnd -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
<CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
<CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
<CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
<CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M3LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
<CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
<CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
<CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
<CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
<CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M4LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
<CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
<CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
<CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
<CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M5LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
<CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
<CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
<CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
<CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M6LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
<CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
<CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
<CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
<CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
<CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M7LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
<CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
<CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
<CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
<CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
<CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M8LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
<CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
<CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
<CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
<CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
<CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
<CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
<CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
<CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
<CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M9LineEnd -isVisible 1 -isSelectable 1 -color saddlebrown -stipple none
<CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
<CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
<CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
<CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
<CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
<CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
<CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
<CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
<CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M10LineEnd -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
<CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
<CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
<CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
<CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
<CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
<CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
<CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
<CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M11LineEnd -isVisible 1 -isSelectable 1 -color green -stipple none
<CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
<CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
<CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
<CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
<CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
<CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
<CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M12LineEnd -isVisible 1 -isSelectable 1 -color magenta -stipple none
<CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
<CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
<CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
<CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
<CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
<CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
<CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
<CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
<CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M13LineEnd -isVisible 1 -isSelectable 1 -color pink -stipple none
<CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
<CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
<CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
<CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
<CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
<CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
<CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
<CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
<CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M14LineEnd -isVisible 1 -isSelectable 1 -color cyan -stipple none
<CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
<CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
<CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
<CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
<CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
<CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
<CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
<CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
<CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M15LineEnd -isVisible 1 -isSelectable 1 -color purple -stipple none
<CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
<CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
<CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
<CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
<CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
<CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
<CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
<CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
<CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M16LineEnd -isVisible 1 -isSelectable 1 -color olive -stipple none
<CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
<CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
<CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
<CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
<CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
<CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
<CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
<CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
<CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M17LineEnd -isVisible 1 -isSelectable 1 -color chocolate -stipple none
<CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
<CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
<CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
<CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
<CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
<CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
<CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
<CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
<CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M18LineEnd -isVisible 1 -isSelectable 1 -color deepskyblue -stipple none
<CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
<CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
<CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
<CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
<CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
<CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
<CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
<CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
<CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M19LineEnd -isVisible 1 -isSelectable 1 -color maroon -stipple none
<CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
<CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
<CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
<CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
<CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
<CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
<CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
<CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
<CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M20LineEnd -isVisible 1 -isSelectable 1 -color salmon -stipple none
<CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
<CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
<CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
<CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
<CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
<CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
<CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
<CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
<CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M21LineEnd -isVisible 1 -isSelectable 1 -color violet -stipple none
<CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
<CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
<CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
<CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
<CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
<CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
<CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
<CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
<CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M22LineEnd -isVisible 1 -isSelectable 1 -color royalblue -stipple none
<CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
<CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
<CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
<CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
<CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
<CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
<CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
<CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
<CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M23LineEnd -isVisible 1 -isSelectable 1 -color darkgreen -stipple none
<CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
<CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
<CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
<CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
<CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
<CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
<CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
<CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
<CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M24LineEnd -isVisible 1 -isSelectable 1 -color tomato -stipple none
<CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
<CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
<CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
<CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
<CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
<CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
<CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
<CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
<CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M25LineEnd -isVisible 1 -isSelectable 1 -color chartreuse -stipple none
<CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
<CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
<CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
<CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
<CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
<CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
<CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
<CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
<CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M26LineEnd -isVisible 1 -isSelectable 1 -color wheat -stipple none
<CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
<CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
<CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
<CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
<CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
<CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
<CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
<CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
<CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M27LineEnd -isVisible 1 -isSelectable 1 -color darkred -stipple none
<CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
<CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
<CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
<CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
<CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
<CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
<CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M28LineEnd -isVisible 1 -isSelectable 1 -color plum -stipple none
<CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
<CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
<CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
<CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
<CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
<CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
<CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
<CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
<CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M29LineEnd -isVisible 1 -isSelectable 1 -color teal -stipple none
<CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
<CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
<CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
<CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
<CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
<CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
<CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
<CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
<CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M30LineEnd -isVisible 1 -isSelectable 1 -color lime -stipple none
<CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
<CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
<CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
<CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
<CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
<CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
<CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
<CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
<CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M31LineEnd -isVisible 1 -isSelectable 1 -color navy -stipple none
<CMD> setLayerPreference MB6Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple backslash
<CMD> setLayerPreference MB6Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB6Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference MB6Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference MB6Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference MB6ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference MB6RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
<CMD> setLayerPreference MB6ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
<CMD> setLayerPreference MB6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB6Text -isVisible 1 -isSelectable 0 -color #00d0d0
<CMD> setLayerPreference MB6Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB6EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB6ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB6LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
<CMD> setLayerPreference MB5Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple slash
<CMD> setLayerPreference MB5Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB5Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference MB5Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference MB5Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference MB5ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference MB5RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
<CMD> setLayerPreference MB5ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_2
<CMD> setLayerPreference MB5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB5Text -isVisible 1 -isSelectable 0 -color #d000d0
<CMD> setLayerPreference MB5Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB5EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB5ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB5LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
<CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
<CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference MB4Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
<CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
<CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
<CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB4LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
<CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
<CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference MB3Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
<CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
<CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
<CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB3LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
<CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
<CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference MB2Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
<CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
<CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB2LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
<CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference MB1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
<CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
<CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
<CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB1LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
<CMD> setLayerPreference S65 -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
<CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 22.20 fill procedures
<CMD> win
<CMD> save_global counter.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file ../../libs/lefs/all.lef
<CMD> set init_verilog syn_opt_counter.v.gz
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_pwr_net VDD

Usage: create_opcond [-help] -name <opcondName> [-process <processValue>] [-temperature <temperatureValue>] [-voltage <voltageValue>]

**ERROR: (IMPTCM-48):	"-library_file" is not a legal option for command "create_opcond". Either the current option or an option prior to it is not specified correctly.
<CMD> init_design
#% Begin Load MMMC data ... (date=01/22 16:47:54, mem=759.5M)

Usage: create_opcond [-help] -name <opcondName> [-process <processValue>] [-temperature <temperatureValue>] [-voltage <voltageValue>]

**ERROR: (IMPTCM-48):	"-library_file" is not a legal option for command "create_opcond". Either the current option or an option prior to it is not specified correctly.

Usage: create_opcond [-help] -name <opcondName> [-process <processValue>] [-temperature <temperatureValue>] [-voltage <voltageValue>]

**ERROR: (IMPTCM-48):	"-library_file" is not a legal option for command "create_opcond". Either the current option or an option prior to it is not specified correctly.

**ERROR: (IMPSYT-16095):	**ERROR: (IMPSYT-16086):	Specify name of RC Corner.

Usage: create_opcond [-help] -name <opcondName> [-process <processValue>] [-temperature <temperatureValue>] [-voltage <voltageValue>]

**ERROR: (IMPTCM-48):	"-library_file" is not a legal option for command "create_opcond". Either the current option or an option prior to it is not specified correctly.

**ERROR: (IMPSYT-16095):	**ERROR: (IMPSYT-16087):	Specify the name of Delay Corner.
<CMD> save_global counter.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file ../../libs/lefs/all.lef
<CMD> set init_verilog syn_opt_counter.v.gz
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> init_design
% Begin Load MMMC data ... (date=01/22 17:00:28, mem=624.3M)
% End Load MMMC data ... (date=01/22 17:00:29, total cpu=0:00:00.0, real=0:00:01.0, peak res=625.4M, current mem=625.4M)
rc_corner

Loading LEF file ../../libs/lefs/all.lef ...
Set DBUPerIGU to M2 pitch 1320.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default.view
Reading fast_lib timing library '/home/shadab/shadab/libs/libs/fast.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/libs/libs/fast.lib)
Read 470 cells in library 'tsmc18' 
Reading slow_lib timing library '/home/shadab/shadab/libs/libs/slow.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/libs/libs/slow.lib)
Read 462 cells in library 'tsmc18' 
Starting consistency checks on late and early library sets of delay corner 'dalay_corner_fast'
late library set: fast_lib
early library set: slow_lib
Completed consistency checks. Status: Successful
*** End library_loading (cpu=0.02min, real=0.03min, mem=14.9M, fe_cpu=2.25min, fe_real=14.65min, fe_mem=1142.6M) ***
% Begin Load netlist data ... (date=01/22 17:00:32, mem=645.2M)
*** Begin netlist parsing (mem=1142.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 470 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'syn_opt_counter.v.gz'

*** Memory Usage v#1 (Current mem = 1142.586M, initial mem = 476.027M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:01.0, mem=1142.6M) ***
% End Load netlist data ... (date=01/22 17:00:33, total cpu=0:00:00.0, real=0:00:01.0, peak res=654.4M, current mem=654.4M)
Top level cell is counter.
Starting consistency checks on late and early library sets of delay corner 'dalay_corner_fast'
late library set: fast_lib
early library set: slow_lib
Completed consistency checks. Status: Successful
Starting consistency checks on late and early library sets of delay corner 'dalay_corner_fast'
late library set: fast_lib
early library set: slow_lib
Completed consistency checks. Status: Successful
Hooked 932 DB cells to tlib cells.
** Removed 8 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell counter ...
*** Netlist is unique.
** info: there are 952 modules.
** info: there are 23 stdCell insts.

*** Memory Usage v#1 (Current mem = 1197.012M, initial mem = 476.027M) ***
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2.54 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.045 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: fast_view
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: slow_view
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: typ_view
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Starting consistency checks on late and early library sets of delay corner 'delay_corner_slow'
late library set: slow_lib
early library set: fast_lib
Completed consistency checks. Status: Successful
Reading typ_lib timing library '/home/shadab/shadab/libs/libs/typical.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/libs/libs/typical.lib)
Read 462 cells in library 'typical' 
Ignored 8 cells in library 'typical' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
**WARN: (TECHLIB-609):	Operating condition 'op_cond_tpy' not found in library set 'typ_lib'. Ignoring operating condition 'op_cond_tpy'.
**WARN: (TECHLIB-609):	Operating condition 'op_cond_tpy' not found in library set 'typ_lib'. Ignoring operating condition 'op_cond_tpy'.
Reading timing constraints file 'syn_opt_counter.functional_wcl_slow.sdc' ...
Current (total cpu=0:02:16, real=0:14:45, peak res=955.1M, current mem=955.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File syn_opt_counter.functional_wcl_slow.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File syn_opt_counter.functional_wcl_slow.sdc, Line 10).

counter
INFO (CTE): Reading of timing constraints file syn_opt_counter.functional_wcl_slow.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=974.6M, current mem=974.6M)
Current (total cpu=0:02:16, real=0:14:45, peak res=974.6M, current mem=974.6M)
Reading timing constraints file 'syn_opt_counter.functional_wcl_fast.sdc' ...
Current (total cpu=0:02:16, real=0:14:45, peak res=974.6M, current mem=974.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File syn_opt_counter.functional_wcl_fast.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File syn_opt_counter.functional_wcl_fast.sdc, Line 10).

counter
INFO (CTE): Reading of timing constraints file syn_opt_counter.functional_wcl_fast.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=974.9M, current mem=974.9M)
Current (total cpu=0:02:16, real=0:14:45, peak res=974.9M, current mem=974.9M)
Reading timing constraints file 'syn_opt_counter.functional_wcl_typical.sdc' ...
Current (total cpu=0:02:16, real=0:14:45, peak res=974.9M, current mem=974.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File syn_opt_counter.functional_wcl_typical.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File syn_opt_counter.functional_wcl_typical.sdc, Line 10).

counter
INFO (CTE): Reading of timing constraints file syn_opt_counter.functional_wcl_typical.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=975.2M, current mem=975.2M)
Current (total cpu=0:02:16, real=0:14:45, peak res=975.2M, current mem=975.2M)
Total number of combinational cells: 266
Total number of sequential cells: 178
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 18
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> check_design -type all
Begin: Design checking
        Checking 'power_intent' category...
        No issues found during checks.
		(Real time: 0:00:00.0, Memory: 1607.8M)

        Checking 'timing' category...
        No issues found during checks.
		(Real time: 0:00:01.0, Memory: 1722.7M)

        Checking 'hierarchical' category...
        No issues found during checks.
		(Real time: 0:00:00.0, Memory: 1722.7M)

        Checking 'pin_assign' category...
        No issues found during checks.
		(Real time: 0:00:00.0, Memory: 1722.7M)

        Checking 'budget' category...
        No issues found during checks.
		(Real time: 0:00:00.0, Memory: 1722.7M)

        Checking 'assign_statements' category...
        No issues found during checks.
		(Real time: 0:00:00.0, Memory: 1722.7M)

        Checking 'place' category...
        Messages issued during checks:
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| ID                | Severity  | Count       | Description                                                                                                                                           |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| IMPPP-4422        | error     | 6           | Followpin wire is missing at row {%f %f}. This may cause PG connectivity issues for cells that are placed at this location.                           |
| CHKPLC-51         | warning   | 1           | %d unplaced pins detected, please place them properly or add "setPlaceMode -place_global_place_io_pins true" to place them automatically in the flow. |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
		(Real time: 0:00:03.0, Memory: 1694.7M)

        Checking 'opt' category...
        Messages issued during checks:
-------------------------------------------------------------------------------------------------------
| ID                | Severity  | Count       | Description                                           |
-------------------------------------------------------------------------------------------------------
| IMPOPT-2901       | warning   | 1           | Design is not placed. Place the design before running |
| IMPOPT-7276       | warning   | 1           | %d instance(s) out of %d are unplaced.                |
-------------------------------------------------------------------------------------------------------
		(Real time: 0:00:06.0, Memory: 1887.9M)

        Checking 'cts' category...
        No issues found during checks.
		(Real time: 0:00:01.0, Memory: 1887.9M)

        Checking 'route' category...
        Messages issued during checks:
-------------------------------------------------------------------------------------------------------------------------------------------------------
| ID                | Severity  | Count       | Description                                                                                           |
-------------------------------------------------------------------------------------------------------------------------------------------------------
| NRIG-1313         | warning   | 10          | Top level pin %s is unplaced and is a part of routing net %s. Place the top level pin before routing. |
| NRIG-69           | warning   | 23          | %s %s is unplaced. All instances must be placed before routing. Place the instance before continuing. |
-------------------------------------------------------------------------------------------------------------------------------------------------------
		(Real time: 0:00:01.0, Memory: 1941.9M)

        Checking 'signoff' category...
        Messages issued during checks:
-------------------------------------------------------------------------------------------------------------------------------------------------------
| ID                | Severity  | Count       | Description                                                                                           |
-------------------------------------------------------------------------------------------------------------------------------------------------------
| IMPESO-441        | error     | 1           | The placement density is reported a 0%% which means that LEF is loaded but not the DEF.               |
| IMPESO-444        | error     | 1           | There has to be at least one host and some threads per hosts to run distributed MMMC timing analysis. |
-------------------------------------------------------------------------------------------------------------------------------------------------------
		(Real time: 0:00:01.0, Memory: 1941.9M)

**INFO: Identified 8 error(s) and 36 warning(s) during 'check_design -type {all}'.
End: Design checking
<CMD> check_design -type place
Begin: Design checking
        Messages issued during checks:
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| ID                | Severity  | Count       | Description                                                                                                                                           |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| IMPPP-4422        | error     | 6           | Followpin wire is missing at row {%f %f}. This may cause PG connectivity issues for cells that are placed at this location.                           |
| CHKPLC-51         | warning   | 1           | %d unplaced pins detected, please place them properly or add "setPlaceMode -place_global_place_io_pins true" to place them automatically in the flow. |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
		(Real time: 0:00:02.0, Memory: 1944.9M)

**INFO: Identified 6 error(s) and 1 warning(s) during 'check_design -type {place}'.
End: Design checking
<CMD> checkDesign

Usage: checkDesign [-help] {[-all [-danglingNet [highlight]]] | [[-io ] [-netlist [-danglingNet [highlight]]] [-physicalLibrary ] [-timingLibrary ] [-powerGround ] [-tieHiLo ] [-floorplan ] [-place ] [-spef ] [-assigns ]]} [[[-noText ] [-outdir <string>] [-browser ]] | [-noHtml [-outfile <string>]]]

**ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "checkDesign".

<CMD> checkDesign -all
Creating directory checkDesign.
**WARN: (IMPREPO-205):	There are 12 Cells with missing PG PIN.
Begin checking placement ... (start mem=1944.9M, init mem=1944.9M)
*info: Recommended don't use cell = 0           
*info: Placed = 0             
*info: Unplaced = 23          
Placement Density:70.22%(855/1217)
Placement Density (including fixed std cells):70.22%(855/1217)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1944.9M)
Design: counter

------ Design Summary:
Total Standard Cell Number   (cells) : 23
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 854.88
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 23
Number of Non-uniquified Insts : 18
Number of Nets                 : 37
Average number of Pins per Net : 2.73
Maximum number of Pins in Net  : 9

------ I/O Port summary

Number of Primary I/O Ports    : 10
Number of Input Ports          : 2
Number of Output Ports         : 8
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 10
**WARN: (IMPREPO-202):	There are 10 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 1
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'RC_CG_HIER_INST1/g18__5107' is tied to net 'RC_CG_HIER_INST1/test'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 1
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

**WARN: (IMPREPO-216):	There are 1 Instances with input pins tied together.
**WARN: (IMPREPO-217):	There are 1 TieHi/Lo term nets not connected to instance's PG terms.
Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 7
Number of High Fanout nets (>50)               : 0
**WARN: (IMPREPO-213):	There are 10 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/counter.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2148           1  %sterm '%s' of %sinstance '%s' is tied t...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
WARNING   IMPREPO-217          1  There are %d TieHi/Lo term nets not conn...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> check_timing 
     +-----------------------------------------------------------+ 
     |                   TIMING CHECK SUMMARY                    | 
     |-----------------------------------------------------------| 
     |       Warning        |   Warning Description   |  Number  | 
     |                      |                         |    of    | 
     |                      |                         | Warnings | 
     |----------------------+-------------------------+----------| 
     | ideal_clock_waveform | Clock waveform is ideal |        3 | 
     | no_drive             | No drive assertion      |        6 | 
     +-----------------------------------------------------------+ 
<CMD> check_timing -verbose 
     +-----------------------------------------------------------+ 
     |                   TIMING CHECK SUMMARY                    | 
     |-----------------------------------------------------------| 
     |       Warning        |   Warning Description   |  Number  | 
     |                      |                         |    of    | 
     |                      |                         | Warnings | 
     |----------------------+-------------------------+----------| 
     | ideal_clock_waveform | Clock waveform is ideal |        3 | 
     | no_drive             | No drive assertion      |        6 | 
     +-----------------------------------------------------------+ 
     +----------------------------------------+ 
     |          TIMING CHECK DETAIL           | 
     |----------------------------------------| 
     |  Pin  |      Warning       |   View    | 
     |-------+--------------------+-----------| 
     | reset | No drive assertion | fast_view | 
     |  clk  | No drive assertion | fast_view | 
     | reset | No drive assertion | slow_view | 
     |  clk  | No drive assertion | slow_view | 
     | reset | No drive assertion |  typ_view | 
     |  clk  | No drive assertion |  typ_view | 
     +----------------------------------------+ 
     +----------------------+ 
     |  TIMING CHECK IDEAL  | 
     |        CLOCKS        | 
     |----------------------| 
     |  Clock   |   View    | 
     | Waveform |           | 
     |----------+-----------| 
     |   clk    | slow_view | 
     |   clk    | fast_view | 
     |   clk    |  typ_view | 
     +----------------------+ 
<CMD> check_timing -verbose -view fast_view
     +-----------------------------------------------------------+ 
     |                   TIMING CHECK SUMMARY                    | 
     |-----------------------------------------------------------| 
     |       Warning        |   Warning Description   |  Number  | 
     |                      |                         |    of    | 
     |                      |                         | Warnings | 
     |----------------------+-------------------------+----------| 
     | ideal_clock_waveform | Clock waveform is ideal |        1 | 
     | no_drive             | No drive assertion      |        2 | 
     +-----------------------------------------------------------+ 
     +----------------------------------------+ 
     |          TIMING CHECK DETAIL           | 
     |----------------------------------------| 
     |  Pin  |      Warning       |   View    | 
     |-------+--------------------+-----------| 
     | reset | No drive assertion | fast_view | 
     |  clk  | No drive assertion | fast_view | 
     +----------------------------------------+ 
     +----------------------+ 
     |  TIMING CHECK IDEAL  | 
     |        CLOCKS        | 
     |----------------------| 
     |  Clock   |   View    | 
     | Waveform |           | 
     |----------+-----------| 
     |   clk    | fast_view | 
     +----------------------+ 
<CMD> report_timing
Path 1: MET Latch Borrowed Time Check with Pin RC_CG_HIER_INST1/enl_reg/GN 
Endpoint:   RC_CG_HIER_INST1/enl_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: count_reg[0]/Q             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: fast_view
Other End Arrival Time          1.000
+ Time Borrowed                 0.000
+ Phase Shift                   0.000
= Required Time                 1.000
- Arrival Time                  0.367
= Slack Time                    0.633
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                            |             |         |       |  Time   |   Time   | 
     |----------------------------+-------------+---------+-------+---------+----------| 
     | count_reg[0]               | CK ^        |         |       |   0.000 |    0.633 | 
     | count_reg[0]               | CK ^ -> Q ^ | DFFRX1  | 0.305 |   0.305 |    0.938 | 
     | RC_CG_HIER_INST1/g18__5107 | A ^ -> Y ^  | OR2X2   | 0.062 |   0.367 |    1.000 | 
     | RC_CG_HIER_INST1/enl_reg   | D ^         | TLATNX1 | 0.000 |   0.367 |    1.000 | 
     +---------------------------------------------------------------------------------+ 

<CMD> floorPlan -site {corner pad tsm3site} -r 1 0.7 10 10 10 10
**ERROR: (IMPTCM-161):	Object for command "floorPlan" is not a list, "corner pad tsm3site" matches more than one objects for specified type "site " object in design.

Usage: floorPlan [-help] [-adjustToSite] [-coreMarginsBy {io die}] [-dieSizeByIoHeight {min max}] [-flip {n s f}] [-fplanOrigin {center llcorner}] [-noResize] [-noSnapToGrid] [-overlapSameSiteRow] {-b <die_box io_box core_box> | -s <W H Left Bottom Right Top> | -d <W H Left Bottom Right Top> | -r <aspectRatio [rowDensity [Left Bottom Right Top]]> | -su <aspectRatio [stdCellDensity [Left Bottom Right Top]]> | -keepShape <util>} [-site <site> | -siteOnly <site>]

**ERROR: (IMPTCM-4):	The value "corner pad tsm3site" specified for the object type of argument "-site" is not a valid object. Review the command specification and remove the argument or specify a legal value.

<CMD> floorPlan -site tsm3site -r 1 0.7 10 10 10 10
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> fit
<CMD> setDrawView fplan
<CMD> editPin -layer 3 -pin * -spreadType side -spacing 1.0 -unit MICRON -side {Top Bottom Left Right}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [10] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:03.0, mem = 1949.0M).
<CMD> checkPinAssignment
% Begin checkPinAssignment (date=01/22 17:05:53, mem=1217.4M)
Checking pins of top cell counter ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
counter     |     0 |     10 |      0 |      10 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |     10 |      0 |      10 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
% End checkPinAssignment (date=01/22 17:05:54, total cpu=0:00:00.1, real=0:00:01.0, peak res=1218.6M, current mem=1218.6M)
<CMD> legalizePin
% Begin legalizePin (date=01/22 17:06:00, mem=1215.4M)

Start pin legalization for the partition [counter]:
Moving Pin [reset] to LEGAL location (   0.000   47.320 3 )
Moving Pin [clk] to LEGAL location (   6.930   50.400 2 )
Moving Pin [count[7]] to LEGAL location (  13.530   50.400 2 )
Moving Pin [count[6]] to LEGAL location (  20.790   50.400 2 )
Moving Pin [count[5]] to LEGAL location (  27.390   50.400 2 )
Moving Pin [count[4]] to LEGAL location (  33.990   50.400 2 )
Moving Pin [count[3]] to LEGAL location (  41.250   50.400 2 )
Moving Pin [count[2]] to LEGAL location (  47.850   50.400 2 )
Moving Pin [count[1]] to LEGAL location (  54.450   50.400 2 )
Moving Pin [count[0]] to LEGAL location (  62.040   47.320 3 )
Summary report for top level: [counter] 
	Total Pads                         : 0
	Total Pins                         : 10
	Legally Assigned Pins              : 10
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
10 pin(s) of the Partition counter were legalized.
End pin legalization for the partition [counter].

% End legalizePin (date=01/22 17:06:01, total cpu=0:00:00.0, real=0:00:01.0, peak res=1215.5M, current mem=1215.5M)
<CMD> checkPinAssignment
% Begin checkPinAssignment (date=01/22 17:06:03, mem=1215.5M)
Checking pins of top cell counter ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
counter     |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
**WARN: (IMPDBTCL-246):	Deleting attribute 'vio_layer' on object_type 'port' with a non-default value set.
**WARN: (IMPDBTCL-246):	Deleting attribute 'vio_overlap_corner_mask' on object_type 'port' with a non-default value set.
% End checkPinAssignment (date=01/22 17:06:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1215.6M, current mem=1215.6M)
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setEndCapMode -leftEdge FILL16 -rightEdge FILL16
<CMD> addEndCap -prefix ENDCAP
**WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
Minimum row-size in sites for endcap insertion = 33.
Minimum number of sites for row blockage       = 1.
Inserted 6 pre-endcap <FILL16> cells (prefix ENDCAP).
Inserted 6 post-endcap <FILL16> cells (prefix ENDCAP).
For 12 new insts, <CMD> addWellTap -cell TIEHI -cellInterval 30 -prefix WELLTAP
**WARN: (IMPSP-9003):	Cell <'TIEHI'>'s may not be a physical ONLY cell - has signal pins
**WARN: (IMPSP-5134):	Setting cellInterval to 29.700 (microns) as a multiple of cell TIEHI's techSite 'tsm3site' width of 0.660 microns
Type 'man IMPSP-5134' for more detail.
For 12 new insts, Inserted 12 well-taps <TIEHI> cells (prefix WELLTAP).
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VDD -type tiehi -inst *
<CMD> globalNetConnect VSS -type tielo -inst *
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0

viaInitial starts at Thu Jan 22 17:07:31 2026
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Thu Jan 22 17:07:31 2026
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.28 bottom 0.28 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1965.3M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal5 |        4       |       NA       |
|  Via56 |        8       |        0       |
| Metal6 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.28 bottom 0.28 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1965.3M)
Ring generation is complete.
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
*** Begin SPECIAL ROUTE on Thu Jan 22 17:08:09 2026 ***
SPECIAL ROUTE ran on directory: /home/shadab/shadab/innovus_flow/counter
SPECIAL ROUTE ran on machine: ra01 (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 2.75Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3443.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 471 macros, 12 used
Read in 32 components
  32 core components: 8 unplaced, 0 placed, 24 fixed
Read in 10 physical pins
  10 physical pins: 0 unplaced, 10 placed, 0 fixed
Read in 10 nets
Read in 2 special nets, 2 routed
Read in 74 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 14
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 7
End power routing: cpu: 0:00:00, real: 0:00:02, peak: 3445.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 10 io pins ...
 Updating DB with 0 via definition ...
sroute created 21 wires.
ViaGen created 70 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       21       |       NA       |
|  Via12 |       14       |        0       |
|  Via23 |       14       |        0       |
|  Via34 |       14       |        0       |
|  Via45 |       14       |        0       |
|  Via56 |       14       |        0       |
+--------+----------------+----------------+
<CMD> saveDesign counter_power
% Begin save design ... (date=01/22 17:08:43, mem=1239.5M)
% Begin Save ccopt configuration ... (date=01/22 17:08:43, mem=1239.6M)
% End Save ccopt configuration ... (date=01/22 17:08:44, total cpu=0:00:00.1, real=0:00:01.0, peak res=1241.8M, current mem=1241.8M)
% Begin Save netlist data ... (date=01/22 17:08:44, mem=1242.1M)
Writing Binary DB to counter_power.dat/counter.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/22 17:08:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1242.2M, current mem=1242.2M)
Saving symbol-table file ...
Saving congestion map file counter_power.dat/counter.route.congmap.gz ...
% Begin Save AAE data ... (date=01/22 17:08:45, mem=1242.6M)
Saving AAE Data ...
% End Save AAE data ... (date=01/22 17:08:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1242.9M, current mem=1242.9M)
Saving preference file counter_power.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/22 17:08:47, mem=1245.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/22 17:08:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.6M, current mem=1246.6M)
Saving PG file counter_power.dat/counter.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Jan 22 17:08:47 2026)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1969.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/22 17:08:47, mem=1246.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/22 17:08:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.8M, current mem=1246.8M)
% Begin Save routing data ... (date=01/22 17:08:47, mem=1246.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1969.3M) ***
% End Save routing data ... (date=01/22 17:08:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.9M, current mem=1246.9M)
Saving property file counter_power.dat/counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1972.3M) ***
% Begin Save power constraints data ... (date=01/22 17:08:48, mem=1248.8M)
% End Save power constraints data ... (date=01/22 17:08:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1248.9M, current mem=1248.9M)
default_rc_corner rc_corner
Generated self-contained design counter_power.dat
% End save design ... (date=01/22 17:08:50, total cpu=0:00:00.6, real=0:00:07.0, peak res=1276.7M, current mem=1250.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> checkFPlan
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking components.....
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> place_opt_design
**INFO: User settings:
setDelayCalMode -engine        aae
setAnalysisMode -analysisType  bcwc

*** place_opt_design #1 [begin] : totSession cpu/real = 0:03:16.6/0:22:51.7 (0.1), mem = 2010.7M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:16.6/0:22:52.2 (0.1), mem = 2006.7M
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 24 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 11 (40.7%) nets
3		: 2 (7.4%) nets
4     -	14	: 14 (51.9%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=47 (24 fixed + 23 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=27 #term=93 #term/net=3.44, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=10
stdCell: 47 single + 0 double + 0 multi
Total standard cell length = 0.3122 (mm), area = 0.0016 (mm^2)
Average module density = 1.647.
Density for the design = 1.647.
       = stdcell_area 257 sites (855 um^2) / alloc_area 156 sites (519 um^2).
Pin Density = 0.2500.
            = total # of pins 93 / total area 372.
**ERROR: (IMPSP-190):	Design has util 164.7% > 100%, placer cannot proceed. The problem may be caused by density screens (softBlockages and partial blockages) or user-specified cell padding. Please correct this problem first.
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 2, mem = 1981.8M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:02.8 (0.1), totSession cpu/real = 0:03:17.0/0:22:55.0 (0.1), mem = 1981.8M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1228.0M, totSessionCpu=0:03:17 **
**ERROR: Design must be placed before running "optDesign"
**ERROR: Design must be placed before running "optDesign"
**place_opt_design ... cpu = 0:00:00, real = 0:00:03, mem = 1981.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
ERROR     IMPSP-190            1  Design has util %.1f%% > 100%%, placer c...
*** Message Summary: 1 warning(s), 1 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:00.5/0:00:03.6 (0.1), totSession cpu/real = 0:03:17.1/0:22:55.2 (0.1), mem = 1981.8M
1
<CMD> deleteAllPowerPreroutes
<CMD> deleteEmptyModule
Current (total cpu=0:03:25, real=0:24:32, peak res=1276.7M, current mem=1212.1M)
counter
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1223.3M, current mem=1223.3M)
Current (total cpu=0:03:25, real=0:24:32, peak res=1276.7M, current mem=1223.3M)
Current (total cpu=0:03:25, real=0:24:32, peak res=1276.7M, current mem=1223.3M)
counter
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1223.6M, current mem=1223.6M)
Current (total cpu=0:03:25, real=0:24:32, peak res=1276.7M, current mem=1223.6M)
Current (total cpu=0:03:25, real=0:24:32, peak res=1276.7M, current mem=1223.6M)
counter
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1224.0M, current mem=1224.0M)
Current (total cpu=0:03:25, real=0:24:32, peak res=1276.7M, current mem=1224.0M)
<CMD> deleteInst {ENDCAP_1 ENDCAP_2 ENDCAP_3 ENDCAP_4 ENDCAP_5 ENDCAP_6 ENDCAP_7 ENDCAP_8 ENDCAP_9 ENDCAP_10 ENDCAP_11 ENDCAP_12}
<CMD> deleteTieHiLo -cell TIEHI
Deleted 12 physical insts (cell TIEHI / prefix -).
  Deleted 0 logical insts of cell TIEHI
<CMD> floorPlan -site tsm3site -r 1 0.7 5 5 5 5
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
<CMD> fit
<CMD> checkPinAssignment
% Begin checkPinAssignment (date=01/22 17:13:56, mem=1219.7M)
Checking pins of top cell counter ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
counter     |     0 |     10 |      7 |       3 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |     10 |      7 |       3 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
% End checkPinAssignment (date=01/22 17:13:57, total cpu=0:00:00.0, real=0:00:01.0, peak res=1221.3M, current mem=1221.3M)
<CMD> legalizePin
% Begin legalizePin (date=01/22 17:14:04, mem=1221.3M)

Start pin legalization for the partition [counter]:
Moving Pin [reset] to LEGAL location (   0.000   37.240 3 )
Moving Pin [count[1]] to LEGAL location (  51.480   37.240 3 )
Moving Pin [count[0]] to LEGAL location (  51.480   37.240 5 )
Summary report for top level: [counter] 
	Total Pads                         : 0
	Total Pins                         : 10
	Legally Assigned Pins              : 10
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
3 pin(s) of the Partition counter were legalized.
End pin legalization for the partition [counter].

% End legalizePin (date=01/22 17:14:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.4M, current mem=1221.4M)
<CMD> checkPinAssignment
% Begin checkPinAssignment (date=01/22 17:14:07, mem=1221.4M)
Checking pins of top cell counter ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
counter     |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
**WARN: (IMPDBTCL-246):	Deleting attribute 'vio_layer' on object_type 'port' with a non-default value set.
**WARN: (IMPDBTCL-246):	Deleting attribute 'vio_on_track' on object_type 'port' with a non-default value set.
**WARN: (IMPDBTCL-246):	Deleting attribute 'vio_overlap_corner_mask' on object_type 'port' with a non-default value set.
% End checkPinAssignment (date=01/22 17:14:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1221.5M, current mem=1221.5M)
<CMD> fit
<CMD> setEndCapMode -leftEdge FILL16 -rightEdge FILL16
<CMD> addEndCap -prefix ENDCAP
**WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
Minimum row-size in sites for endcap insertion = 33.
Minimum number of sites for row blockage       = 1.
Inserted 6 pre-endcap <FILL16> cells (prefix ENDCAP).
Inserted 6 post-endcap <FILL16> cells (prefix ENDCAP).
For 12 new insts, <CMD> addWellTap -cell TIEHI -cellInterval 30 -prefix WELLTAP
**WARN: (IMPSP-9003):	Cell <'TIEHI'>'s may not be a physical ONLY cell - has signal pins
**WARN: (IMPSP-5134):	Setting cellInterval to 29.700 (microns) as a multiple of cell TIEHI's techSite 'tsm3site' width of 0.660 microns
Type 'man IMPSP-5134' for more detail.
For 12 new insts, Inserted 12 well-taps <TIEHI> cells (prefix WELLTAP).
<CMD> deleteTieHiLo -cell TIEHI
Deleted 12 physical insts (cell TIEHI / prefix -).
  Deleted 0 logical insts of cell TIEHI
<CMD> deleteInst {ENDCAP_1 ENDCAP_2 ENDCAP_3 ENDCAP_4 ENDCAP_5 ENDCAP_6 ENDCAP_7 ENDCAP_8 ENDCAP_9 ENDCAP_10 ENDCAP_11 ENDCAP_12}
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm3site -s 50 40 5.28 5.04 5.28 5.04
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm3site -s 50.16 39.76 5.28 5.04 5.28 5.04
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> checkPinAssignment
% Begin checkPinAssignment (date=01/22 17:15:46, mem=1215.1M)
Checking pins of top cell counter ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
counter     |     0 |     10 |      0 |      10 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |     10 |      0 |      10 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
% End checkPinAssignment (date=01/22 17:15:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1215.1M, current mem=1215.1M)
<CMD> legalizePin
% Begin legalizePin (date=01/22 17:15:52, mem=1215.1M)

Start pin legalization for the partition [counter]:
Moving Pin [clk] to LEGAL location (   3.630   49.840 2 )
Moving Pin [count[7]] to LEGAL location (  10.230   49.840 2 )
Moving Pin [count[6]] to LEGAL location (  20.130   49.840 2 )
Moving Pin [count[5]] to LEGAL location (  30.690   49.840 2 )
Moving Pin [count[4]] to LEGAL location (  40.590   49.840 2 )
Moving Pin [count[3]] to LEGAL location (  50.490   49.840 2 )
Moving Pin [count[2]] to LEGAL location (  60.720   46.760 3 )
Moving Pin [count[1]] to LEGAL location (  60.720    3.080 3 )
Moving Pin [count[0]] to LEGAL location (  60.720    3.080 5 )
Summary report for top level: [counter] 
	Total Pads                         : 0
	Total Pins                         : 10
	Legally Assigned Pins              : 10
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
9 pin(s) of the Partition counter were legalized.
End pin legalization for the partition [counter].

% End legalizePin (date=01/22 17:15:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1215.1M, current mem=1215.1M)
<CMD> checkPinAssignment
% Begin checkPinAssignment (date=01/22 17:15:57, mem=1215.1M)
Checking pins of top cell counter ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
counter     |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
**WARN: (IMPDBTCL-246):	Deleting attribute 'vio_layer' on object_type 'port' with a non-default value set.
**WARN: (IMPDBTCL-246):	Deleting attribute 'vio_on_track' on object_type 'port' with a non-default value set.
**WARN: (IMPDBTCL-246):	Deleting attribute 'vio_overlap_corner_mask' on object_type 'port' with a non-default value set.
% End checkPinAssignment (date=01/22 17:15:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1215.1M, current mem=1215.1M)
<CMD> setEndCapMode -leftEdge FILL16 -rightEdge FILL16
<CMD> addEndCap -prefix ENDCAP
**WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
Minimum row-size in sites for endcap insertion = 33.
Minimum number of sites for row blockage       = 1.
Inserted 7 pre-endcap <FILL16> cells (prefix ENDCAP).
Inserted 7 post-endcap <FILL16> cells (prefix ENDCAP).
For 14 new insts, <CMD> addWellTap -cell TIEHI -cellInterval 30 -prefix WELLTAP
**WARN: (IMPSP-9003):	Cell <'TIEHI'>'s may not be a physical ONLY cell - has signal pins
**WARN: (IMPSP-5134):	Setting cellInterval to 29.700 (microns) as a multiple of cell TIEHI's techSite 'tsm3site' width of 0.660 microns
Type 'man IMPSP-5134' for more detail.
For 14 new insts, Inserted 14 well-taps <TIEHI> cells (prefix WELLTAP).
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VDD -type tiehi -inst *
<CMD> globalNetConnect VSS -type tielo -inst *
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.28 bottom 0.28 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1973.4M)
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.28 bottom 0.28 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1973.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal5 |        4       |       NA       |
|  Via56 |        8       |        0       |
| Metal6 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.28 bottom 0.28 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1973.4M)
Ring generation is complete.
<CMD> deleteAllPowerPreroutes
<CMD> deleteTieHiLo -cell TIEHI
Deleted 14 physical insts (cell TIEHI / prefix -).
  Deleted 0 logical insts of cell TIEHI
<CMD> deleteInst {ENDCAP_1 ENDCAP_2 ENDCAP_3 ENDCAP_4 ENDCAP_5 ENDCAP_6 ENDCAP_7 ENDCAP_8 ENDCAP_9 ENDCAP_10 ENDCAP_11 ENDCAP_12 ENDCAP_13 ENDCAP_14}
<CMD> checkPinAssignment
% Begin checkPinAssignment (date=01/22 17:18:30, mem=1193.9M)
Checking pins of top cell counter ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
counter     |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
% End checkPinAssignment (date=01/22 17:18:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1193.9M, current mem=1193.9M)
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.28 bottom 0.28 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1973.5M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal5 |        4       |       NA       |
|  Via56 |        8       |        0       |
| Metal6 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.28 bottom 0.28 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1973.5M)
Ring generation is complete.
<CMD> deleteAllPowerPreroutes
<CMD> floorPlan -site tsm3site -r 1 0.7 10 10 10 10
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> checkPinAssignment
% Begin checkPinAssignment (date=01/22 17:19:39, mem=1194.3M)
Checking pins of top cell counter ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
counter     |     0 |     10 |      0 |      10 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |     10 |      0 |      10 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
% End checkPinAssignment (date=01/22 17:19:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1194.3M, current mem=1194.3M)
<CMD> legalizePin
% Begin legalizePin (date=01/22 17:19:43, mem=1194.3M)

Start pin legalization for the partition [counter]:
Moving Pin [clk] to LEGAL location (   3.630   50.400 2 )
Moving Pin [count[7]] to LEGAL location (  12.210   50.400 2 )
Moving Pin [count[6]] to LEGAL location (  24.750   50.400 2 )
Moving Pin [count[5]] to LEGAL location (  37.290   50.400 2 )
Moving Pin [count[4]] to LEGAL location (  49.830   50.400 2 )
Moving Pin [count[3]] to LEGAL location (  62.040   47.320 3 )
Moving Pin [count[2]] to LEGAL location (  62.040   47.320 5 )
Moving Pin [count[1]] to LEGAL location (  62.040    3.080 3 )
Moving Pin [count[0]] to LEGAL location (  62.040    3.080 5 )
Summary report for top level: [counter] 
	Total Pads                         : 0
	Total Pins                         : 10
	Legally Assigned Pins              : 10
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
9 pin(s) of the Partition counter were legalized.
End pin legalization for the partition [counter].

% End legalizePin (date=01/22 17:19:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1194.3M, current mem=1194.3M)
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> zoomBox -0.61650 51.18750 3.35800 48.94100
<CMD> fit
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1973.6M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal5 |        4       |       NA       |
|  Via56 |        8       |        0       |
| Metal6 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1973.6M)
Ring generation is complete.
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
*** Begin SPECIAL ROUTE on Thu Jan 22 17:20:44 2026 ***
SPECIAL ROUTE ran on directory: /home/shadab/shadab/innovus_flow/counter
SPECIAL ROUTE ran on machine: ra01 (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 799Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3449.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 471 macros, 10 used
Read in 8 components
  8 core components: 8 unplaced, 0 placed, 0 fixed
Read in 10 physical pins
  10 physical pins: 0 unplaced, 10 placed, 0 fixed
Read in 10 nets
Read in 2 special nets, 2 routed
Read in 26 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 14
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 7
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3449.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 10 io pins ...
 Updating DB with 0 via definition ...
sroute created 21 wires.
ViaGen created 70 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       21       |       NA       |
|  Via12 |       14       |        0       |
|  Via23 |       14       |        0       |
|  Via34 |       14       |        0       |
|  Via45 |       14       |        0       |
|  Via56 |       14       |        0       |
+--------+----------------+----------------+
<CMD> place_opt_design
**INFO: User settings:
setExtractRCMode -engine                                         preRoute
setDelayCalMode -engine                                          aae
setDelayCalMode -ignoreNetLoad                                   false
setPlaceMode -autoEnableFGCUnder10nm                             false
setPlaceMode -autoEnableFGCUnder16nm                             false
setPlaceMode -clusterFix                                         true
setPlaceMode -exp_gigaplace_padding_adjustments_for_adv_nodes    true
setPlaceMode -exp_slack_driven                                   true
setPlaceMode -expAdvPinAccess                                    false
setPlaceMode -expAutoPinAccessLayer                              false
setPlaceMode -expHiddenFastMode                                  1
setPlaceMode -expPaddingMinPadRatio                              1.1
setPlaceMode -expTrimOptBeforeTDGP                               false
setPlaceMode -ignoreLowEffortPathGroups                          false
setPlaceMode -IOSlackAdjust                                      false
setPlaceMode -ipReuseSKPTG                                       true
setPlaceMode -ipTimingEffortLow                                  false
setPlaceMode -NMPfixAreaCalcBug                                  1
setPlaceMode -place_detail_color_aware_legal                     false
setPlaceMode -place_detail_drc_check_short_only                  true
setPlaceMode -place_global_exp_adjust_low_bound                  -8
setPlaceMode -place_global_exp_skp_adjust_scale_mode             2
setPlaceMode -place_global_exp_skp_adjust_scale_start_iteration  0
setPlaceMode -place_global_exp_skp_adjust_scale_threshold_down   -80
setPlaceMode -place_global_exp_skp_adjust_scale_threshold_up     0
setPlaceMode -place_global_exp_skp_support_aocv                  false
setPlaceMode -resetCombineRFLevel                                1000
setPlaceMode -RTCSpread                                          false
setPlaceMode -tdgp0DelayModeFix                                  true
setPlaceMode -tdgp_all_view_vsm                                  false
setPlaceMode -tdgp_basic_pg                                      true
setPlaceMode -tdgp_repeat_start_level                            0
setPlaceMode -tdgpForceSimplified                                true
setPlaceMode -tdgpInitIgnoreNetLoad                              false
setPlaceMode -tdgpPack                                           true
setPlaceMode -tdgpPackEndPoints                                  true
setPlaceMode -tdgpParallelArcMergeFix                            true
setPlaceMode -tdgpRealSlackByFastProp                            true
setPlaceMode -tdgpRestartFromSensPrecond                         false
setPlaceMode -tdgpScaleUp                                        31
setPlaceMode -tdgpSetEndPtSlew                                   false
setPlaceMode -tdgpShiftMode                                      2
setPlaceMode -tdgpSinglePinFixedNetWeight                        1.5
setPlaceMode -tdgpSlackKeepTop                                   0
setPlaceMode -tdgpSlackMarginCTEAdjust                           true
setPlaceMode -tdgpSlackMarginKeepPositiveSoftPhaseSlack          true
setPlaceMode -tdgpSlackMarginMode                                1
setPlaceMode -tdgpSlackMarginPercentage                          1
setPlaceMode -tdgpSlackMarginPreserve                            false
setPlaceMode -tdgpSlackMarginScaleAdjustPower                    0.5
setPlaceMode -tdgpViewPruning                                    true
setPlaceMode -timingDriven                                       true
setPlaceMode -trimView                                           allViews
setPlaceMode -usePreconditioning                                 true
setPlaceMode -VHFThreshold                                       2147483647
setAnalysisMode -analysisType                                    bcwc
setAnalysisMode -checkType                                       setup
setAnalysisMode -clkSrcPath                                      false
setAnalysisMode -clockPropagation                                forcedIdeal

*** place_opt_design #2 [begin] : totSession cpu/real = 0:04:32.0/0:34:39.4 (0.1), mem = 1974.0M
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:32.0/0:34:39.9 (0.1), mem = 1970.0M
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 11 (40.7%) nets
3		: 2 (7.4%) nets
4     -	14	: 14 (51.9%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=23 (0 fixed + 23 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=27 #term=93 #term/net=3.44, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=10
stdCell: 23 single + 0 double + 0 multi
Total standard cell length = 0.1696 (mm), area = 0.0009 (mm^2)
Average module density = 0.691.
Density for the design = 0.691.
       = stdcell_area 257 sites (855 um^2) / alloc_area 372 sites (1237 um^2).
Pin Density = 0.2500.
            = total # of pins 93 / total area 372.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.564e+02 (2.83e+02 2.74e+02)
              Est.  stn bbox = 5.853e+02 (2.98e+02 2.88e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1974.9M
Iteration  2: Total net bbox = 5.564e+02 (2.83e+02 2.74e+02)
              Est.  stn bbox = 5.853e+02 (2.98e+02 2.88e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1974.9M
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:02.0)***

Active views After View pruning: 
fast_view
Iteration  3: Total net bbox = 5.191e+02 (2.57e+02 2.63e+02)
              Est.  stn bbox = 5.517e+02 (2.74e+02 2.77e+02)
              cpu = 0:00:00.4 real = 0:00:02.0 mem = 1984.0M
Iteration  4: Total net bbox = 5.596e+02 (2.73e+02 2.86e+02)
              Est.  stn bbox = 6.052e+02 (2.96e+02 3.09e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1984.0M
Iteration  5: Total net bbox = 5.596e+02 (2.73e+02 2.86e+02)
              Est.  stn bbox = 6.052e+02 (2.96e+02 3.09e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1984.0M
Iteration  6: Total net bbox = 6.415e+02 (3.47e+02 2.94e+02)
              Est.  stn bbox = 6.876e+02 (3.70e+02 3.17e+02)
              cpu = 0:00:00.4 real = 0:00:03.0 mem = 1984.0M
Finished Global Placement (cpu=0:00:00.4, real=0:00:03.0, mem=1984.0M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:33 mem=1984.0M) ***
Total net bbox length = 6.415e+02 (3.473e+02 2.942e+02) (ext = 2.686e+02)
Move report: Detail placement moves 23 insts, mean move: 2.65 um, max move: 6.08 um 
	Max move on inst (g182__5526): (30.79, 30.75) --> (32.34, 35.28)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2008.0MB
Summary Report:
Instances move: 23 (out of 23 movable)
Instances flipped: 0
Mean displacement: 2.65 um
Max displacement: 6.08 um (Instance: g182__5526) (30.7865, 30.751) -> (32.34, 35.28)
	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: AND2X2
Total net bbox length = 6.229e+02 (3.079e+02 3.150e+02) (ext = 2.346e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2008.0MB
*** Finished refinePlace (0:04:33 mem=2008.0M) ***
*** Finished Initial Placement (cpu=0:00:00.5, real=0:00:04.0, mem=2008.0M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
SKP will enable view:
  fast_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 150 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 150
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 27 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 27
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.804000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.30 seconds, mem = 2010.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0    83 
[NR-eGR]  Metal2  (2V)           307   118 
[NR-eGR]  Metal3  (3H)           329     6 
[NR-eGR]  Metal4  (4V)            54     2 
[NR-eGR]  Metal5  (5H)            14     2 
[NR-eGR]  Metal6  (6V)             1     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total          704   211 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 623um
[NR-eGR] Total length: 704um, number of vias: 211
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 122um, number of vias: 32
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.07 seconds, mem = 2010.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0: 1, real = 0: 0: 7, mem = 2010.0M **
*** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.3/0:00:07.2 (0.2), totSession cpu/real = 0:04:33.3/0:34:47.1 (0.1), mem = 2010.0M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1255.3M, totSessionCpu=0:04:33 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:33.3/0:34:47.2 (0.1), mem = 2010.0M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2009.98 CPU=0:00:00.1 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1209.1M, totSessionCpu=0:04:34 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1961.98 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 150 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 150
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 27 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 27
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.804000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0    83 
[NR-eGR]  Metal2  (2V)           314   119 
[NR-eGR]  Metal3  (3H)           346     4 
[NR-eGR]  Metal4  (4V)            44     2 
[NR-eGR]  Metal5  (5H)             1     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total          704   208 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 623um
[NR-eGR] Total length: 704um, number of vias: 208
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 124um, number of vias: 33
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 1961.98 MB )
Extraction called for design 'counter' of instances=23 and nets=37 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1961.980M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1975.8)
Total number of fetched objects 34
Total number of fetched objects 34
Total number of fetched objects 34
End delay calculation. (MEM=2064.48 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2027.86 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:02.0 totSessionCpu=0:04:35 mem=2027.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 fast_view slow_view typ_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.603  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   27    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (9)       |   -0.100   |      1 (9)       |
|   max_fanout   |      1 (1)       |     -3     |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.086%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:06, mem = 1264.0M, totSessionCpu=0:04:35 **
*** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.1/0:00:05.8 (0.4), totSession cpu/real = 0:04:35.4/0:34:53.0 (0.1), mem = 2001.1M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2001.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2001.1M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:35.5/0:34:53.2 (0.1), mem = 2001.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.3 (0.2), totSession cpu/real = 0:04:35.5/0:34:53.5 (0.1), mem = 2110.5M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3

Optimization is working on the following views:
  Setup views: fast_view 
  Hold  views: fast_view 
*** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:35.7/0:34:54.4 (0.1), mem = 2126.5M
Info: 2 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 17 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.9/0:00:01.9 (0.5), totSession cpu/real = 0:04:36.6/0:34:56.3 (0.1), mem = 2076.6M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:36.7/0:34:56.5 (0.1), mem = 2076.6M
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.6/0:00:00.6 (0.9), totSession cpu/real = 0:04:37.2/0:34:57.1 (0.1), mem = 2076.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:37.2/0:34:57.1 (0.1), mem = 2076.8M
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     9|    -0.14|     0|     0|     0.00|     1|     1|     0|     0|     0.60|     0.00|       0|       0|       0| 69.09%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.60|     0.00|       0|       0|       1| 69.35%| 0:00:00.0|  2170.1M|
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.60|     0.00|       0|       0|       0| 69.35%| 0:00:00.0|  2170.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=2170.1M) ***

*** DrvOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.5 (0.4), totSession cpu/real = 0:04:37.4/0:34:57.6 (0.1), mem = 2090.0M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:04, real = 0:00:11, mem = 1329.6M, totSessionCpu=0:04:37 **

Active setup views:
 fast_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:37.5/0:34:57.7 (0.1), mem = 2128.2M
*info: 2 clock nets excluded
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|          End Point           |
+--------+--------+---------+------------+--------+----------+---------+------------------------------+
|   0.000|   0.000|   69.35%|   0:00:00.0| 2166.3M| fast_view|       NA| NA                           |
+--------+--------+---------+------------+--------+----------+---------+------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2166.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2166.3M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.8/0:00:00.9 (0.8), totSession cpu/real = 0:04:38.2/0:34:58.6 (0.1), mem = 2096.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:38.3/0:34:58.7 (0.1), mem = 2153.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.35
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.35%|        -|   0.000|   0.000|   0:00:00.0| 2155.5M|
|   69.35%|        0|   0.000|   0.000|   0:00:01.0| 2160.1M|
|   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2160.1M|
|   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2160.1M|
|   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2160.1M|
|   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2160.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.35
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.6/0:00:00.8 (0.7), totSession cpu/real = 0:04:38.8/0:34:59.5 (0.1), mem = 2160.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2101.07M, totSessionCpu=0:04:39).
*** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:38.9/0:34:59.6 (0.1), mem = 2101.1M

*** Start incrementalPlace ***
SKP will enable view:
  fast_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 150 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 150
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 27 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 27
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.804000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2103.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Iteration  4: Total net bbox = 5.200e+02 (2.58e+02 2.62e+02)
              Est.  stn bbox = 5.596e+02 (2.78e+02 2.81e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2078.7M
Iteration  5: Total net bbox = 6.435e+02 (3.25e+02 3.19e+02)
              Est.  stn bbox = 6.899e+02 (3.48e+02 3.42e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2078.7M
Iteration  6: Total net bbox = 6.460e+02 (3.30e+02 3.16e+02)
              Est.  stn bbox = 6.915e+02 (3.52e+02 3.39e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2078.7M
Move report: Timing Driven Placement moves 23 insts, mean move: 7.44 um, max move: 16.29 um 
	Max move on inst (RC_CG_HIER_INST1/enl_reg): (13.20, 15.12) --> (10.78, 28.99)

Finished Incremental Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2078.7M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:39 mem=2078.7M) ***
Total net bbox length = 7.085e+02 (3.902e+02 3.183e+02) (ext = 2.496e+02)
Move report: Detail placement moves 23 insts, mean move: 2.28 um, max move: 15.13 um 
	Max move on inst (RC_CG_HIER_INST1/g16__2398): (23.53, 24.96) --> (13.20, 20.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2078.7MB
Summary Report:
Instances move: 23 (out of 23 movable)
Instances flipped: 0
Mean displacement: 2.28 um
Max displacement: 15.13 um (Instance: RC_CG_HIER_INST1/g16__2398) (23.5295, 24.9635) -> (13.2, 20.16)
	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: AND2X1
Total net bbox length = 6.535e+02 (3.211e+02 3.324e+02) (ext = 2.287e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2078.7MB
*** Finished refinePlace (0:04:39 mem=2078.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 150 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 150
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 27 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 27
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.854400e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2078.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0    83 
[NR-eGR]  Metal2  (2V)           351   110 
[NR-eGR]  Metal3  (3H)           341     2 
[NR-eGR]  Metal4  (4V)            37     2 
[NR-eGR]  Metal5  (5H)             1     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total          730   197 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 653um
[NR-eGR] Total length: 730um, number of vias: 197
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 110um, number of vias: 30
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 2078.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:00.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2078.7M)
Extraction called for design 'counter' of instances=23 and nets=37 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2078.688M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:06, real = 0:00:13, mem = 1306.0M, totSessionCpu=0:04:39 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2074.79)
Total number of fetched objects 34
End delay calculation. (MEM=2106.54 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2106.54 CPU=0:00:00.1 REAL=0:00:01.0)
*** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.5/0:00:00.9 (0.5), totSession cpu/real = 0:04:39.4/0:35:00.5 (0.1), mem = 2106.5M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:39.4/0:35:00.6 (0.1), mem = 2141.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.35
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.35%|        -|   0.000|   0.000|   0:00:00.0| 2157.6M|
|   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2157.6M|
|   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2157.6M|
|   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2157.6M|
|   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2157.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.35
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Starting refinePlace (0:04:40 mem=2153.6M) ***
Total net bbox length = 6.535e+02 (3.211e+02 3.324e+02) (ext = 2.287e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2153.6MB
Summary Report:
Instances move: 0 (out of 23 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.535e+02 (3.211e+02 3.324e+02) (ext = 2.287e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2153.6MB
*** Finished refinePlace (0:04:40 mem=2153.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2153.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2153.6M) ***
*** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.3 (0.7), totSession cpu/real = 0:04:39.6/0:35:00.9 (0.1), mem = 2153.6M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2096.55M, totSessionCpu=0:04:40).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:39.6/0:35:01.0 (0.1), mem = 2096.6M
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.60|     0.00|       0|       0|       0| 69.35%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.60|     0.00|       0|       0|       0| 69.35%| 0:00:00.0|  2153.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2153.8M) ***

*** DrvOpt #3 [finish] (place_opt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:04:39.8/0:35:01.1 (0.1), mem = 2096.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:04:40 mem=2096.7M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2096.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2096.7MB
Summary Report:
Instances move: 0 (out of 23 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2096.7MB
*** Finished refinePlace (0:04:40 mem=2096.7M) ***
Register exp ratio and priority group on 0 nets on 34 nets : 

Active setup views:
 fast_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'counter' of instances=23 and nets=37 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2127.066M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2125.07)
Total number of fetched objects 34
End delay calculation. (MEM=2121.93 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2121.93 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:04:40 mem=2121.9M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 150 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 150
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 27 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 27
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.854400e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2129.94 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:15, mem = 1352.0M, totSessionCpu=0:04:40 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 fast_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.598  |  0.598  |  0.835  |  1.446  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   27    |   10    |    1    |   16    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |     -3     |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.355%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:17, mem = 1354.8M, totSessionCpu=0:04:40 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:08, real = 0:00:24, mem = 2039.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
*** Message Summary: 8 warning(s), 0 error(s)

*** place_opt_design #2 [finish] : cpu/real = 0:00:08.3/0:00:24.7 (0.3), totSession cpu/real = 0:04:40.2/0:35:04.1 (0.1), mem = 2039.4M
<CMD> setDrawView place
<CMD> zoomBox 3.56100 3.10500 52.86800 47.24550
<CMD> zoomBox 6.16350 6.40600 48.07450 43.92550
<CMD> zoomBox 8.37550 9.21200 44.00000 41.10350
<CMD> zoomBox 11.85400 13.62400 37.59250 36.66550
<CMD> zoomBox 8.37500 9.21150 44.00000 41.10350
<CMD> fit
<CMD> add_ndr -width {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 } -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 } -name 2w2s
<CMD> create_route_type -name clkroute -non_default_rule 2w2s -bottom_preferred_layer Metal4 -top_preferred_layer Metal5
<CMD> set_ccopt_property route_type clkroute -net_type trunk
<CMD> set_ccopt_property route_type clkroute -net_type leaf
<CMD> set_ccopt_property buffer_cells {CLKBUFX8 CLKBUFX12}
<CMD> set_ccopt_property inverter_cells {CLKINVX8 CLKINVX12}
<CMD> set_ccopt_property clock_gating_cells TLATNTSCA*
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): constraints_fast constraints_slow constraints_typ
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Wrote: ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 9 sinks and 1 clock gates.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property clock_period -pin clk 2
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name clk/constraints_fast -sources clk -auto_sinks
The skew group clk/constraints_fast was created. It contains 9 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/constraints_fast true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraints_fast clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraints_fast constraints_fast
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraints_fast dalay_corner_fast
<CMD> create_ccopt_skew_group -name clk/constraints_slow -sources clk -auto_sinks
The skew group clk/constraints_slow was created. It contains 9 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/constraints_slow true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraints_slow clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraints_slow constraints_slow
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraints_slow delay_corner_slow
<CMD> create_ccopt_skew_group -name clk/constraints_typ -sources clk -auto_sinks
The skew group clk/constraints_typ was created. It contains 9 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/constraints_typ true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraints_typ clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraints_typ constraints_typ
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraints_typ delay_corner_tpy
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> timeDesign -postCTS
*** timeDesign #1 [begin] : totSession cpu/real = 0:04:58.7/0:37:27.2 (0.1), mem = 2035.7M
Turning off fast DC mode.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2006.7M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2023.99 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2023.99)
Total number of fetched objects 34
Total number of fetched objects 34
End delay calculation. (MEM=2106.12 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2069.51 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:04:59 mem=2077.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 fast_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.598  |  0.598  |  0.835  |  1.446  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   27    |   10    |    1    |   16    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |     -3     |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.355%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.48 sec
Total Real time: 3.0 sec
Total Memory Usage: 2041.925781 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.5/0:00:02.3 (0.2), totSession cpu/real = 0:04:59.1/0:37:29.5 (0.1), mem = 2041.9M
<CMD> timeDesign -postCTS -hold
*** timeDesign #2 [begin] : totSession cpu/real = 0:04:59.1/0:37:29.5 (0.1), mem = 2041.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2011.4M)
*** Enable all active views. ***
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2017.38)
*** Calculating scaling factor for slow_lib libraries using the default operating condition of each library.
Total number of fetched objects 34
Total number of fetched objects 34
Total number of fetched objects 34
End delay calculation. (MEM=2075.43 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2075.43 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:04:59 mem=2083.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_view slow_view typ_view 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.113  |  0.232  |  0.113  |  0.317  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   27    |   10    |    1    |   16    |
+--------------------+---------+---------+---------+---------+

Density: 69.355%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.38 sec
Total Real time: 0.0 sec
Total Memory Usage: 2003.855469 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:00.4/0:00:00.5 (0.9), totSession cpu/real = 0:04:59.6/0:37:29.9 (0.1), mem = 2003.9M
<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2007.88)
*** Calculating scaling factor for fast_lib libraries using the default operating condition of each library.
Total number of fetched objects 34
Total number of fetched objects 34
Total number of fetched objects 34
End delay calculation. (MEM=2087.2 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2087.2 CPU=0:00:00.1 REAL=0:00:01.0)
Path 1: MET Latch Borrowed Time Check with Pin RC_CG_HIER_INST1/enl_reg/GN 
Endpoint:   RC_CG_HIER_INST1/enl_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: count_reg[0]/Q             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: fast_view
Other End Arrival Time          1.000
+ Time Borrowed                 0.000
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
= Required Time                 1.000
- Arrival Time                  0.402
= Slack Time                    0.598
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                            |             |         |       |  Time   |   Time   | 
     |----------------------------+-------------+---------+-------+---------+----------| 
     | count_reg[0]               | CK ^        |         |       |   0.000 |    0.598 | 
     | count_reg[0]               | CK ^ -> Q ^ | DFFRX1  | 0.331 |   0.331 |    0.929 | 
     | RC_CG_HIER_INST1/g18__5107 | A ^ -> Y ^  | OR2X2   | 0.071 |   0.401 |    1.000 | 
     | RC_CG_HIER_INST1/enl_reg   | D ^         | TLATNX1 | 0.000 |   0.402 |    1.000 | 
     +---------------------------------------------------------------------------------+ 

<CMD> report_timing -early 
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2070.63)
Total number of fetched objects 34
Total number of fetched objects 34
Total number of fetched objects 34
End delay calculation. (MEM=2096.25 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2096.25 CPU=0:00:00.1 REAL=0:00:00.0)
Path 1: MET Clock Gating Hold Check with Pin RC_CG_HIER_INST1/g16__2398/B 
Endpoint:   RC_CG_HIER_INST1/g16__2398/A (^) checked with trailing edge of 'clk'
Beginpoint: RC_CG_HIER_INST1/enl_reg/Q   (^) triggered by trailing edge of 'clk'
Path Groups: {clock_gating_default}
Analysis View: slow_view
Other End Arrival Time          3.000
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 3.000
  Arrival Time                  3.113
  Slack Time                    0.113
     Clock Fall Edge                 3.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       3.000
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                            |             |         |       |  Time   |   Time   | 
     |----------------------------+-------------+---------+-------+---------+----------| 
     | RC_CG_HIER_INST1/enl_reg   | GN v        |         |       |   3.000 |    2.887 | 
     | RC_CG_HIER_INST1/enl_reg   | GN v -> Q ^ | TLATNX1 | 0.113 |   3.113 |    3.000 | 
     | RC_CG_HIER_INST1/g16__2398 | A ^         | AND2X1  | 0.000 |   3.113 |    3.000 | 
     +---------------------------------------------------------------------------------+ 

<CMD> report_timing -late 
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2079.68)
Total number of fetched objects 34
Total number of fetched objects 34
Total number of fetched objects 34
End delay calculation. (MEM=2115.32 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2115.32 CPU=0:00:00.1 REAL=0:00:00.0)
Path 1: MET Latch Borrowed Time Check with Pin RC_CG_HIER_INST1/enl_reg/GN 
Endpoint:   RC_CG_HIER_INST1/enl_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: count_reg[0]/Q             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: fast_view
Other End Arrival Time          1.000
+ Time Borrowed                 0.000
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
= Required Time                 1.000
- Arrival Time                  0.402
= Slack Time                    0.598
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                            |             |         |       |  Time   |   Time   | 
     |----------------------------+-------------+---------+-------+---------+----------| 
     | count_reg[0]               | CK ^        |         |       |   0.000 |    0.598 | 
     | count_reg[0]               | CK ^ -> Q ^ | DFFRX1  | 0.331 |   0.331 |    0.929 | 
     | RC_CG_HIER_INST1/g18__5107 | A ^ -> Y ^  | OR2X2   | 0.071 |   0.401 |    1.000 | 
     | RC_CG_HIER_INST1/enl_reg   | D ^         | TLATNX1 | 0.000 |   0.402 |    1.000 | 
     +---------------------------------------------------------------------------------+ 

<CMD> saveDesign DBS_M/postcts.enc
% Begin save design ... (date=01/22 17:24:20, mem=1330.2M)
% Begin Save ccopt configuration ... (date=01/22 17:24:20, mem=1330.2M)
% End Save ccopt configuration ... (date=01/22 17:24:21, total cpu=0:00:00.0, real=0:00:01.0, peak res=1332.1M, current mem=1332.1M)
% Begin Save netlist data ... (date=01/22 17:24:21, mem=1332.1M)
Writing Binary DB to DBS_M/postcts.enc.dat/counter.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/22 17:24:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1332.2M, current mem=1332.2M)
Saving symbol-table file ...
Saving congestion map file DBS_M/postcts.enc.dat/counter.route.congmap.gz ...
% Begin Save AAE data ... (date=01/22 17:24:21, mem=1332.4M)
Saving AAE Data ...
% End Save AAE data ... (date=01/22 17:24:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1332.4M, current mem=1332.4M)
Saving preference file DBS_M/postcts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/22 17:24:22, mem=1334.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/22 17:24:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1334.6M, current mem=1334.6M)
Saving PG file DBS_M/postcts.enc.dat/counter.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Jan 22 17:24:22 2026)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2078.9M) ***
Saving Drc markers ...
... 14 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=01/22 17:24:22, mem=1334.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
fast_view
% End Save placement data ... (date=01/22 17:24:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1334.7M, current mem=1334.7M)
% Begin Save routing data ... (date=01/22 17:24:22, mem=1334.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2078.9M) ***
% End Save routing data ... (date=01/22 17:24:23, total cpu=0:00:00.0, real=0:00:01.0, peak res=1335.0M, current mem=1335.0M)
Saving property file DBS_M/postcts.enc.dat/counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2081.9M) ***
Saving rc congestion map DBS_M/postcts.enc.dat/counter.congmap.gz ...
% Begin Save power constraints data ... (date=01/22 17:24:23, mem=1335.8M)
% End Save power constraints data ... (date=01/22 17:24:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1335.9M, current mem=1335.9M)
default_rc_corner rc_corner
Generated self-contained design postcts.enc.dat
% End save design ... (date=01/22 17:24:24, total cpu=0:00:00.6, real=0:00:04.0, peak res=1364.8M, current mem=1336.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> rcOut -spef counter_cts.spef -rc_corner rc_corner
**ERROR: (IMPEXT-2900):	Unable to find the rc-corner name 'rc_corner' in the active rc-corner list specified below. It could be due to an error in syntax, or because the corner is not an active one. To fix this, make sure the correct RC corner is bound to an active delay corner and analysis view.
Type 'man IMPEXT-2900' for more detail.
   default_rc_corner

<CMD> rcOut -spef counter_cts.spef
<CMD> routeDesign
% Begin routeDesign (date=01/22 17:25:05, mem=1336.5M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1336.57 (MB), peak = 1364.77 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          52.7
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2096.2M, init mem=2096.2M)
*info: Placed = 23            
*info: Unplaced = 0           
Placement Density:69.35%(858/1237)
Placement Density (including fixed std cells):69.35%(858/1237)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2096.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2096.2M) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=01/22 17:25:06, mem=1337.3M)

globalDetailRoute

#Start globalDetailRoute on Thu Jan 22 17:25:06 2026
#
#Generating timing data, please wait...
#34 total nets, 27 already routed, 27 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 1 having wire width (240), which is less than the minimum wire width (460)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 2 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 3 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 4 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 5 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 6 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
#Dump tif for version 2.1
Total number of fetched objects 34
Total number of fetched objects 34
Total number of fetched objects 34
End delay calculation. (MEM=2148.42 CPU=0:00:00.0 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1288.86 (MB), peak = 1364.77 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=37)
#Start reading timing information from file .timing_file_15263.tif.gz ...
#Read in timing information for 10 ports, 23 instances from timing file .timing_file_15263.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 9 (skipped).
#Total number of routable nets = 28.
#Total number of nets in the design = 37.
#28 routable nets do not have any wires.
#28 nets will be global routed.
#Start routing data preparation on Thu Jan 22 17:25:07 2026
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 34 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 0.99000    Line-2-Via Pitch = 0.95000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1297.69 (MB), peak = 1364.77 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.81 (MB), peak = 1364.77 (MB)
#
#Connectivity extraction summary:
#28 (75.68%) nets are without wires.
#9 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 37.
#
#
#Finished routing data preparation on Thu Jan 22 17:25:07 2026
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.09 (MB)
#Total memory = 1301.02 (MB)
#Peak memory = 1364.77 (MB)
#
#
#Start global routing on Thu Jan 22 17:25:07 2026
#
#
#Start global routing initialization on Thu Jan 22 17:25:07 2026
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Jan 22 17:25:07 2026
#
#Start routing resource analysis on Thu Jan 22 17:25:07 2026
#
#Routing resource analysis is done on Thu Jan 22 17:25:07 2026
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H          43          47          42    21.43%
#  Metal2         V          82          12          42     0.00%
#  Metal3         H          85           5          42     0.00%
#  Metal4         V          83          11          42     0.00%
#  Metal5         H          70          20          42     0.00%
#  Metal6         V          50          12          42     0.00%
#  --------------------------------------------------------------
#  Total                    414      20.36%         252     3.57%
#
#
#
#
#Global routing data preparation is done on Thu Jan 22 17:25:07 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.29 (MB), peak = 1364.77 (MB)
#
#
#Global routing initialization is done on Thu Jan 22 17:25:07 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.37 (MB), peak = 1364.77 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.67 (MB), peak = 1364.77 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.80 (MB), peak = 1364.77 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9 (skipped).
#Total number of routable nets = 28.
#Total number of nets in the design = 37.
#
#28 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              28  
#-----------------------------
#        Total              28  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              28  
#-----------------------------
#        Total              28  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 598 um.
#Total half perimeter of net bounding box = 708 um.
#Total wire length on LAYER Metal1 = 17 um.
#Total wire length on LAYER Metal2 = 294 um.
#Total wire length on LAYER Metal3 = 278 um.
#Total wire length on LAYER Metal4 = 8 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total number of vias = 134
#Up-Via Summary (total 134):
#           
#-----------------------
# Metal1             87
# Metal2             43
# Metal3              2
# Metal4              2
#-----------------------
#                   134 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.92 (MB)
#Total memory = 1302.94 (MB)
#Peak memory = 1364.77 (MB)
#
#Finished global routing on Thu Jan 22 17:25:07 2026
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1303.11 (MB), peak = 1364.77 (MB)
#Start Track Assignment.
#Done with 28 horizontal wires in 1 hboxes and 31 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        14.79 	  0.00%  	  0.00% 	  0.00%
# Metal2       304.09 	  0.00%  	  0.00% 	  0.00%
# Metal3       267.42 	  0.00%  	  0.00% 	  0.00%
# Metal4        12.61 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         598.90  	  0.00% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 584 um.
#Total half perimeter of net bounding box = 708 um.
#Total wire length on LAYER Metal1 = 14 um.
#Total wire length on LAYER Metal2 = 297 um.
#Total wire length on LAYER Metal3 = 260 um.
#Total wire length on LAYER Metal4 = 12 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total number of vias = 134
#Up-Via Summary (total 134):
#           
#-----------------------
# Metal1             87
# Metal2             43
# Metal3              2
# Metal4              2
#-----------------------
#                   134 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1303.48 (MB), peak = 1364.77 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.66 (MB)
#Total memory = 1303.48 (MB)
#Peak memory = 1364.77 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.99 (MB), peak = 1364.77 (MB)
#Complete Detail Routing.
#Total wire length = 740 um.
#Total half perimeter of net bounding box = 708 um.
#Total wire length on LAYER Metal1 = 70 um.
#Total wire length on LAYER Metal2 = 376 um.
#Total wire length on LAYER Metal3 = 255 um.
#Total wire length on LAYER Metal4 = 36 um.
#Total wire length on LAYER Metal5 = 3 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total number of vias = 135
#Up-Via Summary (total 135):
#           
#-----------------------
# Metal1             86
# Metal2             45
# Metal3              2
# Metal4              2
#-----------------------
#                   135 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.52 (MB)
#Total memory = 1309.01 (MB)
#Peak memory = 1364.77 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1309.30 (MB), peak = 1364.77 (MB)
#
#Total wire length = 740 um.
#Total half perimeter of net bounding box = 708 um.
#Total wire length on LAYER Metal1 = 70 um.
#Total wire length on LAYER Metal2 = 376 um.
#Total wire length on LAYER Metal3 = 255 um.
#Total wire length on LAYER Metal4 = 36 um.
#Total wire length on LAYER Metal5 = 3 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total number of vias = 135
#Up-Via Summary (total 135):
#           
#-----------------------
# Metal1             86
# Metal2             45
# Metal3              2
# Metal4              2
#-----------------------
#                   135 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 740 um.
#Total half perimeter of net bounding box = 708 um.
#Total wire length on LAYER Metal1 = 70 um.
#Total wire length on LAYER Metal2 = 376 um.
#Total wire length on LAYER Metal3 = 255 um.
#Total wire length on LAYER Metal4 = 36 um.
#Total wire length on LAYER Metal5 = 3 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total number of vias = 135
#Up-Via Summary (total 135):
#           
#-----------------------
# Metal1             86
# Metal2             45
# Metal3              2
# Metal4              2
#-----------------------
#                   135 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#97.67% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.93 (MB), peak = 1364.77 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 740 um.
#Total half perimeter of net bounding box = 708 um.
#Total wire length on LAYER Metal1 = 70 um.
#Total wire length on LAYER Metal2 = 376 um.
#Total wire length on LAYER Metal3 = 255 um.
#Total wire length on LAYER Metal4 = 36 um.
#Total wire length on LAYER Metal5 = 3 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total number of vias = 135
#Total number of multi-cut vias = 113 ( 83.7%)
#Total number of single cut vias = 22 ( 16.3%)
#Up-Via Summary (total 135):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            21 ( 24.4%)        65 ( 75.6%)         86
# Metal2             1 (  2.2%)        44 ( 97.8%)         45
# Metal3             0 (  0.0%)         2 (100.0%)          2
# Metal4             0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   22 ( 16.3%)       113 ( 83.7%)        135 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.56 (MB), peak = 1364.77 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Jan 22 17:25:07 2026
#
#
#Start Post Route Wire Spread.
#Done with 7 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 744 um.
#Total half perimeter of net bounding box = 708 um.
#Total wire length on LAYER Metal1 = 73 um.
#Total wire length on LAYER Metal2 = 376 um.
#Total wire length on LAYER Metal3 = 256 um.
#Total wire length on LAYER Metal4 = 36 um.
#Total wire length on LAYER Metal5 = 3 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total number of vias = 135
#Total number of multi-cut vias = 113 ( 83.7%)
#Total number of single cut vias = 22 ( 16.3%)
#Up-Via Summary (total 135):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            21 ( 24.4%)        65 ( 75.6%)         86
# Metal2             1 (  2.2%)        44 ( 97.8%)         45
# Metal3             0 (  0.0%)         2 (100.0%)          2
# Metal4             0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   22 ( 16.3%)       113 ( 83.7%)        135 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.63 (MB), peak = 1364.77 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.63 (MB), peak = 1364.77 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 744 um.
#Total half perimeter of net bounding box = 708 um.
#Total wire length on LAYER Metal1 = 73 um.
#Total wire length on LAYER Metal2 = 376 um.
#Total wire length on LAYER Metal3 = 256 um.
#Total wire length on LAYER Metal4 = 36 um.
#Total wire length on LAYER Metal5 = 3 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total number of vias = 135
#Total number of multi-cut vias = 113 ( 83.7%)
#Total number of single cut vias = 22 ( 16.3%)
#Up-Via Summary (total 135):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            21 ( 24.4%)        65 ( 75.6%)         86
# Metal2             1 (  2.2%)        44 ( 97.8%)         45
# Metal3             0 (  0.0%)         2 (100.0%)          2
# Metal4             0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                   22 ( 16.3%)       113 ( 83.7%)        135 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.15 (MB)
#Total memory = 1308.63 (MB)
#Peak memory = 1364.77 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = -31.66 (MB)
#Total memory = 1305.78 (MB)
#Peak memory = 1364.77 (MB)
#Number of warnings = 1
#Total number of warnings = 35
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 22 17:25:07 2026
#
% End globalDetailRoute (date=01/22 17:25:07, total cpu=0:00:00.8, real=0:00:01.0, peak res=1337.3M, current mem=1305.9M)
#Default setup view is reset to fast_view.
#Default setup view is reset to fast_view.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1300.39 (MB), peak = 1364.77 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
ERROR     IMPEXT-2827          6  Found NONDEFAULT RULE for layer %d havin...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
*** Message Summary: 2 warning(s), 6 error(s)

% End routeDesign (date=01/22 17:25:07, total cpu=0:00:00.9, real=0:00:02.0, peak res=1337.3M, current mem=1300.4M)
<CMD> check_timing 
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2099.22 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'counter' of instances=23 and nets=37 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 1 having wire width (240), which is less than the minimum wire width (460)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 2 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 3 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 4 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 5 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 6 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2099.219M)
Start delay calculation (fullDC) (1 T). (MEM=2101.23)
Total number of fetched objects 34
Total number of fetched objects 34
Total number of fetched objects 34
End delay calculation. (MEM=2203.2 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2166.58 CPU=0:00:00.1 REAL=0:00:00.0)
     +-----------------------------------------------------------+ 
     |                   TIMING CHECK SUMMARY                    | 
     |-----------------------------------------------------------| 
     |       Warning        |   Warning Description   |  Number  | 
     |                      |                         |    of    | 
     |                      |                         | Warnings | 
     |----------------------+-------------------------+----------| 
     | ideal_clock_waveform | Clock waveform is ideal |        3 | 
     | no_drive             | No drive assertion      |        6 | 
     +-----------------------------------------------------------+ 
<CMD> check_timing -verbose 
     +-----------------------------------------------------------+ 
     |                   TIMING CHECK SUMMARY                    | 
     |-----------------------------------------------------------| 
     |       Warning        |   Warning Description   |  Number  | 
     |                      |                         |    of    | 
     |                      |                         | Warnings | 
     |----------------------+-------------------------+----------| 
     | ideal_clock_waveform | Clock waveform is ideal |        3 | 
     | no_drive             | No drive assertion      |        6 | 
     +-----------------------------------------------------------+ 
     +----------------------------------------+ 
     |          TIMING CHECK DETAIL           | 
     |----------------------------------------| 
     |  Pin  |      Warning       |   View    | 
     |-------+--------------------+-----------| 
     | reset | No drive assertion | fast_view | 
     |  clk  | No drive assertion | fast_view | 
     | reset | No drive assertion | slow_view | 
     |  clk  | No drive assertion | slow_view | 
     | reset | No drive assertion |  typ_view | 
     |  clk  | No drive assertion |  typ_view | 
     +----------------------------------------+ 
     +----------------------+ 
     |  TIMING CHECK IDEAL  | 
     |        CLOCKS        | 
     |----------------------| 
     |  Clock   |   View    | 
     | Waveform |           | 
     |----------+-----------| 
     |   clk    | slow_view | 
     |   clk    | fast_view | 
     |   clk    |  typ_view | 
     +----------------------+ 
All 34 nets 100 terms of cell counter are properly connected
<CMD> saveDesign DBS_M/route.enc
% Begin save design ... (date=01/22 17:25:55, mem=1347.0M)
% Begin Save ccopt configuration ... (date=01/22 17:25:55, mem=1347.0M)
% End Save ccopt configuration ... (date=01/22 17:25:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.4M, current mem=1347.4M)
% Begin Save netlist data ... (date=01/22 17:25:55, mem=1347.4M)
Writing Binary DB to DBS_M/route.enc.dat/counter.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/22 17:25:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.4M, current mem=1347.4M)
Saving symbol-table file ...
Saving congestion map file DBS_M/route.enc.dat/counter.route.congmap.gz ...
% Begin Save AAE data ... (date=01/22 17:25:55, mem=1347.4M)
Saving AAE Data ...
% End Save AAE data ... (date=01/22 17:25:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.4M, current mem=1347.4M)
Saving preference file DBS_M/route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/22 17:25:55, mem=1347.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/22 17:25:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.8M, current mem=1347.8M)
Saving PG file DBS_M/route.enc.dat/counter.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Jan 22 17:25:55 2026)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2133.1M) ***
Saving Drc markers ...
... 14 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=01/22 17:25:56, mem=1347.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
fast_view
% End Save placement data ... (date=01/22 17:25:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.8M, current mem=1347.8M)
% Begin Save routing data ... (date=01/22 17:25:56, mem=1347.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2133.1M) ***
% End Save routing data ... (date=01/22 17:25:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.9M, current mem=1347.9M)
Saving property file DBS_M/route.enc.dat/counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2136.1M) ***
#Saving pin access data to file DBS_M/route.enc.dat/counter.apa ...
#
% Begin Save power constraints data ... (date=01/22 17:25:56, mem=1348.0M)
% End Save power constraints data ... (date=01/22 17:25:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1348.0M, current mem=1348.0M)
default_rc_corner rc_corner
Generated self-contained design route.enc.dat
% End save design ... (date=01/22 17:25:56, total cpu=0:00:00.5, real=0:00:01.0, peak res=1378.6M, current mem=1348.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> setExtractRCMode -effortLevel medium
<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
*** timeDesign #3 [begin] : totSession cpu/real = 0:05:18.2/0:39:46.8 (0.1), mem = 2123.7M
 Reset EOS DB
Ignoring AAE DB Resetting ...
default_rc_corner has no qx tech file defined
TQuantus tech file check fail. Exit TQuantus.
*** timeDesign #3 [finish] : cpu/real = 0:00:00.0/0:00:00.1 (0.1), totSession cpu/real = 0:05:18.2/0:39:46.9 (0.1), mem = 2123.7M

<CMD> timeDesign -postRoute -hold
*** timeDesign #4 [begin] : totSession cpu/real = 0:05:18.3/0:39:46.9 (0.1), mem = 2123.7M
 Reset EOS DB
Ignoring AAE DB Resetting ...
default_rc_corner has no qx tech file defined
TQuantus tech file check fail. Exit TQuantus.
*** timeDesign #4 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.5), totSession cpu/real = 0:05:18.3/0:39:46.9 (0.1), mem = 2123.7M

<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1294.8M, totSessionCpu=0:05:18 **
*** optDesign #1 [begin] : totSession cpu/real = 0:05:18.3/0:39:47.0 (0.1), mem = 2103.7M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:18.3/0:39:47.0 (0.1), mem = 2103.7M
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                    false
setNanoRouteMode -grouteExpTdStdDelay                            52.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign   false
setExtractRCMode -basic                                          true
setExtractRCMode -coupled                                        true
setExtractRCMode -effortLevel                                    medium
setExtractRCMode -engine                                         postRoute
setExtractRCMode -extended                                       false
setDelayCalMode -enable_high_fanout                              true
setDelayCalMode -engine                                          aae
setDelayCalMode -ignoreNetLoad                                   false
setDelayCalMode -SIAware                                         true
setDelayCalMode -socv_accuracy_mode                              low
setOptMode -activeHoldViews                                      { fast_view slow_view typ_view }
setOptMode -activeSetupViews                                     { fast_view slow_view typ_view }
setOptMode -autoSetupViews                                       { fast_view}
setOptMode -autoTDGRSetupViews                                   { fast_view}
setOptMode -drcMargin                                            0
setOptMode -fixDrc                                               true
setOptMode -optimizeFF                                           true
setOptMode -placementSetupViews                                  { fast_view  }
setOptMode -setupTargetSlack                                     0
setSIMode -separate_delta_delay_on_data                          true
setPlaceMode -autoEnableFGCUnder10nm                             false
setPlaceMode -autoEnableFGCUnder16nm                             false
setPlaceMode -clusterFix                                         true
setPlaceMode -exp_gigaplace_padding_adjustments_for_adv_nodes    true
setPlaceMode -expAdvPinAccess                                    false
setPlaceMode -expAutoPinAccessLayer                              false
setPlaceMode -expPaddingMinPadRatio                              1.1
setPlaceMode -expTrimOptBeforeTDGP                               false
setPlaceMode -ignoreLowEffortPathGroups                          false
setPlaceMode -IOSlackAdjust                                      false
setPlaceMode -ipReuseSKPTG                                       true
setPlaceMode -ipTimingEffortLow                                  false
setPlaceMode -NMPfixAreaCalcBug                                  1
setPlaceMode -place_detail_color_aware_legal                     false
setPlaceMode -place_detail_drc_check_short_only                  true
setPlaceMode -place_global_exp_adjust_low_bound                  -8
setPlaceMode -place_global_exp_skp_adjust_scale_mode             2
setPlaceMode -place_global_exp_skp_adjust_scale_start_iteration  0
setPlaceMode -place_global_exp_skp_adjust_scale_threshold_down   -80
setPlaceMode -place_global_exp_skp_adjust_scale_threshold_up     0
setPlaceMode -resetCombineRFLevel                                1000
setPlaceMode -RTCSpread                                          false
setPlaceMode -tdgp0DelayModeFix                                  true
setPlaceMode -tdgp_all_view_vsm                                  false
setPlaceMode -tdgp_basic_pg                                      true
setPlaceMode -tdgp_repeat_start_level                            0
setPlaceMode -tdgpForceSimplified                                true
setPlaceMode -tdgpInitIgnoreNetLoad                              false
setPlaceMode -tdgpPack                                           true
setPlaceMode -tdgpPackEndPoints                                  true
setPlaceMode -tdgpParallelArcMergeFix                            true
setPlaceMode -tdgpRealSlackByFastProp                            true
setPlaceMode -tdgpRestartFromSensPrecond                         false
setPlaceMode -tdgpScaleUp                                        31
setPlaceMode -tdgpSetEndPtSlew                                   false
setPlaceMode -tdgpShiftMode                                      2
setPlaceMode -tdgpSinglePinFixedNetWeight                        1.5
setPlaceMode -tdgpSlackKeepTop                                   0
setPlaceMode -tdgpSlackMarginCTEAdjust                           true
setPlaceMode -tdgpSlackMarginKeepPositiveSoftPhaseSlack          true
setPlaceMode -tdgpSlackMarginMode                                1
setPlaceMode -tdgpSlackMarginPercentage                          1
setPlaceMode -tdgpSlackMarginPreserve                            false
setPlaceMode -tdgpSlackMarginScaleAdjustPower                    0.5
setPlaceMode -tdgpViewPruning                                    true
setPlaceMode -timingDriven                                       true
setPlaceMode -trimView                                           allViews
setPlaceMode -usePreconditioning                                 true
setPlaceMode -VHFThreshold                                       2147483647
setAnalysisMode -analysisType                                    onChipVariation
setAnalysisMode -checkType                                       setup
setAnalysisMode -clkSrcPath                                      true
setAnalysisMode -clockPropagation                                sdcControl
setAnalysisMode -cppr                                            both
setAnalysisMode -skew                                            true
setAnalysisMode -usefulSkew                                      true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1323.7M, totSessionCpu=0:05:19 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2135.5M, init mem=2135.5M)
*info: Placed = 23            
*info: Unplaced = 0           
Placement Density:69.35%(858/1237)
Placement Density (including fixed std cells):69.35%(858/1237)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2135.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.2/0:00:02.1 (0.6), totSession cpu/real = 0:05:19.4/0:39:49.0 (0.1), mem = 2135.5M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
default_rc_corner has no qx tech file defined
TQuantus tech file check fail. Exit TQuantus.
**ERROR: (LS_PLACEOPT::runCurrentState): Internal failure executing '::LS_PLACEOPT::PR:doExtrInit' **ERROR: (IMPOPT-460):	optDesign command aborted.

 ReSet Options after AAE Based Opt flow 
**ERROR: **ERROR: (IMPOPT-460):	optDesign command aborted.

*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:01.2/0:00:02.2 (0.5), totSession cpu/real = 0:05:19.5/0:39:49.2 (0.1), mem = 2135.5M
0
<CMD> saveDesign DBS_M/postroute.enc
% Begin save design ... (date=01/22 17:26:10, mem=1318.8M)
% Begin Save ccopt configuration ... (date=01/22 17:26:10, mem=1318.8M)
% End Save ccopt configuration ... (date=01/22 17:26:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.0M, current mem=1319.0M)
% Begin Save netlist data ... (date=01/22 17:26:10, mem=1319.0M)
Writing Binary DB to DBS_M/postroute.enc.dat/counter.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/22 17:26:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=1319.1M, current mem=1319.1M)
Saving symbol-table file ...
Saving congestion map file DBS_M/postroute.enc.dat/counter.route.congmap.gz ...
% Begin Save AAE data ... (date=01/22 17:26:11, mem=1319.1M)
Saving AAE Data ...
% End Save AAE data ... (date=01/22 17:26:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.1M, current mem=1319.1M)
Saving preference file DBS_M/postroute.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/22 17:26:11, mem=1319.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/22 17:26:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.2M, current mem=1319.2M)
Saving PG file DBS_M/postroute.enc.dat/counter.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Jan 22 17:26:11 2026)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2129.0M) ***
Saving Drc markers ...
... 14 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=01/22 17:26:11, mem=1319.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
fast_view
% End Save placement data ... (date=01/22 17:26:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.2M, current mem=1319.2M)
% Begin Save routing data ... (date=01/22 17:26:11, mem=1319.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2129.0M) ***
% End Save routing data ... (date=01/22 17:26:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.2M, current mem=1319.2M)
Saving property file DBS_M/postroute.enc.dat/counter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2132.0M) ***
#Saving pin access data to file DBS_M/postroute.enc.dat/counter.apa ...
#
% Begin Save power constraints data ... (date=01/22 17:26:12, mem=1319.4M)
% End Save power constraints data ... (date=01/22 17:26:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.4M, current mem=1319.4M)
default_rc_corner rc_corner
Generated self-contained design postroute.enc.dat
% End save design ... (date=01/22 17:26:12, total cpu=0:00:00.5, real=0:00:02.0, peak res=1319.7M, current mem=1319.7M)
*** Message Summary: 0 warning(s), 0 error(s)

 *** Starting Verify Geometry (MEM: 2133.1) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.0  MEM: 316.5M)

<CMD> verifyConnectivity -type all -report counter.conn.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Jan 22 17:26:40 2026

Design Name: counter
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (62.0400, 50.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Jan 22 17:26:40 2026
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyProcessAntenna -report counter.antenna.rpt

******* START VERIFY ANTENNA ********
Report File: counter.antenna.rpt
LEF Macro File: counter.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> rcOut -spef counter_final.spef
**ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
Type 'man IMPDC-495' for more detail.

<CMD> rcOut -spef counter_final.spef -rc_corner rc_worst
**ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
Type 'man IMPDC-495' for more detail.

<CMD> saveNetlist counter_postRoute_physical.v
Writing Netlist "counter_postRoute_physical.v" ...
<CMD> write_lef_abstract counter.lef
<CMD> defOut counter_post_route.def
Writing DEF file 'counter_post_route.def', current time is Thu Jan 22 17:29:01 2026 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'counter_post_route.def' is written, current time is Thu Jan 22 17:29:02 2026 ...
<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
AAE_INFO: resetNetProps viewIdx 2 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
default_rc_corner has no qx tech file defined
TQuantus tech file check fail. Exit TQuantus.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2447.58)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 34
AAE_INFO-618: Total number of nets in the design is 37,  91.9 percent of the nets selected for SI analysis
Total number of fetched objects 34
AAE_INFO-618: Total number of nets in the design is 37,  91.9 percent of the nets selected for SI analysis
Total number of fetched objects 34
AAE_INFO-618: Total number of nets in the design is 37,  91.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2455.75 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2455.75 CPU=0:00:00.2 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2463.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2463.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2168.15)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View fast_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 34
AAE_INFO-618: Total number of nets in the design is 37,  5.4 percent of the nets selected for SI analysis
Glitch Analysis: View slow_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 34
AAE_INFO-618: Total number of nets in the design is 37,  5.4 percent of the nets selected for SI analysis
Glitch Analysis: View typ_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typ_view -- Total Number of Nets Analyzed = 34. 
Total number of fetched objects 34
AAE_INFO-618: Total number of nets in the design is 37,  5.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2217.36 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2217.36 CPU=0:00:00.0 REAL=0:00:00.0)
Path 1: MET Latch Borrowed Time Check with Pin RC_CG_HIER_INST1/enl_reg/GN 
Endpoint:   RC_CG_HIER_INST1/enl_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: count_reg[0]/Q             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: fast_view
Other End Arrival Time          1.000
+ Time Borrowed                 0.000
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
= Required Time                 1.000
- Arrival Time                  0.402
= Slack Time                    0.598
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                            |             |         |       |  Time   |   Time   | 
     |----------------------------+-------------+---------+-------+---------+----------| 
     | count_reg[0]               | CK ^        |         |       |   0.000 |    0.598 | 
     | count_reg[0]               | CK ^ -> Q ^ | DFFRX1  | 0.331 |   0.331 |    0.929 | 
     | RC_CG_HIER_INST1/g18__5107 | A ^ -> Y ^  | OR2X2   | 0.071 |   0.402 |    1.000 | 
     | RC_CG_HIER_INST1/enl_reg   | D ^         | TLATNX1 | 0.000 |   0.402 |    1.000 | 
     +---------------------------------------------------------------------------------+ 

<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
AAE_INFO: resetNetProps viewIdx 2 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
default_rc_corner has no qx tech file defined
TQuantus tech file check fail. Exit TQuantus.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2217.36)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 34
AAE_INFO-618: Total number of nets in the design is 37,  91.9 percent of the nets selected for SI analysis
Total number of fetched objects 34
AAE_INFO-618: Total number of nets in the design is 37,  91.9 percent of the nets selected for SI analysis
Total number of fetched objects 34
AAE_INFO-618: Total number of nets in the design is 37,  91.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2226.41 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2226.41 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2228.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2228.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2186.41)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View fast_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 34
AAE_INFO-618: Total number of nets in the design is 37,  5.4 percent of the nets selected for SI analysis
Glitch Analysis: View slow_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 34
AAE_INFO-618: Total number of nets in the design is 37,  5.4 percent of the nets selected for SI analysis
Glitch Analysis: View typ_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typ_view -- Total Number of Nets Analyzed = 34. 
Total number of fetched objects 34
AAE_INFO-618: Total number of nets in the design is 37,  5.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2241.15 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2241.15 CPU=0:00:00.0 REAL=0:00:00.0)
Path 1: MET Latch Borrowed Time Check with Pin RC_CG_HIER_INST1/enl_reg/GN 
Endpoint:   RC_CG_HIER_INST1/enl_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: count_reg[0]/Q             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: fast_view
Other End Arrival Time          1.000
+ Time Borrowed                 0.000
+ Phase Shift                   0.000
+ CPPR Adjustment               0.000
= Required Time                 1.000
- Arrival Time                  0.402
= Slack Time                    0.598
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                            |             |         |       |  Time   |   Time   | 
     |----------------------------+-------------+---------+-------+---------+----------| 
     | count_reg[0]               | CK ^        |         |       |   0.000 |    0.598 | 
     | count_reg[0]               | CK ^ -> Q ^ | DFFRX1  | 0.331 |   0.331 |    0.929 | 
     | RC_CG_HIER_INST1/g18__5107 | A ^ -> Y ^  | OR2X2   | 0.071 |   0.402 |    1.000 | 
     | RC_CG_HIER_INST1/enl_reg   | D ^         | TLATNX1 | 0.000 |   0.402 |    1.000 | 
     +---------------------------------------------------------------------------------+ 

<CMD> report_noise
Output report file name prefix is (null) 
**WARN: (IMPESI-2121):	SI delay analysis results are not saved for reporting.  To save and report SI delay results, use 'set_si_mode -separate_delta_delay_on_data true' and enable only delay reporting with 'set_si_mode -enable_delay_report true'.
<CMD> zoomBox 4.66400 3.96300 53.97050 48.10300
<CMD> zoomBox 7.69700 7.59900 49.60750 45.11800
<CMD> zoomBox 12.46650 13.31600 42.74700 40.42350
<CMD> zoomBox 14.32900 15.54850 40.06750 38.59000
<CMD> zoomBox 15.91200 17.44600 37.79000 37.03150
<CMD> zoomBox 14.33850 15.54300 40.07750 38.58500
<CMD> zoomBox 12.48700 13.30400 42.76850 40.41250
<CMD> zoomBox 10.30900 10.67000 45.93450 42.56250
<CMD> zoomBox 4.73300 3.92550 54.04200 48.06750
<CMD> zoomBox -7.89250 -11.34550 72.39900 60.53250
<CMD> fit
<CMD> zoomBox -3.02950 4.94550 3.13750 1.31000
<CMD> fit
<CMD> zoomBox 61.62850 4.23150 63.77100 1.95950
<CMD> fit
<CMD> zoomBox 60.78500 48.57050 65.00450 46.29850
<CMD> fit
<CMD> gui_select -rect {2.35850 51.55650 6.57800 49.93400}
<CMD> zoomBox 2.35850 51.49200 6.77300 49.09000
<CMD> deselectAll
<CMD> fit
<CMD> selectWire 3.4900 35.9800 3.7700 50.2600 2 clk
<CMD> deselectAll

*** Memory Usage v#1 (Current mem = 2271.277M, initial mem = 476.027M) ***
*** Message Summary: 1122 warning(s), 45 error(s)

--- Ending "Innovus" (totcpu=0:06:08, real=0:47:18, mem=2271.3M) ---
