###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Fri Mar 31 14:51:54 2023
#  Design:            miniMIPS_chip
#  Command:           time_design -post_route
###############################################################
Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.772 (P)          0.936 (P)
          Arrival:=          5.772              0.009
 
    Time Borrowed:+          1.411
    Required Time:=          7.184
     Launch Clock:-          0.009
        Data Path:-          7.175
            Slack:=          0.000
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                           -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q      -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q   -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                           -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                          -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                     -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                     -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                     -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                          -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                     -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                     -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                     -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                     -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                     -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                     -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                     -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                     -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                     -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                     -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                     -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                     -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                     -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                       -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                 -      A->Q    R     EN2X1           1  0.512   0.172    4.923  
  minimips_core_instance/U6_renvoi_n_3257                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                 -      A->Q    R     AND6X1          3  0.169   0.295    5.218  
  minimips_core_instance/U6_renvoi_n_3223                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                 -      AN->Q   R     NO2I1X1        35  0.287   1.160    6.378  
  minimips_core_instance/U6_renvoi_n_961                   -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                 -      A->Q    F     NO2X1           1  2.064   0.053    6.431  
  minimips_core_instance/U6_renvoi_n_3213                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q    R     AN21X1          1  0.354   0.155    6.586  
  minimips_core_instance/U6_renvoi_n_3208                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q    R     OR3X1           4  0.156   0.237    6.823  
  minimips_core_instance/alea                              -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g2732/Q                           -      B->Q    F     NO2I1X1         2  0.220   0.072    6.895  
  minimips_core_instance/n_147                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g2681/Q                           -      A->Q    F     OR2X1           1  0.082   0.147    7.042  
  minimips_core_instance/U2_ei_n_1260                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q    F     OR2X1           1  0.058   0.142    7.184  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    7.184  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.373    5.373  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.097   0.167    5.539  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.157   0.233    5.772  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1         60  0.262   0.036    5.772  
#-------------------------------------------------------------------------------------------------------------------------
Path 2: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.773 (P)          0.936 (P)
          Arrival:=          5.773              0.009
 
    Time Borrowed:+          1.469
    Required Time:=          7.242
     Launch Clock:-          0.009
        Data Path:-          7.233
            Slack:=          0.000
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                           -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q      -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q   -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                           -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                          -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                     -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                     -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                     -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                          -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                     -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                     -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                     -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                     -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                     -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                     -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                     -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                     -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                     -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                     -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                     -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                     -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                     -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                       -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                 -      A->Q    R     EN2X1           1  0.512   0.172    4.923  
  minimips_core_instance/U6_renvoi_n_3257                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                 -      A->Q    R     AND6X1          3  0.169   0.295    5.218  
  minimips_core_instance/U6_renvoi_n_3223                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                 -      AN->Q   R     NO2I1X1        35  0.287   1.160    6.378  
  minimips_core_instance/U6_renvoi_n_961                   -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                 -      A->Q    F     NO2X1           1  2.064   0.053    6.431  
  minimips_core_instance/U6_renvoi_n_3213                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q    R     AN21X1          1  0.354   0.155    6.586  
  minimips_core_instance/U6_renvoi_n_3208                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q    R     OR3X1           4  0.156   0.237    6.822  
  minimips_core_instance/alea                              -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g2731/Q                           -      C->Q    F     AN21X1          1  0.220   0.052    6.874  
  minimips_core_instance/n_145                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2680/Q                           -      C->Q    F     AO31X1          1  0.241   0.218    7.092  
  minimips_core_instance/U2_ei_n_1262                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q    F     OR2X1           1  0.086   0.149    7.242  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    7.242  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.373    5.373  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.097   0.167    5.539  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.157   0.233    5.773  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1         60  0.262   0.037    5.773  
#-------------------------------------------------------------------------------------------------------------------------
Path 3: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.773 (P)          0.936 (P)
          Arrival:=          5.773              0.009
 
    Time Borrowed:+          1.665
    Required Time:=          7.438
     Launch Clock:-          0.009
        Data Path:-          7.429
            Slack:=          0.000
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                           -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q      -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q   -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                           -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                          -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                     -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                     -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                     -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                          -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                     -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                     -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                     -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                     -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                     -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                     -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                     -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                     -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                     -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                     -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                     -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                     -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                     -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                       -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                 -      A->Q    R     EN2X1           1  0.512   0.172    4.923  
  minimips_core_instance/U6_renvoi_n_3257                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                 -      A->Q    R     AND6X1          3  0.169   0.295    5.218  
  minimips_core_instance/U6_renvoi_n_3223                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                 -      AN->Q   R     NO2I1X1        35  0.287   1.160    6.378  
  minimips_core_instance/U6_renvoi_n_961                   -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                 -      A->Q    F     NO2X1           1  2.064   0.053    6.431  
  minimips_core_instance/U6_renvoi_n_3213                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q    R     AN21X1          1  0.354   0.155    6.586  
  minimips_core_instance/U6_renvoi_n_3208                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q    R     OR3X1           4  0.156   0.237    6.823  
  minimips_core_instance/alea                              -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g2732/Q                           -      B->Q    F     NO2I1X1         2  0.220   0.072    6.895  
  minimips_core_instance/n_147                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g2678/Q                           -      B->Q    F     AO221X0         1  0.082   0.383    7.278  
  minimips_core_instance/U1_pf_n_936                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q    F     OR2X1           1  0.137   0.160    7.438  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    7.438  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.373    5.373  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.097   0.167    5.539  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.157   0.234    5.773  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1         60  0.262   0.037    5.773  
#-------------------------------------------------------------------------------------------------------------------------
Path 4: MET (1.016 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[5]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.923 (P)          0.881 (P)
          Arrival:=         10.923             -0.046
 
            Setup:-          0.131
    Required Time:=         10.792
     Launch Clock:-         -0.046
        Data Path:-          9.823
            Slack:=          1.016
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                     -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                                 -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                       -      A->Q    R     AND2X4          2  0.097   0.152   -0.262  
  minimips_core_instance/CTS_308                                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q                     -      A->Q    R     BUX12          88  0.149   0.215   -0.046  
  minimips_core_instance/CTS_306                                            -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[5]/Q                              -      C->Q    F     DFRQX1          1  0.283   0.282    0.236  
  minimips_core_instance/U3_di_n_19440                                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC256_U3_di_n_19440/Q                          -      A->Q    F     BUX2           61  0.098   0.699    0.935  
  minimips_core_instance/FE_OFN256_U3_di_n_19440                            -      -       -     (net)          61      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTC42_U3_di_n_19440/Q  -      A->Q    R     INX1            7  1.111   0.325    1.260  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTN42_U3_di_n_19440    -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37965/Q                   -      A->Q    F     NA2X1           1  0.349   0.059    1.320  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_166                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37915/Q                   -      A->Q    R     NA2X1           4  0.134   0.229    1.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_115                      -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC174_n_115/Q          -      A->Q    F     INX2           31  0.351   0.352    1.901  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN174_n_115            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37287/Q                   -      A->Q    R     NO2X1           1  0.480   0.274    2.175  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_782                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S            -      A->S    R     FAX1            1  0.377   0.432    2.607  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S            -      CI->S   R     FAX1            2  0.159   0.330    2.937  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q                   -      A->Q    R     AND2X1          2  0.105   0.123    3.060  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q                   -      B->Q    F     NO2X1           1  0.101   0.085    3.145  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO                  -      CI->CO  F     FAX2            2  0.098   0.217    3.362  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q                   -      A->Q    R     NO2X2           1  0.087   0.065    3.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q                   -      A->Q    F     NO2X2           1  0.087   0.052    3.479  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO                  -      CI->CO  F     FAX2            1  0.071   0.217    3.696  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO                  -      CI->CO  F     FAX2            1  0.092   0.223    3.919  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO                  -      CI->CO  F     FAX2            1  0.095   0.220    4.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO                  -      CI->CO  F     FAX2            1  0.091   0.226    4.365  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO                  -      CI->CO  F     FAX2            2  0.098   0.214    4.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q                   -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.698  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q                   -      A->Q    R     NA2X2           2  0.056   0.069    4.767  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q                   -      A->Q    F     NA2X2           1  0.108   0.042    4.809  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q                   -      A->Q    R     NA2X2           2  0.053   0.067    4.876  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q                   -      A->Q    F     NA2X2           1  0.106   0.054    4.930  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q                   -      A->Q    R     NA2X4           2  0.068   0.062    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q                   -      A->Q    F     NA2X4           1  0.102   0.041    5.033  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    5.091  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q                   -      A->Q    R     NA2X4           2  0.060   0.059    5.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q                   -      A->Q    F     NA2X4           1  0.097   0.041    5.231  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q                   -      A->Q    R     NA2X4           2  0.061   0.059    5.290  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.331  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.393  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q                   -      A->Q    F     NA2X4           1  0.100   0.043    5.436  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q                   -      A->Q    R     NA2X4           2  0.064   0.061    5.497  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    5.538  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q                   -      A->Q    F     NA2X4           1  0.099   0.042    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q                   -      A->Q    R     NA2X4           2  0.063   0.061    5.702  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.743  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    5.803  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q                   -      A->Q    R     NA2X4           2  0.062   0.061    5.905  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    5.946  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    6.006  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q                   -      A->Q    F     NA2X4           1  0.100   0.042    6.048  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.107  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q                   -      A->Q    F     NA2X4           1  0.097   0.042    6.148  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    6.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q                   -      A->Q    R     NA2X4           2  0.050   0.077    6.326  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q                   -      A->Q    F     NA2X4           1  0.132   0.044    6.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q                   -      A->Q    R     NA2X4           2  0.061   0.060    6.430  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q                   -      A->Q    F     NA2X4           1  0.107   0.041    6.472  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q                   -      A->Q    R     NA2X4           2  0.060   0.064    6.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q                   -      A->Q    F     NA2X4           1  0.105   0.041    6.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    6.637  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q                   -      A->Q    F     NA2X4           1  0.101   0.042    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.777  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.835  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q                   -      A->Q    F     NA2X4           1  0.096   0.040    6.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.933  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.974  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.032  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.131  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q                   -      A->Q    R     NA2X4           2  0.059   0.068    7.240  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q                   -      A->Q    F     NA2X4           1  0.119   0.043    7.283  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q                   -      A->Q    R     NA2X4           2  0.061   0.069    7.352  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q                   -      A->Q    F     NA2X4           1  0.118   0.043    7.395  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q                   -      A->Q    R     NA2X4           2  0.062   0.060    7.454  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    7.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q                   -      A->Q    R     NA2X4           2  0.061   0.051    7.547  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q                   -      A->Q    F     NA2X2           1  0.087   0.052    7.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q                   -      A->Q    R     NA2X4           2  0.070   0.062    7.661  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q                   -      A->Q    F     NA2X2           1  0.099   0.055    7.716  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q                   -      A->Q    R     NA2X4           2  0.072   0.059    7.774  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q                   -      A->Q    F     NA2X2           1  0.097   0.052    7.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q                   -      A->Q    R     NA2X4           2  0.069   0.059    7.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q                   -      A->Q    F     NA2X2           1  0.096   0.054    7.940  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q                   -      A->Q    R     NA2X4           2  0.072   0.057    7.997  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q                   -      A->Q    F     NA2X2           1  0.090   0.042    8.039  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q                   -      A->Q    R     NA2X2           2  0.057   0.069    8.108  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q                   -      A->Q    F     NA2X2           1  0.112   0.056    8.164  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q                   -      A->Q    R     NA2X4           2  0.069   0.055    8.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q                   -      A->Q    R     NA2X4           2  0.069   0.054    8.323  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q                   -      A->Q    R     NA2X4           2  0.066   0.054    8.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.477  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q                   -      A->Q    R     NA2X4           2  0.067   0.054    8.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q                   -      A->Q    F     NA2X2           1  0.088   0.050    8.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q                   -      A->Q    R     NA2X4           2  0.066   0.053    8.634  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q                   -      A->Q    F     NA2X1           1  0.086   0.054    8.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q                   -      A->Q    R     NA2X2           2  0.069   0.071    8.759  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q                   -      A->Q    F     NA2X2           1  0.112   0.043    8.802  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q                   -      A->Q    R     NA2X2           2  0.058   0.069    8.871  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q                   -      A->Q    F     NA2X2           1  0.112   0.043    8.914  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q                   -      A->Q    R     NA2X2           2  0.058   0.067    8.981  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36130/Q                   -      A->Q    F     NA2X2           1  0.111   0.043    9.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1690                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36128/Q                   -      A->Q    R     NA2X2           2  0.058   0.061    9.085  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1691                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38196/Q                   -      A->Q    R     EN2X0           1  0.101   0.241    9.325  
  minimips_core_instance/U4_ex_U1_alu_n_902                                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21034/Q                              -      D->Q    F     AN222X1         1  0.334   0.184    9.509  
  minimips_core_instance/U4_ex_U1_alu_n_23676                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20889/Q                              -      A->Q    R     NO2X1           1  0.428   0.267    9.776  
  minimips_core_instance/U4_ex_U1_alu_n_23456                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/D                        -      D       R     DFRX1           1  0.349   0.001    9.776  
#-----------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.145   10.657  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.120   10.777  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.078   0.146   10.923  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/C          -      C       R     DFRX1          32  0.181   0.030   10.923  
#---------------------------------------------------------------------------------------------------------------------------
Path 5: MET (1.040 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[5]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.929 (P)          0.881 (P)
          Arrival:=         10.929             -0.046
 
            Setup:-          0.146
    Required Time:=         10.783
     Launch Clock:-         -0.046
        Data Path:-          9.790
            Slack:=          1.040
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                     -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                                 -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                       -      A->Q    R     AND2X4          2  0.097   0.152   -0.262  
  minimips_core_instance/CTS_308                                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q                     -      A->Q    R     BUX12          88  0.149   0.215   -0.046  
  minimips_core_instance/CTS_306                                            -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[5]/Q                              -      C->Q    F     DFRQX1          1  0.283   0.282    0.236  
  minimips_core_instance/U3_di_n_19440                                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC256_U3_di_n_19440/Q                          -      A->Q    F     BUX2           61  0.098   0.699    0.935  
  minimips_core_instance/FE_OFN256_U3_di_n_19440                            -      -       -     (net)          61      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTC42_U3_di_n_19440/Q  -      A->Q    R     INX1            7  1.111   0.325    1.260  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTN42_U3_di_n_19440    -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37965/Q                   -      A->Q    F     NA2X1           1  0.349   0.059    1.320  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_166                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37915/Q                   -      A->Q    R     NA2X1           4  0.134   0.229    1.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_115                      -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC174_n_115/Q          -      A->Q    F     INX2           31  0.351   0.352    1.901  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN174_n_115            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37287/Q                   -      A->Q    R     NO2X1           1  0.480   0.274    2.175  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_782                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S            -      A->S    R     FAX1            1  0.377   0.432    2.607  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S            -      CI->S   R     FAX1            2  0.159   0.330    2.937  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q                   -      A->Q    R     AND2X1          2  0.105   0.123    3.060  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q                   -      B->Q    F     NO2X1           1  0.101   0.085    3.145  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO                  -      CI->CO  F     FAX2            2  0.098   0.217    3.362  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q                   -      A->Q    R     NO2X2           1  0.087   0.065    3.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q                   -      A->Q    F     NO2X2           1  0.087   0.052    3.479  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO                  -      CI->CO  F     FAX2            1  0.071   0.217    3.696  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO                  -      CI->CO  F     FAX2            1  0.092   0.223    3.919  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO                  -      CI->CO  F     FAX2            1  0.095   0.220    4.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO                  -      CI->CO  F     FAX2            1  0.091   0.226    4.365  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO                  -      CI->CO  F     FAX2            2  0.098   0.214    4.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q                   -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.698  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q                   -      A->Q    R     NA2X2           2  0.056   0.069    4.767  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q                   -      A->Q    F     NA2X2           1  0.108   0.042    4.809  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q                   -      A->Q    R     NA2X2           2  0.053   0.067    4.876  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q                   -      A->Q    F     NA2X2           1  0.106   0.054    4.930  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q                   -      A->Q    R     NA2X4           2  0.068   0.062    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q                   -      A->Q    F     NA2X4           1  0.102   0.041    5.033  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    5.091  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q                   -      A->Q    R     NA2X4           2  0.060   0.059    5.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q                   -      A->Q    F     NA2X4           1  0.097   0.041    5.231  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q                   -      A->Q    R     NA2X4           2  0.061   0.059    5.290  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.331  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.393  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q                   -      A->Q    F     NA2X4           1  0.100   0.043    5.436  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q                   -      A->Q    R     NA2X4           2  0.064   0.061    5.497  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    5.538  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q                   -      A->Q    F     NA2X4           1  0.099   0.042    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q                   -      A->Q    R     NA2X4           2  0.063   0.061    5.702  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.743  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    5.803  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q                   -      A->Q    R     NA2X4           2  0.062   0.061    5.905  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    5.946  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    6.006  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q                   -      A->Q    F     NA2X4           1  0.100   0.042    6.048  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.107  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q                   -      A->Q    F     NA2X4           1  0.097   0.042    6.148  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    6.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q                   -      A->Q    R     NA2X4           2  0.050   0.077    6.326  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q                   -      A->Q    F     NA2X4           1  0.132   0.044    6.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q                   -      A->Q    R     NA2X4           2  0.061   0.060    6.430  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q                   -      A->Q    F     NA2X4           1  0.107   0.041    6.472  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q                   -      A->Q    R     NA2X4           2  0.060   0.064    6.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q                   -      A->Q    F     NA2X4           1  0.105   0.041    6.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    6.637  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q                   -      A->Q    F     NA2X4           1  0.101   0.042    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.777  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.835  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q                   -      A->Q    F     NA2X4           1  0.096   0.040    6.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.933  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.974  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.032  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.131  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q                   -      A->Q    R     NA2X4           2  0.059   0.068    7.240  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q                   -      A->Q    F     NA2X4           1  0.119   0.043    7.283  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q                   -      A->Q    R     NA2X4           2  0.061   0.069    7.352  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q                   -      A->Q    F     NA2X4           1  0.118   0.043    7.395  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q                   -      A->Q    R     NA2X4           2  0.062   0.060    7.454  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    7.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q                   -      A->Q    R     NA2X4           2  0.061   0.051    7.547  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q                   -      A->Q    F     NA2X2           1  0.087   0.052    7.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q                   -      A->Q    R     NA2X4           2  0.070   0.062    7.661  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q                   -      A->Q    F     NA2X2           1  0.099   0.055    7.716  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q                   -      A->Q    R     NA2X4           2  0.072   0.059    7.774  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q                   -      A->Q    F     NA2X2           1  0.097   0.052    7.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q                   -      A->Q    R     NA2X4           2  0.069   0.059    7.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q                   -      A->Q    F     NA2X2           1  0.096   0.054    7.940  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q                   -      A->Q    R     NA2X4           2  0.072   0.057    7.997  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q                   -      A->Q    F     NA2X2           1  0.090   0.042    8.039  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q                   -      A->Q    R     NA2X2           2  0.057   0.069    8.108  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q                   -      A->Q    F     NA2X2           1  0.112   0.056    8.164  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q                   -      A->Q    R     NA2X4           2  0.069   0.055    8.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q                   -      A->Q    R     NA2X4           2  0.069   0.054    8.323  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q                   -      A->Q    R     NA2X4           2  0.066   0.054    8.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.477  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q                   -      A->Q    R     NA2X4           2  0.067   0.054    8.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q                   -      A->Q    F     NA2X2           1  0.088   0.050    8.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q                   -      A->Q    R     NA2X4           2  0.066   0.053    8.634  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q                   -      A->Q    F     NA2X1           1  0.086   0.054    8.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q                   -      A->Q    R     NA2X2           2  0.069   0.071    8.759  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q                   -      A->Q    F     NA2X2           1  0.112   0.043    8.802  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q                   -      A->Q    R     NA2X2           2  0.058   0.069    8.871  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q                   -      A->Q    F     NA2X2           1  0.112   0.043    8.914  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q                   -      A->Q    R     NA2X2           2  0.058   0.067    8.981  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36130/Q                   -      A->Q    F     NA2X2           1  0.111   0.043    9.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1690                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36128/Q                   -      A->Q    R     NA2X2           2  0.058   0.061    9.085  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1691                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36125/Q                   -      A->Q    F     NA2X2           1  0.101   0.043    9.127  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1693                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36121/Q                   -      A->Q    R     NA2X2           2  0.059   0.067    9.194  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1695                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36117/Q                   -      A->Q    F     AN21X1          1  0.109   0.083    9.277  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1697                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38246/Q                   -      A->Q    F     EN2X1           1  0.101   0.161    9.438  
  minimips_core_instance/U4_ex_U1_alu_n_906                                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21027/Q                              -      E->Q    R     AN222X1         1  0.109   0.251    9.689  
  minimips_core_instance/U4_ex_U1_alu_n_23669                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20880/Q                              -      A->Q    F     NO2X1           1  0.473   0.054    9.743  
  minimips_core_instance/U4_ex_U1_alu_n_23447                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/D                        -      D       F     DFRQX1          1  0.207   0.000    9.743  
#-----------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.145   10.657  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.120   10.777  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.078   0.152   10.929  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/C          -      C       R     DFRQX1         32  0.181   0.036   10.929  
#---------------------------------------------------------------------------------------------------------------------------
Path 6: MET (1.070 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[14]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.929 (P)          0.887 (P)
          Arrival:=         10.929             -0.040
 
            Setup:-          0.146
    Required Time:=         10.783
     Launch Clock:-         -0.040
        Data Path:-          9.753
            Slack:=          1.070
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                            (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------
  clock                                                             -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                             -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                         -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                           -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q               -      A->Q    R     AND2X4          2  0.097   0.152   -0.262  
  minimips_core_instance/CTS_308                                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q             -      A->Q    R     BUX12          88  0.149   0.222   -0.040  
  minimips_core_instance/CTS_306                                    -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[14]/Q                     -      C->Q    R     DFRQX1          5  0.283   0.524    0.484  
  minimips_core_instance/DI_op2[14]                                 -      -       -     (net)           5      -       -        -  
  minimips_core_instance/FE_OFC269_DI_op2_14_/Q                     -      A->Q    F     INX1            6  0.427   0.218    0.702  
  minimips_core_instance/FE_OFN269_DI_op2_14_                       -      -       -     (net)           6      -       -        -  
  minimips_core_instance/FE_OFC270_DI_op2_14_/Q                     -      A->Q    R     INX1           11  0.257   0.484    1.186  
  minimips_core_instance/FE_OFN270_DI_op2_14_                       -      -       -     (net)          11      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37912/Q           -      S->Q    R     MU2X2          33  0.766   0.961    2.147  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_246              -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37622/Q           -      A->Q    F     INX1            2  1.151   0.094    2.241  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_245              -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37304/Q           -      A->Q    F     OR2X2          32  0.209   0.462    2.704  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_798              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36954/Q           -      A->Q    R     ON22X1          1  0.522   0.269    2.973  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1090             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_029_0/S    -      CI->S   R     FAX0            1  0.393   0.597    3.570  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2206             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_029_6/S    -      CI->S   R     FAX0            1  0.332   0.662    4.232  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2197             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_029_9/CO   -      CI->CO  R     FAX0            1  0.423   0.533    4.765  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2170             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_030_11/CO  -      B->CO   R     FAX0            1  0.522   0.382    5.147  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2140             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_031_12/S   -      CI->S   R     FAX0            1  0.302   0.527    5.674  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2138             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_031_13/S   -      B->S    F     FAX0            2  0.275   0.407    6.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2404             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38213/Q           -      A->Q    F     OR2X1           2  0.167   0.224    6.305  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_51               -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q           -      B->Q    R     NA2X4           1  0.122   0.078    6.383  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q           -      A->Q    F     NA2X4           2  0.078   0.049    6.433  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q           -      A->Q    R     NA2X4           1  0.078   0.054    6.487  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q           -      A->Q    F     NA2X4           2  0.077   0.046    6.533  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q           -      A->Q    R     NA2X4           1  0.075   0.055    6.587  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q           -      A->Q    F     NA2X4           2  0.078   0.044    6.632  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q           -      A->Q    R     NA2X4           1  0.072   0.054    6.686  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q           -      A->Q    F     NA2X4           2  0.078   0.044    6.730  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q           -      A->Q    R     NA2X4           1  0.072   0.053    6.783  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q           -      A->Q    F     NA2X4           2  0.077   0.044    6.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q           -      A->Q    R     NA2X4           1  0.072   0.053    6.881  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q           -      A->Q    F     NA2X4           2  0.078   0.045    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q           -      A->Q    R     NA2X4           1  0.072   0.054    6.979  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q           -      A->Q    F     NA2X4           2  0.078   0.044    7.023  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q           -      A->Q    R     NA2X4           1  0.073   0.053    7.077  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q           -      A->Q    F     NA2X4           2  0.077   0.052    7.129  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q           -      A->Q    R     NA2X4           1  0.083   0.057    7.186  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q           -      A->Q    F     NA2X4           2  0.080   0.053    7.239  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q           -      A->Q    R     NA2X4           1  0.084   0.057    7.296  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q           -      A->Q    F     NA2X4           2  0.079   0.045    7.341  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q           -      A->Q    R     NA2X4           1  0.075   0.054    7.395  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q           -      A->Q    F     NA2X4           2  0.079   0.039    7.434  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q           -      A->Q    R     NA2X2           1  0.065   0.067    7.502  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q           -      A->Q    F     NA2X4           2  0.101   0.049    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q           -      A->Q    R     NA2X2           1  0.076   0.071    7.622  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q           -      A->Q    F     NA2X4           2  0.102   0.046    7.667  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q           -      A->Q    R     NA2X2           1  0.070   0.067    7.735  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q           -      A->Q    F     NA2X4           2  0.098   0.046    7.781  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q           -      A->Q    R     NA2X2           1  0.072   0.070    7.851  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q           -      A->Q    F     NA2X4           2  0.103   0.044    7.895  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q           -      A->Q    R     NA2X2           1  0.068   0.055    7.950  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q           -      A->Q    F     NA2X2           2  0.079   0.054    8.004  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q           -      A->Q    R     NA2X2           1  0.078   0.071    8.075  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q           -      A->Q    F     NA2X4           2  0.101   0.043    8.118  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q           -      A->Q    R     NA2X2           1  0.067   0.066    8.184  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q           -      A->Q    F     NA2X4           2  0.097   0.042    8.226  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q           -      A->Q    R     NA2X2           1  0.066   0.065    8.291  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q           -      A->Q    F     NA2X4           2  0.096   0.042    8.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q           -      A->Q    R     NA2X2           1  0.067   0.065    8.398  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q           -      A->Q    F     NA2X4           2  0.096   0.042    8.440  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q           -      A->Q    R     NA2X2           1  0.066   0.065    8.505  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q           -      A->Q    F     NA2X4           2  0.096   0.041    8.546  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q           -      A->Q    R     INX1            2  0.065   0.061    8.607  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q           -      A->Q    F     NO2X1           1  0.079   0.046    8.653  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q           -      A->Q    R     NO2X1           2  0.082   0.140    8.793  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36143/Q           -      A->Q    F     NO2X1           1  0.232   0.052    8.845  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1683             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36140/Q           -      A->Q    R     NO2X1           2  0.068   0.112    8.957  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1685             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36136/Q           -      A->Q    F     NO2X1           1  0.178   0.053    9.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1687             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36132/Q           -      A->Q    R     NO2X1           2  0.067   0.105    9.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1689             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36126/Q           -      A->Q    F     NO2X1           1  0.166   0.052    9.167  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1692             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36123/Q           -      A->Q    R     NO2X1           2  0.069   0.113    9.280  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1694             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38251/Q           -      A->Q    F     EN2X1           1  0.179   0.181    9.461  
  minimips_core_instance/U4_ex_U1_alu_n_914                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21023/Q                      -      E->Q    R     AN222X1         1  0.108   0.200    9.661  
  minimips_core_instance/U4_ex_U1_alu_n_23662                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20876/Q                      -      A->Q    F     NO2X1           1  0.392   0.052    9.714  
  minimips_core_instance/U4_ex_U1_alu_n_23442                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/D                -      D       F     DFRQX1          1  0.204   0.000    9.714  
#---------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.145   10.657  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.120   10.777  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.078   0.152   10.929  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/C          -      C       R     DFRQX1         32  0.181   0.036   10.929  
#---------------------------------------------------------------------------------------------------------------------------
Path 7: MET (1.073 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[0]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.925 (P)          0.857 (P)
          Arrival:=         10.925             -0.070
 
            Setup:-          0.131
    Required Time:=         10.794
     Launch Clock:-         -0.070
        Data Path:-          9.791
            Slack:=          1.073
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q      -      A->Q    R     AND2X4          2  0.097   0.152   -0.262  
  minimips_core_instance/CTS_308                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q    -      A->Q    R     BUX12          88  0.149   0.192   -0.070  
  minimips_core_instance/CTS_306                           -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[0]/Q             -      C->Q    F     DFRQX1          1  0.277   0.292    0.222  
  minimips_core_instance/DI_op2[0]                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC290_DI_op2_0_/Q             -      A->Q    F     BUX3           43  0.109   0.388    0.611  
  minimips_core_instance/FE_OFN290_DI_op2_0_               -      -       -     (net)          43      -       -        -  
  minimips_core_instance/FE_OFC291_DI_op2_0_/Q             -      A->Q    R     INX3            8  0.578   0.198    0.808  
  minimips_core_instance/FE_OFN291_DI_op2_0_               -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g55713/Q  -      A->Q    R     AND2X1         28  0.217   0.928    1.736  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_180     -      -       -     (net)          28      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g56088/Q  -      B->Q    R     AO22X0          2  1.530   0.380    2.116  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2830    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g56067/Q  -      A->Q    F     EN2X1           1  0.419   0.244    2.360  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2809    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g56065/Q  -      A->Q    F     EO2X1           1  0.136   0.216    2.576  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2807    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g54042/S  -      CI->S   F     FAX1            2  0.146   0.308    2.884  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_1857    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g54028/Q  -      A->Q    F     OR2X1           2  0.112   0.174    3.059  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_1883    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53852/Q  -      B->Q    R     NA2X1           2  0.078   0.107    3.166  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2173    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53788/Q  -      A->Q    F     NA2X1           1  0.144   0.051    3.217  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2276    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53771/Q  -      A->Q    R     NA2X1           2  0.065   0.097    3.314  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2311    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53738/Q  -      A->Q    F     NA2X1           1  0.151   0.052    3.367  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2347    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53725/Q  -      A->Q    R     NA2X1           2  0.067   0.074    3.440  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2371    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53684/Q  -      A->Q    F     NA2X1           1  0.108   0.051    3.492  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2423    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53669/Q  -      A->Q    R     NA2X1           2  0.063   0.096    3.588  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2449    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53621/Q  -      A->Q    F     NA2X1           1  0.151   0.053    3.641  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2502    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53608/Q  -      A->Q    R     NA2X1           2  0.068   0.106    3.747  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2524    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53576/Q  -      A->Q    F     NA2X1           1  0.166   0.052    3.798  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2552    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53566/Q  -      A->Q    R     NA2X1           2  0.068   0.099    3.897  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2569    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53525/Q  -      A->Q    F     NA2X1           1  0.153   0.055    3.952  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2613    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53515/Q  -      A->Q    R     NA2X1           2  0.070   0.108    4.061  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2625    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53502/Q  -      A->Q    F     NA2X2           1  0.170   0.048    4.109  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2636    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53500/Q  -      A->Q    R     NA2X2           2  0.064   0.065    4.174  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2637    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53497/Q  -      A->Q    F     NA2X1           1  0.098   0.055    4.229  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2638    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53495/Q  -      A->Q    R     NA2X2           2  0.068   0.059    4.288  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2639    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53492/Q  -      A->Q    F     NA2X1           1  0.086   0.053    4.341  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2640    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53490/Q  -      A->Q    R     NA2X2           2  0.069   0.070    4.411  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2641    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53487/Q  -      A->Q    F     NA2X2           1  0.105   0.045    4.457  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2642    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53485/Q  -      A->Q    R     NA2X2           2  0.062   0.066    4.523  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2643    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53482/Q  -      A->Q    F     NA2X1           1  0.102   0.057    4.580  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2644    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53480/Q  -      A->Q    R     NA2X2           2  0.070   0.082    4.662  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2645    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53477/Q  -      A->Q    F     NA2X2           1  0.123   0.044    4.706  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2646    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53475/Q  -      A->Q    R     NA2X2           2  0.059   0.069    4.775  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2647    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53472/Q  -      A->Q    F     NA2X1           1  0.105   0.059    4.834  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2648    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53470/Q  -      A->Q    R     NA2X2           2  0.074   0.069    4.903  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2649    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53467/Q  -      A->Q    F     NA2X1           1  0.101   0.055    4.958  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2650    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53465/Q  -      A->Q    R     NA2X2           2  0.069   0.071    5.029  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2651    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53462/Q  -      A->Q    F     NA2X2           1  0.105   0.047    5.076  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2652    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53460/Q  -      B->Q    R     NA2I1X2         2  0.064   0.081    5.157  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2653    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53457/Q  -      A->Q    F     NA2X2           1  0.106   0.043    5.200  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2654    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53455/Q  -      A->Q    R     NA2X2           2  0.059   0.068    5.268  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2655    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53452/Q  -      A->Q    F     NA2X2           1  0.105   0.053    5.321  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2656    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53450/Q  -      A->Q    R     NA2X4           2  0.070   0.060    5.381  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2657    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53447/Q  -      A->Q    F     NA2X4           1  0.090   0.040    5.421  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2658    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53445/Q  -      A->Q    R     NA2X4           2  0.063   0.060    5.482  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2659    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53442/Q  -      A->Q    F     NA2X4           1  0.093   0.040    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2660    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53440/Q  -      A->Q    R     NA2X4           2  0.066   0.060    5.582  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2661    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53437/Q  -      A->Q    F     NA2X4           1  0.093   0.040    5.622  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2662    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53436/Q  -      A->Q    R     NA2X4           2  0.065   0.060    5.683  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2663    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53432/Q  -      A->Q    F     NA2X4           1  0.093   0.040    5.723  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2664    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53431/Q  -      A->Q    R     NA2X4           2  0.064   0.059    5.782  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2665    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53427/Q  -      A->Q    F     NA2X4           1  0.091   0.040    5.822  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2666    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53426/Q  -      A->Q    R     NA2X4           2  0.064   0.060    5.883  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2667    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53422/Q  -      A->Q    F     NA2X4           1  0.094   0.041    5.923  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2668    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53421/Q  -      A->Q    R     NA2X4           2  0.063   0.058    5.981  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2669    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53417/Q  -      A->Q    F     NA2X2           1  0.089   0.050    6.031  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2670    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53416/Q  -      A->Q    R     NA2X4           2  0.072   0.061    6.092  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2671    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53412/Q  -      A->Q    F     NA2X4           1  0.090   0.040    6.131  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2672    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53410/Q  -      A->Q    R     NA2X4           2  0.064   0.060    6.192  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2673    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53407/Q  -      A->Q    F     NA2X4           1  0.092   0.040    6.232  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2674    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53406/Q  -      A->Q    R     NA2X4           2  0.065   0.062    6.294  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2675    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53402/Q  -      A->Q    F     NA2X4           1  0.096   0.040    6.335  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2676    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53400/Q  -      A->Q    R     NA2X4           2  0.064   0.060    6.395  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2677    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53397/Q  -      A->Q    F     NA2X4           1  0.092   0.040    6.435  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2678    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53395/Q  -      A->Q    R     NA2X4           2  0.064   0.060    6.495  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2679    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53392/Q  -      A->Q    F     NA2X4           1  0.092   0.040    6.534  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2680    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53390/Q  -      A->Q    R     NA2X4           2  0.063   0.058    6.592  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2681    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53387/Q  -      A->Q    F     NA2X4           1  0.090   0.040    6.632  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2682    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53385/Q  -      A->Q    R     NA2X4           2  0.065   0.060    6.692  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2683    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53382/Q  -      A->Q    F     NA2X4           1  0.091   0.040    6.732  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2684    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53380/Q  -      A->Q    R     NA2X4           2  0.064   0.059    6.791  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2685    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53377/Q  -      A->Q    F     NA2X4           1  0.091   0.040    6.832  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2686    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53375/Q  -      A->Q    R     NA2X4           2  0.064   0.059    6.891  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2687    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53372/Q  -      A->Q    F     NA2X4           1  0.091   0.041    6.932  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2688    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53370/Q  -      A->Q    R     NA2X4           2  0.067   0.083    7.015  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2689    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53367/Q  -      A->Q    F     NA2X4           1  0.128   0.043    7.059  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2690    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53365/Q  -      A->Q    R     NA2X4           2  0.065   0.061    7.119  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2691    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53362/Q  -      A->Q    F     NA2X4           1  0.094   0.040    7.160  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2692    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53360/Q  -      A->Q    R     NA2X4           2  0.065   0.062    7.222  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2693    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53357/Q  -      A->Q    F     NA2X4           1  0.095   0.041    7.262  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2694    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53355/Q  -      A->Q    R     NA2X4           2  0.066   0.066    7.329  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2695    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53352/Q  -      A->Q    F     NA2X4           1  0.102   0.041    7.370  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2696    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53350/Q  -      A->Q    R     NA2X4           2  0.065   0.058    7.428  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2697    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53347/Q  -      A->Q    F     NA2X2           1  0.090   0.052    7.480  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2698    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53345/Q  -      A->Q    R     NA2X4           2  0.075   0.059    7.539  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2699    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53342/Q  -      A->Q    F     NA2X2           1  0.086   0.052    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2700    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53340/Q  -      A->Q    R     NA2X4           2  0.074   0.058    7.649  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2701    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53337/Q  -      A->Q    F     NA2X2           1  0.085   0.053    7.702  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2703    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53335/Q  -      A->Q    R     NA2X4           2  0.076   0.058    7.760  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2705    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53332/Q  -      A->Q    F     NA2X2           1  0.084   0.051    7.810  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2707    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53330/Q  -      A->Q    R     NA2X4           2  0.071   0.059    7.869  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2708    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53327/Q  -      A->Q    F     NA2X2           1  0.087   0.050    7.920  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2710    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53325/Q  -      A->Q    R     NA2X4           2  0.072   0.061    7.980  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2711    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53322/Q  -      A->Q    F     NA2X2           1  0.090   0.041    8.021  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2713    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53320/Q  -      A->Q    R     NA2X2           2  0.058   0.072    8.093  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2714    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53317/Q  -      A->Q    F     NA2X2           1  0.111   0.053    8.147  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2716    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53315/Q  -      A->Q    R     NA2X4           2  0.071   0.061    8.208  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2717    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53313/Q  -      A->Q    F     NA2X4           2  0.091   0.043    8.251  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2718    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53309/Q  -      A->Q    R     NO2X4           1  0.068   0.061    8.312  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2720    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53308/Q  -      A->Q    F     NO2X4           2  0.091   0.043    8.355  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2721    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53303/Q  -      A->Q    R     NO2X2           1  0.088   0.069    8.424  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2724    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53301/Q  -      A->Q    F     NO2X2           2  0.094   0.051    8.475  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2725    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53296/Q  -      A->Q    R     NO2X2           1  0.082   0.064    8.539  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2728    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53295/Q  -      A->Q    F     NO2X2           2  0.087   0.057    8.596  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2729    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53291/Q  -      A->Q    R     NO2X4           1  0.090   0.065    8.661  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2731    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53289/Q  -      A->Q    F     NO2X4           2  0.089   0.042    8.703  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2732    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53287/Q  -      A->Q    R     NO2X4           1  0.087   0.063    8.767  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2733    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53286/Q  -      A->Q    F     NO2X4           2  0.086   0.043    8.809  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2734    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53284/Q  -      A->Q    R     NO2X4           1  0.089   0.064    8.873  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2735    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53283/Q  -      A->Q    F     NO2X4           2  0.086   0.043    8.915  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2736    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53281/Q  -      A->Q    R     NO2X4           1  0.090   0.056    8.972  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2737    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53279/Q  -      A->Q    F     NO2X2           2  0.073   0.046    9.017  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2738    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53278/Q  -      A->Q    R     NO2X2           1  0.080   0.065    9.082  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2739    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53276/Q  -      A->Q    F     NO2X2           1  0.090   0.039    9.121  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2740    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g56064/Q  -      A->Q    R     EN2X1           1  0.069   0.202    9.323  
  minimips_core_instance/U4_ex_U1_alu_n_917                -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21022/Q             -      B->Q    F     AN222X1         1  0.275   0.165    9.488  
  minimips_core_instance/U4_ex_U1_alu_n_23659              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20930/Q             -      A->Q    R     NO2X1           1  0.406   0.233    9.721  
  minimips_core_instance/U4_ex_U1_alu_n_23497              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D       -      D       R     DFRQX1          1  0.334   0.001    9.721  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.145   10.657  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.120   10.777  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.078   0.148   10.925  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/C          -      C       R     DFRQX1         32  0.181   0.032   10.925  
#---------------------------------------------------------------------------------------------------------------------------
Path 8: MET (1.103 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[5]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.929 (P)          0.881 (P)
          Arrival:=         10.929             -0.046
 
            Setup:-          0.152
    Required Time:=         10.777
     Launch Clock:-         -0.046
        Data Path:-          9.720
            Slack:=          1.103
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                     -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                                 -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                       -      A->Q    R     AND2X4          2  0.097   0.152   -0.262  
  minimips_core_instance/CTS_308                                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q                     -      A->Q    R     BUX12          88  0.149   0.215   -0.046  
  minimips_core_instance/CTS_306                                            -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[5]/Q                              -      C->Q    F     DFRQX1          1  0.283   0.282    0.236  
  minimips_core_instance/U3_di_n_19440                                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC256_U3_di_n_19440/Q                          -      A->Q    F     BUX2           61  0.098   0.699    0.935  
  minimips_core_instance/FE_OFN256_U3_di_n_19440                            -      -       -     (net)          61      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTC42_U3_di_n_19440/Q  -      A->Q    R     INX1            7  1.111   0.325    1.260  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTN42_U3_di_n_19440    -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37965/Q                   -      A->Q    F     NA2X1           1  0.349   0.059    1.320  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_166                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37915/Q                   -      A->Q    R     NA2X1           4  0.134   0.229    1.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_115                      -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC174_n_115/Q          -      A->Q    F     INX2           31  0.351   0.352    1.901  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN174_n_115            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37287/Q                   -      A->Q    R     NO2X1           1  0.480   0.274    2.175  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_782                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S            -      A->S    R     FAX1            1  0.377   0.432    2.607  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S            -      CI->S   R     FAX1            2  0.159   0.330    2.937  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q                   -      A->Q    R     AND2X1          2  0.105   0.123    3.060  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q                   -      B->Q    F     NO2X1           1  0.101   0.085    3.145  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO                  -      CI->CO  F     FAX2            2  0.098   0.217    3.362  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q                   -      A->Q    R     NO2X2           1  0.087   0.065    3.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q                   -      A->Q    F     NO2X2           1  0.087   0.052    3.479  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO                  -      CI->CO  F     FAX2            1  0.071   0.217    3.696  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO                  -      CI->CO  F     FAX2            1  0.092   0.223    3.919  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO                  -      CI->CO  F     FAX2            1  0.095   0.220    4.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO                  -      CI->CO  F     FAX2            1  0.091   0.226    4.365  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO                  -      CI->CO  F     FAX2            2  0.098   0.214    4.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q                   -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.698  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q                   -      A->Q    R     NA2X2           2  0.056   0.069    4.767  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q                   -      A->Q    F     NA2X2           1  0.108   0.042    4.809  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q                   -      A->Q    R     NA2X2           2  0.053   0.067    4.876  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q                   -      A->Q    F     NA2X2           1  0.106   0.054    4.930  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q                   -      A->Q    R     NA2X4           2  0.068   0.062    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q                   -      A->Q    F     NA2X4           1  0.102   0.041    5.033  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    5.091  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q                   -      A->Q    R     NA2X4           2  0.060   0.059    5.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q                   -      A->Q    F     NA2X4           1  0.097   0.041    5.231  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q                   -      A->Q    R     NA2X4           2  0.061   0.059    5.290  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.331  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.393  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q                   -      A->Q    F     NA2X4           1  0.100   0.043    5.436  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q                   -      A->Q    R     NA2X4           2  0.064   0.061    5.497  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    5.538  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q                   -      A->Q    F     NA2X4           1  0.099   0.042    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q                   -      A->Q    R     NA2X4           2  0.063   0.061    5.702  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.743  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    5.803  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q                   -      A->Q    R     NA2X4           2  0.062   0.061    5.905  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    5.946  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    6.006  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q                   -      A->Q    F     NA2X4           1  0.100   0.042    6.048  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.107  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q                   -      A->Q    F     NA2X4           1  0.097   0.042    6.148  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    6.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q                   -      A->Q    R     NA2X4           2  0.050   0.077    6.326  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q                   -      A->Q    F     NA2X4           1  0.132   0.044    6.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q                   -      A->Q    R     NA2X4           2  0.061   0.060    6.430  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q                   -      A->Q    F     NA2X4           1  0.107   0.041    6.472  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q                   -      A->Q    R     NA2X4           2  0.060   0.064    6.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q                   -      A->Q    F     NA2X4           1  0.105   0.041    6.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    6.637  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q                   -      A->Q    F     NA2X4           1  0.101   0.042    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.777  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.835  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q                   -      A->Q    F     NA2X4           1  0.096   0.040    6.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.933  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.974  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.032  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.131  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q                   -      A->Q    R     NA2X4           2  0.059   0.068    7.240  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q                   -      A->Q    F     NA2X4           1  0.119   0.043    7.283  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q                   -      A->Q    R     NA2X4           2  0.061   0.069    7.352  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q                   -      A->Q    F     NA2X4           1  0.118   0.043    7.395  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q                   -      A->Q    R     NA2X4           2  0.062   0.060    7.454  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    7.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q                   -      A->Q    R     NA2X4           2  0.061   0.051    7.547  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q                   -      A->Q    F     NA2X2           1  0.087   0.052    7.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q                   -      A->Q    R     NA2X4           2  0.070   0.062    7.661  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q                   -      A->Q    F     NA2X2           1  0.099   0.055    7.716  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q                   -      A->Q    R     NA2X4           2  0.072   0.059    7.774  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q                   -      A->Q    F     NA2X2           1  0.097   0.052    7.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q                   -      A->Q    R     NA2X4           2  0.069   0.059    7.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q                   -      A->Q    F     NA2X2           1  0.096   0.054    7.940  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q                   -      A->Q    R     NA2X4           2  0.072   0.057    7.997  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q                   -      A->Q    F     NA2X2           1  0.090   0.042    8.039  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q                   -      A->Q    R     NA2X2           2  0.057   0.069    8.108  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q                   -      A->Q    F     NA2X2           1  0.112   0.056    8.164  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q                   -      A->Q    R     NA2X4           2  0.069   0.055    8.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q                   -      A->Q    R     NA2X4           2  0.069   0.054    8.323  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q                   -      A->Q    R     NA2X4           2  0.066   0.054    8.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.477  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q                   -      A->Q    R     NA2X4           2  0.067   0.054    8.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q                   -      A->Q    F     NA2X2           1  0.088   0.050    8.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q                   -      A->Q    R     NA2X4           2  0.066   0.053    8.634  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q                   -      A->Q    F     NA2X1           1  0.086   0.054    8.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q                   -      A->Q    R     NA2X2           2  0.069   0.071    8.759  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q                   -      A->Q    F     NA2X2           1  0.112   0.043    8.802  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q                   -      A->Q    R     NA2X2           2  0.058   0.069    8.871  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q                   -      A->Q    F     NA2X2           1  0.112   0.043    8.914  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q                   -      A->Q    R     NA2X2           2  0.058   0.067    8.981  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36130/Q                   -      A->Q    F     NA2X2           1  0.111   0.043    9.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1690                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36128/Q                   -      A->Q    R     NA2X2           2  0.058   0.061    9.085  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1691                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36125/Q                   -      A->Q    F     NA2X2           1  0.101   0.043    9.127  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1693                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36121/Q                   -      A->Q    R     NA2X2           2  0.059   0.067    9.194  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1695                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38245/Q                   -      A->Q    F     EO2X1           1  0.109   0.180    9.373  
  minimips_core_instance/U4_ex_U1_alu_n_904                                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21029/Q                              -      D->Q    R     AN222X1         1  0.090   0.215    9.588  
  minimips_core_instance/U4_ex_U1_alu_n_23671                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20883/Q                              -      A->Q    F     NO2X1           1  0.390   0.086    9.673  
  minimips_core_instance/U4_ex_U1_alu_n_23450                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/D                        -      D       F     DFRQX1          1  0.248   0.000    9.673  
#-----------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.145   10.657  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.120   10.777  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.078   0.152   10.929  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/C          -      C       R     DFRQX1         32  0.181   0.036   10.929  
#---------------------------------------------------------------------------------------------------------------------------
Path 9: MET (1.118 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[5]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.925 (P)          0.881 (P)
          Arrival:=         10.925             -0.046
 
            Setup:-          0.157
    Required Time:=         10.767
     Launch Clock:-         -0.046
        Data Path:-          9.696
            Slack:=          1.118
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                     -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                                 -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                       -      A->Q    R     AND2X4          2  0.097   0.152   -0.262  
  minimips_core_instance/CTS_308                                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q                     -      A->Q    R     BUX12          88  0.149   0.215   -0.046  
  minimips_core_instance/CTS_306                                            -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[5]/Q                              -      C->Q    F     DFRQX1          1  0.283   0.282    0.236  
  minimips_core_instance/U3_di_n_19440                                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC256_U3_di_n_19440/Q                          -      A->Q    F     BUX2           61  0.098   0.699    0.935  
  minimips_core_instance/FE_OFN256_U3_di_n_19440                            -      -       -     (net)          61      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTC42_U3_di_n_19440/Q  -      A->Q    R     INX1            7  1.111   0.325    1.260  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTN42_U3_di_n_19440    -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37965/Q                   -      A->Q    F     NA2X1           1  0.349   0.059    1.320  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_166                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37915/Q                   -      A->Q    R     NA2X1           4  0.134   0.229    1.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_115                      -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC174_n_115/Q          -      A->Q    F     INX2           31  0.351   0.352    1.901  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN174_n_115            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37287/Q                   -      A->Q    R     NO2X1           1  0.480   0.274    2.175  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_782                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S            -      A->S    R     FAX1            1  0.377   0.432    2.607  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S            -      CI->S   R     FAX1            2  0.159   0.330    2.937  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q                   -      A->Q    R     AND2X1          2  0.105   0.123    3.060  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q                   -      B->Q    F     NO2X1           1  0.101   0.085    3.145  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO                  -      CI->CO  F     FAX2            2  0.098   0.217    3.362  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q                   -      A->Q    R     NO2X2           1  0.087   0.065    3.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q                   -      A->Q    F     NO2X2           1  0.087   0.052    3.479  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO                  -      CI->CO  F     FAX2            1  0.071   0.217    3.696  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO                  -      CI->CO  F     FAX2            1  0.092   0.223    3.919  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO                  -      CI->CO  F     FAX2            1  0.095   0.220    4.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO                  -      CI->CO  F     FAX2            1  0.091   0.226    4.365  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO                  -      CI->CO  F     FAX2            2  0.098   0.214    4.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q                   -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.698  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q                   -      A->Q    R     NA2X2           2  0.056   0.069    4.767  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q                   -      A->Q    F     NA2X2           1  0.108   0.042    4.809  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q                   -      A->Q    R     NA2X2           2  0.053   0.067    4.876  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q                   -      A->Q    F     NA2X2           1  0.106   0.054    4.930  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q                   -      A->Q    R     NA2X4           2  0.068   0.062    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q                   -      A->Q    F     NA2X4           1  0.102   0.041    5.033  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    5.091  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q                   -      A->Q    R     NA2X4           2  0.060   0.059    5.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q                   -      A->Q    F     NA2X4           1  0.097   0.041    5.231  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q                   -      A->Q    R     NA2X4           2  0.061   0.059    5.290  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.331  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.393  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q                   -      A->Q    F     NA2X4           1  0.100   0.043    5.436  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q                   -      A->Q    R     NA2X4           2  0.064   0.061    5.497  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    5.538  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q                   -      A->Q    F     NA2X4           1  0.099   0.042    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q                   -      A->Q    R     NA2X4           2  0.063   0.061    5.702  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.743  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    5.803  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q                   -      A->Q    R     NA2X4           2  0.062   0.061    5.905  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    5.946  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    6.006  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q                   -      A->Q    F     NA2X4           1  0.100   0.042    6.048  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.107  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q                   -      A->Q    F     NA2X4           1  0.097   0.042    6.148  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    6.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q                   -      A->Q    R     NA2X4           2  0.050   0.077    6.326  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q                   -      A->Q    F     NA2X4           1  0.132   0.044    6.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q                   -      A->Q    R     NA2X4           2  0.061   0.060    6.430  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q                   -      A->Q    F     NA2X4           1  0.107   0.041    6.472  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q                   -      A->Q    R     NA2X4           2  0.060   0.064    6.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q                   -      A->Q    F     NA2X4           1  0.105   0.041    6.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    6.637  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q                   -      A->Q    F     NA2X4           1  0.101   0.042    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.777  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.835  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q                   -      A->Q    F     NA2X4           1  0.096   0.040    6.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.933  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.974  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.032  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.131  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q                   -      A->Q    R     NA2X4           2  0.059   0.068    7.240  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q                   -      A->Q    F     NA2X4           1  0.119   0.043    7.283  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q                   -      A->Q    R     NA2X4           2  0.061   0.069    7.352  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q                   -      A->Q    F     NA2X4           1  0.118   0.043    7.395  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q                   -      A->Q    R     NA2X4           2  0.062   0.060    7.454  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    7.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q                   -      A->Q    R     NA2X4           2  0.061   0.051    7.547  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q                   -      A->Q    F     NA2X2           1  0.087   0.052    7.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q                   -      A->Q    R     NA2X4           2  0.070   0.062    7.661  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q                   -      A->Q    F     NA2X2           1  0.099   0.055    7.716  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q                   -      A->Q    R     NA2X4           2  0.072   0.059    7.774  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q                   -      A->Q    F     NA2X2           1  0.097   0.052    7.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q                   -      A->Q    R     NA2X4           2  0.069   0.059    7.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q                   -      A->Q    F     NA2X2           1  0.096   0.054    7.940  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q                   -      A->Q    R     NA2X4           2  0.072   0.057    7.997  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q                   -      A->Q    F     NA2X2           1  0.090   0.042    8.039  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q                   -      A->Q    R     NA2X2           2  0.057   0.069    8.108  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q                   -      A->Q    F     NA2X2           1  0.112   0.056    8.164  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q                   -      A->Q    R     NA2X4           2  0.069   0.055    8.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q                   -      A->Q    R     NA2X4           2  0.069   0.054    8.323  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q                   -      A->Q    R     NA2X4           2  0.066   0.054    8.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.477  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q                   -      A->Q    R     NA2X4           2  0.067   0.054    8.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q                   -      A->Q    F     NA2X2           1  0.088   0.050    8.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q                   -      A->Q    R     NA2X4           2  0.066   0.053    8.634  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q                   -      A->Q    F     NA2X1           1  0.086   0.054    8.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q                   -      A->Q    R     NA2X2           2  0.069   0.071    8.759  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q                   -      A->Q    F     NA2X2           1  0.112   0.043    8.802  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q                   -      A->Q    R     NA2X2           2  0.058   0.069    8.871  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q                   -      A->Q    F     NA2X2           1  0.112   0.043    8.914  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q                   -      A->Q    R     NA2X2           2  0.058   0.067    8.981  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38197/Q                   -      A->Q    F     EN2X1           1  0.111   0.156    9.137  
  minimips_core_instance/U4_ex_U1_alu_n_900                                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21026/Q                              -      D->Q    R     AN222X1         1  0.099   0.389    9.526  
  minimips_core_instance/U4_ex_U1_alu_n_23668                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20879/Q                              -      A->Q    F     NO2X1           1  0.546   0.123    9.649  
  minimips_core_instance/U4_ex_U1_alu_n_23446                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/D                        -      D       F     DFRQX1          1  0.280   0.001    9.649  
#-----------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.145   10.657  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.120   10.777  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.078   0.148   10.925  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/C          -      C       R     DFRQX1         32  0.181   0.032   10.925  
#---------------------------------------------------------------------------------------------------------------------------
Path 10: MET (1.141 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_ecr_reg_reg/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_ecr_reg_reg/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.918 (P)          0.936 (P)
          Arrival:=         10.918              0.009
 
            Setup:-          0.159
    Required Time:=         10.759
     Launch Clock:-          0.009
        Data Path:-          9.609
            Slack:=          1.141
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.097   0.154   -0.261  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.149   0.269    0.009  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.357   0.336    0.345  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.148    0.493  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.199   0.793    1.286  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.334   0.062    1.349  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.197   0.137    1.485  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.177   0.103    1.588  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.137   0.211    1.799  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.169   0.554    2.353  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.692    3.045  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.027   0.128    3.173  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.239   0.298    3.471  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.172   0.276    3.747  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.124   0.244    3.991  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.241    4.231  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.120   0.246    4.477  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.127   0.247    4.724  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.126   0.247    4.971  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.127   0.219    5.190  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.105    5.295  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.147   0.154    5.449  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.261    5.710  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.120   0.240    5.950  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.120   0.244    6.194  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.124   0.243    6.437  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.122   0.246    6.683  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.126   0.227    6.909  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.100   0.197    7.107  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.151   0.116    7.223  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.146   0.115    7.338  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.183   0.115    7.453  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.129   0.147    7.600  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.180   0.216    7.817  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.080   0.262    8.079  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2610/Q   -      A->Q    R     AN21X1          2  0.162   0.162    8.241  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1221    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2607/Q   -      A->Q    F     NO3X1           1  0.213   0.067    8.308  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1214    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2604/Q   -      A->Q    R     NO2X1           1  0.126   0.079    8.387  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1209    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2598/Q   -      A->Q    R     OA21X1          1  0.100   0.145    8.532  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1201    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2594/Q   -      A->Q    F     ON21X1          1  0.087   0.058    8.590  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1196    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2592/Q   -      A->Q    F     EO3X0           1  0.080   0.310    8.900  
  minimips_core_instance/U4_ex_U1_alu_res_add[32]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20351/Q                         -      A->Q    R     AN211X1         1  0.235   0.175    9.075  
  minimips_core_instance/U4_ex_U1_alu_n_22695                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20349/Q                         -      A->Q    F     NA3X1           3  0.202   0.228    9.302  
  minimips_core_instance/U4_ex_res_ual[0]                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g2400/Q                                       -      C->Q    R     AN32X1          1  0.317   0.216    9.518  
  minimips_core_instance/n_476                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2315/Q                                       -      A->Q    F     NO2X1           1  0.305   0.099    9.618  
  minimips_core_instance/n_509                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_ecr_reg_reg/D                        -      D       F     DFRQX1          1  0.340   0.001    9.618  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.237   10.918  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_ecr_reg_reg/C          -      C       R     DFRQX1         94  0.324   0.102   10.918  
#----------------------------------------------------------------------------------------------------------------------
Path 11: MET (1.145 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_adresse_reg[31]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_mode_reg/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_adresse_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.833 (P)          0.917 (P)
          Arrival:=         10.833             -0.010
 
            Setup:-          0.099
    Required Time:=         10.734
     Launch Clock:-         -0.010
        Data Path:-          9.599
            Slack:=          1.145
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.154   -0.261  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.149   0.250   -0.010  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_mode_reg/Q             -      C->Q    R     DFRQX2         33  0.356   0.839    0.829  
  minimips_core_instance/DI_mode                         -      -       -     (net)          33      -       -        -  
  minimips_core_instance/g2850/Q                         -      A->Q    F     INX1            2  1.046   0.084    0.912  
  minimips_core_instance/n_322                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35737/Q                        -      D->Q    F     AO22X1          2  0.187   0.251    1.163  
  minimips_core_instance/n_646                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1466/Q        -      A->Q    F     AND2X1          2  0.108   0.198    1.361  
  minimips_core_instance/U4_ex_add_178_53_n_1004         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36219/CO                       -      A->CO   F     FAX1            2  0.154   0.270    1.631  
  minimips_core_instance/n_636                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35739/Q                        -      C->Q    R     ON21X1          1  0.115   0.085    1.716  
  minimips_core_instance/n_648                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1451/Q        -      B->Q    F     NA2I1X1         1  0.153   0.088    1.803  
  minimips_core_instance/U4_ex_add_178_53_n_987          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1450/CO       -      CI->CO  F     FAX1            1  0.114   0.253    2.057  
  minimips_core_instance/U4_ex_add_178_53_n_986          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1449/CO       -      CI->CO  F     FAX1            1  0.139   0.248    2.305  
  minimips_core_instance/U4_ex_add_178_53_n_984          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1448/CO       -      CI->CO  F     FAX1            1  0.125   0.248    2.553  
  minimips_core_instance/U4_ex_add_178_53_n_982          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1447/CO       -      CI->CO  F     FAX1            1  0.128   0.249    2.802  
  minimips_core_instance/U4_ex_add_178_53_n_980          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1446/CO       -      CI->CO  F     FAX1            1  0.129   0.253    3.055  
  minimips_core_instance/U4_ex_add_178_53_n_978          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1445/CO       -      CI->CO  F     FAX1            1  0.134   0.248    3.303  
  minimips_core_instance/U4_ex_add_178_53_n_976          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1444/CO       -      CI->CO  F     FAX1            1  0.125   0.263    3.566  
  minimips_core_instance/U4_ex_add_178_53_n_974          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1443/CO       -      CI->CO  F     FAX1            1  0.143   0.255    3.821  
  minimips_core_instance/U4_ex_add_178_53_n_972          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1442/CO       -      CI->CO  F     FAX1            1  0.132   0.245    4.066  
  minimips_core_instance/U4_ex_add_178_53_n_970          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1441/CO       -      CI->CO  F     FAX1            1  0.123   0.247    4.313  
  minimips_core_instance/U4_ex_add_178_53_n_968          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1440/CO       -      CI->CO  F     FAX1            1  0.127   0.244    4.557  
  minimips_core_instance/U4_ex_add_178_53_n_966          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1439/CO       -      CI->CO  F     FAX1            1  0.123   0.244    4.801  
  minimips_core_instance/U4_ex_add_178_53_n_964          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1438/CO       -      CI->CO  F     FAX1            1  0.124   0.245    5.046  
  minimips_core_instance/U4_ex_add_178_53_n_962          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1437/CO       -      CI->CO  F     FAX1            1  0.125   0.321    5.368  
  minimips_core_instance/U4_ex_add_178_53_n_960          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1436/CO       -      CI->CO  F     FAX1            1  0.217   0.313    5.681  
  minimips_core_instance/U4_ex_add_178_53_n_958          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1435/CO       -      CI->CO  F     FAX1            1  0.183   0.287    5.968  
  minimips_core_instance/U4_ex_add_178_53_n_956          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1434/CO       -      CI->CO  F     FAX1            1  0.160   0.253    6.221  
  minimips_core_instance/U4_ex_add_178_53_n_954          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1433/CO       -      CI->CO  F     FAX1            1  0.124   0.242    6.464  
  minimips_core_instance/U4_ex_add_178_53_n_952          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1432/CO       -      CI->CO  F     FAX1            1  0.122   0.243    6.707  
  minimips_core_instance/U4_ex_add_178_53_n_950          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1431/CO       -      CI->CO  F     FAX1            1  0.123   0.249    6.956  
  minimips_core_instance/U4_ex_add_178_53_n_948          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1430/CO       -      CI->CO  F     FAX1            1  0.130   0.249    7.205  
  minimips_core_instance/U4_ex_add_178_53_n_946          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1429/CO       -      CI->CO  F     FAX1            1  0.128   0.273    7.478  
  minimips_core_instance/U4_ex_add_178_53_n_944          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1428/CO       -      CI->CO  F     FAX1            1  0.157   0.252    7.730  
  minimips_core_instance/U4_ex_add_178_53_n_942          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1427/CO       -      CI->CO  F     FAX1            1  0.123   0.262    7.992  
  minimips_core_instance/U4_ex_add_178_53_n_940          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1426/CO       -      CI->CO  F     FAX1            1  0.144   0.253    8.245  
  minimips_core_instance/U4_ex_add_178_53_n_938          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1425/CO       -      CI->CO  F     FAX1            1  0.129   0.235    8.479  
  minimips_core_instance/U4_ex_add_178_53_n_936          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1424/CO       -      A->CO   F     FAX0            3  0.107   0.421    8.901  
  minimips_core_instance/U4_ex_add_178_53_n_934          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/FE_RC_2_1/Q                     -      B->Q    R     NA2X1           1  0.299   0.126    9.027  
  minimips_core_instance/FE_RN_11_0                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_RC_1_1/Q                     -      A->Q    F     NA2X1           1  0.113   0.087    9.113  
  minimips_core_instance/U4_ex_add_178_53_n_932          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g36223/S       -      A->S    R     FAX1            1  0.112   0.333    9.447  
  minimips_core_instance/U4_ex_n_516                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2623/Q                         -      A->Q    R     AND3X1          1  0.073   0.142    9.589  
  minimips_core_instance/n_355                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[31]/D      -      D       R     DFRQX0          1  0.119   0.000    9.589  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.153   10.833  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[31]/C      -      C       R     DFRQX0         94  0.271   0.017   10.833  
#----------------------------------------------------------------------------------------------------------------------
Path 12: MET (1.151 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[0]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.867 (P)          0.936 (P)
          Arrival:=         10.867              0.009
 
            Setup:-          0.145
    Required Time:=         10.722
     Launch Clock:-          0.009
        Data Path:-          9.563
            Slack:=          1.151
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.097   0.154   -0.261  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.149   0.269    0.009  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.357   0.336    0.345  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.148    0.493  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.199   0.793    1.286  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.334   0.062    1.349  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.197   0.137    1.485  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.177   0.103    1.588  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.137   0.211    1.799  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.169   0.554    2.353  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.692    3.045  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.027   0.128    3.173  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.239   0.298    3.471  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.172   0.276    3.747  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.124   0.244    3.991  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.241    4.231  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.120   0.246    4.477  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.127   0.247    4.724  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.126   0.247    4.971  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.127   0.219    5.190  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.105    5.295  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.147   0.154    5.449  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.261    5.710  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.120   0.240    5.950  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.120   0.244    6.194  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.124   0.243    6.437  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.122   0.246    6.683  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.126   0.227    6.909  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.100   0.197    7.107  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.151   0.116    7.223  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.146   0.115    7.338  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.183   0.115    7.453  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.129   0.147    7.600  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.180   0.216    7.817  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.080   0.262    8.079  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2610/Q   -      A->Q    R     AN21X1          2  0.162   0.162    8.241  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1221    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2607/Q   -      A->Q    F     NO3X1           1  0.213   0.067    8.308  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1214    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2604/Q   -      A->Q    R     NO2X1           1  0.126   0.079    8.387  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1209    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2598/Q   -      A->Q    R     OA21X1          1  0.100   0.145    8.532  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1201    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2594/Q   -      A->Q    F     ON21X1          1  0.087   0.058    8.590  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1196    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2592/Q   -      A->Q    F     EO3X0           1  0.080   0.310    8.900  
  minimips_core_instance/U4_ex_U1_alu_res_add[32]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20351/Q                         -      A->Q    R     AN211X1         1  0.235   0.175    9.075  
  minimips_core_instance/U4_ex_U1_alu_n_22695                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20349/Q                         -      A->Q    F     NA3X1           3  0.202   0.228    9.302  
  minimips_core_instance/U4_ex_res_ual[0]                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g2749/Q                                       -      A->Q    R     AN22X1          1  0.317   0.198    9.500  
  minimips_core_instance/n_474                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2744/Q                                       -      A->Q    F     NO2X1           1  0.285   0.072    9.572  
  minimips_core_instance/n_508                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[0]/D                    -      D       F     DFRQX1          1  0.229   0.000    9.572  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.187   10.867  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[0]/C      -      C       R     DFRQX1         97  0.272   0.033   10.867  
#----------------------------------------------------------------------------------------------------------------------
Path 13: MET (1.210 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[5]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.924 (P)          0.881 (P)
          Arrival:=         10.924             -0.046
 
            Setup:-          0.156
    Required Time:=         10.768
     Launch Clock:-         -0.046
        Data Path:-          9.605
            Slack:=          1.210
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                     -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                                 -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                       -      A->Q    R     AND2X4          2  0.097   0.152   -0.262  
  minimips_core_instance/CTS_308                                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q                     -      A->Q    R     BUX12          88  0.149   0.215   -0.046  
  minimips_core_instance/CTS_306                                            -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[5]/Q                              -      C->Q    F     DFRQX1          1  0.283   0.282    0.236  
  minimips_core_instance/U3_di_n_19440                                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC256_U3_di_n_19440/Q                          -      A->Q    F     BUX2           61  0.098   0.699    0.935  
  minimips_core_instance/FE_OFN256_U3_di_n_19440                            -      -       -     (net)          61      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTC42_U3_di_n_19440/Q  -      A->Q    R     INX1            7  1.111   0.325    1.260  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTN42_U3_di_n_19440    -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37965/Q                   -      A->Q    F     NA2X1           1  0.349   0.059    1.320  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_166                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37915/Q                   -      A->Q    R     NA2X1           4  0.134   0.229    1.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_115                      -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC174_n_115/Q          -      A->Q    F     INX2           31  0.351   0.352    1.901  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN174_n_115            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37287/Q                   -      A->Q    R     NO2X1           1  0.480   0.274    2.175  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_782                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S            -      A->S    R     FAX1            1  0.377   0.432    2.607  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S            -      CI->S   R     FAX1            2  0.159   0.330    2.937  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q                   -      A->Q    R     AND2X1          2  0.105   0.123    3.060  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q                   -      B->Q    F     NO2X1           1  0.101   0.085    3.145  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO                  -      CI->CO  F     FAX2            2  0.098   0.217    3.362  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q                   -      A->Q    R     NO2X2           1  0.087   0.065    3.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q                   -      A->Q    F     NO2X2           1  0.087   0.052    3.479  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO                  -      CI->CO  F     FAX2            1  0.071   0.217    3.696  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO                  -      CI->CO  F     FAX2            1  0.092   0.223    3.919  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO                  -      CI->CO  F     FAX2            1  0.095   0.220    4.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO                  -      CI->CO  F     FAX2            1  0.091   0.226    4.365  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO                  -      CI->CO  F     FAX2            2  0.098   0.214    4.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q                   -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.698  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q                   -      A->Q    R     NA2X2           2  0.056   0.069    4.767  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q                   -      A->Q    F     NA2X2           1  0.108   0.042    4.809  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q                   -      A->Q    R     NA2X2           2  0.053   0.067    4.876  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q                   -      A->Q    F     NA2X2           1  0.106   0.054    4.930  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q                   -      A->Q    R     NA2X4           2  0.068   0.062    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q                   -      A->Q    F     NA2X4           1  0.102   0.041    5.033  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    5.091  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q                   -      A->Q    R     NA2X4           2  0.060   0.059    5.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q                   -      A->Q    F     NA2X4           1  0.097   0.041    5.231  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q                   -      A->Q    R     NA2X4           2  0.061   0.059    5.290  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.331  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.393  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q                   -      A->Q    F     NA2X4           1  0.100   0.043    5.436  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q                   -      A->Q    R     NA2X4           2  0.064   0.061    5.497  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    5.538  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q                   -      A->Q    F     NA2X4           1  0.099   0.042    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q                   -      A->Q    R     NA2X4           2  0.063   0.061    5.702  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.743  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    5.803  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q                   -      A->Q    R     NA2X4           2  0.062   0.061    5.905  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    5.946  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    6.006  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q                   -      A->Q    F     NA2X4           1  0.100   0.042    6.048  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.107  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q                   -      A->Q    F     NA2X4           1  0.097   0.042    6.148  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    6.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q                   -      A->Q    R     NA2X4           2  0.050   0.077    6.326  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q                   -      A->Q    F     NA2X4           1  0.132   0.044    6.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q                   -      A->Q    R     NA2X4           2  0.061   0.060    6.430  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q                   -      A->Q    F     NA2X4           1  0.107   0.041    6.472  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q                   -      A->Q    R     NA2X4           2  0.060   0.064    6.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q                   -      A->Q    F     NA2X4           1  0.105   0.041    6.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    6.637  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q                   -      A->Q    F     NA2X4           1  0.101   0.042    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.777  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.835  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q                   -      A->Q    F     NA2X4           1  0.096   0.040    6.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.933  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.974  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.032  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.131  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q                   -      A->Q    R     NA2X4           2  0.059   0.068    7.240  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q                   -      A->Q    F     NA2X4           1  0.119   0.043    7.283  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q                   -      A->Q    R     NA2X4           2  0.061   0.069    7.352  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q                   -      A->Q    F     NA2X4           1  0.118   0.043    7.395  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q                   -      A->Q    R     NA2X4           2  0.062   0.060    7.454  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    7.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q                   -      A->Q    R     NA2X4           2  0.061   0.051    7.547  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q                   -      A->Q    F     NA2X2           1  0.087   0.052    7.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q                   -      A->Q    R     NA2X4           2  0.070   0.062    7.661  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q                   -      A->Q    F     NA2X2           1  0.099   0.055    7.716  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q                   -      A->Q    R     NA2X4           2  0.072   0.059    7.774  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q                   -      A->Q    F     NA2X2           1  0.097   0.052    7.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q                   -      A->Q    R     NA2X4           2  0.069   0.059    7.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q                   -      A->Q    F     NA2X2           1  0.096   0.054    7.940  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q                   -      A->Q    R     NA2X4           2  0.072   0.057    7.997  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q                   -      A->Q    F     NA2X2           1  0.090   0.042    8.039  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q                   -      A->Q    R     NA2X2           2  0.057   0.069    8.108  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q                   -      A->Q    F     NA2X2           1  0.112   0.056    8.164  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q                   -      A->Q    R     NA2X4           2  0.069   0.055    8.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q                   -      A->Q    R     NA2X4           2  0.069   0.054    8.323  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q                   -      A->Q    R     NA2X4           2  0.066   0.054    8.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.477  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q                   -      A->Q    R     NA2X4           2  0.067   0.054    8.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q                   -      A->Q    F     NA2X2           1  0.088   0.050    8.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q                   -      A->Q    R     NA2X4           2  0.066   0.053    8.634  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q                   -      A->Q    F     INX1            2  0.086   0.061    8.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q                   -      A->Q    R     NO2X1           1  0.069   0.078    8.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q                   -      A->Q    F     NO2X1           2  0.120   0.079    8.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36143/Q                   -      A->Q    R     NO2X1           1  0.177   0.092    8.944  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1683                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36140/Q                   -      A->Q    F     NO2X1           2  0.109   0.067    9.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1685                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36136/Q                   -      A->Q    R     NO2X1           1  0.092   0.079    9.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1687                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36132/Q                   -      A->Q    F     NO2X1           2  0.110   0.064    9.154  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1689                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38250/Q                   -      A->Q    F     EN2X1           1  0.079   0.148    9.303  
  minimips_core_instance/U4_ex_U1_alu_n_912                                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21025/Q                              -      E->Q    R     AN222X1         1  0.100   0.158    9.461  
  minimips_core_instance/U4_ex_U1_alu_n_23666                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20878/Q                              -      A->Q    F     NO2X1           1  0.340   0.097    9.558  
  minimips_core_instance/U4_ex_U1_alu_n_23445                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/D                        -      D       F     DFRQX1          1  0.269   0.001    9.558  
#-----------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.145   10.657  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.120   10.777  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.078   0.147   10.924  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/C          -      C       R     DFRQX1         32  0.181   0.031   10.924  
#---------------------------------------------------------------------------------------------------------------------------
Path 14: MET (1.264 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[28]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.847 (P)          0.936 (P)
          Arrival:=         10.847              0.009
 
            Setup:-          0.130
    Required Time:=         10.717
     Launch Clock:-          0.009
        Data Path:-          9.444
            Slack:=          1.264
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.089    8.671  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.743   0.050    8.720  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.228   0.522    9.242  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7250/Q                    -      A->Q    F     NA2X1           1  0.869   0.069    9.311  
  minimips_core_instance/U3_di_n_21711                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7196/Q                    -      B->Q    R     AN21X1          1  0.182   0.142    9.453  
  minimips_core_instance/U3_di_n_21653                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[28]/D        -      D       R     DFRQX1          1  0.235   0.000    9.453  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.152   10.665  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.147   0.181   10.847  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[28]/C       -      C       R     DFRQX1         88  0.262   0.022   10.847  
#----------------------------------------------------------------------------------------------------------------------
Path 15: MET (1.267 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[30]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.846 (P)          0.936 (P)
          Arrival:=         10.846              0.009
 
            Setup:-          0.130
    Required Time:=         10.716
     Launch Clock:-          0.009
        Data Path:-          9.440
            Slack:=          1.267
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.089    8.671  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.743   0.050    8.720  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.228   0.522    9.242  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7253/Q                    -      A->Q    F     NA2X1           1  0.869   0.069    9.311  
  minimips_core_instance/U3_di_n_21714                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7198/Q                    -      B->Q    R     AN21X1          1  0.182   0.138    9.449  
  minimips_core_instance/U3_di_n_21655                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[30]/D        -      D       R     DFRQX1          1  0.226   0.000    9.449  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.152   10.665  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.147   0.181   10.846  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[30]/C       -      C       R     DFRQX1         88  0.262   0.021   10.846  
#----------------------------------------------------------------------------------------------------------------------
Path 16: MET (1.269 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_bra_confirm_reg/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_bra_confirm_reg/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.898 (P)          0.936 (P)
          Arrival:=         10.898              0.009
 
            Setup:-          0.122
    Required Time:=         10.776
     Launch Clock:-          0.009
        Data Path:-          9.498
            Slack:=          1.269
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.097   0.154   -0.261  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.149   0.269    0.009  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.357   0.336    0.345  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.148    0.493  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.199   0.793    1.286  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.334   0.062    1.349  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.197   0.137    1.485  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.177   0.103    1.588  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.137   0.211    1.799  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.169   0.554    2.353  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.692    3.045  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.027   0.128    3.173  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.239   0.298    3.471  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.172   0.276    3.747  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.124   0.244    3.991  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.241    4.231  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.120   0.246    4.477  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.127   0.247    4.724  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.126   0.247    4.971  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.127   0.219    5.190  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.105    5.295  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.147   0.154    5.449  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.261    5.710  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.120   0.240    5.950  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.120   0.244    6.194  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.124   0.243    6.437  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.122   0.246    6.683  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.126   0.227    6.909  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.100   0.197    7.107  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.151   0.116    7.223  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.146   0.115    7.338  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.183   0.115    7.453  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.129   0.147    7.600  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.180   0.216    7.817  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.080   0.262    8.079  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2610/Q   -      A->Q    R     AN21X1          2  0.162   0.162    8.241  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1221    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2607/Q   -      A->Q    F     NO3X1           1  0.213   0.067    8.308  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1214    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2604/Q   -      A->Q    R     NO2X1           1  0.126   0.079    8.387  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1209    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2598/Q   -      A->Q    R     OA21X1          1  0.100   0.145    8.532  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1201    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2594/Q   -      A->Q    F     ON21X1          1  0.087   0.058    8.590  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1196    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2592/Q   -      A->Q    F     EO3X0           1  0.080   0.310    8.900  
  minimips_core_instance/U4_ex_U1_alu_res_add[32]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20351/Q                         -      A->Q    R     AN211X1         1  0.235   0.175    9.075  
  minimips_core_instance/U4_ex_U1_alu_n_22695                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20349/Q                         -      A->Q    F     NA3X1           3  0.202   0.227    9.302  
  minimips_core_instance/U4_ex_res_ual[0]                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g2233/Q                                       -      A->Q    F     AND4X1          1  0.317   0.205    9.507  
  minimips_core_instance/n_475                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_bra_confirm_reg/D                    -      D       F     DFRQX1          1  0.096   0.000    9.507  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.217   10.898  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_bra_confirm_reg/C      -      C       R     DFRQX1         94  0.321   0.082   10.898  
#----------------------------------------------------------------------------------------------------------------------
Path 17: MET (1.274 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[31]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.846 (P)          0.936 (P)
          Arrival:=         10.845              0.009
 
            Setup:-          0.130
    Required Time:=         10.716
     Launch Clock:-          0.009
        Data Path:-          9.434
            Slack:=          1.274
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.089    8.671  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.743   0.050    8.720  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.228   0.522    9.242  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7252/Q                    -      A->Q    F     NA2X1           1  0.869   0.064    9.306  
  minimips_core_instance/U3_di_n_21713                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7212/Q                    -      B->Q    R     AN21X1          1  0.178   0.136    9.442  
  minimips_core_instance/U3_di_n_21656                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[31]/D        -      D       R     DFRQX1          1  0.224   0.000    9.442  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.152   10.665  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.147   0.180   10.845  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[31]/C       -      C       R     DFRQX1         88  0.262   0.021   10.845  
#----------------------------------------------------------------------------------------------------------------------
Path 18: MET (1.280 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[29]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.847 (P)          0.936 (P)
          Arrival:=         10.847              0.009
 
            Setup:-          0.130
    Required Time:=         10.717
     Launch Clock:-          0.009
        Data Path:-          9.429
            Slack:=          1.280
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.089    8.671  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.743   0.050    8.720  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.228   0.522    9.242  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7251/Q                    -      A->Q    F     NA2X1           1  0.869   0.061    9.303  
  minimips_core_instance/U3_di_n_21712                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7197/Q                    -      B->Q    R     AN21X1          1  0.174   0.135    9.438  
  minimips_core_instance/U3_di_n_21654                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[29]/D        -      D       R     DFRQX1          1  0.223   0.000    9.438  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.152   10.665  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.147   0.182   10.847  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[29]/C       -      C       R     DFRQX1         88  0.262   0.022   10.847  
#----------------------------------------------------------------------------------------------------------------------
Path 19: MET (1.281 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[27]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.902 (P)          0.936 (P)
          Arrival:=         10.901              0.009
 
            Setup:-          0.133
    Required Time:=         10.769
     Launch Clock:-          0.009
        Data Path:-          9.480
            Slack:=          1.281
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.089    8.671  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.743   0.050    8.720  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.228   0.521    9.241  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7249/Q                    -      A->Q    F     NA2X1           1  0.869   0.092    9.333  
  minimips_core_instance/U3_di_n_21710                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7195/Q                    -      B->Q    R     AN21X1          1  0.199   0.155    9.488  
  minimips_core_instance/U3_di_n_21652                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[27]/D        -      D       R     DFRQX1          1  0.301   0.000    9.488  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.154   10.666  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.147   0.235   10.901  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[27]/C       -      C       R     DFRQX1         86  0.353   0.046   10.901  
#----------------------------------------------------------------------------------------------------------------------
Path 20: MET (1.299 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[5]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.925 (P)          0.881 (P)
          Arrival:=         10.925             -0.046
 
            Setup:-          0.158
    Required Time:=         10.767
     Launch Clock:-         -0.046
        Data Path:-          9.515
            Slack:=          1.299
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                     -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                                 -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                       -      A->Q    R     AND2X4          2  0.097   0.152   -0.262  
  minimips_core_instance/CTS_308                                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q                     -      A->Q    R     BUX12          88  0.149   0.215   -0.046  
  minimips_core_instance/CTS_306                                            -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[5]/Q                              -      C->Q    F     DFRQX1          1  0.283   0.282    0.236  
  minimips_core_instance/U3_di_n_19440                                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC256_U3_di_n_19440/Q                          -      A->Q    F     BUX2           61  0.098   0.699    0.935  
  minimips_core_instance/FE_OFN256_U3_di_n_19440                            -      -       -     (net)          61      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTC42_U3_di_n_19440/Q  -      A->Q    R     INX1            7  1.111   0.325    1.260  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTN42_U3_di_n_19440    -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37965/Q                   -      A->Q    F     NA2X1           1  0.349   0.059    1.320  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_166                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37915/Q                   -      A->Q    R     NA2X1           4  0.134   0.229    1.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_115                      -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC174_n_115/Q          -      A->Q    F     INX2           31  0.351   0.352    1.901  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN174_n_115            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37287/Q                   -      A->Q    R     NO2X1           1  0.480   0.274    2.175  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_782                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S            -      A->S    R     FAX1            1  0.377   0.432    2.607  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S            -      CI->S   R     FAX1            2  0.159   0.330    2.937  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q                   -      A->Q    R     AND2X1          2  0.105   0.123    3.060  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q                   -      B->Q    F     NO2X1           1  0.101   0.085    3.145  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO                  -      CI->CO  F     FAX2            2  0.098   0.217    3.362  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q                   -      A->Q    R     NO2X2           1  0.087   0.065    3.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q                   -      A->Q    F     NO2X2           1  0.087   0.052    3.479  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO                  -      CI->CO  F     FAX2            1  0.071   0.217    3.696  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO                  -      CI->CO  F     FAX2            1  0.092   0.223    3.919  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO                  -      CI->CO  F     FAX2            1  0.095   0.220    4.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO                  -      CI->CO  F     FAX2            1  0.091   0.226    4.365  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO                  -      CI->CO  F     FAX2            2  0.098   0.214    4.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q                   -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.698  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q                   -      A->Q    R     NA2X2           2  0.056   0.069    4.767  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q                   -      A->Q    F     NA2X2           1  0.108   0.042    4.809  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q                   -      A->Q    R     NA2X2           2  0.053   0.067    4.876  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q                   -      A->Q    F     NA2X2           1  0.106   0.054    4.930  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q                   -      A->Q    R     NA2X4           2  0.068   0.062    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q                   -      A->Q    F     NA2X4           1  0.102   0.041    5.033  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    5.091  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q                   -      A->Q    R     NA2X4           2  0.060   0.059    5.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q                   -      A->Q    F     NA2X4           1  0.097   0.041    5.231  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q                   -      A->Q    R     NA2X4           2  0.061   0.059    5.290  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.331  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.393  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q                   -      A->Q    F     NA2X4           1  0.100   0.043    5.436  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q                   -      A->Q    R     NA2X4           2  0.064   0.061    5.497  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    5.538  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q                   -      A->Q    F     NA2X4           1  0.099   0.042    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q                   -      A->Q    R     NA2X4           2  0.063   0.061    5.702  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.743  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    5.803  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q                   -      A->Q    R     NA2X4           2  0.062   0.061    5.905  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    5.946  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    6.006  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q                   -      A->Q    F     NA2X4           1  0.100   0.042    6.048  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.107  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q                   -      A->Q    F     NA2X4           1  0.097   0.042    6.148  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    6.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q                   -      A->Q    R     NA2X4           2  0.050   0.077    6.326  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q                   -      A->Q    F     NA2X4           1  0.132   0.044    6.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q                   -      A->Q    R     NA2X4           2  0.061   0.060    6.430  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q                   -      A->Q    F     NA2X4           1  0.107   0.041    6.472  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q                   -      A->Q    R     NA2X4           2  0.060   0.064    6.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q                   -      A->Q    F     NA2X4           1  0.105   0.041    6.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    6.637  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q                   -      A->Q    F     NA2X4           1  0.101   0.042    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.777  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.835  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q                   -      A->Q    F     NA2X4           1  0.096   0.040    6.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.933  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.974  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.032  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.131  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q                   -      A->Q    R     NA2X4           2  0.059   0.068    7.240  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q                   -      A->Q    F     NA2X4           1  0.119   0.043    7.283  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q                   -      A->Q    R     NA2X4           2  0.061   0.069    7.352  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q                   -      A->Q    F     NA2X4           1  0.118   0.043    7.395  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q                   -      A->Q    R     NA2X4           2  0.062   0.060    7.454  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    7.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q                   -      A->Q    R     NA2X4           2  0.061   0.051    7.547  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q                   -      A->Q    F     NA2X2           1  0.087   0.052    7.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q                   -      A->Q    R     NA2X4           2  0.070   0.062    7.661  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q                   -      A->Q    F     NA2X2           1  0.099   0.055    7.716  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q                   -      A->Q    R     NA2X4           2  0.072   0.059    7.774  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q                   -      A->Q    F     NA2X2           1  0.097   0.052    7.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q                   -      A->Q    R     NA2X4           2  0.069   0.059    7.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q                   -      A->Q    F     NA2X2           1  0.096   0.054    7.940  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q                   -      A->Q    R     NA2X4           2  0.072   0.057    7.997  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q                   -      A->Q    F     NA2X2           1  0.090   0.042    8.039  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q                   -      A->Q    R     NA2X2           2  0.057   0.069    8.108  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q                   -      A->Q    F     NA2X2           1  0.112   0.056    8.164  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q                   -      A->Q    R     NA2X4           2  0.069   0.055    8.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q                   -      A->Q    R     NA2X4           2  0.069   0.054    8.323  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q                   -      A->Q    R     NA2X4           2  0.066   0.054    8.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.477  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q                   -      A->Q    R     NA2X4           2  0.067   0.054    8.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q                   -      A->Q    F     NA2X2           1  0.088   0.050    8.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q                   -      A->Q    R     NA2X4           2  0.066   0.053    8.634  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q                   -      A->Q    F     INX1            2  0.086   0.061    8.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q                   -      A->Q    R     NO2X1           1  0.069   0.078    8.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q                   -      A->Q    F     NO2X1           2  0.120   0.079    8.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36143/Q                   -      A->Q    R     NO2X1           1  0.177   0.092    8.944  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1683                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36140/Q                   -      A->Q    F     NO2X1           2  0.109   0.067    9.011  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1685                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38248/Q                   -      A->Q    F     EN2X1           1  0.092   0.154    9.166  
  minimips_core_instance/U4_ex_U1_alu_n_910                                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21028/Q                              -      E->Q    R     AN222X1         1  0.103   0.191    9.356  
  minimips_core_instance/U4_ex_U1_alu_n_23670                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20881/Q                              -      A->Q    F     NO2X1           1  0.402   0.112    9.469  
  minimips_core_instance/U4_ex_U1_alu_n_23448                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/D                        -      D       F     DFRQX1          1  0.281   0.001    9.469  
#-----------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.145   10.657  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.120   10.777  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.078   0.148   10.925  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/C          -      C       R     DFRQX1         32  0.181   0.032   10.925  
#---------------------------------------------------------------------------------------------------------------------------
Path 21: MET (1.302 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[25]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.905 (P)          0.936 (P)
          Arrival:=         10.905              0.009
 
            Setup:-          0.133
    Required Time:=         10.772
     Launch Clock:-          0.009
        Data Path:-          9.462
            Slack:=          1.302
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.089    8.671  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.743   0.050    8.720  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.228   0.521    9.241  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7247/Q                    -      A->Q    F     NA2X1           1  0.869   0.066    9.308  
  minimips_core_instance/U3_di_n_21708                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7193/Q                    -      B->Q    R     AN21X1          1  0.179   0.163    9.470  
  minimips_core_instance/U3_di_n_21650                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[25]/D        -      D       R     DFRQX1          1  0.306   0.000    9.470  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.154   10.666  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.147   0.239   10.905  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[25]/C       -      C       R     DFRQX1         86  0.354   0.049   10.905  
#----------------------------------------------------------------------------------------------------------------------
Path 22: MET (1.308 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[26]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.902 (P)          0.936 (P)
          Arrival:=         10.902              0.009
 
            Setup:-          0.133
    Required Time:=         10.770
     Launch Clock:-          0.009
        Data Path:-          9.453
            Slack:=          1.308
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.089    8.671  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.743   0.050    8.720  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.228   0.521    9.241  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7248/Q                    -      A->Q    F     NA2X1           1  0.869   0.068    9.309  
  minimips_core_instance/U3_di_n_21709                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7194/Q                    -      B->Q    R     AN21X1          1  0.181   0.152    9.461  
  minimips_core_instance/U3_di_n_21651                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[26]/D        -      D       R     DFRQX1          1  0.302   0.000    9.461  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.154   10.666  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.147   0.236   10.902  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[26]/C       -      C       R     DFRQX1         86  0.353   0.047   10.902  
#----------------------------------------------------------------------------------------------------------------------
Path 23: MET (1.314 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.864 (P)          0.936 (P)
          Arrival:=         10.863              0.009
 
            Setup:-          0.128
    Required Time:=         10.735
     Launch Clock:-          0.009
        Data Path:-          9.413
            Slack:=          1.314
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.097   0.154   -0.261  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.149   0.269    0.009  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.357   0.336    0.345  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.148    0.493  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.199   0.793    1.286  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.334   0.062    1.349  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.197   0.137    1.485  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.177   0.103    1.588  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.137   0.211    1.799  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.169   0.554    2.353  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.692    3.045  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.027   0.128    3.173  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.239   0.298    3.471  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.172   0.276    3.747  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.124   0.244    3.991  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.241    4.231  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.120   0.246    4.477  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.127   0.247    4.724  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.126   0.247    4.971  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.127   0.219    5.190  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.105    5.295  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.147   0.154    5.449  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.261    5.710  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.120   0.240    5.950  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.120   0.244    6.194  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.124   0.243    6.437  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.122   0.246    6.683  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.126   0.227    6.909  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.100   0.197    7.107  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.151   0.116    7.223  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.146   0.115    7.338  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.183   0.115    7.453  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.129   0.147    7.600  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.180   0.216    7.817  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.080   0.262    8.079  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.162   0.134    8.212  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2606/Q   -      A->Q    F     AN21X1          1  0.170   0.081    8.294  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1213    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2603/Q   -      A->Q    R     NO2X1           2  0.109   0.154    8.448  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1208    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2597/Q   -      A->Q    F     ON21X1          1  0.225   0.085    8.533  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1199    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2593/Q   -      A->Q    F     EO2X1           2  0.117   0.203    8.736  
  minimips_core_instance/U4_ex_U1_alu_res_add[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21131/Q                         -      A->Q    F     EN2X1           1  0.130   0.159    8.895  
  minimips_core_instance/U4_ex_U1_alu_n_23831                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20744/Q                         -      B->Q    R     NO2I1X1         1  0.252   0.178    9.074  
  minimips_core_instance/U4_ex_overflow_ual                            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2522/Q                                       -      AN->Q   R     NO6I2X1         1  0.224   0.348    9.421  
  minimips_core_instance/n_471                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/D                   -      D       R     DFRX1           1  0.192   0.001    9.421  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.183   10.863  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/C     -      C       R     DFRX1          97  0.272   0.029   10.863  
#----------------------------------------------------------------------------------------------------------------------
Path 24: MET (1.318 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[18]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.899 (P)          0.936 (P)
          Arrival:=         10.899              0.009
 
            Setup:-          0.132
    Required Time:=         10.767
     Launch Clock:-          0.009
        Data Path:-          9.441
            Slack:=          1.318
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.089    8.671  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.743   0.050    8.720  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.228   0.520    9.241  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7240/Q                    -      A->Q    F     NA2X1           1  0.869   0.069    9.310  
  minimips_core_instance/U3_di_n_21702                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7186/Q                    -      B->Q    R     AN21X1          1  0.212   0.140    9.450  
  minimips_core_instance/U3_di_n_21641                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[18]/D        -      D       R     DFRQX1          1  0.263   0.000    9.450  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.154   10.666  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.147   0.233   10.899  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[18]/C       -      C       R     DFRQX1         86  0.352   0.043   10.899  
#----------------------------------------------------------------------------------------------------------------------
Path 25: MET (1.318 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[24]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.908 (P)          0.936 (P)
          Arrival:=         10.908              0.009
 
            Setup:-          0.132
    Required Time:=         10.776
     Launch Clock:-          0.009
        Data Path:-          9.449
            Slack:=          1.318
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.089    8.671  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.743   0.050    8.720  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.228   0.521    9.241  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7246/Q                    -      A->Q    F     NA2X1           1  0.869   0.075    9.316  
  minimips_core_instance/U3_di_n_21707                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7192/Q                    -      B->Q    R     AN21X1          1  0.188   0.141    9.457  
  minimips_core_instance/U3_di_n_21649                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[24]/D        -      D       R     DFRQX1          1  0.275   0.000    9.457  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.154   10.666  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.147   0.241   10.908  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[24]/C       -      C       R     DFRQX1         86  0.354   0.052   10.908  
#----------------------------------------------------------------------------------------------------------------------
Path 26: MET (1.321 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[19]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.918 (P)          0.936 (P)
          Arrival:=         10.918              0.009
 
            Setup:-          0.133
    Required Time:=         10.786
     Launch Clock:-          0.009
        Data Path:-          9.456
            Slack:=          1.321
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.089    8.671  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.743   0.050    8.720  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.228   0.521    9.242  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7228/Q                    -      A->Q    F     NA2X1           1  0.869   0.074    9.315  
  minimips_core_instance/U3_di_n_21681                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7187/Q                    -      B->Q    R     AN21X1          1  0.192   0.149    9.465  
  minimips_core_instance/U3_di_n_21642                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[19]/D        -      D       R     DFRQX1          1  0.292   0.000    9.465  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.154   10.666  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.147   0.252   10.918  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[19]/C       -      C       R     DFRQX1         86  0.356   0.062   10.918  
#----------------------------------------------------------------------------------------------------------------------
Path 27: MET (1.321 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[20]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.918 (P)          0.936 (P)
          Arrival:=         10.918              0.009
 
            Setup:-          0.133
    Required Time:=         10.785
     Launch Clock:-          0.009
        Data Path:-          9.456
            Slack:=          1.321
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.089    8.671  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.743   0.050    8.720  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.228   0.521    9.242  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7257/Q                    -      A->Q    F     NA2X1           1  0.869   0.067    9.309  
  minimips_core_instance/U3_di_n_21715                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7188/Q                    -      B->Q    R     AN21X1          1  0.193   0.156    9.464  
  minimips_core_instance/U3_di_n_21645                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[20]/D        -      D       R     DFRQX1          1  0.304   0.000    9.464  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.154   10.666  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.147   0.252   10.918  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[20]/C       -      C       R     DFRQX1         86  0.356   0.062   10.918  
#----------------------------------------------------------------------------------------------------------------------
Path 28: MET (1.340 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[23]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.918 (P)          0.936 (P)
          Arrival:=         10.918              0.009
 
            Setup:-          0.132
    Required Time:=         10.786
     Launch Clock:-          0.009
        Data Path:-          9.438
            Slack:=          1.340
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.089    8.671  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.743   0.050    8.720  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.228   0.521    9.242  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7245/Q                    -      A->Q    F     NA2X1           1  0.869   0.067    9.309  
  minimips_core_instance/U3_di_n_21706                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7191/Q                    -      B->Q    R     AN21X1          1  0.181   0.138    9.447  
  minimips_core_instance/U3_di_n_21648                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[23]/D        -      D       R     DFRQX1          1  0.270   0.000    9.447  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.154   10.666  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.147   0.252   10.918  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[23]/C       -      C       R     DFRQX1         86  0.356   0.062   10.918  
#----------------------------------------------------------------------------------------------------------------------
Path 29: MET (1.340 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[22]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.919 (P)          0.936 (P)
          Arrival:=         10.919              0.009
 
            Setup:-          0.132
    Required Time:=         10.787
     Launch Clock:-          0.009
        Data Path:-          9.438
            Slack:=          1.340
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.089    8.671  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.743   0.050    8.720  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.228   0.521    9.242  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7244/Q                    -      A->Q    F     NA2X1           1  0.869   0.070    9.311  
  minimips_core_instance/U3_di_n_21705                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7190/Q                    -      B->Q    R     AN21X1          1  0.183   0.135    9.447  
  minimips_core_instance/U3_di_n_21647                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[22]/D        -      D       R     DFRQX1          1  0.264   0.000    9.447  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.154   10.666  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.147   0.252   10.919  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[22]/C       -      C       R     DFRQX1         86  0.356   0.063   10.919  
#----------------------------------------------------------------------------------------------------------------------
Path 30: MET (1.344 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[21]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.919 (P)          0.936 (P)
          Arrival:=         10.919              0.009
 
            Setup:-          0.132
    Required Time:=         10.787
     Launch Clock:-          0.009
        Data Path:-          9.435
            Slack:=          1.344
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.089    8.671  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.743   0.050    8.720  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.228   0.521    9.242  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7243/Q                    -      A->Q    F     NA2X1           1  0.869   0.067    9.309  
  minimips_core_instance/U3_di_n_21704                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7189/Q                    -      B->Q    R     AN21X1          1  0.181   0.135    9.443  
  minimips_core_instance/U3_di_n_21646                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[21]/D        -      D       R     DFRQX1          1  0.263   0.000    9.443  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.154   10.666  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.147   0.253   10.919  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[21]/C       -      C       R     DFRQX1         86  0.356   0.063   10.919  
#----------------------------------------------------------------------------------------------------------------------
Path 31: MET (1.349 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[5]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.923 (P)          0.881 (P)
          Arrival:=         10.923             -0.046
 
            Setup:-          0.157
    Required Time:=         10.766
     Launch Clock:-         -0.046
        Data Path:-          9.463
            Slack:=          1.349
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                     -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                                 -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                       -      A->Q    R     AND2X4          2  0.097   0.152   -0.262  
  minimips_core_instance/CTS_308                                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q                     -      A->Q    R     BUX12          88  0.149   0.215   -0.046  
  minimips_core_instance/CTS_306                                            -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[5]/Q                              -      C->Q    F     DFRQX1          1  0.283   0.282    0.236  
  minimips_core_instance/U3_di_n_19440                                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC256_U3_di_n_19440/Q                          -      A->Q    F     BUX2           61  0.098   0.699    0.935  
  minimips_core_instance/FE_OFN256_U3_di_n_19440                            -      -       -     (net)          61      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTC42_U3_di_n_19440/Q  -      A->Q    R     INX1            7  1.111   0.325    1.260  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTN42_U3_di_n_19440    -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37965/Q                   -      A->Q    F     NA2X1           1  0.349   0.059    1.320  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_166                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37915/Q                   -      A->Q    R     NA2X1           4  0.134   0.229    1.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_115                      -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC174_n_115/Q          -      A->Q    F     INX2           31  0.351   0.352    1.901  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN174_n_115            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37287/Q                   -      A->Q    R     NO2X1           1  0.480   0.274    2.175  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_782                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S            -      A->S    R     FAX1            1  0.377   0.432    2.607  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S            -      CI->S   R     FAX1            2  0.159   0.330    2.937  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q                   -      A->Q    R     AND2X1          2  0.105   0.123    3.060  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q                   -      B->Q    F     NO2X1           1  0.101   0.085    3.145  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO                  -      CI->CO  F     FAX2            2  0.098   0.217    3.362  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q                   -      A->Q    R     NO2X2           1  0.087   0.065    3.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q                   -      A->Q    F     NO2X2           1  0.087   0.052    3.479  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO                  -      CI->CO  F     FAX2            1  0.071   0.217    3.696  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO                  -      CI->CO  F     FAX2            1  0.092   0.223    3.919  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO                  -      CI->CO  F     FAX2            1  0.095   0.220    4.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO                  -      CI->CO  F     FAX2            1  0.091   0.226    4.365  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO                  -      CI->CO  F     FAX2            2  0.098   0.214    4.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q                   -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.698  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q                   -      A->Q    R     NA2X2           2  0.056   0.069    4.767  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q                   -      A->Q    F     NA2X2           1  0.108   0.042    4.809  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q                   -      A->Q    R     NA2X2           2  0.053   0.067    4.876  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q                   -      A->Q    F     NA2X2           1  0.106   0.054    4.930  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q                   -      A->Q    R     NA2X4           2  0.068   0.062    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q                   -      A->Q    F     NA2X4           1  0.102   0.041    5.033  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    5.091  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q                   -      A->Q    R     NA2X4           2  0.060   0.059    5.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q                   -      A->Q    F     NA2X4           1  0.097   0.041    5.231  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q                   -      A->Q    R     NA2X4           2  0.061   0.059    5.290  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.331  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.393  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q                   -      A->Q    F     NA2X4           1  0.100   0.043    5.436  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q                   -      A->Q    R     NA2X4           2  0.064   0.061    5.497  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    5.538  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q                   -      A->Q    F     NA2X4           1  0.099   0.042    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q                   -      A->Q    R     NA2X4           2  0.063   0.061    5.702  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.743  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    5.803  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q                   -      A->Q    R     NA2X4           2  0.062   0.061    5.905  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    5.946  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    6.006  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q                   -      A->Q    F     NA2X4           1  0.100   0.042    6.048  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.107  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q                   -      A->Q    F     NA2X4           1  0.097   0.042    6.148  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    6.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q                   -      A->Q    R     NA2X4           2  0.050   0.077    6.326  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q                   -      A->Q    F     NA2X4           1  0.132   0.044    6.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q                   -      A->Q    R     NA2X4           2  0.061   0.060    6.430  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q                   -      A->Q    F     NA2X4           1  0.107   0.041    6.472  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q                   -      A->Q    R     NA2X4           2  0.060   0.064    6.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q                   -      A->Q    F     NA2X4           1  0.105   0.041    6.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    6.637  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q                   -      A->Q    F     NA2X4           1  0.101   0.042    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.777  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.835  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q                   -      A->Q    F     NA2X4           1  0.096   0.040    6.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.933  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.974  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.032  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.131  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q                   -      A->Q    R     NA2X4           2  0.059   0.068    7.240  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q                   -      A->Q    F     NA2X4           1  0.119   0.043    7.283  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q                   -      A->Q    R     NA2X4           2  0.061   0.069    7.352  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q                   -      A->Q    F     NA2X4           1  0.118   0.043    7.395  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q                   -      A->Q    R     NA2X4           2  0.062   0.060    7.454  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    7.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q                   -      A->Q    R     NA2X4           2  0.061   0.051    7.547  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q                   -      A->Q    F     NA2X2           1  0.087   0.052    7.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q                   -      A->Q    R     NA2X4           2  0.070   0.062    7.661  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q                   -      A->Q    F     NA2X2           1  0.099   0.055    7.716  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q                   -      A->Q    R     NA2X4           2  0.072   0.059    7.774  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q                   -      A->Q    F     NA2X2           1  0.097   0.052    7.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q                   -      A->Q    R     NA2X4           2  0.069   0.059    7.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q                   -      A->Q    F     NA2X2           1  0.096   0.054    7.940  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q                   -      A->Q    R     NA2X4           2  0.072   0.057    7.997  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q                   -      A->Q    F     NA2X2           1  0.090   0.042    8.039  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q                   -      A->Q    R     NA2X2           2  0.057   0.069    8.108  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q                   -      A->Q    F     NA2X2           1  0.112   0.056    8.164  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q                   -      A->Q    R     NA2X4           2  0.069   0.055    8.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q                   -      A->Q    R     NA2X4           2  0.069   0.054    8.323  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q                   -      A->Q    R     NA2X4           2  0.066   0.054    8.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.477  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q                   -      A->Q    R     NA2X4           2  0.067   0.054    8.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q                   -      A->Q    F     NA2X2           1  0.088   0.050    8.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q                   -      A->Q    R     NA2X4           2  0.066   0.053    8.634  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q                   -      A->Q    F     NA2X1           1  0.086   0.054    8.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q                   -      A->Q    R     NA2X2           2  0.069   0.071    8.759  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q                   -      A->Q    F     NA2X2           1  0.112   0.043    8.802  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q                   -      A->Q    R     NA2X2           2  0.058   0.069    8.871  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38198/Q                   -      A->Q    F     EN2X1           1  0.112   0.158    9.029  
  minimips_core_instance/U4_ex_U1_alu_n_898                                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21032/Q                              -      D->Q    R     AN222X1         1  0.102   0.266    9.295  
  minimips_core_instance/U4_ex_U1_alu_n_23674                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20885/Q                              -      A->Q    F     NO2X1           1  0.453   0.121    9.416  
  minimips_core_instance/U4_ex_U1_alu_n_23452                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/D                        -      D       F     DFRQX1          1  0.280   0.001    9.416  
#-----------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.145   10.657  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.120   10.777  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.078   0.146   10.923  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/C          -      C       R     DFRQX1         32  0.181   0.030   10.923  
#---------------------------------------------------------------------------------------------------------------------------
Path 32: MET (1.430 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[5]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.923 (P)          0.881 (P)
          Arrival:=         10.923             -0.046
 
            Setup:-          0.161
    Required Time:=         10.763
     Launch Clock:-         -0.046
        Data Path:-          9.379
            Slack:=          1.430
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                     -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                                 -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                       -      A->Q    R     AND2X4          2  0.097   0.152   -0.262  
  minimips_core_instance/CTS_308                                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q                     -      A->Q    R     BUX12          88  0.149   0.215   -0.046  
  minimips_core_instance/CTS_306                                            -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[5]/Q                              -      C->Q    F     DFRQX1          1  0.283   0.282    0.236  
  minimips_core_instance/U3_di_n_19440                                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC256_U3_di_n_19440/Q                          -      A->Q    F     BUX2           61  0.098   0.699    0.935  
  minimips_core_instance/FE_OFN256_U3_di_n_19440                            -      -       -     (net)          61      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTC42_U3_di_n_19440/Q  -      A->Q    R     INX1            7  1.111   0.325    1.260  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTN42_U3_di_n_19440    -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37965/Q                   -      A->Q    F     NA2X1           1  0.349   0.059    1.320  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_166                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37915/Q                   -      A->Q    R     NA2X1           4  0.134   0.229    1.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_115                      -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC174_n_115/Q          -      A->Q    F     INX2           31  0.351   0.352    1.901  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN174_n_115            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37287/Q                   -      A->Q    R     NO2X1           1  0.480   0.274    2.175  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_782                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S            -      A->S    R     FAX1            1  0.377   0.432    2.607  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S            -      CI->S   R     FAX1            2  0.159   0.330    2.937  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q                   -      A->Q    R     AND2X1          2  0.105   0.123    3.060  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q                   -      B->Q    F     NO2X1           1  0.101   0.085    3.145  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO                  -      CI->CO  F     FAX2            2  0.098   0.217    3.362  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q                   -      A->Q    R     NO2X2           1  0.087   0.065    3.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q                   -      A->Q    F     NO2X2           1  0.087   0.052    3.479  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO                  -      CI->CO  F     FAX2            1  0.071   0.217    3.696  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO                  -      CI->CO  F     FAX2            1  0.092   0.223    3.919  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO                  -      CI->CO  F     FAX2            1  0.095   0.220    4.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO                  -      CI->CO  F     FAX2            1  0.091   0.226    4.365  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO                  -      CI->CO  F     FAX2            2  0.098   0.214    4.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q                   -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.698  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q                   -      A->Q    R     NA2X2           2  0.056   0.069    4.767  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q                   -      A->Q    F     NA2X2           1  0.108   0.042    4.809  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q                   -      A->Q    R     NA2X2           2  0.053   0.067    4.876  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q                   -      A->Q    F     NA2X2           1  0.106   0.054    4.930  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q                   -      A->Q    R     NA2X4           2  0.068   0.062    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q                   -      A->Q    F     NA2X4           1  0.102   0.041    5.033  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    5.091  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q                   -      A->Q    R     NA2X4           2  0.060   0.059    5.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q                   -      A->Q    F     NA2X4           1  0.097   0.041    5.231  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q                   -      A->Q    R     NA2X4           2  0.061   0.059    5.290  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.331  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.393  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q                   -      A->Q    F     NA2X4           1  0.100   0.043    5.436  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q                   -      A->Q    R     NA2X4           2  0.064   0.061    5.497  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    5.538  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q                   -      A->Q    F     NA2X4           1  0.099   0.042    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q                   -      A->Q    R     NA2X4           2  0.063   0.061    5.702  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.743  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    5.803  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q                   -      A->Q    R     NA2X4           2  0.062   0.061    5.905  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    5.946  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    6.006  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q                   -      A->Q    F     NA2X4           1  0.100   0.042    6.048  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.107  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q                   -      A->Q    F     NA2X4           1  0.097   0.042    6.148  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    6.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q                   -      A->Q    R     NA2X4           2  0.050   0.077    6.326  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q                   -      A->Q    F     NA2X4           1  0.132   0.044    6.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q                   -      A->Q    R     NA2X4           2  0.061   0.060    6.430  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q                   -      A->Q    F     NA2X4           1  0.107   0.041    6.472  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q                   -      A->Q    R     NA2X4           2  0.060   0.064    6.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q                   -      A->Q    F     NA2X4           1  0.105   0.041    6.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    6.637  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q                   -      A->Q    F     NA2X4           1  0.101   0.042    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.777  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.835  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q                   -      A->Q    F     NA2X4           1  0.096   0.040    6.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.933  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.974  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.032  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.131  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q                   -      A->Q    R     NA2X4           2  0.059   0.068    7.240  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q                   -      A->Q    F     NA2X4           1  0.119   0.043    7.283  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q                   -      A->Q    R     NA2X4           2  0.061   0.069    7.352  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q                   -      A->Q    F     NA2X4           1  0.118   0.043    7.395  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q                   -      A->Q    R     NA2X4           2  0.062   0.060    7.454  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    7.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q                   -      A->Q    R     NA2X4           2  0.061   0.051    7.547  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q                   -      A->Q    F     NA2X2           1  0.087   0.052    7.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q                   -      A->Q    R     NA2X4           2  0.070   0.062    7.661  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q                   -      A->Q    F     NA2X2           1  0.099   0.055    7.716  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q                   -      A->Q    R     NA2X4           2  0.072   0.059    7.774  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q                   -      A->Q    F     NA2X2           1  0.097   0.052    7.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q                   -      A->Q    R     NA2X4           2  0.069   0.059    7.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q                   -      A->Q    F     NA2X2           1  0.096   0.054    7.940  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q                   -      A->Q    R     NA2X4           2  0.072   0.057    7.997  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q                   -      A->Q    F     NA2X2           1  0.090   0.042    8.039  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q                   -      A->Q    R     NA2X2           2  0.057   0.069    8.108  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q                   -      A->Q    F     NA2X2           1  0.112   0.056    8.164  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q                   -      A->Q    R     NA2X4           2  0.069   0.055    8.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q                   -      A->Q    R     NA2X4           2  0.069   0.054    8.323  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q                   -      A->Q    R     NA2X4           2  0.066   0.054    8.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.477  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q                   -      A->Q    R     NA2X4           2  0.067   0.054    8.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q                   -      A->Q    F     NA2X2           1  0.088   0.050    8.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q                   -      A->Q    R     NA2X4           2  0.066   0.053    8.634  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q                   -      A->Q    F     NA2X1           1  0.086   0.054    8.687  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q                   -      A->Q    R     NA2X2           2  0.069   0.071    8.759  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38199/Q                   -      A->Q    F     EN2X1           1  0.112   0.154    8.912  
  minimips_core_instance/U4_ex_U1_alu_n_896                                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21030/Q                              -      D->Q    R     AN222X1         1  0.095   0.283    9.196  
  minimips_core_instance/U4_ex_U1_alu_n_23672                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20882/Q                              -      A->Q    F     NO2X1           1  0.473   0.137    9.333  
  minimips_core_instance/U4_ex_U1_alu_n_23449                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/D                        -      D       F     DFRX1           1  0.305   0.001    9.333  
#-----------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.145   10.657  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.120   10.777  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.078   0.146   10.923  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/C          -      C       R     DFRX1          32  0.181   0.030   10.923  
#---------------------------------------------------------------------------------------------------------------------------
Path 33: MET (1.448 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[31]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.878 (P)          0.936 (P)
          Arrival:=         10.878              0.009
 
            Setup:-          0.142
    Required Time:=         10.736
     Launch Clock:-          0.009
        Data Path:-          9.279
            Slack:=          1.448
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.097   0.154   -0.261  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.149   0.269    0.009  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.357   0.336    0.345  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.148    0.493  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.199   0.793    1.286  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.334   0.062    1.349  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.197   0.137    1.485  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.177   0.103    1.588  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.137   0.211    1.799  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.169   0.554    2.353  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.692    3.045  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.027   0.128    3.173  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.239   0.298    3.471  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.172   0.276    3.747  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.124   0.244    3.991  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.241    4.231  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.120   0.246    4.477  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.127   0.247    4.724  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.126   0.247    4.971  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.127   0.219    5.190  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.105    5.295  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.147   0.154    5.449  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.261    5.710  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.120   0.240    5.950  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.120   0.244    6.194  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.124   0.243    6.437  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.122   0.246    6.683  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.126   0.227    6.909  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.100   0.197    7.107  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.151   0.116    7.223  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.146   0.115    7.338  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.183   0.115    7.453  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.129   0.147    7.600  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.180   0.216    7.817  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.080   0.262    8.079  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.162   0.134    8.212  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2606/Q   -      A->Q    F     AN21X1          1  0.170   0.081    8.294  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1213    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2603/Q   -      A->Q    R     NO2X1           2  0.109   0.154    8.448  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1208    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2597/Q   -      A->Q    F     ON21X1          1  0.225   0.085    8.533  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1199    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2593/Q   -      A->Q    F     EO2X1           2  0.117   0.203    8.736  
  minimips_core_instance/U4_ex_U1_alu_res_add[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20352/Q                         -      A->Q    F     AO211X1         1  0.130   0.334    9.070  
  minimips_core_instance/U4_ex_res_ual[31]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2401/Q                                       -      A->Q    R     AN22X1          1  0.151   0.149    9.219  
  minimips_core_instance/n_469                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2234/Q                                       -      A->Q    F     NO2X1           1  0.262   0.069    9.288  
  minimips_core_instance/n_507                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[31]/D                   -      D       F     DFRQX1          1  0.224   0.000    9.288  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.198   10.878  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[31]/C     -      C       R     DFRQX1         94  0.313   0.062   10.878  
#----------------------------------------------------------------------------------------------------------------------
Path 34: MET (1.457 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[5]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.925 (P)          0.881 (P)
          Arrival:=         10.925             -0.046
 
            Setup:-          0.162
    Required Time:=         10.762
     Launch Clock:-         -0.046
        Data Path:-          9.352
            Slack:=          1.457
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                     -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                                 -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                       -      A->Q    R     AND2X4          2  0.097   0.152   -0.262  
  minimips_core_instance/CTS_308                                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q                     -      A->Q    R     BUX12          88  0.149   0.215   -0.046  
  minimips_core_instance/CTS_306                                            -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[5]/Q                              -      C->Q    F     DFRQX1          1  0.283   0.282    0.236  
  minimips_core_instance/U3_di_n_19440                                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC256_U3_di_n_19440/Q                          -      A->Q    F     BUX2           61  0.098   0.699    0.935  
  minimips_core_instance/FE_OFN256_U3_di_n_19440                            -      -       -     (net)          61      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTC42_U3_di_n_19440/Q  -      A->Q    R     INX1            7  1.111   0.325    1.260  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTN42_U3_di_n_19440    -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37965/Q                   -      A->Q    F     NA2X1           1  0.349   0.059    1.320  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_166                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37915/Q                   -      A->Q    R     NA2X1           4  0.134   0.229    1.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_115                      -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC174_n_115/Q          -      A->Q    F     INX2           31  0.351   0.352    1.901  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN174_n_115            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37287/Q                   -      A->Q    R     NO2X1           1  0.480   0.274    2.175  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_782                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S            -      A->S    R     FAX1            1  0.377   0.432    2.607  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S            -      CI->S   R     FAX1            2  0.159   0.330    2.937  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q                   -      A->Q    R     AND2X1          2  0.105   0.123    3.060  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q                   -      B->Q    F     NO2X1           1  0.101   0.085    3.145  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO                  -      CI->CO  F     FAX2            2  0.098   0.217    3.362  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q                   -      A->Q    R     NO2X2           1  0.087   0.065    3.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q                   -      A->Q    F     NO2X2           1  0.087   0.052    3.479  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO                  -      CI->CO  F     FAX2            1  0.071   0.217    3.696  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO                  -      CI->CO  F     FAX2            1  0.092   0.223    3.919  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO                  -      CI->CO  F     FAX2            1  0.095   0.220    4.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO                  -      CI->CO  F     FAX2            1  0.091   0.226    4.365  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO                  -      CI->CO  F     FAX2            2  0.098   0.214    4.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q                   -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.698  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q                   -      A->Q    R     NA2X2           2  0.056   0.069    4.767  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q                   -      A->Q    F     NA2X2           1  0.108   0.042    4.809  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q                   -      A->Q    R     NA2X2           2  0.053   0.067    4.876  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q                   -      A->Q    F     NA2X2           1  0.106   0.054    4.930  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q                   -      A->Q    R     NA2X4           2  0.068   0.062    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q                   -      A->Q    F     NA2X4           1  0.102   0.041    5.033  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    5.091  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q                   -      A->Q    R     NA2X4           2  0.060   0.059    5.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q                   -      A->Q    F     NA2X4           1  0.097   0.041    5.231  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q                   -      A->Q    R     NA2X4           2  0.061   0.059    5.290  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.331  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.393  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q                   -      A->Q    F     NA2X4           1  0.100   0.043    5.436  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q                   -      A->Q    R     NA2X4           2  0.064   0.061    5.497  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    5.538  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q                   -      A->Q    F     NA2X4           1  0.099   0.042    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q                   -      A->Q    R     NA2X4           2  0.063   0.061    5.702  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.743  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    5.803  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q                   -      A->Q    R     NA2X4           2  0.062   0.061    5.905  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    5.946  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    6.006  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q                   -      A->Q    F     NA2X4           1  0.100   0.042    6.048  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.107  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q                   -      A->Q    F     NA2X4           1  0.097   0.042    6.148  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    6.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q                   -      A->Q    R     NA2X4           2  0.050   0.077    6.326  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q                   -      A->Q    F     NA2X4           1  0.132   0.044    6.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q                   -      A->Q    R     NA2X4           2  0.061   0.060    6.430  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q                   -      A->Q    F     NA2X4           1  0.107   0.041    6.472  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q                   -      A->Q    R     NA2X4           2  0.060   0.064    6.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q                   -      A->Q    F     NA2X4           1  0.105   0.041    6.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    6.637  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q                   -      A->Q    F     NA2X4           1  0.101   0.042    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.777  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.835  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q                   -      A->Q    F     NA2X4           1  0.096   0.040    6.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.933  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.974  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.032  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.131  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q                   -      A->Q    R     NA2X4           2  0.059   0.068    7.240  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q                   -      A->Q    F     NA2X4           1  0.119   0.043    7.283  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q                   -      A->Q    R     NA2X4           2  0.061   0.069    7.352  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q                   -      A->Q    F     NA2X4           1  0.118   0.043    7.395  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q                   -      A->Q    R     NA2X4           2  0.062   0.060    7.454  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    7.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q                   -      A->Q    R     NA2X4           2  0.061   0.051    7.547  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q                   -      A->Q    F     NA2X2           1  0.087   0.052    7.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q                   -      A->Q    R     NA2X4           2  0.070   0.062    7.661  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q                   -      A->Q    F     NA2X2           1  0.099   0.055    7.716  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q                   -      A->Q    R     NA2X4           2  0.072   0.059    7.774  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q                   -      A->Q    F     NA2X2           1  0.097   0.052    7.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q                   -      A->Q    R     NA2X4           2  0.069   0.059    7.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q                   -      A->Q    F     NA2X2           1  0.096   0.054    7.940  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q                   -      A->Q    R     NA2X4           2  0.072   0.057    7.997  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q                   -      A->Q    F     NA2X2           1  0.090   0.042    8.039  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q                   -      A->Q    R     NA2X2           2  0.057   0.069    8.108  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q                   -      A->Q    F     NA2X2           1  0.112   0.056    8.164  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q                   -      A->Q    R     NA2X4           2  0.069   0.055    8.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q                   -      A->Q    R     NA2X4           2  0.069   0.054    8.323  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q                   -      A->Q    R     NA2X4           2  0.066   0.054    8.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.477  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q                   -      A->Q    R     NA2X4           2  0.067   0.054    8.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q                   -      A->Q    F     NA2X2           1  0.088   0.050    8.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q                   -      A->Q    R     NA2X4           2  0.066   0.053    8.634  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q                   -      A->Q    F     INX1            2  0.086   0.061    8.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38237/Q                   -      A->Q    F     EO2X1           1  0.069   0.171    8.866  
  minimips_core_instance/U4_ex_U1_alu_n_894                                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21035/Q                              -      D->Q    R     AN222X1         1  0.088   0.294    9.159  
  minimips_core_instance/U4_ex_U1_alu_n_23678                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20887/Q                              -      A->Q    F     NO2X1           1  0.488   0.146    9.306  
  minimips_core_instance/U4_ex_U1_alu_n_23454                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/D                        -      D       F     DFRQX1          1  0.311   0.001    9.306  
#-----------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.145   10.657  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.120   10.777  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.078   0.148   10.925  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/C          -      C       R     DFRQX1         32  0.181   0.032   10.925  
#---------------------------------------------------------------------------------------------------------------------------
Path 35: MET (1.479 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_adresse_reg[30]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_mode_reg/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_adresse_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.852 (P)          0.917 (P)
          Arrival:=         10.851             -0.010
 
            Setup:-          0.123
    Required Time:=         10.729
     Launch Clock:-         -0.010
        Data Path:-          9.260
            Slack:=          1.479
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.154   -0.261  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.149   0.250   -0.010  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_mode_reg/Q             -      C->Q    R     DFRQX2         33  0.356   0.839    0.829  
  minimips_core_instance/DI_mode                         -      -       -     (net)          33      -       -        -  
  minimips_core_instance/g2850/Q                         -      A->Q    F     INX1            2  1.046   0.084    0.912  
  minimips_core_instance/n_322                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35737/Q                        -      D->Q    F     AO22X1          2  0.187   0.251    1.163  
  minimips_core_instance/n_646                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1466/Q        -      A->Q    F     AND2X1          2  0.108   0.198    1.361  
  minimips_core_instance/U4_ex_add_178_53_n_1004         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36219/CO                       -      A->CO   F     FAX1            2  0.154   0.270    1.631  
  minimips_core_instance/n_636                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35739/Q                        -      C->Q    R     ON21X1          1  0.115   0.085    1.716  
  minimips_core_instance/n_648                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1451/Q        -      B->Q    F     NA2I1X1         1  0.153   0.088    1.803  
  minimips_core_instance/U4_ex_add_178_53_n_987          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1450/CO       -      CI->CO  F     FAX1            1  0.114   0.253    2.057  
  minimips_core_instance/U4_ex_add_178_53_n_986          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1449/CO       -      CI->CO  F     FAX1            1  0.139   0.248    2.305  
  minimips_core_instance/U4_ex_add_178_53_n_984          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1448/CO       -      CI->CO  F     FAX1            1  0.125   0.248    2.553  
  minimips_core_instance/U4_ex_add_178_53_n_982          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1447/CO       -      CI->CO  F     FAX1            1  0.128   0.249    2.802  
  minimips_core_instance/U4_ex_add_178_53_n_980          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1446/CO       -      CI->CO  F     FAX1            1  0.129   0.253    3.055  
  minimips_core_instance/U4_ex_add_178_53_n_978          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1445/CO       -      CI->CO  F     FAX1            1  0.134   0.248    3.303  
  minimips_core_instance/U4_ex_add_178_53_n_976          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1444/CO       -      CI->CO  F     FAX1            1  0.125   0.263    3.566  
  minimips_core_instance/U4_ex_add_178_53_n_974          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1443/CO       -      CI->CO  F     FAX1            1  0.143   0.255    3.821  
  minimips_core_instance/U4_ex_add_178_53_n_972          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1442/CO       -      CI->CO  F     FAX1            1  0.132   0.245    4.066  
  minimips_core_instance/U4_ex_add_178_53_n_970          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1441/CO       -      CI->CO  F     FAX1            1  0.123   0.247    4.313  
  minimips_core_instance/U4_ex_add_178_53_n_968          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1440/CO       -      CI->CO  F     FAX1            1  0.127   0.244    4.557  
  minimips_core_instance/U4_ex_add_178_53_n_966          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1439/CO       -      CI->CO  F     FAX1            1  0.123   0.244    4.801  
  minimips_core_instance/U4_ex_add_178_53_n_964          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1438/CO       -      CI->CO  F     FAX1            1  0.124   0.245    5.046  
  minimips_core_instance/U4_ex_add_178_53_n_962          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1437/CO       -      CI->CO  F     FAX1            1  0.125   0.321    5.368  
  minimips_core_instance/U4_ex_add_178_53_n_960          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1436/CO       -      CI->CO  F     FAX1            1  0.217   0.313    5.681  
  minimips_core_instance/U4_ex_add_178_53_n_958          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1435/CO       -      CI->CO  F     FAX1            1  0.183   0.287    5.968  
  minimips_core_instance/U4_ex_add_178_53_n_956          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1434/CO       -      CI->CO  F     FAX1            1  0.160   0.253    6.221  
  minimips_core_instance/U4_ex_add_178_53_n_954          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1433/CO       -      CI->CO  F     FAX1            1  0.124   0.242    6.464  
  minimips_core_instance/U4_ex_add_178_53_n_952          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1432/CO       -      CI->CO  F     FAX1            1  0.122   0.243    6.707  
  minimips_core_instance/U4_ex_add_178_53_n_950          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1431/CO       -      CI->CO  F     FAX1            1  0.123   0.249    6.956  
  minimips_core_instance/U4_ex_add_178_53_n_948          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1430/CO       -      CI->CO  F     FAX1            1  0.130   0.249    7.205  
  minimips_core_instance/U4_ex_add_178_53_n_946          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1429/CO       -      CI->CO  F     FAX1            1  0.128   0.273    7.478  
  minimips_core_instance/U4_ex_add_178_53_n_944          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1428/CO       -      CI->CO  F     FAX1            1  0.157   0.252    7.730  
  minimips_core_instance/U4_ex_add_178_53_n_942          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1427/CO       -      CI->CO  F     FAX1            1  0.123   0.262    7.992  
  minimips_core_instance/U4_ex_add_178_53_n_940          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1426/CO       -      CI->CO  F     FAX1            1  0.144   0.253    8.245  
  minimips_core_instance/U4_ex_add_178_53_n_938          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1425/CO       -      CI->CO  F     FAX1            1  0.129   0.235    8.479  
  minimips_core_instance/U4_ex_add_178_53_n_936          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1424/CO       -      A->CO   F     FAX0            3  0.107   0.421    8.901  
  minimips_core_instance/U4_ex_add_178_53_n_934          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/FE_RC_11_0/Q                    -      B->Q    R     NA2X1           1  0.299   0.128    9.028  
  minimips_core_instance/FE_RN_3_0                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_RC_7_0/Q                     -      C->Q    F     ON21X1          1  0.116   0.072    9.100  
  minimips_core_instance/U4_ex_n_515                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2626/Q                         -      A->Q    F     AND3X1          1  0.139   0.150    9.250  
  minimips_core_instance/n_369                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[30]/D      -      D       F     DFRQX1          1  0.084   0.000    9.250  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.174   0.171   10.851  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[30]/C      -      C       R     DFRQX1         97  0.267   0.017   10.851  
#----------------------------------------------------------------------------------------------------------------------
Path 36: MET (1.483 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[5]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.929 (P)          0.881 (P)
          Arrival:=         10.929             -0.046
 
            Setup:-          0.149
    Required Time:=         10.780
     Launch Clock:-         -0.046
        Data Path:-          9.343
            Slack:=          1.483
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                     -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                                 -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                       -      A->Q    R     AND2X4          2  0.097   0.152   -0.262  
  minimips_core_instance/CTS_308                                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q                     -      A->Q    R     BUX12          88  0.149   0.215   -0.046  
  minimips_core_instance/CTS_306                                            -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[5]/Q                              -      C->Q    F     DFRQX1          1  0.283   0.282    0.236  
  minimips_core_instance/U3_di_n_19440                                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC256_U3_di_n_19440/Q                          -      A->Q    F     BUX2           61  0.098   0.699    0.935  
  minimips_core_instance/FE_OFN256_U3_di_n_19440                            -      -       -     (net)          61      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTC42_U3_di_n_19440/Q  -      A->Q    R     INX1            7  1.111   0.325    1.260  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTN42_U3_di_n_19440    -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37965/Q                   -      A->Q    F     NA2X1           1  0.349   0.059    1.320  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_166                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37915/Q                   -      A->Q    R     NA2X1           4  0.134   0.229    1.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_115                      -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC174_n_115/Q          -      A->Q    F     INX2           31  0.351   0.352    1.901  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN174_n_115            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37287/Q                   -      A->Q    R     NO2X1           1  0.480   0.274    2.175  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_782                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S            -      A->S    R     FAX1            1  0.377   0.432    2.607  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S            -      CI->S   R     FAX1            2  0.159   0.330    2.937  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q                   -      A->Q    R     AND2X1          2  0.105   0.123    3.060  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q                   -      B->Q    F     NO2X1           1  0.101   0.085    3.145  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO                  -      CI->CO  F     FAX2            2  0.098   0.217    3.362  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q                   -      A->Q    R     NO2X2           1  0.087   0.065    3.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q                   -      A->Q    F     NO2X2           1  0.087   0.052    3.479  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO                  -      CI->CO  F     FAX2            1  0.071   0.217    3.696  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO                  -      CI->CO  F     FAX2            1  0.092   0.223    3.919  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO                  -      CI->CO  F     FAX2            1  0.095   0.220    4.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO                  -      CI->CO  F     FAX2            1  0.091   0.226    4.365  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO                  -      CI->CO  F     FAX2            2  0.098   0.214    4.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q                   -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.698  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q                   -      A->Q    R     NA2X2           2  0.056   0.069    4.767  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q                   -      A->Q    F     NA2X2           1  0.108   0.042    4.809  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q                   -      A->Q    R     NA2X2           2  0.053   0.067    4.876  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q                   -      A->Q    F     NA2X2           1  0.106   0.054    4.930  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q                   -      A->Q    R     NA2X4           2  0.068   0.062    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q                   -      A->Q    F     NA2X4           1  0.102   0.041    5.033  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    5.091  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q                   -      A->Q    R     NA2X4           2  0.060   0.059    5.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q                   -      A->Q    F     NA2X4           1  0.097   0.041    5.231  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q                   -      A->Q    R     NA2X4           2  0.061   0.059    5.290  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.331  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.393  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q                   -      A->Q    F     NA2X4           1  0.100   0.043    5.436  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q                   -      A->Q    R     NA2X4           2  0.064   0.061    5.497  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    5.538  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q                   -      A->Q    F     NA2X4           1  0.099   0.042    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q                   -      A->Q    R     NA2X4           2  0.063   0.061    5.702  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.743  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    5.803  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q                   -      A->Q    R     NA2X4           2  0.062   0.061    5.905  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    5.946  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    6.006  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q                   -      A->Q    F     NA2X4           1  0.100   0.042    6.048  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.107  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q                   -      A->Q    F     NA2X4           1  0.097   0.042    6.148  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    6.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q                   -      A->Q    R     NA2X4           2  0.050   0.077    6.326  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q                   -      A->Q    F     NA2X4           1  0.132   0.044    6.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q                   -      A->Q    R     NA2X4           2  0.061   0.060    6.430  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q                   -      A->Q    F     NA2X4           1  0.107   0.041    6.472  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q                   -      A->Q    R     NA2X4           2  0.060   0.064    6.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q                   -      A->Q    F     NA2X4           1  0.105   0.041    6.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    6.637  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q                   -      A->Q    F     NA2X4           1  0.101   0.042    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.777  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.835  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q                   -      A->Q    F     NA2X4           1  0.096   0.040    6.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.933  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.974  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.032  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.131  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q                   -      A->Q    R     NA2X4           2  0.059   0.068    7.240  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q                   -      A->Q    F     NA2X4           1  0.119   0.043    7.283  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q                   -      A->Q    R     NA2X4           2  0.061   0.069    7.352  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q                   -      A->Q    F     NA2X4           1  0.118   0.043    7.395  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q                   -      A->Q    R     NA2X4           2  0.062   0.060    7.454  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    7.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q                   -      A->Q    R     NA2X4           2  0.061   0.051    7.547  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q                   -      A->Q    F     NA2X2           1  0.087   0.052    7.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q                   -      A->Q    R     NA2X4           2  0.070   0.062    7.661  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q                   -      A->Q    F     NA2X2           1  0.099   0.055    7.716  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q                   -      A->Q    R     NA2X4           2  0.072   0.059    7.774  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q                   -      A->Q    F     NA2X2           1  0.097   0.052    7.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q                   -      A->Q    R     NA2X4           2  0.069   0.059    7.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q                   -      A->Q    F     NA2X2           1  0.096   0.054    7.940  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q                   -      A->Q    R     NA2X4           2  0.072   0.057    7.997  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q                   -      A->Q    F     NA2X2           1  0.090   0.042    8.039  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q                   -      A->Q    R     NA2X2           2  0.057   0.069    8.108  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q                   -      A->Q    F     NA2X2           1  0.112   0.056    8.164  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q                   -      A->Q    R     NA2X4           2  0.069   0.055    8.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q                   -      A->Q    R     NA2X4           2  0.069   0.054    8.323  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q                   -      A->Q    R     NA2X4           2  0.066   0.054    8.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.477  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q                   -      A->Q    R     NA2X4           2  0.067   0.054    8.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q                   -      A->Q    F     NA2X2           1  0.088   0.050    8.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q                   -      A->Q    R     NA2X4           2  0.066   0.053    8.634  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q                   -      A->Q    F     INX1            2  0.086   0.061    8.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q                   -      A->Q    R     NO2X1           1  0.069   0.078    8.773  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q                   -      A->Q    F     NO2X1           2  0.120   0.079    8.852  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38247/Q                   -      A->Q    F     EN2X1           1  0.177   0.184    9.036  
  minimips_core_instance/U4_ex_U1_alu_n_908                                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21024/Q                              -      E->Q    R     AN222X1         1  0.110   0.193    9.229  
  minimips_core_instance/U4_ex_U1_alu_n_23664                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20877/Q                              -      A->Q    F     NO2X1           1  0.376   0.068    9.297  
  minimips_core_instance/U4_ex_U1_alu_n_23444                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/D                        -      D       F     DFRQX1          1  0.225   0.000    9.297  
#-----------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.145   10.657  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.120   10.777  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.078   0.152   10.929  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/C          -      C       R     DFRQX1         32  0.181   0.036   10.929  
#---------------------------------------------------------------------------------------------------------------------------
Path 37: MET (1.529 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[30]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.869 (P)          0.936 (P)
          Arrival:=         10.868              0.009
 
            Setup:-          0.147
    Required Time:=         10.722
     Launch Clock:-          0.009
        Data Path:-          9.184
            Slack:=          1.529
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.097   0.154   -0.261  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.149   0.269    0.009  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.357   0.336    0.345  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.148    0.493  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.199   0.793    1.286  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.334   0.062    1.349  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.197   0.137    1.485  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.177   0.103    1.588  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.137   0.211    1.799  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.169   0.554    2.353  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.692    3.045  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.027   0.128    3.173  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.239   0.298    3.471  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.172   0.276    3.747  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.124   0.244    3.991  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.241    4.231  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.120   0.246    4.477  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.127   0.247    4.724  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.126   0.247    4.971  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.127   0.219    5.190  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.105    5.295  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.147   0.154    5.449  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.261    5.710  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.120   0.240    5.950  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.120   0.244    6.194  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.124   0.243    6.437  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.122   0.246    6.683  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.126   0.227    6.909  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.100   0.197    7.107  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.151   0.116    7.223  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.146   0.115    7.338  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.183   0.115    7.453  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.129   0.147    7.600  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.180   0.216    7.817  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.080   0.262    8.079  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.162   0.134    8.212  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2606/Q   -      A->Q    F     AN21X1          1  0.170   0.081    8.294  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1213    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2603/Q   -      A->Q    R     NO2X1           2  0.109   0.154    8.448  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1208    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2595/Q   -      A->Q    F     EN2X1           1  0.225   0.186    8.634  
  minimips_core_instance/U4_ex_U1_alu_res_add[30]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20353/Q                         -      A->Q    F     AO211X1         1  0.098   0.316    8.950  
  minimips_core_instance/U4_ex_res_ual[30]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2403/Q                                       -      A->Q    R     AN22X1          1  0.143   0.151    9.101  
  minimips_core_instance/n_468                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2235/Q                                       -      A->Q    F     NO2X1           1  0.268   0.092    9.193  
  minimips_core_instance/n_506                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[30]/D                   -      D       F     DFRQX1          1  0.254   0.000    9.193  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.188   10.868  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[30]/C     -      C       R     DFRQX1         94  0.306   0.053   10.868  
#----------------------------------------------------------------------------------------------------------------------
Path 38: MET (1.565 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[27]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_data_ual_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.876 (P)          0.936 (P)
          Arrival:=         10.876              0.009
 
            Setup:-          0.130
    Required Time:=         10.746
     Launch Clock:-          0.009
        Data Path:-          9.171
            Slack:=          1.565
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.097   0.154   -0.261  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.149   0.269    0.009  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.357   0.336    0.345  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.148    0.493  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.199   0.793    1.286  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.334   0.062    1.349  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.197   0.137    1.485  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.177   0.103    1.588  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.137   0.211    1.799  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.169   0.554    2.353  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.692    3.045  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.027   0.128    3.173  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.239   0.298    3.471  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.172   0.276    3.747  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.124   0.244    3.991  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.241    4.231  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.120   0.246    4.477  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.127   0.247    4.724  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.126   0.247    4.971  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.127   0.219    5.190  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.105    5.295  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.147   0.154    5.449  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.261    5.710  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.120   0.240    5.950  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.120   0.244    6.194  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.124   0.243    6.437  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.122   0.246    6.683  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.126   0.227    6.909  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.100   0.197    7.107  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.151   0.116    7.223  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.146   0.115    7.338  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.183   0.115    7.453  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.129   0.147    7.600  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.180   0.216    7.817  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.080   0.262    8.078  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2611/Q   -      A->Q    R     AN21X1          2  0.162   0.175    8.254  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1223    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2605/Q   -      A->Q    F     ON21X1          1  0.225   0.078    8.332  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1211    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2596/Q   -      A->Q    R     EN2X0           1  0.125   0.321    8.653  
  minimips_core_instance/U4_ex_U1_alu_res_add[27]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20374/Q                         -      A->Q    R     AO211X1         1  0.406   0.261    8.914  
  minimips_core_instance/U4_ex_res_ual[27]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2402/Q                                       -      A->Q    F     AN22X1          1  0.161   0.110    9.024  
  minimips_core_instance/n_466                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2236/Q                                       -      A->Q    R     NO2X1           1  0.320   0.156    9.180  
  minimips_core_instance/n_504                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[27]/D                   -      D       R     DFRQX1          1  0.226   0.000    9.180  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.196   10.876  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[27]/C     -      C       R     DFRQX1         94  0.311   0.060   10.876  
#----------------------------------------------------------------------------------------------------------------------
Path 39: MET (1.589 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_adresse_reg[29]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_mode_reg/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_adresse_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.843 (P)          0.917 (P)
          Arrival:=         10.843             -0.010
 
            Setup:-          0.127
    Required Time:=         10.716
     Launch Clock:-         -0.010
        Data Path:-          9.137
            Slack:=          1.589
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.154   -0.261  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX8           86  0.149   0.250   -0.010  
  minimips_core_instance/CTS_307                         -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_mode_reg/Q             -      C->Q    R     DFRQX2         33  0.356   0.839    0.829  
  minimips_core_instance/DI_mode                         -      -       -     (net)          33      -       -        -  
  minimips_core_instance/g2850/Q                         -      A->Q    F     INX1            2  1.046   0.084    0.912  
  minimips_core_instance/n_322                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35737/Q                        -      D->Q    F     AO22X1          2  0.187   0.251    1.163  
  minimips_core_instance/n_646                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1466/Q        -      A->Q    F     AND2X1          2  0.108   0.198    1.361  
  minimips_core_instance/U4_ex_add_178_53_n_1004         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36219/CO                       -      A->CO   F     FAX1            2  0.154   0.270    1.631  
  minimips_core_instance/n_636                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35739/Q                        -      C->Q    R     ON21X1          1  0.115   0.085    1.716  
  minimips_core_instance/n_648                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1451/Q        -      B->Q    F     NA2I1X1         1  0.153   0.088    1.803  
  minimips_core_instance/U4_ex_add_178_53_n_987          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1450/CO       -      CI->CO  F     FAX1            1  0.114   0.253    2.057  
  minimips_core_instance/U4_ex_add_178_53_n_986          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1449/CO       -      CI->CO  F     FAX1            1  0.139   0.248    2.305  
  minimips_core_instance/U4_ex_add_178_53_n_984          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1448/CO       -      CI->CO  F     FAX1            1  0.125   0.248    2.553  
  minimips_core_instance/U4_ex_add_178_53_n_982          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1447/CO       -      CI->CO  F     FAX1            1  0.128   0.249    2.802  
  minimips_core_instance/U4_ex_add_178_53_n_980          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1446/CO       -      CI->CO  F     FAX1            1  0.129   0.253    3.055  
  minimips_core_instance/U4_ex_add_178_53_n_978          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1445/CO       -      CI->CO  F     FAX1            1  0.134   0.248    3.303  
  minimips_core_instance/U4_ex_add_178_53_n_976          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1444/CO       -      CI->CO  F     FAX1            1  0.125   0.263    3.566  
  minimips_core_instance/U4_ex_add_178_53_n_974          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1443/CO       -      CI->CO  F     FAX1            1  0.143   0.255    3.821  
  minimips_core_instance/U4_ex_add_178_53_n_972          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1442/CO       -      CI->CO  F     FAX1            1  0.132   0.245    4.066  
  minimips_core_instance/U4_ex_add_178_53_n_970          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1441/CO       -      CI->CO  F     FAX1            1  0.123   0.247    4.313  
  minimips_core_instance/U4_ex_add_178_53_n_968          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1440/CO       -      CI->CO  F     FAX1            1  0.127   0.244    4.557  
  minimips_core_instance/U4_ex_add_178_53_n_966          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1439/CO       -      CI->CO  F     FAX1            1  0.123   0.244    4.801  
  minimips_core_instance/U4_ex_add_178_53_n_964          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1438/CO       -      CI->CO  F     FAX1            1  0.124   0.245    5.046  
  minimips_core_instance/U4_ex_add_178_53_n_962          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1437/CO       -      CI->CO  F     FAX1            1  0.125   0.321    5.368  
  minimips_core_instance/U4_ex_add_178_53_n_960          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1436/CO       -      CI->CO  F     FAX1            1  0.217   0.313    5.681  
  minimips_core_instance/U4_ex_add_178_53_n_958          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1435/CO       -      CI->CO  F     FAX1            1  0.183   0.287    5.968  
  minimips_core_instance/U4_ex_add_178_53_n_956          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1434/CO       -      CI->CO  F     FAX1            1  0.160   0.253    6.221  
  minimips_core_instance/U4_ex_add_178_53_n_954          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1433/CO       -      CI->CO  F     FAX1            1  0.124   0.242    6.464  
  minimips_core_instance/U4_ex_add_178_53_n_952          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1432/CO       -      CI->CO  F     FAX1            1  0.122   0.243    6.707  
  minimips_core_instance/U4_ex_add_178_53_n_950          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1431/CO       -      CI->CO  F     FAX1            1  0.123   0.249    6.956  
  minimips_core_instance/U4_ex_add_178_53_n_948          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1430/CO       -      CI->CO  F     FAX1            1  0.130   0.249    7.205  
  minimips_core_instance/U4_ex_add_178_53_n_946          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1429/CO       -      CI->CO  F     FAX1            1  0.128   0.273    7.478  
  minimips_core_instance/U4_ex_add_178_53_n_944          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1428/CO       -      CI->CO  F     FAX1            1  0.157   0.252    7.730  
  minimips_core_instance/U4_ex_add_178_53_n_942          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1427/CO       -      CI->CO  F     FAX1            1  0.123   0.262    7.992  
  minimips_core_instance/U4_ex_add_178_53_n_940          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1426/CO       -      CI->CO  F     FAX1            1  0.144   0.253    8.245  
  minimips_core_instance/U4_ex_add_178_53_n_938          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1425/CO       -      CI->CO  F     FAX1            1  0.129   0.235    8.479  
  minimips_core_instance/U4_ex_add_178_53_n_936          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1424/S        -      A->S    R     FAX0            1  0.107   0.486    8.965  
  minimips_core_instance/U4_ex_n_514                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2625/Q                         -      A->Q    R     AND3X1          1  0.206   0.161    9.127  
  minimips_core_instance/n_368                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[29]/D      -      D       R     DFRQX1          1  0.113   0.000    9.127  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.163   10.843  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[29]/C      -      C       R     DFRQX1         94  0.283   0.028   10.843  
#----------------------------------------------------------------------------------------------------------------------
Path 40: MET (1.627 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[29]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_data_ual_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.871 (P)          0.936 (P)
          Arrival:=         10.871              0.009
 
            Setup:-          0.131
    Required Time:=         10.739
     Launch Clock:-          0.009
        Data Path:-          9.104
            Slack:=          1.627
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.097   0.154   -0.261  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.149   0.269    0.009  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.357   0.336    0.345  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.148    0.493  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.199   0.793    1.286  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.334   0.062    1.349  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.197   0.137    1.485  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.177   0.103    1.588  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.137   0.211    1.799  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.169   0.554    2.353  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.692    3.045  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.027   0.128    3.173  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.239   0.298    3.471  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.172   0.276    3.747  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.124   0.244    3.991  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.241    4.231  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.120   0.246    4.477  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.127   0.247    4.724  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.126   0.247    4.971  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.127   0.219    5.190  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.105    5.295  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.147   0.154    5.449  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.261    5.710  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.120   0.240    5.950  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.120   0.244    6.194  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.124   0.243    6.437  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.122   0.246    6.683  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.126   0.227    6.909  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.100   0.197    7.107  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.151   0.116    7.223  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.146   0.115    7.338  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.183   0.115    7.453  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.129   0.147    7.600  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.180   0.216    7.817  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.080   0.262    8.079  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.162   0.134    8.212  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2608/Q   -      A->Q    F     NA3X1           1  0.170   0.081    8.294  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1217    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2599/Q   -      A->Q    R     EN2X0           1  0.108   0.239    8.532  
  minimips_core_instance/U4_ex_U1_alu_res_add[29]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20354/Q                         -      A->Q    R     AO211X1         1  0.329   0.282    8.814  
  minimips_core_instance/U4_ex_res_ual[29]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2405/Q                                       -      A->Q    F     AN22X1          1  0.185   0.113    8.927  
  minimips_core_instance/n_467                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2238/Q                                       -      A->Q    R     NO2X1           1  0.317   0.186    9.112  
  minimips_core_instance/n_505                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[29]/D                   -      D       R     DFRQX1          1  0.272   0.000    9.112  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.190   10.871  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[29]/C     -      C       R     DFRQX1         94  0.308   0.055   10.871  
#----------------------------------------------------------------------------------------------------------------------
Path 41: MET (1.641 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[25]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_data_ual_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.847 (P)          0.936 (P)
          Arrival:=         10.847              0.009
 
            Setup:-          0.129
    Required Time:=         10.718
     Launch Clock:-          0.009
        Data Path:-          9.068
            Slack:=          1.641
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.097   0.154   -0.261  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.149   0.269    0.009  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.357   0.336    0.345  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.148    0.493  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.199   0.793    1.286  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.334   0.062    1.349  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.197   0.137    1.485  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.177   0.103    1.588  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.137   0.211    1.799  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.169   0.554    2.353  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.692    3.045  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.027   0.128    3.173  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.239   0.298    3.471  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.172   0.276    3.747  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.124   0.244    3.991  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.241    4.231  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.120   0.246    4.477  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.127   0.247    4.724  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.126   0.247    4.971  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.127   0.219    5.190  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.105    5.295  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.147   0.154    5.449  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.261    5.710  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.120   0.240    5.950  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.120   0.244    6.194  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.124   0.243    6.437  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.122   0.246    6.683  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.126   0.227    6.909  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.100   0.197    7.107  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.151   0.116    7.223  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.146   0.115    7.338  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.183   0.115    7.453  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.129   0.147    7.600  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.180   0.216    7.817  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.080   0.261    8.078  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2615/Q   -      A->Q    R     INX1            1  0.162   0.062    8.140  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1230    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2612/Q   -      A->Q    F     ON21X1          1  0.066   0.056    8.196  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1224    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2602/Q   -      A->Q    R     EN2X0           1  0.097   0.388    8.584  
  minimips_core_instance/U4_ex_U1_alu_res_add[25]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20372/Q                         -      A->Q    R     AO211X1         1  0.524   0.266    8.850  
  minimips_core_instance/U4_ex_res_ual[25]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2406/Q                                       -      A->Q    F     AN22X1          1  0.148   0.102    8.953  
  minimips_core_instance/n_463                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2239/Q                                       -      A->Q    R     NO2X1           1  0.309   0.125    9.077  
  minimips_core_instance/n_501                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[25]/D                   -      D       R     DFRQX1          1  0.202   0.000    9.077  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.167   10.847  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[25]/C     -      C       R     DFRQX1         94  0.284   0.031   10.847  
#----------------------------------------------------------------------------------------------------------------------
Path 42: MET (1.672 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[24]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_data_ual_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.847 (P)          0.936 (P)
          Arrival:=         10.847              0.009
 
            Setup:-          0.129
    Required Time:=         10.718
     Launch Clock:-          0.009
        Data Path:-          9.037
            Slack:=          1.672
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.097   0.154   -0.261  
  minimips_core_instance/CTS_308                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q                -      A->Q    R     BUX8           86  0.149   0.269    0.009  
  minimips_core_instance/CTS_307                                       -      -       -     (net)          86      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.357   0.336    0.345  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.148    0.493  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.199   0.793    1.286  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.334   0.062    1.349  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.197   0.137    1.485  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.177   0.103    1.588  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.137   0.211    1.799  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.169   0.554    2.353  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.536   0.692    3.045  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.027   0.128    3.173  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.239   0.298    3.471  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.172   0.276    3.747  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.124   0.244    3.991  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.241    4.231  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.120   0.246    4.477  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.127   0.247    4.724  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.126   0.247    4.971  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.127   0.219    5.190  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.105    5.295  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.147   0.154    5.449  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.261    5.710  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.120   0.240    5.950  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.120   0.244    6.194  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.124   0.243    6.437  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.122   0.246    6.683  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.126   0.227    6.909  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.100   0.197    7.107  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.151   0.116    7.223  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.146   0.115    7.338  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.183   0.115    7.453  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.129   0.147    7.600  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.180   0.216    7.817  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.080   0.262    8.078  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2609/Q   -      A->Q    R     EN2X0           1  0.162   0.422    8.500  
  minimips_core_instance/U4_ex_U1_alu_res_add[24]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20362/Q                         -      A->Q    R     AO211X1         1  0.564   0.318    8.818  
  minimips_core_instance/U4_ex_res_ual[24]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2411/Q                                       -      A->Q    F     AN22X1          1  0.207   0.111    8.929  
  minimips_core_instance/n_462                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2244/Q                                       -      A->Q    R     NO2X1           1  0.307   0.117    9.046  
  minimips_core_instance/n_500                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[24]/D                   -      D       R     DFRQX1          1  0.192   0.000    9.046  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.097   0.168   10.681  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.174   0.167   10.847  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[24]/C     -      C       R     DFRQX1         94  0.284   0.032   10.847  
#----------------------------------------------------------------------------------------------------------------------
Path 43: MET (1.678 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[3]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.847 (P)          0.936 (P)
          Arrival:=         10.847              0.009
 
            Setup:-          0.130
    Required Time:=         10.717
     Launch Clock:-          0.009
        Data Path:-          9.030
            Slack:=          1.678
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.098    8.679  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7230/Q                    -      A->Q    F     AN22X1          1  1.743   0.197    8.876  
  minimips_core_instance/U3_di_n_21683                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7214/Q                    -      A->Q    R     NO2X1           1  0.367   0.163    9.039  
  minimips_core_instance/U3_di_n_21658                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[3]/D         -      D       R     DFRQX1          1  0.230   0.000    9.039  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.152   10.665  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.147   0.182   10.847  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[3]/C        -      C       R     DFRQX1         88  0.262   0.023   10.847  
#----------------------------------------------------------------------------------------------------------------------
Path 44: MET (1.698 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[2]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.847 (P)          0.936 (P)
          Arrival:=         10.847              0.009
 
            Setup:-          0.129
    Required Time:=         10.718
     Launch Clock:-          0.009
        Data Path:-          9.011
            Slack:=          1.698
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.097    8.678  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7229/Q                    -      A->Q    F     AN22X1          1  1.743   0.202    8.880  
  minimips_core_instance/U3_di_n_21682                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7219/Q                    -      A->Q    R     NO2X1           1  0.372   0.140    9.020  
  minimips_core_instance/U3_di_n_21663                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[2]/D         -      D       R     DFRQX1          1  0.205   0.000    9.020  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.152   10.665  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.147   0.182   10.847  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[2]/C        -      C       R     DFRQX1         88  0.262   0.023   10.847  
#----------------------------------------------------------------------------------------------------------------------
Path 45: MET (1.699 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[5]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.873 (P)          0.936 (P)
          Arrival:=         10.873              0.009
 
            Setup:-          0.130
    Required Time:=         10.743
     Launch Clock:-          0.009
        Data Path:-          9.036
            Slack:=          1.699
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.101    8.682  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7232/Q                    -      A->Q    F     AN22X1          1  1.743   0.198    8.880  
  minimips_core_instance/U3_di_n_21686                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7216/Q                    -      A->Q    R     NO2X1           1  0.368   0.165    9.045  
  minimips_core_instance/U3_di_n_21660                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[5]/D         -      D       R     DFRQX1          1  0.215   0.000    9.045  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.152   10.665  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.147   0.208   10.873  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[5]/C        -      C       R     DFRQX1         88  0.281   0.049   10.873  
#----------------------------------------------------------------------------------------------------------------------
Path 46: MET (1.710 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[5]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.929 (P)          0.881 (P)
          Arrival:=         10.929             -0.046
 
            Setup:-          0.147
    Required Time:=         10.782
     Launch Clock:-         -0.046
        Data Path:-          9.118
            Slack:=          1.710
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                     -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                                 -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                       -      A->Q    R     AND2X4          2  0.097   0.152   -0.262  
  minimips_core_instance/CTS_308                                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q                     -      A->Q    R     BUX12          88  0.149   0.215   -0.046  
  minimips_core_instance/CTS_306                                            -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[5]/Q                              -      C->Q    F     DFRQX1          1  0.283   0.282    0.236  
  minimips_core_instance/U3_di_n_19440                                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC256_U3_di_n_19440/Q                          -      A->Q    F     BUX2           61  0.098   0.699    0.935  
  minimips_core_instance/FE_OFN256_U3_di_n_19440                            -      -       -     (net)          61      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTC42_U3_di_n_19440/Q  -      A->Q    R     INX1            7  1.111   0.325    1.260  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTN42_U3_di_n_19440    -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37965/Q                   -      A->Q    F     NA2X1           1  0.349   0.059    1.320  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_166                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37915/Q                   -      A->Q    R     NA2X1           4  0.134   0.229    1.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_115                      -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC174_n_115/Q          -      A->Q    F     INX2           31  0.351   0.352    1.901  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN174_n_115            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37287/Q                   -      A->Q    R     NO2X1           1  0.480   0.274    2.175  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_782                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S            -      A->S    R     FAX1            1  0.377   0.432    2.607  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S            -      CI->S   R     FAX1            2  0.159   0.330    2.937  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q                   -      A->Q    R     AND2X1          2  0.105   0.123    3.060  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q                   -      B->Q    F     NO2X1           1  0.101   0.085    3.145  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO                  -      CI->CO  F     FAX2            2  0.098   0.217    3.362  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q                   -      A->Q    R     NO2X2           1  0.087   0.065    3.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q                   -      A->Q    F     NO2X2           1  0.087   0.052    3.479  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO                  -      CI->CO  F     FAX2            1  0.071   0.217    3.696  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO                  -      CI->CO  F     FAX2            1  0.092   0.223    3.919  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO                  -      CI->CO  F     FAX2            1  0.095   0.220    4.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO                  -      CI->CO  F     FAX2            1  0.091   0.226    4.365  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO                  -      CI->CO  F     FAX2            2  0.098   0.214    4.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q                   -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.698  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q                   -      A->Q    R     NA2X2           2  0.056   0.069    4.767  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q                   -      A->Q    F     NA2X2           1  0.108   0.042    4.809  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q                   -      A->Q    R     NA2X2           2  0.053   0.067    4.876  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q                   -      A->Q    F     NA2X2           1  0.106   0.054    4.930  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q                   -      A->Q    R     NA2X4           2  0.068   0.062    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q                   -      A->Q    F     NA2X4           1  0.102   0.041    5.033  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    5.091  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q                   -      A->Q    R     NA2X4           2  0.060   0.059    5.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q                   -      A->Q    F     NA2X4           1  0.097   0.041    5.231  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q                   -      A->Q    R     NA2X4           2  0.061   0.059    5.290  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.331  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.393  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q                   -      A->Q    F     NA2X4           1  0.100   0.043    5.436  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q                   -      A->Q    R     NA2X4           2  0.064   0.061    5.497  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    5.538  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q                   -      A->Q    F     NA2X4           1  0.099   0.042    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q                   -      A->Q    R     NA2X4           2  0.063   0.061    5.702  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.743  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    5.803  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q                   -      A->Q    R     NA2X4           2  0.062   0.061    5.905  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    5.946  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    6.006  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q                   -      A->Q    F     NA2X4           1  0.100   0.042    6.048  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.107  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q                   -      A->Q    F     NA2X4           1  0.097   0.042    6.148  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    6.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q                   -      A->Q    R     NA2X4           2  0.050   0.077    6.326  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q                   -      A->Q    F     NA2X4           1  0.132   0.044    6.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q                   -      A->Q    R     NA2X4           2  0.061   0.060    6.430  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q                   -      A->Q    F     NA2X4           1  0.107   0.041    6.472  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q                   -      A->Q    R     NA2X4           2  0.060   0.064    6.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q                   -      A->Q    F     NA2X4           1  0.105   0.041    6.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    6.637  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q                   -      A->Q    F     NA2X4           1  0.101   0.042    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.777  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.835  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q                   -      A->Q    F     NA2X4           1  0.096   0.040    6.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.933  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.974  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.032  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.131  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q                   -      A->Q    R     NA2X4           2  0.059   0.068    7.240  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q                   -      A->Q    F     NA2X4           1  0.119   0.043    7.283  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q                   -      A->Q    R     NA2X4           2  0.061   0.069    7.352  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q                   -      A->Q    F     NA2X4           1  0.118   0.043    7.395  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q                   -      A->Q    R     NA2X4           2  0.062   0.060    7.454  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    7.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q                   -      A->Q    R     NA2X4           2  0.061   0.051    7.547  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q                   -      A->Q    F     NA2X2           1  0.087   0.052    7.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q                   -      A->Q    R     NA2X4           2  0.070   0.062    7.661  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q                   -      A->Q    F     NA2X2           1  0.099   0.055    7.716  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q                   -      A->Q    R     NA2X4           2  0.072   0.059    7.774  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q                   -      A->Q    F     NA2X2           1  0.097   0.052    7.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q                   -      A->Q    R     NA2X4           2  0.069   0.059    7.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q                   -      A->Q    F     NA2X2           1  0.096   0.054    7.940  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q                   -      A->Q    R     NA2X4           2  0.072   0.057    7.997  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q                   -      A->Q    F     NA2X2           1  0.090   0.042    8.039  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q                   -      A->Q    R     NA2X2           2  0.057   0.069    8.108  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q                   -      A->Q    F     NA2X2           1  0.112   0.056    8.164  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q                   -      A->Q    R     NA2X4           2  0.069   0.055    8.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q                   -      A->Q    R     NA2X4           2  0.069   0.054    8.323  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q                   -      A->Q    R     NA2X4           2  0.066   0.054    8.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.477  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q                   -      A->Q    R     NA2X4           2  0.067   0.054    8.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38200/Q                   -      A->Q    F     EN2X1           1  0.088   0.151    8.682  
  minimips_core_instance/U4_ex_U1_alu_n_892                                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21031/Q                              -      D->Q    R     AN222X1         1  0.100   0.331    9.013  
  minimips_core_instance/U4_ex_U1_alu_n_23673                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20884/Q                              -      A->Q    F     NO2X1           1  0.519   0.059    9.072  
  minimips_core_instance/U4_ex_U1_alu_n_23451                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/D                        -      D       F     DFRX1           1  0.214   0.000    9.072  
#-----------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.145   10.657  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.120   10.777  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.078   0.152   10.929  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/C          -      C       R     DFRX1          32  0.181   0.036   10.929  
#---------------------------------------------------------------------------------------------------------------------------
Path 47: MET (1.713 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[6]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.872 (P)          0.936 (P)
          Arrival:=         10.872              0.009
 
            Setup:-          0.130
    Required Time:=         10.742
     Launch Clock:-          0.009
        Data Path:-          9.021
            Slack:=          1.713
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.101    8.683  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7233/Q                    -      A->Q    F     AN22X1          1  1.743   0.194    8.877  
  minimips_core_instance/U3_di_n_21689                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7217/Q                    -      A->Q    R     NO2X1           1  0.364   0.153    9.030  
  minimips_core_instance/U3_di_n_21661                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[6]/D         -      D       R     DFRQX1          1  0.212   0.000    9.030  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.152   10.665  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.147   0.207   10.872  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[6]/C        -      C       R     DFRQX1         88  0.281   0.048   10.872  
#----------------------------------------------------------------------------------------------------------------------
Path 48: MET (1.715 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[8]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.881 (P)          0.936 (P)
          Arrival:=         10.881              0.009
 
            Setup:-          0.129
    Required Time:=         10.752
     Launch Clock:-          0.009
        Data Path:-          9.028
            Slack:=          1.715
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.103    8.685  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7238/Q                    -      A->Q    F     AN22X1          1  1.743   0.210    8.894  
  minimips_core_instance/U3_di_n_21696                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7223/Q                    -      A->Q    R     NO2X1           1  0.381   0.142    9.037  
  minimips_core_instance/U3_di_n_21666                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[8]/D         -      D       R     DFRQX1          1  0.200   0.000    9.037  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.152   10.665  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.147   0.216   10.881  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[8]/C        -      C       R     DFRQX1         88  0.283   0.057   10.881  
#----------------------------------------------------------------------------------------------------------------------
Path 49: MET (1.726 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[9]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[9]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.884 (P)          0.936 (P)
          Arrival:=         10.884              0.009
 
            Setup:-          0.129
    Required Time:=         10.755
     Launch Clock:-          0.009
        Data Path:-          9.021
            Slack:=          1.726
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.512   -0.415  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.097   0.140   -0.275  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114   -0.161  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.070   0.170    0.009  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.222   0.340    0.348  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.167   0.170    0.519  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.125   0.133    0.652  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.196   0.161    0.813  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.195   0.095    0.908  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.110   0.114    1.022  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.203   0.058    1.081  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.078   0.305    1.385  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.533   0.174    1.559  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.238   0.249    1.809  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.316   0.270    2.079  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.262   0.079    2.158  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.096   0.286    2.444  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.492   0.056    2.500  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.100   0.115    2.615  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.230   0.222    2.837  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.052   1.027    3.864  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.820   0.215    4.080  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.312    4.392  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.386   0.359    4.751  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.512   0.246    4.997  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.126   0.220    5.217  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.140   0.577    5.794  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.815   0.264    6.058  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.261   0.055    6.113  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.090   0.308    6.421  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.192    6.613  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.337   0.615    7.228  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.004   0.353    7.581  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.450   1.104    8.685  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7239/Q                    -      A->Q    F     AN22X1          1  1.743   0.209    8.894  
  minimips_core_instance/U3_di_n_21699                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7224/Q                    -      A->Q    R     NO2X1           1  0.380   0.135    9.029  
  minimips_core_instance/U3_di_n_21667                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[9]/D         -      D       R     DFRQX1          1  0.191   0.000    9.029  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.513   10.513  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.097   0.152   10.665  
  minimips_core_instance/CTS_308                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q  -      A->Q    R     BUX12          88  0.147   0.219   10.884  
  minimips_core_instance/CTS_306                         -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[9]/C        -      C       R     DFRQX1         88  0.283   0.060   10.884  
#----------------------------------------------------------------------------------------------------------------------
Path 50: MET (1.728 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[5]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000             -0.927
      Net Latency:+          0.928 (P)          0.881 (P)
          Arrival:=         10.928             -0.046
 
            Setup:-          0.146
    Required Time:=         10.782
     Launch Clock:-         -0.046
        Data Path:-          9.101
            Slack:=          1.728
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                     -      clock   R     (arrival)       1  0.003   0.000   -0.927  
  clock                                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                                 -      PAD->Y  R     ICP             3  0.003   0.513   -0.414  
  clock_I                                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                       -      A->Q    R     AND2X4          2  0.097   0.152   -0.262  
  minimips_core_instance/CTS_308                                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_3/Q                     -      A->Q    R     BUX12          88  0.149   0.215   -0.046  
  minimips_core_instance/CTS_306                                            -      -       -     (net)          88      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[5]/Q                              -      C->Q    F     DFRQX1          1  0.283   0.282    0.236  
  minimips_core_instance/U3_di_n_19440                                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC256_U3_di_n_19440/Q                          -      A->Q    F     BUX2           61  0.098   0.699    0.935  
  minimips_core_instance/FE_OFN256_U3_di_n_19440                            -      -       -     (net)          61      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTC42_U3_di_n_19440/Q  -      A->Q    R     INX1            7  1.111   0.325    1.260  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_DBTN42_U3_di_n_19440    -      -       -     (net)           7      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37965/Q                   -      A->Q    F     NA2X1           1  0.349   0.059    1.320  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_166                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37915/Q                   -      A->Q    R     NA2X1           4  0.134   0.229    1.549  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_115                      -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC174_n_115/Q          -      A->Q    F     INX2           31  0.351   0.352    1.901  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN174_n_115            -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37287/Q                   -      A->Q    R     NO2X1           1  0.480   0.274    2.175  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_782                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_0/S            -      A->S    R     FAX1            1  0.377   0.432    2.607  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2525                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_006_1/S            -      CI->S   R     FAX1            2  0.159   0.330    2.937  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1730                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36616/Q                   -      A->Q    R     AND2X1          2  0.105   0.123    3.060  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1436                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36594/Q                   -      B->Q    F     NO2X1           1  0.101   0.085    3.145  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1455                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36576/CO                  -      CI->CO  F     FAX2            2  0.098   0.217    3.362  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1471                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36568/Q                   -      A->Q    R     NO2X2           1  0.087   0.065    3.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1475                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36564/Q                   -      A->Q    F     NO2X2           1  0.087   0.052    3.479  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1478                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO                  -      CI->CO  F     FAX2            1  0.071   0.217    3.696  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO                  -      CI->CO  F     FAX2            1  0.092   0.223    3.919  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO                  -      CI->CO  F     FAX2            1  0.095   0.220    4.140  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO                  -      CI->CO  F     FAX2            1  0.091   0.226    4.365  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO                  -      CI->CO  F     FAX2            2  0.098   0.214    4.579  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q                   -      AN->Q   F     NA2I1X2         1  0.083   0.119    4.698  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q                   -      A->Q    R     NA2X2           2  0.056   0.069    4.767  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q                   -      A->Q    F     NA2X2           1  0.108   0.042    4.809  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q                   -      A->Q    R     NA2X2           2  0.053   0.067    4.876  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q                   -      A->Q    F     NA2X2           1  0.106   0.054    4.930  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q                   -      A->Q    R     NA2X4           2  0.068   0.062    4.992  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q                   -      A->Q    F     NA2X4           1  0.102   0.041    5.033  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    5.091  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q                   -      A->Q    R     NA2X4           2  0.060   0.059    5.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q                   -      A->Q    F     NA2X4           1  0.097   0.041    5.231  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q                   -      A->Q    R     NA2X4           2  0.061   0.059    5.290  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q                   -      A->Q    F     NA2X4           1  0.098   0.041    5.331  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.393  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q                   -      A->Q    F     NA2X4           1  0.100   0.043    5.436  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q                   -      A->Q    R     NA2X4           2  0.064   0.061    5.497  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    5.538  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    5.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q                   -      A->Q    F     NA2X4           1  0.099   0.042    5.641  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q                   -      A->Q    R     NA2X4           2  0.063   0.061    5.702  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.743  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    5.803  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    5.844  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q                   -      A->Q    R     NA2X4           2  0.062   0.061    5.905  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    5.946  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q                   -      A->Q    R     NA2X4           2  0.061   0.061    6.006  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q                   -      A->Q    F     NA2X4           1  0.100   0.042    6.048  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.107  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q                   -      A->Q    F     NA2X4           1  0.097   0.042    6.148  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q                   -      A->Q    R     NA2X4           2  0.062   0.059    6.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q                   -      A->Q    F     NA2X4           1  0.099   0.041    6.249  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q                   -      A->Q    R     NA2X4           2  0.050   0.077    6.326  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q                   -      A->Q    F     NA2X4           1  0.132   0.044    6.370  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q                   -      A->Q    R     NA2X4           2  0.061   0.060    6.430  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q                   -      A->Q    F     NA2X4           1  0.107   0.041    6.472  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q                   -      A->Q    R     NA2X4           2  0.060   0.064    6.536  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q                   -      A->Q    F     NA2X4           1  0.105   0.041    6.577  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q                   -      A->Q    R     NA2X4           2  0.060   0.060    6.637  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q                   -      A->Q    F     NA2X4           1  0.101   0.042    6.678  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.736  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.777  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.835  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q                   -      A->Q    F     NA2X4           1  0.096   0.040    6.875  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q                   -      A->Q    R     NA2X4           2  0.059   0.058    6.933  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q                   -      A->Q    F     NA2X4           1  0.096   0.041    6.974  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.032  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q                   -      A->Q    R     NA2X4           2  0.060   0.058    7.131  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q                   -      A->Q    F     NA2X4           1  0.101   0.041    7.172  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q                   -      A->Q    R     NA2X4           2  0.059   0.068    7.240  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q                   -      A->Q    F     NA2X4           1  0.119   0.043    7.283  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q                   -      A->Q    R     NA2X4           2  0.061   0.069    7.352  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q                   -      A->Q    F     NA2X4           1  0.118   0.043    7.395  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q                   -      A->Q    R     NA2X4           2  0.062   0.060    7.454  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q                   -      A->Q    F     NA2X4           1  0.100   0.041    7.495  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q                   -      A->Q    R     NA2X4           2  0.061   0.051    7.547  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q                   -      A->Q    F     NA2X2           1  0.087   0.052    7.599  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q                   -      A->Q    R     NA2X4           2  0.070   0.062    7.661  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q                   -      A->Q    F     NA2X2           1  0.099   0.055    7.716  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q                   -      A->Q    R     NA2X4           2  0.072   0.059    7.774  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q                   -      A->Q    F     NA2X2           1  0.097   0.052    7.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q                   -      A->Q    R     NA2X4           2  0.069   0.059    7.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q                   -      A->Q    F     NA2X2           1  0.096   0.054    7.940  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q                   -      A->Q    R     NA2X4           2  0.072   0.057    7.997  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q                   -      A->Q    F     NA2X2           1  0.090   0.042    8.039  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q                   -      A->Q    R     NA2X2           2  0.057   0.069    8.108  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q                   -      A->Q    F     NA2X2           1  0.112   0.056    8.164  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q                   -      A->Q    R     NA2X4           2  0.069   0.055    8.218  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.269  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q                   -      A->Q    R     NA2X4           2  0.069   0.054    8.323  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q                   -      A->Q    F     NA2X2           1  0.087   0.050    8.373  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q                   -      A->Q    R     NA2X4           2  0.066   0.054    8.427  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38201/Q                   -      A->Q    F     EN2X1           1  0.087   0.152    8.579  
  minimips_core_instance/U4_ex_U1_alu_n_890                                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21036/Q                              -      D->Q    R     AN222X1         1  0.102   0.417    8.996  
  minimips_core_instance/U4_ex_U1_alu_n_23679                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20888/Q                              -      A->Q    F     NO2X1           1  0.538   0.058    9.054  
  minimips_core_instance/U4_ex_U1_alu_n_23455                               -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/D                        -      D       F     DFRX1           1  0.213   0.000    9.054  
#-----------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.512   10.512  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.097   0.145   10.657  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.166   0.120   10.777  
  minimips_core_instance/CTS_376                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_34/Q      -      A->Q    R     BUX8           32  0.078   0.151   10.928  
  minimips_core_instance/CTS_375                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/C          -      C       R     DFRX1          32  0.181   0.035   10.928  
#---------------------------------------------------------------------------------------------------------------------------

