// Seed: 1418017210
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wand id_5;
  initial begin
    #1 #0;
    $display(1, id_4, 1, id_4, id_1, 1, id_1, id_5, id_2, ("" ? {1} : id_2 > id_2), id_1 + id_1);
  end
  wire id_6;
  assign id_5 = 1;
endmodule
module module_1;
  logic [7:0] id_1;
  tri0 id_3 = (1);
  assign id_3 = 1;
  logic [7:0] id_4 = id_1;
  module_0(
      id_3, id_3, id_3, id_3
  );
  logic [7:0] id_5 = id_1;
  assign id_5[1'b0] = id_3;
endmodule
