{'out': {'CDeps': [[[], ['byte_num'], []],
                   [[], ['byte_num'], []],
                   [[], ['byte_num'], []],
                   [[], ['byte_num'], []]],
         'CLines': [[None, '31:C', None],
                    [None, '31:C', None],
                    [None, '31:C', None],
                    [None, '31:C', None]],
         'Clocked': False,
         'DDeps': [['in'], ['in'], [], ['in']],
         'DLines': ['34:D', '33:D', '32:D', '35:D'],
         'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd2822fd850>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd2822e1d90>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd2822922d0>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd2822e5490>]}}
