// Seed: 4154176744
module module_0 ();
  tri0 id_1 = 1;
  wire id_2, id_3;
  wire id_6, id_7;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign {id_1, 1} = id_1;
  module_0();
endmodule
module module_2 (
    input tri id_0,
    input tri id_1,
    input logic id_2
    , id_11,
    input logic id_3,
    output logic id_4,
    output supply1 id_5,
    output logic id_6,
    input wire id_7,
    input logic id_8,
    input wire id_9
);
  id_12 :
  assert property (@(id_8) id_11 | 1) id_4 <= id_2;
  else id_12 <= 1'b0;
  always begin
    id_6 <= id_3;
  end
  assign id_11 = ~id_8;
  if (id_12) logic id_13, id_14;
  module_0(); id_15(
      id_2, id_14, 1'b0, 'b0
  );
  assign id_12 = id_3;
  wire id_16;
  logic id_17 = id_12, id_18;
  id_19(
      1
  );
  wire id_20;
  for (id_21 = 1'b0; id_13; id_5 = $display(1)) assign id_6 = 1;
endmodule
