# Reading pref.tcl
# do {tb_CPU2.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:46:00 on Mar 06,2025
# vcom -reportprogress 300 -explicit -93 ROM_4kx16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ROM_4Kx16
# -- Compiling architecture Behavioral of ROM_4Kx16
# End time: 15:46:00 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:46:00 on Mar 06,2025
# vcom -reportprogress 300 -explicit -93 Reg_array.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Reg_array
# -- Compiling architecture Behavioral2 of Reg_array
# End time: 15:46:01 on Mar 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:46:01 on Mar 06,2025
# vcom -reportprogress 300 -explicit -93 Control_Unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Control_Unit
# -- Compiling architecture Behavioral of Control_Unit
# -- Loading entity ROM_4Kx16
# End time: 15:46:01 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:46:01 on Mar 06,2025
# vcom -reportprogress 300 -explicit -93 ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# End time: 15:46:01 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:46:01 on Mar 06,2025
# vcom -reportprogress 300 -explicit -93 CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CPU
# -- Compiling architecture Behavioral of CPU
# -- Loading entity Reg_array
# End time: 15:46:02 on Mar 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:46:02 on Mar 06,2025
# vcom -reportprogress 300 -explicit -93 CPU2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CPU2
# -- Compiling architecture Behavioral of CPU2
# End time: 15:46:02 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:46:02 on Mar 06,2025
# vcom -reportprogress 300 -explicit -93 CPU2_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_CPU2
# -- Compiling architecture behavior of tb_CPU2
# End time: 15:46:02 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work work.tb_CPU2 
# Start time: 15:46:03 on Mar 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_cpu2(behavior)
# Loading work.cpu2(behavioral)
# Loading work.cpu(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.rom_4kx16(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behavioral)
# Loading work.reg_array(behavioral2)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: alvar  Hostname: DESKTOP-4SM78CQ  ProcessID: 22156
#           Attempting to use alternate WLF file "./wlft0cnasr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0cnasr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
