Input: A CSV with the first row consisting of your inputs and outputs. Be sure that all of the rows under each I/0 are filled with values (1 or 0)

Output: fileName_tests.txt
Copy the contents of the file into your sim doc below the module-name.You will have to replace Lab(number) with your project name.

Command line: python3 VerilogTests.py file.csv

PS you can only call on csv's in the VerilogTester file. :(