// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module MvipModule(
  input         clock,
  input         reset,
  input         w_wen,
  input  [63:0] w_wdata,
  output [63:0] rdata,
  output        regOut_SSIP,
  output        regOut_STIP,
  output        regOut_SEIP,
  output        regOut_LCOFIP,
  output        regOut_LC14IP,
  output        regOut_LC15IP,
  output        regOut_LC16IP,
  output        regOut_LC17IP,
  output        regOut_LC18IP,
  output        regOut_LC19IP,
  output        regOut_LC20IP,
  output        regOut_LC21IP,
  output        regOut_LC22IP,
  output        regOut_LC23IP,
  output        regOut_LC24IP,
  output        regOut_LC25IP,
  output        regOut_LC26IP,
  output        regOut_LC27IP,
  output        regOut_LC28IP,
  output        regOut_LC29IP,
  output        regOut_LC30IP,
  output        regOut_LC31IP,
  output        regOut_LC32IP,
  output        regOut_LC33IP,
  output        regOut_LC34IP,
  output        regOut_LPRASEIP,
  output        regOut_LC36IP,
  output        regOut_LC37IP,
  output        regOut_LC38IP,
  output        regOut_LC39IP,
  output        regOut_LC40IP,
  output        regOut_LC41IP,
  output        regOut_LC42IP,
  output        regOut_HPRASEIP,
  output        regOut_LC44IP,
  output        regOut_LC45IP,
  output        regOut_LC46IP,
  output        regOut_LC47IP,
  output        regOut_LC48IP,
  output        regOut_LC49IP,
  output        regOut_LC50IP,
  output        regOut_LC51IP,
  output        regOut_LC52IP,
  output        regOut_LC53IP,
  output        regOut_LC54IP,
  output        regOut_LC55IP,
  output        regOut_LC56IP,
  output        regOut_LC57IP,
  output        regOut_LC58IP,
  output        regOut_LC59IP,
  output        regOut_LC60IP,
  output        regOut_LC61IP,
  output        regOut_LC62IP,
  output        regOut_LC63IP,
  input         mip_SSIP,
  input         mip_STIP,
  input         mvien_SSIE,
  input         menvcfg_STCE,
  output        toMip_SSIP_valid,
  output        toMip_SSIP_bits,
  output        toMip_STIP_valid,
  output        toMip_STIP_bits,
  input         fromMip_SEIP_valid,
  input         fromMip_SEIP_bits,
  input         fromSip_SSIP_valid,
  input         fromSip_SSIP_bits,
  input         fromSip_LCOFIP_valid,
  input         fromSip_LCOFIP_bits,
  input         fromSip_LC14IP_valid,
  input         fromSip_LC14IP_bits,
  input         fromSip_LC15IP_valid,
  input         fromSip_LC15IP_bits,
  input         fromSip_LC16IP_valid,
  input         fromSip_LC16IP_bits,
  input         fromSip_LC17IP_valid,
  input         fromSip_LC17IP_bits,
  input         fromSip_LC18IP_valid,
  input         fromSip_LC18IP_bits,
  input         fromSip_LC19IP_valid,
  input         fromSip_LC19IP_bits,
  input         fromSip_LC20IP_valid,
  input         fromSip_LC20IP_bits,
  input         fromSip_LC21IP_valid,
  input         fromSip_LC21IP_bits,
  input         fromSip_LC22IP_valid,
  input         fromSip_LC22IP_bits,
  input         fromSip_LC23IP_valid,
  input         fromSip_LC23IP_bits,
  input         fromSip_LC24IP_valid,
  input         fromSip_LC24IP_bits,
  input         fromSip_LC25IP_valid,
  input         fromSip_LC25IP_bits,
  input         fromSip_LC26IP_valid,
  input         fromSip_LC26IP_bits,
  input         fromSip_LC27IP_valid,
  input         fromSip_LC27IP_bits,
  input         fromSip_LC28IP_valid,
  input         fromSip_LC28IP_bits,
  input         fromSip_LC29IP_valid,
  input         fromSip_LC29IP_bits,
  input         fromSip_LC30IP_valid,
  input         fromSip_LC30IP_bits,
  input         fromSip_LC31IP_valid,
  input         fromSip_LC31IP_bits,
  input         fromSip_LC32IP_valid,
  input         fromSip_LC32IP_bits,
  input         fromSip_LC33IP_valid,
  input         fromSip_LC33IP_bits,
  input         fromSip_LC34IP_valid,
  input         fromSip_LC34IP_bits,
  input         fromSip_LPRASEIP_valid,
  input         fromSip_LPRASEIP_bits,
  input         fromSip_LC36IP_valid,
  input         fromSip_LC36IP_bits,
  input         fromSip_LC37IP_valid,
  input         fromSip_LC37IP_bits,
  input         fromSip_LC38IP_valid,
  input         fromSip_LC38IP_bits,
  input         fromSip_LC39IP_valid,
  input         fromSip_LC39IP_bits,
  input         fromSip_LC40IP_valid,
  input         fromSip_LC40IP_bits,
  input         fromSip_LC41IP_valid,
  input         fromSip_LC41IP_bits,
  input         fromSip_LC42IP_valid,
  input         fromSip_LC42IP_bits,
  input         fromSip_HPRASEIP_valid,
  input         fromSip_HPRASEIP_bits,
  input         fromSip_LC44IP_valid,
  input         fromSip_LC44IP_bits,
  input         fromSip_LC45IP_valid,
  input         fromSip_LC45IP_bits,
  input         fromSip_LC46IP_valid,
  input         fromSip_LC46IP_bits,
  input         fromSip_LC47IP_valid,
  input         fromSip_LC47IP_bits,
  input         fromSip_LC48IP_valid,
  input         fromSip_LC48IP_bits,
  input         fromSip_LC49IP_valid,
  input         fromSip_LC49IP_bits,
  input         fromSip_LC50IP_valid,
  input         fromSip_LC50IP_bits,
  input         fromSip_LC51IP_valid,
  input         fromSip_LC51IP_bits,
  input         fromSip_LC52IP_valid,
  input         fromSip_LC52IP_bits,
  input         fromSip_LC53IP_valid,
  input         fromSip_LC53IP_bits,
  input         fromSip_LC54IP_valid,
  input         fromSip_LC54IP_bits,
  input         fromSip_LC55IP_valid,
  input         fromSip_LC55IP_bits,
  input         fromSip_LC56IP_valid,
  input         fromSip_LC56IP_bits,
  input         fromSip_LC57IP_valid,
  input         fromSip_LC57IP_bits,
  input         fromSip_LC58IP_valid,
  input         fromSip_LC58IP_bits,
  input         fromSip_LC59IP_valid,
  input         fromSip_LC59IP_bits,
  input         fromSip_LC60IP_valid,
  input         fromSip_LC60IP_bits,
  input         fromSip_LC61IP_valid,
  input         fromSip_LC61IP_bits,
  input         fromSip_LC62IP_valid,
  input         fromSip_LC62IP_bits,
  input         fromSip_LC63IP_valid,
  input         fromSip_LC63IP_bits,
  input         fromVSip_LCOFIP_valid,
  input         fromVSip_LCOFIP_bits
);

  wire _regOut_STIP_WIRE;
  wire _regOut_SSIP_output;
  reg  reg_SSIP;
  reg  reg_SEIP;
  reg  reg_LCOFIP;
  reg  reg_LC14IP;
  reg  reg_LC15IP;
  reg  reg_LC16IP;
  reg  reg_LC17IP;
  reg  reg_LC18IP;
  reg  reg_LC19IP;
  reg  reg_LC20IP;
  reg  reg_LC21IP;
  reg  reg_LC22IP;
  reg  reg_LC23IP;
  reg  reg_LC24IP;
  reg  reg_LC25IP;
  reg  reg_LC26IP;
  reg  reg_LC27IP;
  reg  reg_LC28IP;
  reg  reg_LC29IP;
  reg  reg_LC30IP;
  reg  reg_LC31IP;
  reg  reg_LC32IP;
  reg  reg_LC33IP;
  reg  reg_LC34IP;
  reg  reg_LPRASEIP;
  reg  reg_LC36IP;
  reg  reg_LC37IP;
  reg  reg_LC38IP;
  reg  reg_LC39IP;
  reg  reg_LC40IP;
  reg  reg_LC41IP;
  reg  reg_LC42IP;
  reg  reg_HPRASEIP;
  reg  reg_LC44IP;
  reg  reg_LC45IP;
  reg  reg_LC46IP;
  reg  reg_LC47IP;
  reg  reg_LC48IP;
  reg  reg_LC49IP;
  reg  reg_LC50IP;
  reg  reg_LC51IP;
  reg  reg_LC52IP;
  reg  reg_LC53IP;
  reg  reg_LC54IP;
  reg  reg_LC55IP;
  reg  reg_LC56IP;
  reg  reg_LC57IP;
  reg  reg_LC58IP;
  reg  reg_LC59IP;
  reg  reg_LC60IP;
  reg  reg_LC61IP;
  reg  reg_LC62IP;
  reg  reg_LC63IP;
  assign _regOut_SSIP_output = mvien_SSIE ? reg_SSIP : mip_SSIP;
  assign _regOut_STIP_WIRE = ~menvcfg_STCE & mip_STIP;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      reg_SSIP <= 1'h0;
      reg_SEIP <= 1'h0;
      reg_LCOFIP <= 1'h0;
      reg_LC14IP <= 1'h0;
      reg_LC15IP <= 1'h0;
      reg_LC16IP <= 1'h0;
      reg_LC17IP <= 1'h0;
      reg_LC18IP <= 1'h0;
      reg_LC19IP <= 1'h0;
      reg_LC20IP <= 1'h0;
      reg_LC21IP <= 1'h0;
      reg_LC22IP <= 1'h0;
      reg_LC23IP <= 1'h0;
      reg_LC24IP <= 1'h0;
      reg_LC25IP <= 1'h0;
      reg_LC26IP <= 1'h0;
      reg_LC27IP <= 1'h0;
      reg_LC28IP <= 1'h0;
      reg_LC29IP <= 1'h0;
      reg_LC30IP <= 1'h0;
      reg_LC31IP <= 1'h0;
      reg_LC32IP <= 1'h0;
      reg_LC33IP <= 1'h0;
      reg_LC34IP <= 1'h0;
      reg_LPRASEIP <= 1'h0;
      reg_LC36IP <= 1'h0;
      reg_LC37IP <= 1'h0;
      reg_LC38IP <= 1'h0;
      reg_LC39IP <= 1'h0;
      reg_LC40IP <= 1'h0;
      reg_LC41IP <= 1'h0;
      reg_LC42IP <= 1'h0;
      reg_HPRASEIP <= 1'h0;
      reg_LC44IP <= 1'h0;
      reg_LC45IP <= 1'h0;
      reg_LC46IP <= 1'h0;
      reg_LC47IP <= 1'h0;
      reg_LC48IP <= 1'h0;
      reg_LC49IP <= 1'h0;
      reg_LC50IP <= 1'h0;
      reg_LC51IP <= 1'h0;
      reg_LC52IP <= 1'h0;
      reg_LC53IP <= 1'h0;
      reg_LC54IP <= 1'h0;
      reg_LC55IP <= 1'h0;
      reg_LC56IP <= 1'h0;
      reg_LC57IP <= 1'h0;
      reg_LC58IP <= 1'h0;
      reg_LC59IP <= 1'h0;
      reg_LC60IP <= 1'h0;
      reg_LC61IP <= 1'h0;
      reg_LC62IP <= 1'h0;
      reg_LC63IP <= 1'h0;
    end
    else begin
      if (fromSip_SSIP_valid)
        reg_SSIP <= fromSip_SSIP_bits;
      else if (w_wen & mvien_SSIE)
        reg_SSIP <= w_wdata[1];
      if (fromMip_SEIP_valid)
        reg_SEIP <= fromMip_SEIP_bits;
      else if (w_wen)
        reg_SEIP <= w_wdata[9];
      if (fromSip_LCOFIP_valid | fromVSip_LCOFIP_valid)
        reg_LCOFIP <=
          fromSip_LCOFIP_valid & fromSip_LCOFIP_bits | fromVSip_LCOFIP_valid
          & fromVSip_LCOFIP_bits;
      else if (w_wen)
        reg_LCOFIP <= w_wdata[13];
      if (fromSip_LC14IP_valid)
        reg_LC14IP <= fromSip_LC14IP_valid & fromSip_LC14IP_bits;
      else if (w_wen)
        reg_LC14IP <= w_wdata[14];
      if (fromSip_LC15IP_valid)
        reg_LC15IP <= fromSip_LC15IP_valid & fromSip_LC15IP_bits;
      else if (w_wen)
        reg_LC15IP <= w_wdata[15];
      if (fromSip_LC16IP_valid)
        reg_LC16IP <= fromSip_LC16IP_valid & fromSip_LC16IP_bits;
      else if (w_wen)
        reg_LC16IP <= w_wdata[16];
      if (fromSip_LC17IP_valid)
        reg_LC17IP <= fromSip_LC17IP_valid & fromSip_LC17IP_bits;
      else if (w_wen)
        reg_LC17IP <= w_wdata[17];
      if (fromSip_LC18IP_valid)
        reg_LC18IP <= fromSip_LC18IP_valid & fromSip_LC18IP_bits;
      else if (w_wen)
        reg_LC18IP <= w_wdata[18];
      if (fromSip_LC19IP_valid)
        reg_LC19IP <= fromSip_LC19IP_valid & fromSip_LC19IP_bits;
      else if (w_wen)
        reg_LC19IP <= w_wdata[19];
      if (fromSip_LC20IP_valid)
        reg_LC20IP <= fromSip_LC20IP_valid & fromSip_LC20IP_bits;
      else if (w_wen)
        reg_LC20IP <= w_wdata[20];
      if (fromSip_LC21IP_valid)
        reg_LC21IP <= fromSip_LC21IP_valid & fromSip_LC21IP_bits;
      else if (w_wen)
        reg_LC21IP <= w_wdata[21];
      if (fromSip_LC22IP_valid)
        reg_LC22IP <= fromSip_LC22IP_valid & fromSip_LC22IP_bits;
      else if (w_wen)
        reg_LC22IP <= w_wdata[22];
      if (fromSip_LC23IP_valid)
        reg_LC23IP <= fromSip_LC23IP_valid & fromSip_LC23IP_bits;
      else if (w_wen)
        reg_LC23IP <= w_wdata[23];
      if (fromSip_LC24IP_valid)
        reg_LC24IP <= fromSip_LC24IP_valid & fromSip_LC24IP_bits;
      else if (w_wen)
        reg_LC24IP <= w_wdata[24];
      if (fromSip_LC25IP_valid)
        reg_LC25IP <= fromSip_LC25IP_valid & fromSip_LC25IP_bits;
      else if (w_wen)
        reg_LC25IP <= w_wdata[25];
      if (fromSip_LC26IP_valid)
        reg_LC26IP <= fromSip_LC26IP_valid & fromSip_LC26IP_bits;
      else if (w_wen)
        reg_LC26IP <= w_wdata[26];
      if (fromSip_LC27IP_valid)
        reg_LC27IP <= fromSip_LC27IP_valid & fromSip_LC27IP_bits;
      else if (w_wen)
        reg_LC27IP <= w_wdata[27];
      if (fromSip_LC28IP_valid)
        reg_LC28IP <= fromSip_LC28IP_valid & fromSip_LC28IP_bits;
      else if (w_wen)
        reg_LC28IP <= w_wdata[28];
      if (fromSip_LC29IP_valid)
        reg_LC29IP <= fromSip_LC29IP_valid & fromSip_LC29IP_bits;
      else if (w_wen)
        reg_LC29IP <= w_wdata[29];
      if (fromSip_LC30IP_valid)
        reg_LC30IP <= fromSip_LC30IP_valid & fromSip_LC30IP_bits;
      else if (w_wen)
        reg_LC30IP <= w_wdata[30];
      if (fromSip_LC31IP_valid)
        reg_LC31IP <= fromSip_LC31IP_valid & fromSip_LC31IP_bits;
      else if (w_wen)
        reg_LC31IP <= w_wdata[31];
      if (fromSip_LC32IP_valid)
        reg_LC32IP <= fromSip_LC32IP_valid & fromSip_LC32IP_bits;
      else if (w_wen)
        reg_LC32IP <= w_wdata[32];
      if (fromSip_LC33IP_valid)
        reg_LC33IP <= fromSip_LC33IP_valid & fromSip_LC33IP_bits;
      else if (w_wen)
        reg_LC33IP <= w_wdata[33];
      if (fromSip_LC34IP_valid)
        reg_LC34IP <= fromSip_LC34IP_valid & fromSip_LC34IP_bits;
      else if (w_wen)
        reg_LC34IP <= w_wdata[34];
      if (fromSip_LPRASEIP_valid)
        reg_LPRASEIP <= fromSip_LPRASEIP_valid & fromSip_LPRASEIP_bits;
      else if (w_wen)
        reg_LPRASEIP <= w_wdata[35];
      if (fromSip_LC36IP_valid)
        reg_LC36IP <= fromSip_LC36IP_valid & fromSip_LC36IP_bits;
      else if (w_wen)
        reg_LC36IP <= w_wdata[36];
      if (fromSip_LC37IP_valid)
        reg_LC37IP <= fromSip_LC37IP_valid & fromSip_LC37IP_bits;
      else if (w_wen)
        reg_LC37IP <= w_wdata[37];
      if (fromSip_LC38IP_valid)
        reg_LC38IP <= fromSip_LC38IP_valid & fromSip_LC38IP_bits;
      else if (w_wen)
        reg_LC38IP <= w_wdata[38];
      if (fromSip_LC39IP_valid)
        reg_LC39IP <= fromSip_LC39IP_valid & fromSip_LC39IP_bits;
      else if (w_wen)
        reg_LC39IP <= w_wdata[39];
      if (fromSip_LC40IP_valid)
        reg_LC40IP <= fromSip_LC40IP_valid & fromSip_LC40IP_bits;
      else if (w_wen)
        reg_LC40IP <= w_wdata[40];
      if (fromSip_LC41IP_valid)
        reg_LC41IP <= fromSip_LC41IP_valid & fromSip_LC41IP_bits;
      else if (w_wen)
        reg_LC41IP <= w_wdata[41];
      if (fromSip_LC42IP_valid)
        reg_LC42IP <= fromSip_LC42IP_valid & fromSip_LC42IP_bits;
      else if (w_wen)
        reg_LC42IP <= w_wdata[42];
      if (fromSip_HPRASEIP_valid)
        reg_HPRASEIP <= fromSip_HPRASEIP_valid & fromSip_HPRASEIP_bits;
      else if (w_wen)
        reg_HPRASEIP <= w_wdata[43];
      if (fromSip_LC44IP_valid)
        reg_LC44IP <= fromSip_LC44IP_valid & fromSip_LC44IP_bits;
      else if (w_wen)
        reg_LC44IP <= w_wdata[44];
      if (fromSip_LC45IP_valid)
        reg_LC45IP <= fromSip_LC45IP_valid & fromSip_LC45IP_bits;
      else if (w_wen)
        reg_LC45IP <= w_wdata[45];
      if (fromSip_LC46IP_valid)
        reg_LC46IP <= fromSip_LC46IP_valid & fromSip_LC46IP_bits;
      else if (w_wen)
        reg_LC46IP <= w_wdata[46];
      if (fromSip_LC47IP_valid)
        reg_LC47IP <= fromSip_LC47IP_valid & fromSip_LC47IP_bits;
      else if (w_wen)
        reg_LC47IP <= w_wdata[47];
      if (fromSip_LC48IP_valid)
        reg_LC48IP <= fromSip_LC48IP_valid & fromSip_LC48IP_bits;
      else if (w_wen)
        reg_LC48IP <= w_wdata[48];
      if (fromSip_LC49IP_valid)
        reg_LC49IP <= fromSip_LC49IP_valid & fromSip_LC49IP_bits;
      else if (w_wen)
        reg_LC49IP <= w_wdata[49];
      if (fromSip_LC50IP_valid)
        reg_LC50IP <= fromSip_LC50IP_valid & fromSip_LC50IP_bits;
      else if (w_wen)
        reg_LC50IP <= w_wdata[50];
      if (fromSip_LC51IP_valid)
        reg_LC51IP <= fromSip_LC51IP_valid & fromSip_LC51IP_bits;
      else if (w_wen)
        reg_LC51IP <= w_wdata[51];
      if (fromSip_LC52IP_valid)
        reg_LC52IP <= fromSip_LC52IP_valid & fromSip_LC52IP_bits;
      else if (w_wen)
        reg_LC52IP <= w_wdata[52];
      if (fromSip_LC53IP_valid)
        reg_LC53IP <= fromSip_LC53IP_valid & fromSip_LC53IP_bits;
      else if (w_wen)
        reg_LC53IP <= w_wdata[53];
      if (fromSip_LC54IP_valid)
        reg_LC54IP <= fromSip_LC54IP_valid & fromSip_LC54IP_bits;
      else if (w_wen)
        reg_LC54IP <= w_wdata[54];
      if (fromSip_LC55IP_valid)
        reg_LC55IP <= fromSip_LC55IP_valid & fromSip_LC55IP_bits;
      else if (w_wen)
        reg_LC55IP <= w_wdata[55];
      if (fromSip_LC56IP_valid)
        reg_LC56IP <= fromSip_LC56IP_valid & fromSip_LC56IP_bits;
      else if (w_wen)
        reg_LC56IP <= w_wdata[56];
      if (fromSip_LC57IP_valid)
        reg_LC57IP <= fromSip_LC57IP_valid & fromSip_LC57IP_bits;
      else if (w_wen)
        reg_LC57IP <= w_wdata[57];
      if (fromSip_LC58IP_valid)
        reg_LC58IP <= fromSip_LC58IP_valid & fromSip_LC58IP_bits;
      else if (w_wen)
        reg_LC58IP <= w_wdata[58];
      if (fromSip_LC59IP_valid)
        reg_LC59IP <= fromSip_LC59IP_valid & fromSip_LC59IP_bits;
      else if (w_wen)
        reg_LC59IP <= w_wdata[59];
      if (fromSip_LC60IP_valid)
        reg_LC60IP <= fromSip_LC60IP_valid & fromSip_LC60IP_bits;
      else if (w_wen)
        reg_LC60IP <= w_wdata[60];
      if (fromSip_LC61IP_valid)
        reg_LC61IP <= fromSip_LC61IP_valid & fromSip_LC61IP_bits;
      else if (w_wen)
        reg_LC61IP <= w_wdata[61];
      if (fromSip_LC62IP_valid)
        reg_LC62IP <= fromSip_LC62IP_valid & fromSip_LC62IP_bits;
      else if (w_wen)
        reg_LC62IP <= w_wdata[62];
      if (fromSip_LC63IP_valid)
        reg_LC63IP <= fromSip_LC63IP_valid & fromSip_LC63IP_bits;
      else if (w_wen)
        reg_LC63IP <= w_wdata[63];
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        reg_SSIP = _RANDOM[1'h0][0];
        reg_SEIP = _RANDOM[1'h0][6];
        reg_LCOFIP = _RANDOM[1'h0][10];
        reg_LC14IP = _RANDOM[1'h0][11];
        reg_LC15IP = _RANDOM[1'h0][12];
        reg_LC16IP = _RANDOM[1'h0][13];
        reg_LC17IP = _RANDOM[1'h0][14];
        reg_LC18IP = _RANDOM[1'h0][15];
        reg_LC19IP = _RANDOM[1'h0][16];
        reg_LC20IP = _RANDOM[1'h0][17];
        reg_LC21IP = _RANDOM[1'h0][18];
        reg_LC22IP = _RANDOM[1'h0][19];
        reg_LC23IP = _RANDOM[1'h0][20];
        reg_LC24IP = _RANDOM[1'h0][21];
        reg_LC25IP = _RANDOM[1'h0][22];
        reg_LC26IP = _RANDOM[1'h0][23];
        reg_LC27IP = _RANDOM[1'h0][24];
        reg_LC28IP = _RANDOM[1'h0][25];
        reg_LC29IP = _RANDOM[1'h0][26];
        reg_LC30IP = _RANDOM[1'h0][27];
        reg_LC31IP = _RANDOM[1'h0][28];
        reg_LC32IP = _RANDOM[1'h0][29];
        reg_LC33IP = _RANDOM[1'h0][30];
        reg_LC34IP = _RANDOM[1'h0][31];
        reg_LPRASEIP = _RANDOM[1'h1][0];
        reg_LC36IP = _RANDOM[1'h1][1];
        reg_LC37IP = _RANDOM[1'h1][2];
        reg_LC38IP = _RANDOM[1'h1][3];
        reg_LC39IP = _RANDOM[1'h1][4];
        reg_LC40IP = _RANDOM[1'h1][5];
        reg_LC41IP = _RANDOM[1'h1][6];
        reg_LC42IP = _RANDOM[1'h1][7];
        reg_HPRASEIP = _RANDOM[1'h1][8];
        reg_LC44IP = _RANDOM[1'h1][9];
        reg_LC45IP = _RANDOM[1'h1][10];
        reg_LC46IP = _RANDOM[1'h1][11];
        reg_LC47IP = _RANDOM[1'h1][12];
        reg_LC48IP = _RANDOM[1'h1][13];
        reg_LC49IP = _RANDOM[1'h1][14];
        reg_LC50IP = _RANDOM[1'h1][15];
        reg_LC51IP = _RANDOM[1'h1][16];
        reg_LC52IP = _RANDOM[1'h1][17];
        reg_LC53IP = _RANDOM[1'h1][18];
        reg_LC54IP = _RANDOM[1'h1][19];
        reg_LC55IP = _RANDOM[1'h1][20];
        reg_LC56IP = _RANDOM[1'h1][21];
        reg_LC57IP = _RANDOM[1'h1][22];
        reg_LC58IP = _RANDOM[1'h1][23];
        reg_LC59IP = _RANDOM[1'h1][24];
        reg_LC60IP = _RANDOM[1'h1][25];
        reg_LC61IP = _RANDOM[1'h1][26];
        reg_LC62IP = _RANDOM[1'h1][27];
        reg_LC63IP = _RANDOM[1'h1][28];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        reg_SSIP = 1'h0;
        reg_SEIP = 1'h0;
        reg_LCOFIP = 1'h0;
        reg_LC14IP = 1'h0;
        reg_LC15IP = 1'h0;
        reg_LC16IP = 1'h0;
        reg_LC17IP = 1'h0;
        reg_LC18IP = 1'h0;
        reg_LC19IP = 1'h0;
        reg_LC20IP = 1'h0;
        reg_LC21IP = 1'h0;
        reg_LC22IP = 1'h0;
        reg_LC23IP = 1'h0;
        reg_LC24IP = 1'h0;
        reg_LC25IP = 1'h0;
        reg_LC26IP = 1'h0;
        reg_LC27IP = 1'h0;
        reg_LC28IP = 1'h0;
        reg_LC29IP = 1'h0;
        reg_LC30IP = 1'h0;
        reg_LC31IP = 1'h0;
        reg_LC32IP = 1'h0;
        reg_LC33IP = 1'h0;
        reg_LC34IP = 1'h0;
        reg_LPRASEIP = 1'h0;
        reg_LC36IP = 1'h0;
        reg_LC37IP = 1'h0;
        reg_LC38IP = 1'h0;
        reg_LC39IP = 1'h0;
        reg_LC40IP = 1'h0;
        reg_LC41IP = 1'h0;
        reg_LC42IP = 1'h0;
        reg_HPRASEIP = 1'h0;
        reg_LC44IP = 1'h0;
        reg_LC45IP = 1'h0;
        reg_LC46IP = 1'h0;
        reg_LC47IP = 1'h0;
        reg_LC48IP = 1'h0;
        reg_LC49IP = 1'h0;
        reg_LC50IP = 1'h0;
        reg_LC51IP = 1'h0;
        reg_LC52IP = 1'h0;
        reg_LC53IP = 1'h0;
        reg_LC54IP = 1'h0;
        reg_LC55IP = 1'h0;
        reg_LC56IP = 1'h0;
        reg_LC57IP = 1'h0;
        reg_LC58IP = 1'h0;
        reg_LC59IP = 1'h0;
        reg_LC60IP = 1'h0;
        reg_LC61IP = 1'h0;
        reg_LC62IP = 1'h0;
        reg_LC63IP = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign rdata =
    {reg_LC63IP,
     reg_LC62IP,
     reg_LC61IP,
     reg_LC60IP,
     reg_LC59IP,
     reg_LC58IP,
     reg_LC57IP,
     reg_LC56IP,
     reg_LC55IP,
     reg_LC54IP,
     reg_LC53IP,
     reg_LC52IP,
     reg_LC51IP,
     reg_LC50IP,
     reg_LC49IP,
     reg_LC48IP,
     reg_LC47IP,
     reg_LC46IP,
     reg_LC45IP,
     reg_LC44IP,
     reg_HPRASEIP,
     reg_LC42IP,
     reg_LC41IP,
     reg_LC40IP,
     reg_LC39IP,
     reg_LC38IP,
     reg_LC37IP,
     reg_LC36IP,
     reg_LPRASEIP,
     reg_LC34IP,
     reg_LC33IP,
     reg_LC32IP,
     reg_LC31IP,
     reg_LC30IP,
     reg_LC29IP,
     reg_LC28IP,
     reg_LC27IP,
     reg_LC26IP,
     reg_LC25IP,
     reg_LC24IP,
     reg_LC23IP,
     reg_LC22IP,
     reg_LC21IP,
     reg_LC20IP,
     reg_LC19IP,
     reg_LC18IP,
     reg_LC17IP,
     reg_LC16IP,
     reg_LC15IP,
     reg_LC14IP,
     reg_LCOFIP,
     3'h0,
     reg_SEIP,
     3'h0,
     _regOut_STIP_WIRE,
     3'h0,
     _regOut_SSIP_output,
     1'h0};
  assign regOut_SSIP = _regOut_SSIP_output;
  assign regOut_STIP = _regOut_STIP_WIRE;
  assign regOut_SEIP = reg_SEIP;
  assign regOut_LCOFIP = reg_LCOFIP;
  assign regOut_LC14IP = reg_LC14IP;
  assign regOut_LC15IP = reg_LC15IP;
  assign regOut_LC16IP = reg_LC16IP;
  assign regOut_LC17IP = reg_LC17IP;
  assign regOut_LC18IP = reg_LC18IP;
  assign regOut_LC19IP = reg_LC19IP;
  assign regOut_LC20IP = reg_LC20IP;
  assign regOut_LC21IP = reg_LC21IP;
  assign regOut_LC22IP = reg_LC22IP;
  assign regOut_LC23IP = reg_LC23IP;
  assign regOut_LC24IP = reg_LC24IP;
  assign regOut_LC25IP = reg_LC25IP;
  assign regOut_LC26IP = reg_LC26IP;
  assign regOut_LC27IP = reg_LC27IP;
  assign regOut_LC28IP = reg_LC28IP;
  assign regOut_LC29IP = reg_LC29IP;
  assign regOut_LC30IP = reg_LC30IP;
  assign regOut_LC31IP = reg_LC31IP;
  assign regOut_LC32IP = reg_LC32IP;
  assign regOut_LC33IP = reg_LC33IP;
  assign regOut_LC34IP = reg_LC34IP;
  assign regOut_LPRASEIP = reg_LPRASEIP;
  assign regOut_LC36IP = reg_LC36IP;
  assign regOut_LC37IP = reg_LC37IP;
  assign regOut_LC38IP = reg_LC38IP;
  assign regOut_LC39IP = reg_LC39IP;
  assign regOut_LC40IP = reg_LC40IP;
  assign regOut_LC41IP = reg_LC41IP;
  assign regOut_LC42IP = reg_LC42IP;
  assign regOut_HPRASEIP = reg_HPRASEIP;
  assign regOut_LC44IP = reg_LC44IP;
  assign regOut_LC45IP = reg_LC45IP;
  assign regOut_LC46IP = reg_LC46IP;
  assign regOut_LC47IP = reg_LC47IP;
  assign regOut_LC48IP = reg_LC48IP;
  assign regOut_LC49IP = reg_LC49IP;
  assign regOut_LC50IP = reg_LC50IP;
  assign regOut_LC51IP = reg_LC51IP;
  assign regOut_LC52IP = reg_LC52IP;
  assign regOut_LC53IP = reg_LC53IP;
  assign regOut_LC54IP = reg_LC54IP;
  assign regOut_LC55IP = reg_LC55IP;
  assign regOut_LC56IP = reg_LC56IP;
  assign regOut_LC57IP = reg_LC57IP;
  assign regOut_LC58IP = reg_LC58IP;
  assign regOut_LC59IP = reg_LC59IP;
  assign regOut_LC60IP = reg_LC60IP;
  assign regOut_LC61IP = reg_LC61IP;
  assign regOut_LC62IP = reg_LC62IP;
  assign regOut_LC63IP = reg_LC63IP;
  assign toMip_SSIP_valid = w_wen & ~mvien_SSIE;
  assign toMip_SSIP_bits = w_wdata[1];
  assign toMip_STIP_valid = w_wen & ~menvcfg_STCE;
  assign toMip_STIP_bits = w_wdata[5];
endmodule

