# Simulation  

This is a Cocotb based simulation for which either `Icarus Verilog` or `Verilator` is required.

Run the following command for simulation:
```
make OUT_DIR=$(PWD)
``` 