

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_20u_array_ap_ufixed_8_4_4_0_0_20u_relu_config12_s'
================================================================
* Date:           Sat Aug 30 21:37:41 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.267 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1906|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      378|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        3|     2284|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_10_fu_2096_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln415_11_fu_2218_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln415_12_fu_2340_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln415_13_fu_2462_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln415_14_fu_2584_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln415_15_fu_2706_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln415_16_fu_2828_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln415_17_fu_2950_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln415_18_fu_3072_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln415_19_fu_3194_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln415_1_fu_998_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln415_2_fu_1120_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln415_3_fu_1242_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln415_4_fu_1364_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln415_5_fu_1486_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln415_6_fu_1608_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln415_7_fu_1730_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln415_8_fu_1852_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln415_9_fu_1974_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln415_fu_876_p2         |     +    |      0|  0|  15|           8|           8|
    |and_ln415_10_fu_2086_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln415_11_fu_2208_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln415_12_fu_2330_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln415_13_fu_2452_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln415_14_fu_2574_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln415_15_fu_2696_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln415_16_fu_2818_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln415_17_fu_2940_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln415_18_fu_3062_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln415_19_fu_3184_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln415_1_fu_988_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln415_2_fu_1110_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln415_3_fu_1232_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln415_4_fu_1354_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln415_5_fu_1476_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln415_6_fu_1598_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln415_7_fu_1720_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln415_8_fu_1842_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln415_9_fu_1964_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_866_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln416_10_fu_2116_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln416_11_fu_2238_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln416_12_fu_2360_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln416_13_fu_2482_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln416_14_fu_2604_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln416_15_fu_2726_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln416_16_fu_2848_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln416_17_fu_2970_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln416_18_fu_3092_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln416_19_fu_3214_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln416_1_fu_1018_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_2_fu_1140_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_3_fu_1262_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_4_fu_1384_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_5_fu_1506_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_6_fu_1628_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_7_fu_1750_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_8_fu_1872_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_9_fu_1994_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_896_p2         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op45    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op466   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_10_fu_2030_p2   |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_11_fu_2152_p2   |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_12_fu_2274_p2   |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_13_fu_2396_p2   |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_14_fu_2518_p2   |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_15_fu_2640_p2   |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_16_fu_2762_p2   |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_17_fu_2884_p2   |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_18_fu_3006_p2   |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_19_fu_3128_p2   |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_1_fu_932_p2     |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_2_fu_1054_p2    |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_3_fu_1176_p2    |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_4_fu_1298_p2    |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_5_fu_1420_p2    |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_6_fu_1542_p2    |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_7_fu_1664_p2    |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_8_fu_1786_p2    |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_9_fu_1908_p2    |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln1494_fu_810_p2       |   icmp   |      0|  0|  20|          25|           1|
    |icmp_ln718_10_fu_2058_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_11_fu_2180_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_12_fu_2302_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_13_fu_2424_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_14_fu_2546_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_15_fu_2668_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_16_fu_2790_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_17_fu_2912_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_18_fu_3034_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_19_fu_3156_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_1_fu_960_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_2_fu_1082_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_3_fu_1204_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_4_fu_1326_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_5_fu_1448_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_6_fu_1570_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_7_fu_1692_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_8_fu_1814_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_9_fu_1936_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln718_fu_838_p2        |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln768_10_fu_2138_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_11_fu_2260_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_12_fu_2382_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_13_fu_2504_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_14_fu_2626_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_15_fu_2748_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_16_fu_2870_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_17_fu_2992_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_18_fu_3114_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_19_fu_3236_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_1_fu_1040_p2     |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_2_fu_1162_p2     |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_3_fu_1284_p2     |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_4_fu_1406_p2     |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_5_fu_1528_p2     |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_6_fu_1650_p2     |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_7_fu_1772_p2     |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_8_fu_1894_p2     |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_9_fu_2016_p2     |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln768_fu_918_p2        |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln879_10_fu_2132_p2    |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_11_fu_2254_p2    |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_12_fu_2376_p2    |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_13_fu_2498_p2    |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_14_fu_2620_p2    |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_15_fu_2742_p2    |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_16_fu_2864_p2    |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_17_fu_2986_p2    |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_18_fu_3108_p2    |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_19_fu_3230_p2    |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_1_fu_1034_p2     |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_2_fu_1156_p2     |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_3_fu_1278_p2     |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_4_fu_1400_p2     |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_5_fu_1522_p2     |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_6_fu_1644_p2     |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_7_fu_1766_p2     |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_8_fu_1888_p2     |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_9_fu_2010_p2     |   icmp   |      0|  0|  13|          14|           2|
    |icmp_ln879_fu_912_p2        |   icmp   |      0|  0|  13|          14|           2|
    |ap_block_state1             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_10_fu_2072_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln412_11_fu_2194_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln412_12_fu_2316_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln412_13_fu_2438_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln412_14_fu_2560_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln412_15_fu_2682_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln412_16_fu_2804_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln412_17_fu_2926_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln412_18_fu_3048_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln412_19_fu_3170_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln412_1_fu_974_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln412_2_fu_1096_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln412_3_fu_1218_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln412_4_fu_1340_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln412_5_fu_1462_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln412_6_fu_1584_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln412_7_fu_1706_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln412_8_fu_1828_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln412_9_fu_1950_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_852_p2          |    or    |      0|  0|   2|           1|           1|
    |res_V_data_0_V_din          |  select  |      0|  0|   8|           1|           8|
    |res_V_data_10_V_din         |  select  |      0|  0|   8|           1|           8|
    |res_V_data_11_V_din         |  select  |      0|  0|   8|           1|           8|
    |res_V_data_12_V_din         |  select  |      0|  0|   8|           1|           8|
    |res_V_data_13_V_din         |  select  |      0|  0|   8|           1|           8|
    |res_V_data_14_V_din         |  select  |      0|  0|   8|           1|           8|
    |res_V_data_15_V_din         |  select  |      0|  0|   8|           1|           8|
    |res_V_data_16_V_din         |  select  |      0|  0|   8|           1|           8|
    |res_V_data_17_V_din         |  select  |      0|  0|   8|           1|           8|
    |res_V_data_18_V_din         |  select  |      0|  0|   8|           1|           8|
    |res_V_data_19_V_din         |  select  |      0|  0|   8|           1|           8|
    |res_V_data_1_V_din          |  select  |      0|  0|   8|           1|           8|
    |res_V_data_2_V_din          |  select  |      0|  0|   8|           1|           8|
    |res_V_data_3_V_din          |  select  |      0|  0|   8|           1|           8|
    |res_V_data_4_V_din          |  select  |      0|  0|   8|           1|           8|
    |res_V_data_5_V_din          |  select  |      0|  0|   8|           1|           8|
    |res_V_data_6_V_din          |  select  |      0|  0|   8|           1|           8|
    |res_V_data_7_V_din          |  select  |      0|  0|   8|           1|           8|
    |res_V_data_8_V_din          |  select  |      0|  0|   8|           1|           8|
    |res_V_data_9_V_din          |  select  |      0|  0|   8|           1|           8|
    |select_ln340_16_fu_3267_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_17_fu_3284_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_18_fu_3301_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_19_fu_3318_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_20_fu_3335_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_21_fu_3352_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_22_fu_3369_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_23_fu_3386_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_24_fu_3403_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_25_fu_3420_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_26_fu_3437_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_27_fu_3454_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_28_fu_3471_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_29_fu_3488_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_30_fu_3505_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_31_fu_3522_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_32_fu_3539_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_33_fu_3556_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_34_fu_3573_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_fu_3250_p3     |  select  |      0|  0|   8|           1|           8|
    |select_ln777_10_fu_2144_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln777_11_fu_2266_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln777_12_fu_2388_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln777_13_fu_2510_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln777_14_fu_2632_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln777_15_fu_2754_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln777_16_fu_2876_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln777_17_fu_2998_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln777_18_fu_3120_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln777_19_fu_3242_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln777_1_fu_1046_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_2_fu_1168_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_3_fu_1290_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_4_fu_1412_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_5_fu_1534_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_6_fu_1656_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_7_fu_1778_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_8_fu_1900_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_9_fu_2022_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_924_p3      |  select  |      0|  0|   2|           1|           1|
    |xor_ln416_10_fu_1866_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_11_fu_1988_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_12_fu_2110_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_13_fu_2232_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_14_fu_2354_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_15_fu_2476_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_16_fu_2598_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_17_fu_2720_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_18_fu_2842_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_19_fu_2964_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_20_fu_3086_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_21_fu_3208_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_1012_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_4_fu_1134_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_5_fu_1256_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_6_fu_1378_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_7_fu_1500_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_8_fu_1622_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_9_fu_1744_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_890_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1906|        1403|         703|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_16_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_17_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_18_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_19_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_16_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_17_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_18_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_19_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 378|         84|   42|         84|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,20u>,array<ap_ufixed<8,4,4,0,0>,20u>,relu_config12> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,20u>,array<ap_ufixed<8,4,4,0,0>,20u>,relu_config12> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,20u>,array<ap_ufixed<8,4,4,0,0>,20u>,relu_config12> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,20u>,array<ap_ufixed<8,4,4,0,0>,20u>,relu_config12> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | relu<array<ap_fixed,20u>,array<ap_ufixed<8,4,4,0,0>,20u>,relu_config12> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,20u>,array<ap_ufixed<8,4,4,0,0>,20u>,relu_config12> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | relu<array<ap_fixed,20u>,array<ap_ufixed<8,4,4,0,0>,20u>,relu_config12> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,20u>,array<ap_ufixed<8,4,4,0,0>,20u>,relu_config12> | return value |
|start_out                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,20u>,array<ap_ufixed<8,4,4,0,0>,20u>,relu_config12> | return value |
|start_write               | out |    1| ap_ctrl_hs | relu<array<ap_fixed,20u>,array<ap_ufixed<8,4,4,0,0>,20u>,relu_config12> | return value |
|data_V_data_0_V_dout      |  in |   25|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_1_V_dout      |  in |   25|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_2_V_dout      |  in |   25|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_3_V_dout      |  in |   25|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_4_V_dout      |  in |   25|   ap_fifo  |                             data_V_data_4_V                             |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_4_V                             |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                             data_V_data_4_V                             |    pointer   |
|data_V_data_5_V_dout      |  in |   25|   ap_fifo  |                             data_V_data_5_V                             |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_5_V                             |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                             data_V_data_5_V                             |    pointer   |
|data_V_data_6_V_dout      |  in |   25|   ap_fifo  |                             data_V_data_6_V                             |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_6_V                             |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                             data_V_data_6_V                             |    pointer   |
|data_V_data_7_V_dout      |  in |   25|   ap_fifo  |                             data_V_data_7_V                             |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_7_V                             |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                             data_V_data_7_V                             |    pointer   |
|data_V_data_8_V_dout      |  in |   25|   ap_fifo  |                             data_V_data_8_V                             |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_8_V                             |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                             data_V_data_8_V                             |    pointer   |
|data_V_data_9_V_dout      |  in |   25|   ap_fifo  |                             data_V_data_9_V                             |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_9_V                             |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                             data_V_data_9_V                             |    pointer   |
|data_V_data_10_V_dout     |  in |   25|   ap_fifo  |                             data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                             data_V_data_10_V                            |    pointer   |
|data_V_data_11_V_dout     |  in |   25|   ap_fifo  |                             data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                             data_V_data_11_V                            |    pointer   |
|data_V_data_12_V_dout     |  in |   25|   ap_fifo  |                             data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                             data_V_data_12_V                            |    pointer   |
|data_V_data_13_V_dout     |  in |   25|   ap_fifo  |                             data_V_data_13_V                            |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_13_V                            |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                             data_V_data_13_V                            |    pointer   |
|data_V_data_14_V_dout     |  in |   25|   ap_fifo  |                             data_V_data_14_V                            |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_14_V                            |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                             data_V_data_14_V                            |    pointer   |
|data_V_data_15_V_dout     |  in |   25|   ap_fifo  |                             data_V_data_15_V                            |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_15_V                            |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                             data_V_data_15_V                            |    pointer   |
|data_V_data_16_V_dout     |  in |   25|   ap_fifo  |                             data_V_data_16_V                            |    pointer   |
|data_V_data_16_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_16_V                            |    pointer   |
|data_V_data_16_V_read     | out |    1|   ap_fifo  |                             data_V_data_16_V                            |    pointer   |
|data_V_data_17_V_dout     |  in |   25|   ap_fifo  |                             data_V_data_17_V                            |    pointer   |
|data_V_data_17_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_17_V                            |    pointer   |
|data_V_data_17_V_read     | out |    1|   ap_fifo  |                             data_V_data_17_V                            |    pointer   |
|data_V_data_18_V_dout     |  in |   25|   ap_fifo  |                             data_V_data_18_V                            |    pointer   |
|data_V_data_18_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_18_V                            |    pointer   |
|data_V_data_18_V_read     | out |    1|   ap_fifo  |                             data_V_data_18_V                            |    pointer   |
|data_V_data_19_V_dout     |  in |   25|   ap_fifo  |                             data_V_data_19_V                            |    pointer   |
|data_V_data_19_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_19_V                            |    pointer   |
|data_V_data_19_V_read     | out |    1|   ap_fifo  |                             data_V_data_19_V                            |    pointer   |
|res_V_data_0_V_din        | out |    8|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din        | out |    8|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din        | out |    8|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din        | out |    8|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_din        | out |    8|   ap_fifo  |                              res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                              res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_din        | out |    8|   ap_fifo  |                              res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                              res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_din        | out |    8|   ap_fifo  |                              res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                              res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_din        | out |    8|   ap_fifo  |                              res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                              res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_din        | out |    8|   ap_fifo  |                              res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                              res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_din        | out |    8|   ap_fifo  |                              res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                              res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                              res_V_data_9_V                             |    pointer   |
|res_V_data_10_V_din       | out |    8|   ap_fifo  |                             res_V_data_10_V                             |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_10_V                             |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                             res_V_data_10_V                             |    pointer   |
|res_V_data_11_V_din       | out |    8|   ap_fifo  |                             res_V_data_11_V                             |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_11_V                             |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                             res_V_data_11_V                             |    pointer   |
|res_V_data_12_V_din       | out |    8|   ap_fifo  |                             res_V_data_12_V                             |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_12_V                             |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                             res_V_data_12_V                             |    pointer   |
|res_V_data_13_V_din       | out |    8|   ap_fifo  |                             res_V_data_13_V                             |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_13_V                             |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                             res_V_data_13_V                             |    pointer   |
|res_V_data_14_V_din       | out |    8|   ap_fifo  |                             res_V_data_14_V                             |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_14_V                             |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                             res_V_data_14_V                             |    pointer   |
|res_V_data_15_V_din       | out |    8|   ap_fifo  |                             res_V_data_15_V                             |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_15_V                             |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                             res_V_data_15_V                             |    pointer   |
|res_V_data_16_V_din       | out |    8|   ap_fifo  |                             res_V_data_16_V                             |    pointer   |
|res_V_data_16_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_16_V                             |    pointer   |
|res_V_data_16_V_write     | out |    1|   ap_fifo  |                             res_V_data_16_V                             |    pointer   |
|res_V_data_17_V_din       | out |    8|   ap_fifo  |                             res_V_data_17_V                             |    pointer   |
|res_V_data_17_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_17_V                             |    pointer   |
|res_V_data_17_V_write     | out |    1|   ap_fifo  |                             res_V_data_17_V                             |    pointer   |
|res_V_data_18_V_din       | out |    8|   ap_fifo  |                             res_V_data_18_V                             |    pointer   |
|res_V_data_18_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_18_V                             |    pointer   |
|res_V_data_18_V_write     | out |    1|   ap_fifo  |                             res_V_data_18_V                             |    pointer   |
|res_V_data_19_V_din       | out |    8|   ap_fifo  |                             res_V_data_19_V                             |    pointer   |
|res_V_data_19_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_19_V                             |    pointer   |
|res_V_data_19_V_write     | out |    1|   ap_fifo  |                             res_V_data_19_V                             |    pointer   |
+--------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

