// Seed: 1931167213
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  type_11(
      1, 1'd0, 1
  );
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7;
  assign id_1 = 1;
  logic id_8;
  logic id_9;
  type_18 id_10 (
      .id_0(id_6 ? id_7 - id_4 : id_7),
      .id_1(1),
      .id_2(1)
  );
endmodule
