{
  "yosys_available": true,
  "verilator_available": true,
  "overall_status": "COMPLETE",
  "synthesis_results": {
    "fire_code_ecc": {
      "module_name": "fire_code_ecc",
      "verilog_file": "verilogs/fire_code_ecc.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "bch_ecc": {
      "module_name": "bch_ecc",
      "verilog_file": "verilogs/bch_ecc.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "simple_encoder": {
      "module_name": "simple_encoder",
      "verilog_file": "verilogs/simple_encoder.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "extended_hamming_ecc": {
      "module_name": "extended_hamming_ecc",
      "verilog_file": "verilogs/extended_hamming_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: verilogs/extended_hamming_ecc.v:26: ERROR: syntax error, unexpected TOK_ID, expecting ',' or ';' or '='\n"
    },
    "burst_error_ecc": {
      "module_name": "burst_error_ecc",
      "verilog_file": "verilogs/burst_error_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: verilogs/burst_error_ecc.v:118: ERROR: Local declaration in unnamed block is only supported in SystemVerilog mode!\n"
    },
    "non_binary_ldpc_ecc": {
      "module_name": "non_binary_ldpc_ecc",
      "verilog_file": "verilogs/non_binary_ldpc_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: verilogs/non_binary_ldpc_ecc.v:150: ERROR: Local declaration in unnamed block is only supported in SystemVerilog mode!\n"
    },
    "ldpc_ecc": {
      "module_name": "ldpc_ecc",
      "verilog_file": "verilogs/ldpc_ecc.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "bch74_ecc": {
      "module_name": "bch74_ecc",
      "verilog_file": "verilogs/bch74_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: ERROR: Module `bch74_ecc' not found!\n"
    },
    "general_bch_ecc": {
      "module_name": "general_bch_ecc",
      "verilog_file": "verilogs/general_bch_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: ERROR: Module `general_bch_ecc' not found!\n"
    },
    "parity_decoder": {
      "module_name": "parity_decoder",
      "verilog_file": "verilogs/parity_decoder.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "concatenated_ecc": {
      "module_name": "concatenated_ecc",
      "verilog_file": "verilogs/concatenated_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: verilogs/concatenated_ecc.v:160: ERROR: For loop inline variable declaration is only supported in SystemVerilog mode!\n"
    },
    "bch63326_ecc": {
      "module_name": "bch63326_ecc",
      "verilog_file": "verilogs/bch63326_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: ERROR: Module `bch63326_ecc' not found!\n"
    },
    "turbo_ecc": {
      "module_name": "turbo_ecc",
      "verilog_file": "verilogs/turbo_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: verilogs/turbo_ecc.v:62: ERROR: Local declaration in unnamed block is only supported in SystemVerilog mode!\n"
    },
    "three_d_memory_ecc": {
      "module_name": "three_d_memory_ecc",
      "verilog_file": "verilogs/three_d_memory_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: verilogs/three_d_memory_ecc.v:141: ERROR: Local declaration in unnamed block is only supported in SystemVerilog mode!\n"
    },
    "primary_secondary_ecc": {
      "module_name": "primary_secondary_ecc",
      "verilog_file": "verilogs/primary_secondary_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: verilogs/primary_secondary_ecc.v:132: ERROR: Local declaration in unnamed block is only supported in SystemVerilog mode!\n"
    },
    "cyclic_ecc": {
      "module_name": "cyclic_ecc",
      "verilog_file": "verilogs/cyclic_ecc.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "spatially_coupled_ldpc_ecc": {
      "module_name": "spatially_coupled_ldpc_ecc",
      "verilog_file": "verilogs/spatially_coupled_ldpc_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: verilogs/spatially_coupled_ldpc_ecc.v:140: ERROR: Local declaration in unnamed block is only supported in SystemVerilog mode!\n"
    },
    "bch31163_ecc": {
      "module_name": "bch31163_ecc",
      "verilog_file": "verilogs/bch31163_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: ERROR: Module `bch31163_ecc' not found!\n"
    },
    "golay_ecc": {
      "module_name": "golay_ecc",
      "verilog_file": "verilogs/golay_ecc.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "convolutional_ecc": {
      "module_name": "convolutional_ecc",
      "verilog_file": "verilogs/convolutional_ecc.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "hamming_encoder": {
      "module_name": "hamming_encoder",
      "verilog_file": "verilogs/hamming_encoder.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "polar_ecc": {
      "module_name": "polar_ecc",
      "verilog_file": "verilogs/polar_ecc.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "constant_encoder": {
      "module_name": "constant_encoder",
      "verilog_file": "verilogs/constant_encoder.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "hamming_secded_ecc": {
      "module_name": "hamming_secded_ecc",
      "verilog_file": "verilogs/hamming_secded_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: verilogs/hamming_secded_ecc.v:31: ERROR: syntax error, unexpected TOK_ID, expecting ',' or ';' or '='\n"
    },
    "rs15_11_ecc": {
      "module_name": "rs15_11_ecc",
      "verilog_file": "verilogs/rs15_11_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: ERROR: Module `rs15_11_ecc' not found!\n"
    },
    "raptor_code_ecc": {
      "module_name": "raptor_code_ecc",
      "verilog_file": "verilogs/raptor_code_ecc.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "product_code_ecc": {
      "module_name": "product_code_ecc",
      "verilog_file": "verilogs/product_code_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: verilogs/product_code_ecc.v:64: ERROR: input/output/inout ports cannot have unpacked dimensions.\n"
    },
    "composite_ecc": {
      "module_name": "composite_ecc",
      "verilog_file": "verilogs/composite_ecc.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "hamming_decoder": {
      "module_name": "hamming_decoder",
      "verilog_file": "verilogs/hamming_decoder.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "parity_encoder": {
      "module_name": "parity_encoder",
      "verilog_file": "verilogs/parity_encoder.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "test_encoder": {
      "module_name": "test_encoder",
      "verilog_file": "verilogs/test_encoder.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "adaptive_ecc": {
      "module_name": "adaptive_ecc",
      "verilog_file": "verilogs/adaptive_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: verilogs/adaptive_ecc.v:109: ERROR: Local declaration in unnamed block is only supported in SystemVerilog mode!\n"
    },
    "reed_solomon_ecc": {
      "module_name": "reed_solomon_ecc",
      "verilog_file": "verilogs/reed_solomon_ecc.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "reed_muller_ecc": {
      "module_name": "reed_muller_ecc",
      "verilog_file": "verilogs/reed_muller_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: verilogs/reed_muller_ecc.v:31: ERROR: syntax error, unexpected TOK_ID, expecting ',' or ';' or '='\n"
    },
    "parity_ecc": {
      "module_name": "parity_ecc",
      "verilog_file": "verilogs/parity_ecc.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    },
    "repetition_ecc": {
      "module_name": "repetition_ecc",
      "verilog_file": "verilogs/repetition_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: verilogs/repetition_ecc.v:55: ERROR: syntax error, unexpected TOK_ID, expecting '='\n"
    },
    "bch1572_ecc": {
      "module_name": "bch1572_ecc",
      "verilog_file": "verilogs/bch1572_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: ERROR: Module `bch1572_ecc' not found!\n"
    },
    "system_ecc": {
      "module_name": "system_ecc",
      "verilog_file": "verilogs/system_ecc.v",
      "synthesis_available": false,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": "Synthesis failed: verilogs/system_ecc.v:27: ERROR: syntax error, unexpected TOK_ID, expecting ',' or ';' or '='\n"
    },
    "crc_ecc": {
      "module_name": "crc_ecc",
      "verilog_file": "verilogs/crc_ecc.v",
      "synthesis_available": true,
      "area_cells": null,
      "timing_info": null,
      "power_estimate": null,
      "error_message": null
    }
  },
  "testbench_results": {
    "cyclic_ecc_tb": {
      "testbench_name": "cyclic_ecc_tb",
      "testbench_file": "testbenches/cyclic_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "repetition_ecc_tb": {
      "testbench_name": "repetition_ecc_tb",
      "testbench_file": "testbenches/repetition_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "spatially_coupled_ldpc_ecc_tb": {
      "testbench_name": "spatially_coupled_ldpc_ecc_tb",
      "testbench_file": "testbenches/spatially_coupled_ldpc_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "convolutional_ecc_tb": {
      "testbench_name": "convolutional_ecc_tb",
      "testbench_file": "testbenches/convolutional_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "polar_ecc_tb": {
      "testbench_name": "polar_ecc_tb",
      "testbench_file": "testbenches/polar_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "three_d_memory_ecc_tb": {
      "testbench_name": "three_d_memory_ecc_tb",
      "testbench_file": "testbenches/three_d_memory_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "concatenated_ecc_tb": {
      "testbench_name": "concatenated_ecc_tb",
      "testbench_file": "testbenches/concatenated_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "reed_solomon_ecc_tb": {
      "testbench_name": "reed_solomon_ecc_tb",
      "testbench_file": "testbenches/reed_solomon_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "composite_ecc_tb": {
      "testbench_name": "composite_ecc_tb",
      "testbench_file": "testbenches/composite_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "crc_ecc_tb": {
      "testbench_name": "crc_ecc_tb",
      "testbench_file": "testbenches/crc_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "raptor_code_ecc_tb": {
      "testbench_name": "raptor_code_ecc_tb",
      "testbench_file": "testbenches/raptor_code_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "non_binary_ldpc_ecc_tb": {
      "testbench_name": "non_binary_ldpc_ecc_tb",
      "testbench_file": "testbenches/non_binary_ldpc_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "reed_muller_ecc_tb": {
      "testbench_name": "reed_muller_ecc_tb",
      "testbench_file": "testbenches/reed_muller_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "extended_hamming_ecc_tb": {
      "testbench_name": "extended_hamming_ecc_tb",
      "testbench_file": "testbenches/extended_hamming_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "parity_ecc_tb": {
      "testbench_name": "parity_ecc_tb",
      "testbench_file": "testbenches/parity_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "burst_error_ecc_tb": {
      "testbench_name": "burst_error_ecc_tb",
      "testbench_file": "testbenches/burst_error_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "system_ecc_tb": {
      "testbench_name": "system_ecc_tb",
      "testbench_file": "testbenches/system_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "primary_secondary_ecc_tb": {
      "testbench_name": "primary_secondary_ecc_tb",
      "testbench_file": "testbenches/primary_secondary_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "turbo_ecc_tb": {
      "testbench_name": "turbo_ecc_tb",
      "testbench_file": "testbenches/turbo_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "product_code_ecc_tb": {
      "testbench_name": "product_code_ecc_tb",
      "testbench_file": "testbenches/product_code_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "adaptive_ecc_tb": {
      "testbench_name": "adaptive_ecc_tb",
      "testbench_file": "testbenches/adaptive_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "golay_ecc_tb": {
      "testbench_name": "golay_ecc_tb",
      "testbench_file": "testbenches/golay_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "bch_ecc_tb": {
      "testbench_name": "bch_ecc_tb",
      "testbench_file": "testbenches/bch_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "ldpc_ecc_tb": {
      "testbench_name": "ldpc_ecc_tb",
      "testbench_file": "testbenches/ldpc_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "hamming_secded_ecc_tb": {
      "testbench_name": "hamming_secded_ecc_tb",
      "testbench_file": "testbenches/hamming_secded_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    },
    "fire_code_ecc_tb": {
      "testbench_name": "fire_code_ecc_tb",
      "testbench_file": "testbenches/fire_code_ecc_tb.c",
      "testbench_available": true,
      "verilator_available": true,
      "simulation_status": "NOT_RUN",
      "test_cases": null,
      "error_message": "Simulation not run"
    }
  }
}