schema_name   : args
schema_version: 1.0
schema_type   : peripheral

hdl_library_name       : filterbanks
hdl_library_description: "Correlator, PSS and PST Filterbanks"

######### WARNING ####### WARNING ######## WARNING ######## WARNING ###################
## The slave module in the vhdl is managed manually. Changing this file will only change 
## the top level interconnect generated by ARGs, not the actual registers in the module.
#######################################################################################

peripherals:
  - peripheral_name        : filterbanks
    peripheral_description : "Program the filter taps for the correlator, PSS and PST filterbanks"
    slave_ports:
      - slave_name        : firtaps
        slave_type        : RAM
        number_of_slaves  : 1
        slave_description : "FIR taps"
        fields            :
          - - field_name        : data
              width             : 18
              user_width        : 18
              access_mode       : RW
              number_of_fields  : 65536
              interface         : simple
              reset_value       : 0
              field_description : "Filterbank FIR taps. Address 0-49151 = Correlator FIR filter, 49152-5223 = PST FIR filter, 53248-54015 = PSS FIR filter."
              
