# 16-bit microprocessor using Verilog HDL
A final year undergraduate major project. (Dec 2019 - Mar 2020)
- Developed 18 executable instructions and 7 components of a processor using Verilog HDL on Xilinix ISE.
- All modules were verified and tested individually and combined on ISim simulator.

---
**Documents**
- The below documents constains information on ISA table, individual blocks and its testing and final 5 test programs to test all functionalities of the processor.
- [Final submitted report](<Major Project Full Report.pdf>)
- [Final presentation](<Major Project PPT.pdf>)

---
**Design Files**
1. [Top module](<project files/TopModule.v>)
2. [Arithmetic and Logic Unit](<project files/ArithmeticLogicUnit.v>)
3. [Decoder](<project files/Decoder.v>)
4. [Memory](<project files/Memory.v>)
5. [Register](<project files/Register.v>)
6. [Flag Register](<project files/FlagRegister.v>) 
7. [General Purpose Register](<project files/GeneralPurposeRegister.v>)
8. [Instruction Register](<project files/InstructionRegister.v>)
9. [Program Counter](<project files/ProgramCounter.v>)

**TestBench Files**
1. [Top module](<project files/TestTopModule.v>)
2. [Arithmetic and Logic Unit](<project files/TestALU.v>)
3. [Memory](<project files/TestMemory.v>)
4. [Register](<project files/TestRegister.v>) 
5. [General Purpose Register](<project files/TestGPR.v>)
6. [Instruction Register](<project files/TestIR.v>)
7. [Program Counter](<project files/TestPC.v>)
