{
   "creator": "Yosys 0.48+45 (git sha1 8acc77c1e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)",
   "invocation": "stat -json ",
   "modules": {
      "\\ALU": {
         "num_wires":         8,
         "num_wire_bits":     134,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 134,
         "num_ports":         8,
         "num_port_bits":     134,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1,
         "num_cells_by_type": {
            "$or": 1
         }
      }
   }

}

