#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar  8 04:07:43 2019
# Process ID: 4199
# Current directory: /home/petr/Projects/fpga
# Command line: vivado
# Log file: /home/petr/Projects/fpga/vivado.log
# Journal file: /home/petr/Projects/fpga/vivado.jou
#-----------------------------------------------------------
start_gui
create_project sourcesynchr_00 /home/petr/Projects/fpga/sourcesynchr_00 -part xc7k160tfbg676-2
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
