Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : UART
Version: M-2016.12
Date   : Tue Nov  7 00:00:51 2017
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: iRX/baud_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iRX/baud_cnt_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  iRX/baud_cnt_reg[0]/CP (DFCNQD1BWP)      0.00       0.00 r
  iRX/baud_cnt_reg[0]/Q (DFCNQD1BWP)       0.14       0.14 f
  U180/ZN (NR3D0BWP)                       0.09       0.23 r
  U206/ZN (INVD1BWP)                       0.05       0.28 f
  U179/ZN (NR3D0BWP)                       0.09       0.37 r
  U207/ZN (INVD1BWP)                       0.05       0.42 f
  U238/ZN (NR3D0BWP)                       0.09       0.51 r
  U208/ZN (INVD1BWP)                       0.05       0.56 f
  U178/ZN (NR3D0BWP)                       0.11       0.67 r
  U192/ZN (ND2D1BWP)                       0.10       0.77 f
  U223/ZN (NR3D4BWP)                       0.12       0.89 r
  U97/ZN (ND2D2BWP)                        0.09       0.98 f
  U185/ZN (INVD1BWP)                       0.07       1.04 r
  U174/ZN (NR2XD0BWP)                      0.07       1.11 f
  U184/ZN (ND2D1BWP)                       0.09       1.20 r
  U74/Z (OA21D1BWP)                        0.09       1.29 r
  U200/ZN (OAI21D1BWP)                     0.05       1.34 f
  U259/Z (AO21D1BWP)                       0.08       1.42 f
  U258/ZN (IOA21D1BWP)                     0.05       1.47 f
  iRX/baud_cnt_reg[11]/D (DFCNQD1BWP)      0.00       1.47 f
  data arrival time                                   1.47

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  iRX/baud_cnt_reg[11]/CP (DFCNQD1BWP)     0.00       2.00 r
  library setup time                      -0.01       1.99
  data required time                                  1.99
  -----------------------------------------------------------
  data required time                                  1.99
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (MET)                                         0.52


1
