
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007204  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000a8  20000000  00007204  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000128  200000a8  000072ac  000100a8  2**2
                  ALLOC
  3 .stack        00002000  200001d0  000073d4  000100a8  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000100a8  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000100d0  2**0
                  CONTENTS, READONLY
  6 .debug_info   000281b0  00000000  00000000  0001012b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000349a  00000000  00000000  000382db  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007de6  00000000  00000000  0003b775  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000570  00000000  00000000  0004355b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000a88  00000000  00000000  00043acb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001902c  00000000  00000000  00044553  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000e0d3  00000000  00000000  0005d57f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00083c05  00000000  00000000  0006b652  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001ac8  00000000  00000000  000ef258  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200021d0 	.word	0x200021d0
       4:	00001d9d 	.word	0x00001d9d
       8:	00001d99 	.word	0x00001d99
       c:	00001d99 	.word	0x00001d99
	...
      2c:	00001d99 	.word	0x00001d99
	...
      38:	00001d99 	.word	0x00001d99
      3c:	00001d99 	.word	0x00001d99
      40:	00001d99 	.word	0x00001d99
      44:	00001d99 	.word	0x00001d99
      48:	00001d99 	.word	0x00001d99
      4c:	00001d99 	.word	0x00001d99
      50:	00001d99 	.word	0x00001d99
      54:	00001d99 	.word	0x00001d99
      58:	00001d99 	.word	0x00001d99
      5c:	00001d99 	.word	0x00001d99
      60:	00001d99 	.word	0x00001d99
      64:	00001235 	.word	0x00001235
      68:	00001245 	.word	0x00001245
      6c:	00001255 	.word	0x00001255
      70:	00001265 	.word	0x00001265
	...
      7c:	00001d99 	.word	0x00001d99
      80:	00001d99 	.word	0x00001d99
      84:	00001d99 	.word	0x00001d99
      88:	00001d99 	.word	0x00001d99
      8c:	00001d99 	.word	0x00001d99
      90:	00001d99 	.word	0x00001d99
	...
      9c:	000005f9 	.word	0x000005f9
      a0:	00001d99 	.word	0x00001d99
      a4:	00001d99 	.word	0x00001d99
      a8:	00001d99 	.word	0x00001d99
      ac:	00001d99 	.word	0x00001d99

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200000a8 	.word	0x200000a8
      d0:	00000000 	.word	0x00000000
      d4:	00007204 	.word	0x00007204

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	00007204 	.word	0x00007204
     104:	200000ac 	.word	0x200000ac
     108:	00007204 	.word	0x00007204
     10c:	00000000 	.word	0x00000000

00000110 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     110:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     112:	2000      	movs	r0, #0
     114:	4b08      	ldr	r3, [pc, #32]	; (138 <delay_init+0x28>)
     116:	4798      	blx	r3
	cycles_per_ms /= 1000;
     118:	4c08      	ldr	r4, [pc, #32]	; (13c <delay_init+0x2c>)
     11a:	21fa      	movs	r1, #250	; 0xfa
     11c:	0089      	lsls	r1, r1, #2
     11e:	47a0      	blx	r4
     120:	4b07      	ldr	r3, [pc, #28]	; (140 <delay_init+0x30>)
     122:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     124:	21fa      	movs	r1, #250	; 0xfa
     126:	0089      	lsls	r1, r1, #2
     128:	47a0      	blx	r4
     12a:	4b06      	ldr	r3, [pc, #24]	; (144 <delay_init+0x34>)
     12c:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     12e:	2205      	movs	r2, #5
     130:	4b05      	ldr	r3, [pc, #20]	; (148 <delay_init+0x38>)
     132:	601a      	str	r2, [r3, #0]
}
     134:	bd10      	pop	{r4, pc}
     136:	46c0      	nop			; (mov r8, r8)
     138:	00001b49 	.word	0x00001b49
     13c:	00004be1 	.word	0x00004be1
     140:	20000004 	.word	0x20000004
     144:	20000000 	.word	0x20000000
     148:	e000e010 	.word	0xe000e010

0000014c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     14c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     14e:	4b08      	ldr	r3, [pc, #32]	; (170 <delay_cycles_ms+0x24>)
     150:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     152:	4a08      	ldr	r2, [pc, #32]	; (174 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     154:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     156:	2180      	movs	r1, #128	; 0x80
     158:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
     15a:	e006      	b.n	16a <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     15c:	2c00      	cmp	r4, #0
     15e:	d004      	beq.n	16a <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
     160:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     162:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     164:	6813      	ldr	r3, [r2, #0]
     166:	420b      	tst	r3, r1
     168:	d0fc      	beq.n	164 <delay_cycles_ms+0x18>
     16a:	3801      	subs	r0, #1
     16c:	d2f6      	bcs.n	15c <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
     16e:	bd30      	pop	{r4, r5, pc}
     170:	20000004 	.word	0x20000004
     174:	e000e010 	.word	0xe000e010

00000178 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     178:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     17a:	2200      	movs	r2, #0
     17c:	2300      	movs	r3, #0
     17e:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     180:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     182:	2100      	movs	r1, #0
     184:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     186:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     188:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     18a:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     18c:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     18e:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     190:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     192:	24c0      	movs	r4, #192	; 0xc0
     194:	0164      	lsls	r4, r4, #5
     196:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     198:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     19a:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     19c:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     19e:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     1a0:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     1a2:	242a      	movs	r4, #42	; 0x2a
     1a4:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     1a6:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     1a8:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     1aa:	2424      	movs	r4, #36	; 0x24
     1ac:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     1ae:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     1b0:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     1b2:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     1b4:	232b      	movs	r3, #43	; 0x2b
     1b6:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     1b8:	232c      	movs	r3, #44	; 0x2c
     1ba:	54c1      	strb	r1, [r0, r3]
}
     1bc:	bd10      	pop	{r4, pc}
     1be:	46c0      	nop			; (mov r8, r8)

000001c0 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     1c0:	b5f0      	push	{r4, r5, r6, r7, lr}
     1c2:	465f      	mov	r7, fp
     1c4:	4656      	mov	r6, sl
     1c6:	464d      	mov	r5, r9
     1c8:	4644      	mov	r4, r8
     1ca:	b4f0      	push	{r4, r5, r6, r7}
     1cc:	b099      	sub	sp, #100	; 0x64
     1ce:	1c06      	adds	r6, r0, #0
     1d0:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     1d2:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     1d4:	4bbc      	ldr	r3, [pc, #752]	; (4c8 <adc_init+0x308>)
     1d6:	6a18      	ldr	r0, [r3, #32]
     1d8:	2280      	movs	r2, #128	; 0x80
     1da:	0252      	lsls	r2, r2, #9
     1dc:	4302      	orrs	r2, r0
     1de:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     1e0:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     1e2:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     1e4:	07da      	lsls	r2, r3, #31
     1e6:	d500      	bpl.n	1ea <adc_init+0x2a>
     1e8:	e1f6      	b.n	5d8 <adc_init+0x418>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     1ea:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     1ec:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     1ee:	0799      	lsls	r1, r3, #30
     1f0:	d500      	bpl.n	1f4 <adc_init+0x34>
     1f2:	e1f1      	b.n	5d8 <adc_init+0x418>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     1f4:	7863      	ldrb	r3, [r4, #1]
     1f6:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     1f8:	2b00      	cmp	r3, #0
     1fa:	d000      	beq.n	1fe <adc_init+0x3e>
     1fc:	e1dc      	b.n	5b8 <adc_init+0x3f8>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     1fe:	4bb3      	ldr	r3, [pc, #716]	; (4cc <adc_init+0x30c>)
     200:	6c19      	ldr	r1, [r3, #64]	; 0x40
     202:	2204      	movs	r2, #4
     204:	430a      	orrs	r2, r1
     206:	641a      	str	r2, [r3, #64]	; 0x40
     208:	e1d6      	b.n	5b8 <adc_init+0x3f8>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     20a:	7d23      	ldrb	r3, [r4, #20]
     20c:	2b00      	cmp	r3, #0
     20e:	d102      	bne.n	216 <adc_init+0x56>
			!config->freerunning) {
		module_inst->software_trigger = true;
     210:	2301      	movs	r3, #1
     212:	7773      	strb	r3, [r6, #29]
     214:	e001      	b.n	21a <adc_init+0x5a>
	} else {
		module_inst->software_trigger = false;
     216:	2300      	movs	r3, #0
     218:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
     21a:	6832      	ldr	r2, [r6, #0]
     21c:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     21e:	7823      	ldrb	r3, [r4, #0]
     220:	4668      	mov	r0, sp
     222:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     224:	201e      	movs	r0, #30
     226:	a902      	add	r1, sp, #8
     228:	4ba9      	ldr	r3, [pc, #676]	; (4d0 <adc_init+0x310>)
     22a:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     22c:	201e      	movs	r0, #30
     22e:	4ba9      	ldr	r3, [pc, #676]	; (4d4 <adc_init+0x314>)
     230:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
     232:	232c      	movs	r3, #44	; 0x2c
     234:	5ce3      	ldrb	r3, [r4, r3]
     236:	2b00      	cmp	r3, #0
     238:	d042      	beq.n	2c0 <adc_init+0x100>
		uint8_t offset = config->pin_scan.offset_start_scan;
     23a:	222b      	movs	r2, #43	; 0x2b
     23c:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
     23e:	7b21      	ldrb	r1, [r4, #12]
     240:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
     242:	194a      	adds	r2, r1, r5
     244:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
     246:	18d3      	adds	r3, r2, r3
     248:	b2db      	uxtb	r3, r3
     24a:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     24c:	429a      	cmp	r2, r3
     24e:	d221      	bcs.n	294 <adc_init+0xd4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     250:	4aa1      	ldr	r2, [pc, #644]	; (4d8 <adc_init+0x318>)
     252:	4693      	mov	fp, r2
     254:	4ba1      	ldr	r3, [pc, #644]	; (4dc <adc_init+0x31c>)
     256:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     258:	270f      	movs	r7, #15
     25a:	402f      	ands	r7, r5
     25c:	7b23      	ldrb	r3, [r4, #12]
     25e:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     260:	a804      	add	r0, sp, #16
     262:	4659      	mov	r1, fp
     264:	2250      	movs	r2, #80	; 0x50
     266:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     268:	2f13      	cmp	r7, #19
     26a:	d80c      	bhi.n	286 <adc_init+0xc6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     26c:	00bf      	lsls	r7, r7, #2
     26e:	ab04      	add	r3, sp, #16
     270:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     272:	a903      	add	r1, sp, #12
     274:	2300      	movs	r3, #0
     276:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     278:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     27a:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     27c:	2301      	movs	r3, #1
     27e:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     280:	b2c0      	uxtb	r0, r0
     282:	4a97      	ldr	r2, [pc, #604]	; (4e0 <adc_init+0x320>)
     284:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
     286:	3501      	adds	r5, #1
     288:	b2ed      	uxtb	r5, r5
     28a:	4640      	mov	r0, r8
     28c:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     28e:	b2db      	uxtb	r3, r3
     290:	454b      	cmp	r3, r9
     292:	d3e1      	bcc.n	258 <adc_init+0x98>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
     294:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     296:	a804      	add	r0, sp, #16
     298:	498f      	ldr	r1, [pc, #572]	; (4d8 <adc_init+0x318>)
     29a:	2250      	movs	r2, #80	; 0x50
     29c:	4b8f      	ldr	r3, [pc, #572]	; (4dc <adc_init+0x31c>)
     29e:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     2a0:	2d13      	cmp	r5, #19
     2a2:	d837      	bhi.n	314 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2a4:	00ad      	lsls	r5, r5, #2
     2a6:	ab04      	add	r3, sp, #16
     2a8:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2aa:	a903      	add	r1, sp, #12
     2ac:	2300      	movs	r3, #0
     2ae:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     2b0:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2b2:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2b4:	2301      	movs	r3, #1
     2b6:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     2b8:	b2c0      	uxtb	r0, r0
     2ba:	4b89      	ldr	r3, [pc, #548]	; (4e0 <adc_init+0x320>)
     2bc:	4798      	blx	r3
     2be:	e029      	b.n	314 <adc_init+0x154>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
     2c0:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     2c2:	a804      	add	r0, sp, #16
     2c4:	4984      	ldr	r1, [pc, #528]	; (4d8 <adc_init+0x318>)
     2c6:	2250      	movs	r2, #80	; 0x50
     2c8:	4b84      	ldr	r3, [pc, #528]	; (4dc <adc_init+0x31c>)
     2ca:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     2cc:	2d13      	cmp	r5, #19
     2ce:	d80c      	bhi.n	2ea <adc_init+0x12a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2d0:	00ad      	lsls	r5, r5, #2
     2d2:	ab04      	add	r3, sp, #16
     2d4:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2d6:	a903      	add	r1, sp, #12
     2d8:	2300      	movs	r3, #0
     2da:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     2dc:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2de:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2e0:	2301      	movs	r3, #1
     2e2:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     2e4:	b2c0      	uxtb	r0, r0
     2e6:	4b7e      	ldr	r3, [pc, #504]	; (4e0 <adc_init+0x320>)
     2e8:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
     2ea:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     2ec:	a804      	add	r0, sp, #16
     2ee:	497a      	ldr	r1, [pc, #488]	; (4d8 <adc_init+0x318>)
     2f0:	2250      	movs	r2, #80	; 0x50
     2f2:	4b7a      	ldr	r3, [pc, #488]	; (4dc <adc_init+0x31c>)
     2f4:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     2f6:	2d13      	cmp	r5, #19
     2f8:	d80c      	bhi.n	314 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2fa:	00ad      	lsls	r5, r5, #2
     2fc:	ab04      	add	r3, sp, #16
     2fe:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     300:	a903      	add	r1, sp, #12
     302:	2300      	movs	r3, #0
     304:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     306:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     308:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     30a:	2301      	movs	r3, #1
     30c:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     30e:	b2c0      	uxtb	r0, r0
     310:	4b73      	ldr	r3, [pc, #460]	; (4e0 <adc_init+0x320>)
     312:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     314:	7d63      	ldrb	r3, [r4, #21]
     316:	009b      	lsls	r3, r3, #2
     318:	b2db      	uxtb	r3, r3
     31a:	9901      	ldr	r1, [sp, #4]
     31c:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     31e:	7da3      	ldrb	r3, [r4, #22]
     320:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
     322:	7862      	ldrb	r2, [r4, #1]
     324:	4313      	orrs	r3, r2
     326:	b2db      	uxtb	r3, r3
     328:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
     32a:	7923      	ldrb	r3, [r4, #4]
     32c:	2b34      	cmp	r3, #52	; 0x34
     32e:	d900      	bls.n	332 <adc_init+0x172>
     330:	e140      	b.n	5b4 <adc_init+0x3f4>
     332:	009b      	lsls	r3, r3, #2
     334:	4a6b      	ldr	r2, [pc, #428]	; (4e4 <adc_init+0x324>)
     336:	58d3      	ldr	r3, [r2, r3]
     338:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     33a:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     33c:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     33e:	2301      	movs	r3, #1
     340:	e01a      	b.n	378 <adc_init+0x1b8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
     342:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
     344:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     346:	2510      	movs	r5, #16
     348:	e016      	b.n	378 <adc_init+0x1b8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     34a:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     34c:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     34e:	2301      	movs	r3, #1
     350:	e012      	b.n	378 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     352:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     354:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     356:	2300      	movs	r3, #0
     358:	e00e      	b.n	378 <adc_init+0x1b8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     35a:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
     35c:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     35e:	2300      	movs	r3, #0
     360:	e00a      	b.n	378 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     362:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
     364:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     366:	2300      	movs	r3, #0
     368:	e006      	b.n	378 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     36a:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
     36c:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     36e:	2300      	movs	r3, #0
     370:	e002      	b.n	378 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     372:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     374:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
     376:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     378:	011b      	lsls	r3, r3, #4
     37a:	2170      	movs	r1, #112	; 0x70
     37c:	400b      	ands	r3, r1
     37e:	4313      	orrs	r3, r2
     380:	9a01      	ldr	r2, [sp, #4]
     382:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     384:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
     386:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     388:	2b3f      	cmp	r3, #63	; 0x3f
     38a:	d900      	bls.n	38e <adc_init+0x1ce>
     38c:	e124      	b.n	5d8 <adc_init+0x418>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
     38e:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     390:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     392:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
     394:	b25b      	sxtb	r3, r3
     396:	2b00      	cmp	r3, #0
     398:	dbfb      	blt.n	392 <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     39a:	7ce2      	ldrb	r2, [r4, #19]
     39c:	8863      	ldrh	r3, [r4, #2]
     39e:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     3a0:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     3a2:	5ca2      	ldrb	r2, [r4, r2]
     3a4:	00d2      	lsls	r2, r2, #3
     3a6:	4313      	orrs	r3, r2
     3a8:	7d22      	ldrb	r2, [r4, #20]
     3aa:	0092      	lsls	r2, r2, #2
     3ac:	4313      	orrs	r3, r2
     3ae:	7ca2      	ldrb	r2, [r4, #18]
     3b0:	0052      	lsls	r2, r2, #1
     3b2:	4313      	orrs	r3, r2
     3b4:	432b      	orrs	r3, r5
     3b6:	9801      	ldr	r0, [sp, #4]
     3b8:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     3ba:	7e23      	ldrb	r3, [r4, #24]
     3bc:	2b00      	cmp	r3, #0
     3be:	d101      	bne.n	3c4 <adc_init+0x204>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     3c0:	6831      	ldr	r1, [r6, #0]
     3c2:	e097      	b.n	4f4 <adc_init+0x334>
		switch (resolution) {
     3c4:	2d10      	cmp	r5, #16
     3c6:	d05f      	beq.n	488 <adc_init+0x2c8>
     3c8:	d802      	bhi.n	3d0 <adc_init+0x210>
     3ca:	2d00      	cmp	r5, #0
     3cc:	d03c      	beq.n	448 <adc_init+0x288>
     3ce:	e7f7      	b.n	3c0 <adc_init+0x200>
     3d0:	2d20      	cmp	r5, #32
     3d2:	d019      	beq.n	408 <adc_init+0x248>
     3d4:	2d30      	cmp	r5, #48	; 0x30
     3d6:	d1f3      	bne.n	3c0 <adc_init+0x200>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     3d8:	7ce2      	ldrb	r2, [r4, #19]
     3da:	2a00      	cmp	r2, #0
     3dc:	d00a      	beq.n	3f4 <adc_init+0x234>
					(config->window.window_lower_value > 127 ||
     3de:	69e2      	ldr	r2, [r4, #28]
     3e0:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3e2:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     3e4:	2aff      	cmp	r2, #255	; 0xff
     3e6:	d900      	bls.n	3ea <adc_init+0x22a>
     3e8:	e0f6      	b.n	5d8 <adc_init+0x418>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
     3ea:	6a22      	ldr	r2, [r4, #32]
     3ec:	3280      	adds	r2, #128	; 0x80
     3ee:	2aff      	cmp	r2, #255	; 0xff
     3f0:	d900      	bls.n	3f4 <adc_init+0x234>
     3f2:	e0f1      	b.n	5d8 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3f4:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
     3f6:	69e1      	ldr	r1, [r4, #28]
     3f8:	29ff      	cmp	r1, #255	; 0xff
     3fa:	dd00      	ble.n	3fe <adc_init+0x23e>
     3fc:	e0ec      	b.n	5d8 <adc_init+0x418>
     3fe:	6a22      	ldr	r2, [r4, #32]
     400:	2aff      	cmp	r2, #255	; 0xff
     402:	dd00      	ble.n	406 <adc_init+0x246>
     404:	e0e8      	b.n	5d8 <adc_init+0x418>
     406:	e7db      	b.n	3c0 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     408:	7ce2      	ldrb	r2, [r4, #19]
     40a:	2a00      	cmp	r2, #0
     40c:	d011      	beq.n	432 <adc_init+0x272>
					(config->window.window_lower_value > 511 ||
     40e:	69e0      	ldr	r0, [r4, #28]
     410:	2280      	movs	r2, #128	; 0x80
     412:	0092      	lsls	r2, r2, #2
     414:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     416:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     418:	4a33      	ldr	r2, [pc, #204]	; (4e8 <adc_init+0x328>)
     41a:	4291      	cmp	r1, r2
     41c:	d900      	bls.n	420 <adc_init+0x260>
     41e:	e0db      	b.n	5d8 <adc_init+0x418>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
     420:	6a20      	ldr	r0, [r4, #32]
     422:	2280      	movs	r2, #128	; 0x80
     424:	0092      	lsls	r2, r2, #2
     426:	1881      	adds	r1, r0, r2
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     428:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
     42a:	4a2f      	ldr	r2, [pc, #188]	; (4e8 <adc_init+0x328>)
     42c:	4291      	cmp	r1, r2
     42e:	d900      	bls.n	432 <adc_init+0x272>
     430:	e0d2      	b.n	5d8 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     432:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
     434:	4a2c      	ldr	r2, [pc, #176]	; (4e8 <adc_init+0x328>)
     436:	69e1      	ldr	r1, [r4, #28]
     438:	4291      	cmp	r1, r2
     43a:	dd00      	ble.n	43e <adc_init+0x27e>
     43c:	e0cc      	b.n	5d8 <adc_init+0x418>
     43e:	6a21      	ldr	r1, [r4, #32]
     440:	4291      	cmp	r1, r2
     442:	dd00      	ble.n	446 <adc_init+0x286>
     444:	e0c8      	b.n	5d8 <adc_init+0x418>
     446:	e7bb      	b.n	3c0 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     448:	7ce2      	ldrb	r2, [r4, #19]
     44a:	2a00      	cmp	r2, #0
     44c:	d011      	beq.n	472 <adc_init+0x2b2>
					(config->window.window_lower_value > 2047 ||
     44e:	69e2      	ldr	r2, [r4, #28]
     450:	2080      	movs	r0, #128	; 0x80
     452:	0100      	lsls	r0, r0, #4
     454:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     456:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     458:	4a24      	ldr	r2, [pc, #144]	; (4ec <adc_init+0x32c>)
     45a:	4291      	cmp	r1, r2
     45c:	d900      	bls.n	460 <adc_init+0x2a0>
     45e:	e0bb      	b.n	5d8 <adc_init+0x418>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     460:	6a22      	ldr	r2, [r4, #32]
     462:	2080      	movs	r0, #128	; 0x80
     464:	0100      	lsls	r0, r0, #4
     466:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     468:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     46a:	4a20      	ldr	r2, [pc, #128]	; (4ec <adc_init+0x32c>)
     46c:	4291      	cmp	r1, r2
     46e:	d900      	bls.n	472 <adc_init+0x2b2>
     470:	e0b2      	b.n	5d8 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     472:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
     474:	4a1d      	ldr	r2, [pc, #116]	; (4ec <adc_init+0x32c>)
     476:	69e1      	ldr	r1, [r4, #28]
     478:	4291      	cmp	r1, r2
     47a:	dd00      	ble.n	47e <adc_init+0x2be>
     47c:	e0ac      	b.n	5d8 <adc_init+0x418>
     47e:	6a21      	ldr	r1, [r4, #32]
     480:	4291      	cmp	r1, r2
     482:	dd00      	ble.n	486 <adc_init+0x2c6>
     484:	e0a8      	b.n	5d8 <adc_init+0x418>
     486:	e79b      	b.n	3c0 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     488:	7ce2      	ldrb	r2, [r4, #19]
     48a:	2a00      	cmp	r2, #0
     48c:	d011      	beq.n	4b2 <adc_init+0x2f2>
					(config->window.window_lower_value > 32767 ||
     48e:	69e2      	ldr	r2, [r4, #28]
     490:	2080      	movs	r0, #128	; 0x80
     492:	0200      	lsls	r0, r0, #8
     494:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     496:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     498:	4a15      	ldr	r2, [pc, #84]	; (4f0 <adc_init+0x330>)
     49a:	4291      	cmp	r1, r2
     49c:	d900      	bls.n	4a0 <adc_init+0x2e0>
     49e:	e09b      	b.n	5d8 <adc_init+0x418>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     4a0:	6a22      	ldr	r2, [r4, #32]
     4a2:	2080      	movs	r0, #128	; 0x80
     4a4:	0200      	lsls	r0, r0, #8
     4a6:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     4a8:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     4aa:	4a11      	ldr	r2, [pc, #68]	; (4f0 <adc_init+0x330>)
     4ac:	4291      	cmp	r1, r2
     4ae:	d900      	bls.n	4b2 <adc_init+0x2f2>
     4b0:	e092      	b.n	5d8 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     4b2:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
     4b4:	4a0e      	ldr	r2, [pc, #56]	; (4f0 <adc_init+0x330>)
     4b6:	69e1      	ldr	r1, [r4, #28]
     4b8:	4291      	cmp	r1, r2
     4ba:	dd00      	ble.n	4be <adc_init+0x2fe>
     4bc:	e08c      	b.n	5d8 <adc_init+0x418>
     4be:	6a21      	ldr	r1, [r4, #32]
     4c0:	4291      	cmp	r1, r2
     4c2:	dd00      	ble.n	4c6 <adc_init+0x306>
     4c4:	e088      	b.n	5d8 <adc_init+0x418>
     4c6:	e77b      	b.n	3c0 <adc_init+0x200>
     4c8:	40000400 	.word	0x40000400
     4cc:	40000800 	.word	0x40000800
     4d0:	00001c61 	.word	0x00001c61
     4d4:	00001bd5 	.word	0x00001bd5
     4d8:	00006e8c 	.word	0x00006e8c
     4dc:	000023e5 	.word	0x000023e5
     4e0:	00001d3d 	.word	0x00001d3d
     4e4:	00006db8 	.word	0x00006db8
     4e8:	000003ff 	.word	0x000003ff
     4ec:	00000fff 	.word	0x00000fff
     4f0:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     4f4:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
     4f6:	b252      	sxtb	r2, r2
     4f8:	2a00      	cmp	r2, #0
     4fa:	dbfb      	blt.n	4f4 <adc_init+0x334>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
     4fc:	9a01      	ldr	r2, [sp, #4]
     4fe:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     500:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     502:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     504:	b25b      	sxtb	r3, r3
     506:	2b00      	cmp	r3, #0
     508:	dbfb      	blt.n	502 <adc_init+0x342>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
     50a:	8ba3      	ldrh	r3, [r4, #28]
     50c:	9801      	ldr	r0, [sp, #4]
     50e:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     510:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     512:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
     514:	b25b      	sxtb	r3, r3
     516:	2b00      	cmp	r3, #0
     518:	dbfb      	blt.n	512 <adc_init+0x352>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
     51a:	8c23      	ldrh	r3, [r4, #32]
     51c:	9901      	ldr	r1, [sp, #4]
     51e:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     520:	232c      	movs	r3, #44	; 0x2c
     522:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
     524:	2b00      	cmp	r3, #0
     526:	d004      	beq.n	532 <adc_init+0x372>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
     528:	3b01      	subs	r3, #1
     52a:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     52c:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     52e:	2b0f      	cmp	r3, #15
     530:	d852      	bhi.n	5d8 <adc_init+0x418>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     532:	222b      	movs	r2, #43	; 0x2b
     534:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     536:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     538:	2a0f      	cmp	r2, #15
     53a:	d84d      	bhi.n	5d8 <adc_init+0x418>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     53c:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     53e:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
     540:	b240      	sxtb	r0, r0
     542:	2800      	cmp	r0, #0
     544:	dbfb      	blt.n	53e <adc_init+0x37e>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     546:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
     548:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
     54a:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
     54c:	68a0      	ldr	r0, [r4, #8]
     54e:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
     550:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     552:	430a      	orrs	r2, r1
     554:	041b      	lsls	r3, r3, #16
			config->negative_input |
     556:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
     558:	9901      	ldr	r1, [sp, #4]
     55a:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
     55c:	232a      	movs	r3, #42	; 0x2a
     55e:	5ce3      	ldrb	r3, [r4, r3]
     560:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
     562:	230f      	movs	r3, #15
     564:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
     566:	2324      	movs	r3, #36	; 0x24
     568:	5ce3      	ldrb	r3, [r4, r3]
     56a:	2b00      	cmp	r3, #0
     56c:	d010      	beq.n	590 <adc_init+0x3d0>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     56e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
     570:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     572:	4a1d      	ldr	r2, [pc, #116]	; (5e8 <adc_init+0x428>)
     574:	4293      	cmp	r3, r2
     576:	d82f      	bhi.n	5d8 <adc_init+0x418>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     578:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     57a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     57c:	2080      	movs	r0, #128	; 0x80
     57e:	0100      	lsls	r0, r0, #4
     580:	1819      	adds	r1, r3, r0
     582:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
     584:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     586:	4a18      	ldr	r2, [pc, #96]	; (5e8 <adc_init+0x428>)
     588:	4291      	cmp	r1, r2
     58a:	d825      	bhi.n	5d8 <adc_init+0x418>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     58c:	9901      	ldr	r1, [sp, #4]
     58e:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
     590:	4b16      	ldr	r3, [pc, #88]	; (5ec <adc_init+0x42c>)
     592:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     594:	0152      	lsls	r2, r2, #5
     596:	23e0      	movs	r3, #224	; 0xe0
     598:	00db      	lsls	r3, r3, #3
     59a:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
     59c:	4b14      	ldr	r3, [pc, #80]	; (5f0 <adc_init+0x430>)
     59e:	6858      	ldr	r0, [r3, #4]
     5a0:	0141      	lsls	r1, r0, #5
     5a2:	681b      	ldr	r3, [r3, #0]
     5a4:	0edb      	lsrs	r3, r3, #27
     5a6:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     5a8:	b2db      	uxtb	r3, r3
     5aa:	4313      	orrs	r3, r2
     5ac:	9901      	ldr	r1, [sp, #4]
     5ae:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
     5b0:	2000      	movs	r0, #0
     5b2:	e011      	b.n	5d8 <adc_init+0x418>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
     5b4:	2017      	movs	r0, #23
     5b6:	e00f      	b.n	5d8 <adc_init+0x418>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
     5b8:	2300      	movs	r3, #0
     5ba:	60b3      	str	r3, [r6, #8]
     5bc:	60f3      	str	r3, [r6, #12]
     5be:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
     5c0:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
     5c2:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
     5c4:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
     5c6:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
     5c8:	4b0a      	ldr	r3, [pc, #40]	; (5f4 <adc_init+0x434>)
     5ca:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     5cc:	232a      	movs	r3, #42	; 0x2a
     5ce:	5ce3      	ldrb	r3, [r4, r3]
     5d0:	2b00      	cmp	r3, #0
     5d2:	d100      	bne.n	5d6 <adc_init+0x416>
     5d4:	e619      	b.n	20a <adc_init+0x4a>
     5d6:	e61e      	b.n	216 <adc_init+0x56>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     5d8:	b019      	add	sp, #100	; 0x64
     5da:	bc3c      	pop	{r2, r3, r4, r5}
     5dc:	4690      	mov	r8, r2
     5de:	4699      	mov	r9, r3
     5e0:	46a2      	mov	sl, r4
     5e2:	46ab      	mov	fp, r5
     5e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5e6:	46c0      	nop			; (mov r8, r8)
     5e8:	00000fff 	.word	0x00000fff
     5ec:	00806024 	.word	0x00806024
     5f0:	00806020 	.word	0x00806020
     5f4:	2000010c 	.word	0x2000010c

000005f8 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     5f8:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
     5fa:	4b2d      	ldr	r3, [pc, #180]	; (6b0 <ADC_Handler+0xb8>)
     5fc:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
     5fe:	6823      	ldr	r3, [r4, #0]
     600:	7e1d      	ldrb	r5, [r3, #24]
     602:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
     604:	07e9      	lsls	r1, r5, #31
     606:	d535      	bpl.n	674 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     608:	7ee2      	ldrb	r2, [r4, #27]
     60a:	07d1      	lsls	r1, r2, #31
     60c:	d532      	bpl.n	674 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
     60e:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     610:	07d1      	lsls	r1, r2, #31
     612:	d52f      	bpl.n	674 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     614:	2201      	movs	r2, #1
     616:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     618:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     61a:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
     61c:	b25b      	sxtb	r3, r3
     61e:	2b00      	cmp	r3, #0
     620:	dbfb      	blt.n	61a <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
     622:	6963      	ldr	r3, [r4, #20]
     624:	1c99      	adds	r1, r3, #2
     626:	6161      	str	r1, [r4, #20]
     628:	8b52      	ldrh	r2, [r2, #26]
     62a:	b292      	uxth	r2, r2
     62c:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
     62e:	8b23      	ldrh	r3, [r4, #24]
     630:	3b01      	subs	r3, #1
     632:	b29b      	uxth	r3, r3
     634:	8323      	strh	r3, [r4, #24]
     636:	2b00      	cmp	r3, #0
     638:	d011      	beq.n	65e <ADC_Handler+0x66>
				if (module->software_trigger == true) {
     63a:	7f63      	ldrb	r3, [r4, #29]
     63c:	2b00      	cmp	r3, #0
     63e:	d019      	beq.n	674 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     640:	6823      	ldr	r3, [r4, #0]
     642:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     644:	b252      	sxtb	r2, r2
     646:	2a00      	cmp	r2, #0
     648:	dbfb      	blt.n	642 <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     64a:	7b19      	ldrb	r1, [r3, #12]
     64c:	2202      	movs	r2, #2
     64e:	430a      	orrs	r2, r1
     650:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     652:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     654:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     656:	b25b      	sxtb	r3, r3
     658:	2b00      	cmp	r3, #0
     65a:	dbfb      	blt.n	654 <ADC_Handler+0x5c>
     65c:	e00a      	b.n	674 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
     65e:	7f23      	ldrb	r3, [r4, #28]
     660:	2b05      	cmp	r3, #5
     662:	d107      	bne.n	674 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
     664:	2300      	movs	r3, #0
     666:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     668:	2301      	movs	r3, #1
     66a:	6822      	ldr	r2, [r4, #0]
     66c:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     66e:	1c20      	adds	r0, r4, #0
     670:	68a3      	ldr	r3, [r4, #8]
     672:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
     674:	0769      	lsls	r1, r5, #29
     676:	d50b      	bpl.n	690 <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     678:	2304      	movs	r3, #4
     67a:	6822      	ldr	r2, [r4, #0]
     67c:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     67e:	7ee3      	ldrb	r3, [r4, #27]
     680:	0799      	lsls	r1, r3, #30
     682:	d505      	bpl.n	690 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
     684:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     686:	079a      	lsls	r2, r3, #30
     688:	d502      	bpl.n	690 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     68a:	1c20      	adds	r0, r4, #0
     68c:	68e3      	ldr	r3, [r4, #12]
     68e:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
     690:	07a9      	lsls	r1, r5, #30
     692:	d50b      	bpl.n	6ac <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     694:	2302      	movs	r3, #2
     696:	6822      	ldr	r2, [r4, #0]
     698:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     69a:	7ee3      	ldrb	r3, [r4, #27]
     69c:	0759      	lsls	r1, r3, #29
     69e:	d505      	bpl.n	6ac <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
     6a0:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     6a2:	075a      	lsls	r2, r3, #29
     6a4:	d502      	bpl.n	6ac <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
     6a6:	6923      	ldr	r3, [r4, #16]
     6a8:	1c20      	adds	r0, r4, #0
     6aa:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
     6ac:	bd38      	pop	{r3, r4, r5, pc}
     6ae:	46c0      	nop			; (mov r8, r8)
     6b0:	2000010c 	.word	0x2000010c

000006b4 <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     6b4:	1c93      	adds	r3, r2, #2
     6b6:	009b      	lsls	r3, r3, #2
     6b8:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
     6ba:	2301      	movs	r3, #1
     6bc:	4093      	lsls	r3, r2
     6be:	1c1a      	adds	r2, r3, #0
     6c0:	7e83      	ldrb	r3, [r0, #26]
     6c2:	431a      	orrs	r2, r3
     6c4:	7682      	strb	r2, [r0, #26]
}
     6c6:	4770      	bx	lr

000006c8 <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
     6c8:	b510      	push	{r4, lr}
     6ca:	1c03      	adds	r3, r0, #0
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
     6cc:	8b04      	ldrh	r4, [r0, #24]
     6ce:	b2a4      	uxth	r4, r4
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
     6d0:	2005      	movs	r0, #5
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
     6d2:	2c00      	cmp	r4, #0
     6d4:	d11d      	bne.n	712 <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
     6d6:	7f18      	ldrb	r0, [r3, #28]
     6d8:	b2c0      	uxtb	r0, r0
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
     6da:	2805      	cmp	r0, #5
     6dc:	d019      	beq.n	712 <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
	}

	module_inst->job_status = STATUS_BUSY;
     6de:	2005      	movs	r0, #5
     6e0:	7718      	strb	r0, [r3, #28]
	module_inst->remaining_conversions = samples;
     6e2:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
     6e4:	6159      	str	r1, [r3, #20]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
     6e6:	2201      	movs	r2, #1
     6e8:	6819      	ldr	r1, [r3, #0]
     6ea:	75ca      	strb	r2, [r1, #23]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
     6ec:	7f5a      	ldrb	r2, [r3, #29]
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
     6ee:	2000      	movs	r0, #0
	module_inst->remaining_conversions = samples;
	module_inst->job_buffer = buffer;

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
     6f0:	2a00      	cmp	r2, #0
     6f2:	d00e      	beq.n	712 <adc_read_buffer_job+0x4a>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     6f4:	681a      	ldr	r2, [r3, #0]
     6f6:	7e51      	ldrb	r1, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     6f8:	b249      	sxtb	r1, r1
     6fa:	2900      	cmp	r1, #0
     6fc:	dbfb      	blt.n	6f6 <adc_read_buffer_job+0x2e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     6fe:	7b10      	ldrb	r0, [r2, #12]
     700:	2102      	movs	r1, #2
     702:	4301      	orrs	r1, r0
     704:	7311      	strb	r1, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     706:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     708:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     70a:	b25b      	sxtb	r3, r3
     70c:	2b00      	cmp	r3, #0
     70e:	dbfb      	blt.n	708 <adc_read_buffer_job+0x40>
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
     710:	2000      	movs	r0, #0
}
     712:	bd10      	pop	{r4, pc}

00000714 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     714:	b500      	push	{lr}
     716:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     718:	ab01      	add	r3, sp, #4
     71a:	2280      	movs	r2, #128	; 0x80
     71c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     71e:	780a      	ldrb	r2, [r1, #0]
     720:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     722:	784a      	ldrb	r2, [r1, #1]
     724:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     726:	788a      	ldrb	r2, [r1, #2]
     728:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     72a:	1c19      	adds	r1, r3, #0
     72c:	4b01      	ldr	r3, [pc, #4]	; (734 <port_pin_set_config+0x20>)
     72e:	4798      	blx	r3
}
     730:	b003      	add	sp, #12
     732:	bd00      	pop	{pc}
     734:	00001d3d 	.word	0x00001d3d

00000738 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     738:	b510      	push	{r4, lr}
     73a:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     73c:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     73e:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     740:	4299      	cmp	r1, r3
     742:	d30c      	bcc.n	75e <_sercom_get_sync_baud_val+0x26>
     744:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     746:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
     748:	1c60      	adds	r0, r4, #1
     74a:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     74c:	428b      	cmp	r3, r1
     74e:	d801      	bhi.n	754 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
     750:	1c04      	adds	r4, r0, #0
     752:	e7f8      	b.n	746 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     754:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     756:	2cff      	cmp	r4, #255	; 0xff
     758:	d801      	bhi.n	75e <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     75a:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     75c:	2000      	movs	r0, #0
	}
}
     75e:	bd10      	pop	{r4, pc}

00000760 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     760:	b5f0      	push	{r4, r5, r6, r7, lr}
     762:	465f      	mov	r7, fp
     764:	4656      	mov	r6, sl
     766:	464d      	mov	r5, r9
     768:	4644      	mov	r4, r8
     76a:	b4f0      	push	{r4, r5, r6, r7}
     76c:	b087      	sub	sp, #28
     76e:	1c06      	adds	r6, r0, #0
     770:	1c0d      	adds	r5, r1, #0
     772:	9204      	str	r2, [sp, #16]
     774:	aa10      	add	r2, sp, #64	; 0x40
     776:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     778:	1c32      	adds	r2, r6, #0
     77a:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     77c:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     77e:	428a      	cmp	r2, r1
     780:	d900      	bls.n	784 <_sercom_get_async_baud_val+0x24>
     782:	e0b3      	b.n	8ec <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     784:	2b00      	cmp	r3, #0
     786:	d14b      	bne.n	820 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     788:	2100      	movs	r1, #0
     78a:	1c32      	adds	r2, r6, #0
     78c:	4c5e      	ldr	r4, [pc, #376]	; (908 <_sercom_get_async_baud_val+0x1a8>)
     78e:	47a0      	blx	r4
     790:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     792:	1c2e      	adds	r6, r5, #0
     794:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     796:	2000      	movs	r0, #0
     798:	2100      	movs	r1, #0
     79a:	2200      	movs	r2, #0
     79c:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     79e:	243f      	movs	r4, #63	; 0x3f
     7a0:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
     7a2:	2501      	movs	r5, #1
     7a4:	46a8      	mov	r8, r5
     7a6:	9002      	str	r0, [sp, #8]
     7a8:	9103      	str	r1, [sp, #12]
     7aa:	4661      	mov	r1, ip
     7ac:	3920      	subs	r1, #32
     7ae:	d403      	bmi.n	7b8 <_sercom_get_async_baud_val+0x58>
     7b0:	4640      	mov	r0, r8
     7b2:	4088      	lsls	r0, r1
     7b4:	4681      	mov	r9, r0
     7b6:	e005      	b.n	7c4 <_sercom_get_async_baud_val+0x64>
     7b8:	2120      	movs	r1, #32
     7ba:	4665      	mov	r5, ip
     7bc:	1b4c      	subs	r4, r1, r5
     7be:	4640      	mov	r0, r8
     7c0:	40e0      	lsrs	r0, r4
     7c2:	4681      	mov	r9, r0
     7c4:	4641      	mov	r1, r8
     7c6:	4664      	mov	r4, ip
     7c8:	40a1      	lsls	r1, r4
     7ca:	468a      	mov	sl, r1

		r = r << 1;
     7cc:	1c10      	adds	r0, r2, #0
     7ce:	1c19      	adds	r1, r3, #0
     7d0:	1880      	adds	r0, r0, r2
     7d2:	4159      	adcs	r1, r3
     7d4:	1c02      	adds	r2, r0, #0
     7d6:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     7d8:	465d      	mov	r5, fp
     7da:	464c      	mov	r4, r9
     7dc:	4225      	tst	r5, r4
     7de:	d002      	beq.n	7e6 <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
     7e0:	4642      	mov	r2, r8
     7e2:	4302      	orrs	r2, r0
     7e4:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     7e6:	429f      	cmp	r7, r3
     7e8:	d80c      	bhi.n	804 <_sercom_get_async_baud_val+0xa4>
     7ea:	d101      	bne.n	7f0 <_sercom_get_async_baud_val+0x90>
     7ec:	4296      	cmp	r6, r2
     7ee:	d809      	bhi.n	804 <_sercom_get_async_baud_val+0xa4>
			r = r - d;
     7f0:	1b92      	subs	r2, r2, r6
     7f2:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     7f4:	4650      	mov	r0, sl
     7f6:	9d02      	ldr	r5, [sp, #8]
     7f8:	4328      	orrs	r0, r5
     7fa:	4649      	mov	r1, r9
     7fc:	9c03      	ldr	r4, [sp, #12]
     7fe:	4321      	orrs	r1, r4
     800:	9002      	str	r0, [sp, #8]
     802:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     804:	4665      	mov	r5, ip
     806:	3d01      	subs	r5, #1
     808:	46ac      	mov	ip, r5
     80a:	d2ce      	bcs.n	7aa <_sercom_get_async_baud_val+0x4a>
     80c:	9802      	ldr	r0, [sp, #8]
     80e:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
     810:	4b3c      	ldr	r3, [pc, #240]	; (904 <_sercom_get_async_baud_val+0x1a4>)
     812:	4a3b      	ldr	r2, [pc, #236]	; (900 <_sercom_get_async_baud_val+0x1a0>)
     814:	1a12      	subs	r2, r2, r0
     816:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     818:	0c12      	lsrs	r2, r2, #16
     81a:	041b      	lsls	r3, r3, #16
     81c:	431a      	orrs	r2, r3
     81e:	e062      	b.n	8e6 <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     820:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     822:	2b01      	cmp	r3, #1
     824:	d15f      	bne.n	8e6 <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     826:	0f4f      	lsrs	r7, r1, #29
     828:	46b9      	mov	r9, r7
     82a:	00cd      	lsls	r5, r1, #3
     82c:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
     82e:	2100      	movs	r1, #0
     830:	1c32      	adds	r2, r6, #0
     832:	2300      	movs	r3, #0
     834:	4c34      	ldr	r4, [pc, #208]	; (908 <_sercom_get_async_baud_val+0x1a8>)
     836:	47a0      	blx	r4
     838:	1c06      	adds	r6, r0, #0
     83a:	1c0f      	adds	r7, r1, #0
     83c:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     83e:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     840:	9602      	str	r6, [sp, #8]
     842:	9703      	str	r7, [sp, #12]
     844:	469a      	mov	sl, r3
     846:	4650      	mov	r0, sl
     848:	b2c0      	uxtb	r0, r0
     84a:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     84c:	2100      	movs	r1, #0
     84e:	4688      	mov	r8, r1
     850:	2200      	movs	r2, #0
     852:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     854:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     856:	1c27      	adds	r7, r4, #0
     858:	3f20      	subs	r7, #32
     85a:	d403      	bmi.n	864 <_sercom_get_async_baud_val+0x104>
     85c:	1c2e      	adds	r6, r5, #0
     85e:	40be      	lsls	r6, r7
     860:	9601      	str	r6, [sp, #4]
     862:	e004      	b.n	86e <_sercom_get_async_baud_val+0x10e>
     864:	2020      	movs	r0, #32
     866:	1b07      	subs	r7, r0, r4
     868:	1c29      	adds	r1, r5, #0
     86a:	40f9      	lsrs	r1, r7
     86c:	9101      	str	r1, [sp, #4]
     86e:	1c2e      	adds	r6, r5, #0
     870:	40a6      	lsls	r6, r4
     872:	9600      	str	r6, [sp, #0]

		r = r << 1;
     874:	1c10      	adds	r0, r2, #0
     876:	1c19      	adds	r1, r3, #0
     878:	1880      	adds	r0, r0, r2
     87a:	4159      	adcs	r1, r3
     87c:	1c02      	adds	r2, r0, #0
     87e:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     880:	465f      	mov	r7, fp
     882:	4037      	ands	r7, r6
     884:	46bc      	mov	ip, r7
     886:	9e01      	ldr	r6, [sp, #4]
     888:	464f      	mov	r7, r9
     88a:	403e      	ands	r6, r7
     88c:	4667      	mov	r7, ip
     88e:	433e      	orrs	r6, r7
     890:	d002      	beq.n	898 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
     892:	1c2a      	adds	r2, r5, #0
     894:	4302      	orrs	r2, r0
     896:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     898:	9803      	ldr	r0, [sp, #12]
     89a:	4298      	cmp	r0, r3
     89c:	d80b      	bhi.n	8b6 <_sercom_get_async_baud_val+0x156>
     89e:	d102      	bne.n	8a6 <_sercom_get_async_baud_val+0x146>
     8a0:	9902      	ldr	r1, [sp, #8]
     8a2:	4291      	cmp	r1, r2
     8a4:	d807      	bhi.n	8b6 <_sercom_get_async_baud_val+0x156>
			r = r - d;
     8a6:	9e02      	ldr	r6, [sp, #8]
     8a8:	9f03      	ldr	r7, [sp, #12]
     8aa:	1b92      	subs	r2, r2, r6
     8ac:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     8ae:	4647      	mov	r7, r8
     8b0:	9800      	ldr	r0, [sp, #0]
     8b2:	4307      	orrs	r7, r0
     8b4:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     8b6:	3c01      	subs	r4, #1
     8b8:	d2cd      	bcs.n	856 <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     8ba:	4641      	mov	r1, r8
     8bc:	4652      	mov	r2, sl
     8be:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     8c0:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     8c2:	4c12      	ldr	r4, [pc, #72]	; (90c <_sercom_get_async_baud_val+0x1ac>)
     8c4:	42a3      	cmp	r3, r4
     8c6:	d908      	bls.n	8da <_sercom_get_async_baud_val+0x17a>
     8c8:	9a05      	ldr	r2, [sp, #20]
     8ca:	3201      	adds	r2, #1
     8cc:	b2d2      	uxtb	r2, r2
     8ce:	9205      	str	r2, [sp, #20]
     8d0:	2601      	movs	r6, #1
     8d2:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     8d4:	4657      	mov	r7, sl
     8d6:	2f08      	cmp	r7, #8
     8d8:	d1b5      	bne.n	846 <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     8da:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     8dc:	9805      	ldr	r0, [sp, #20]
     8de:	2808      	cmp	r0, #8
     8e0:	d004      	beq.n	8ec <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     8e2:	0342      	lsls	r2, r0, #13
     8e4:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
     8e6:	9c04      	ldr	r4, [sp, #16]
     8e8:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
     8ea:	2400      	movs	r4, #0
}
     8ec:	1c20      	adds	r0, r4, #0
     8ee:	b007      	add	sp, #28
     8f0:	bc3c      	pop	{r2, r3, r4, r5}
     8f2:	4690      	mov	r8, r2
     8f4:	4699      	mov	r9, r3
     8f6:	46a2      	mov	sl, r4
     8f8:	46ab      	mov	fp, r5
     8fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     8fc:	46c0      	nop			; (mov r8, r8)
     8fe:	46c0      	nop			; (mov r8, r8)
     900:	00000000 	.word	0x00000000
     904:	00000001 	.word	0x00000001
     908:	00004dbd 	.word	0x00004dbd
     90c:	00001fff 	.word	0x00001fff

00000910 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     910:	b510      	push	{r4, lr}
     912:	b082      	sub	sp, #8
     914:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     916:	4b0f      	ldr	r3, [pc, #60]	; (954 <sercom_set_gclk_generator+0x44>)
     918:	781b      	ldrb	r3, [r3, #0]
     91a:	2b00      	cmp	r3, #0
     91c:	d001      	beq.n	922 <sercom_set_gclk_generator+0x12>
     91e:	2900      	cmp	r1, #0
     920:	d00d      	beq.n	93e <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     922:	a901      	add	r1, sp, #4
     924:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     926:	2013      	movs	r0, #19
     928:	4b0b      	ldr	r3, [pc, #44]	; (958 <sercom_set_gclk_generator+0x48>)
     92a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     92c:	2013      	movs	r0, #19
     92e:	4b0b      	ldr	r3, [pc, #44]	; (95c <sercom_set_gclk_generator+0x4c>)
     930:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     932:	4b08      	ldr	r3, [pc, #32]	; (954 <sercom_set_gclk_generator+0x44>)
     934:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     936:	2201      	movs	r2, #1
     938:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     93a:	2000      	movs	r0, #0
     93c:	e007      	b.n	94e <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
     93e:	4b05      	ldr	r3, [pc, #20]	; (954 <sercom_set_gclk_generator+0x44>)
     940:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     942:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
     944:	1b14      	subs	r4, r2, r4
     946:	1e62      	subs	r2, r4, #1
     948:	4194      	sbcs	r4, r2
     94a:	4264      	negs	r4, r4
     94c:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     94e:	b002      	add	sp, #8
     950:	bd10      	pop	{r4, pc}
     952:	46c0      	nop			; (mov r8, r8)
     954:	200000c4 	.word	0x200000c4
     958:	00001c61 	.word	0x00001c61
     95c:	00001bd5 	.word	0x00001bd5

00000960 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     960:	4b2e      	ldr	r3, [pc, #184]	; (a1c <_sercom_get_default_pad+0xbc>)
     962:	4298      	cmp	r0, r3
     964:	d01c      	beq.n	9a0 <_sercom_get_default_pad+0x40>
     966:	d803      	bhi.n	970 <_sercom_get_default_pad+0x10>
     968:	4b2d      	ldr	r3, [pc, #180]	; (a20 <_sercom_get_default_pad+0xc0>)
     96a:	4298      	cmp	r0, r3
     96c:	d007      	beq.n	97e <_sercom_get_default_pad+0x1e>
     96e:	e04a      	b.n	a06 <_sercom_get_default_pad+0xa6>
     970:	4b2c      	ldr	r3, [pc, #176]	; (a24 <_sercom_get_default_pad+0xc4>)
     972:	4298      	cmp	r0, r3
     974:	d025      	beq.n	9c2 <_sercom_get_default_pad+0x62>
     976:	4b2c      	ldr	r3, [pc, #176]	; (a28 <_sercom_get_default_pad+0xc8>)
     978:	4298      	cmp	r0, r3
     97a:	d033      	beq.n	9e4 <_sercom_get_default_pad+0x84>
     97c:	e043      	b.n	a06 <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     97e:	2901      	cmp	r1, #1
     980:	d043      	beq.n	a0a <_sercom_get_default_pad+0xaa>
     982:	2900      	cmp	r1, #0
     984:	d004      	beq.n	990 <_sercom_get_default_pad+0x30>
     986:	2902      	cmp	r1, #2
     988:	d006      	beq.n	998 <_sercom_get_default_pad+0x38>
     98a:	2903      	cmp	r1, #3
     98c:	d006      	beq.n	99c <_sercom_get_default_pad+0x3c>
     98e:	e001      	b.n	994 <_sercom_get_default_pad+0x34>
     990:	4826      	ldr	r0, [pc, #152]	; (a2c <_sercom_get_default_pad+0xcc>)
     992:	e041      	b.n	a18 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     994:	2000      	movs	r0, #0
     996:	e03f      	b.n	a18 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     998:	4825      	ldr	r0, [pc, #148]	; (a30 <_sercom_get_default_pad+0xd0>)
     99a:	e03d      	b.n	a18 <_sercom_get_default_pad+0xb8>
     99c:	4825      	ldr	r0, [pc, #148]	; (a34 <_sercom_get_default_pad+0xd4>)
     99e:	e03b      	b.n	a18 <_sercom_get_default_pad+0xb8>
     9a0:	2901      	cmp	r1, #1
     9a2:	d034      	beq.n	a0e <_sercom_get_default_pad+0xae>
     9a4:	2900      	cmp	r1, #0
     9a6:	d004      	beq.n	9b2 <_sercom_get_default_pad+0x52>
     9a8:	2902      	cmp	r1, #2
     9aa:	d006      	beq.n	9ba <_sercom_get_default_pad+0x5a>
     9ac:	2903      	cmp	r1, #3
     9ae:	d006      	beq.n	9be <_sercom_get_default_pad+0x5e>
     9b0:	e001      	b.n	9b6 <_sercom_get_default_pad+0x56>
     9b2:	2003      	movs	r0, #3
     9b4:	e030      	b.n	a18 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     9b6:	2000      	movs	r0, #0
     9b8:	e02e      	b.n	a18 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9ba:	481f      	ldr	r0, [pc, #124]	; (a38 <_sercom_get_default_pad+0xd8>)
     9bc:	e02c      	b.n	a18 <_sercom_get_default_pad+0xb8>
     9be:	481f      	ldr	r0, [pc, #124]	; (a3c <_sercom_get_default_pad+0xdc>)
     9c0:	e02a      	b.n	a18 <_sercom_get_default_pad+0xb8>
     9c2:	2901      	cmp	r1, #1
     9c4:	d025      	beq.n	a12 <_sercom_get_default_pad+0xb2>
     9c6:	2900      	cmp	r1, #0
     9c8:	d004      	beq.n	9d4 <_sercom_get_default_pad+0x74>
     9ca:	2902      	cmp	r1, #2
     9cc:	d006      	beq.n	9dc <_sercom_get_default_pad+0x7c>
     9ce:	2903      	cmp	r1, #3
     9d0:	d006      	beq.n	9e0 <_sercom_get_default_pad+0x80>
     9d2:	e001      	b.n	9d8 <_sercom_get_default_pad+0x78>
     9d4:	481a      	ldr	r0, [pc, #104]	; (a40 <_sercom_get_default_pad+0xe0>)
     9d6:	e01f      	b.n	a18 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     9d8:	2000      	movs	r0, #0
     9da:	e01d      	b.n	a18 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9dc:	4819      	ldr	r0, [pc, #100]	; (a44 <_sercom_get_default_pad+0xe4>)
     9de:	e01b      	b.n	a18 <_sercom_get_default_pad+0xb8>
     9e0:	4819      	ldr	r0, [pc, #100]	; (a48 <_sercom_get_default_pad+0xe8>)
     9e2:	e019      	b.n	a18 <_sercom_get_default_pad+0xb8>
     9e4:	2901      	cmp	r1, #1
     9e6:	d016      	beq.n	a16 <_sercom_get_default_pad+0xb6>
     9e8:	2900      	cmp	r1, #0
     9ea:	d004      	beq.n	9f6 <_sercom_get_default_pad+0x96>
     9ec:	2902      	cmp	r1, #2
     9ee:	d006      	beq.n	9fe <_sercom_get_default_pad+0x9e>
     9f0:	2903      	cmp	r1, #3
     9f2:	d006      	beq.n	a02 <_sercom_get_default_pad+0xa2>
     9f4:	e001      	b.n	9fa <_sercom_get_default_pad+0x9a>
     9f6:	4815      	ldr	r0, [pc, #84]	; (a4c <_sercom_get_default_pad+0xec>)
     9f8:	e00e      	b.n	a18 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     9fa:	2000      	movs	r0, #0
     9fc:	e00c      	b.n	a18 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     9fe:	4814      	ldr	r0, [pc, #80]	; (a50 <_sercom_get_default_pad+0xf0>)
     a00:	e00a      	b.n	a18 <_sercom_get_default_pad+0xb8>
     a02:	4814      	ldr	r0, [pc, #80]	; (a54 <_sercom_get_default_pad+0xf4>)
     a04:	e008      	b.n	a18 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     a06:	2000      	movs	r0, #0
     a08:	e006      	b.n	a18 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a0a:	4813      	ldr	r0, [pc, #76]	; (a58 <_sercom_get_default_pad+0xf8>)
     a0c:	e004      	b.n	a18 <_sercom_get_default_pad+0xb8>
     a0e:	4813      	ldr	r0, [pc, #76]	; (a5c <_sercom_get_default_pad+0xfc>)
     a10:	e002      	b.n	a18 <_sercom_get_default_pad+0xb8>
     a12:	4813      	ldr	r0, [pc, #76]	; (a60 <_sercom_get_default_pad+0x100>)
     a14:	e000      	b.n	a18 <_sercom_get_default_pad+0xb8>
     a16:	4813      	ldr	r0, [pc, #76]	; (a64 <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
     a18:	4770      	bx	lr
     a1a:	46c0      	nop			; (mov r8, r8)
     a1c:	42000c00 	.word	0x42000c00
     a20:	42000800 	.word	0x42000800
     a24:	42001000 	.word	0x42001000
     a28:	42001400 	.word	0x42001400
     a2c:	00040003 	.word	0x00040003
     a30:	00060003 	.word	0x00060003
     a34:	00070003 	.word	0x00070003
     a38:	001e0003 	.word	0x001e0003
     a3c:	001f0003 	.word	0x001f0003
     a40:	00080003 	.word	0x00080003
     a44:	000a0003 	.word	0x000a0003
     a48:	000b0003 	.word	0x000b0003
     a4c:	00100003 	.word	0x00100003
     a50:	00120003 	.word	0x00120003
     a54:	00130003 	.word	0x00130003
     a58:	00050003 	.word	0x00050003
     a5c:	00010003 	.word	0x00010003
     a60:	00090003 	.word	0x00090003
     a64:	00110003 	.word	0x00110003

00000a68 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     a68:	b570      	push	{r4, r5, r6, lr}
     a6a:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     a6c:	4a0e      	ldr	r2, [pc, #56]	; (aa8 <_sercom_get_sercom_inst_index+0x40>)
     a6e:	4669      	mov	r1, sp
     a70:	ca70      	ldmia	r2!, {r4, r5, r6}
     a72:	c170      	stmia	r1!, {r4, r5, r6}
     a74:	6812      	ldr	r2, [r2, #0]
     a76:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     a78:	1c03      	adds	r3, r0, #0
     a7a:	9a00      	ldr	r2, [sp, #0]
     a7c:	4282      	cmp	r2, r0
     a7e:	d00f      	beq.n	aa0 <_sercom_get_sercom_inst_index+0x38>
     a80:	9c01      	ldr	r4, [sp, #4]
     a82:	4284      	cmp	r4, r0
     a84:	d008      	beq.n	a98 <_sercom_get_sercom_inst_index+0x30>
     a86:	9d02      	ldr	r5, [sp, #8]
     a88:	4285      	cmp	r5, r0
     a8a:	d007      	beq.n	a9c <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     a8c:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     a8e:	9e03      	ldr	r6, [sp, #12]
     a90:	429e      	cmp	r6, r3
     a92:	d107      	bne.n	aa4 <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     a94:	2003      	movs	r0, #3
     a96:	e004      	b.n	aa2 <_sercom_get_sercom_inst_index+0x3a>
     a98:	2001      	movs	r0, #1
     a9a:	e002      	b.n	aa2 <_sercom_get_sercom_inst_index+0x3a>
     a9c:	2002      	movs	r0, #2
     a9e:	e000      	b.n	aa2 <_sercom_get_sercom_inst_index+0x3a>
     aa0:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     aa2:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
     aa4:	b004      	add	sp, #16
     aa6:	bd70      	pop	{r4, r5, r6, pc}
     aa8:	00006edc 	.word	0x00006edc

00000aac <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     aac:	b5f0      	push	{r4, r5, r6, r7, lr}
     aae:	4647      	mov	r7, r8
     ab0:	b480      	push	{r7}
     ab2:	b088      	sub	sp, #32
     ab4:	1c05      	adds	r5, r0, #0
     ab6:	1c0c      	adds	r4, r1, #0
     ab8:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     aba:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     abc:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
     abe:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     ac0:	079a      	lsls	r2, r3, #30
     ac2:	d500      	bpl.n	ac6 <spi_init+0x1a>
     ac4:	e0df      	b.n	c86 <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     ac6:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     ac8:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     aca:	07da      	lsls	r2, r3, #31
     acc:	d500      	bpl.n	ad0 <spi_init+0x24>
     ace:	e0da      	b.n	c86 <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     ad0:	1c08      	adds	r0, r1, #0
     ad2:	4b6f      	ldr	r3, [pc, #444]	; (c90 <spi_init+0x1e4>)
     ad4:	4798      	blx	r3
     ad6:	4b6f      	ldr	r3, [pc, #444]	; (c94 <spi_init+0x1e8>)
     ad8:	6a19      	ldr	r1, [r3, #32]
	}
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     ada:	1c82      	adds	r2, r0, #2
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     adc:	2701      	movs	r7, #1
     ade:	4097      	lsls	r7, r2
     ae0:	1c3a      	adds	r2, r7, #0
     ae2:	430a      	orrs	r2, r1
     ae4:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     ae6:	a907      	add	r1, sp, #28
     ae8:	2724      	movs	r7, #36	; 0x24
     aea:	5df3      	ldrb	r3, [r6, r7]
     aec:	700b      	strb	r3, [r1, #0]
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     aee:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     af0:	b2c0      	uxtb	r0, r0
     af2:	4680      	mov	r8, r0
     af4:	4b68      	ldr	r3, [pc, #416]	; (c98 <spi_init+0x1ec>)
     af6:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     af8:	4640      	mov	r0, r8
     afa:	4b68      	ldr	r3, [pc, #416]	; (c9c <spi_init+0x1f0>)
     afc:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     afe:	5df0      	ldrb	r0, [r6, r7]
     b00:	2100      	movs	r1, #0
     b02:	4b67      	ldr	r3, [pc, #412]	; (ca0 <spi_init+0x1f4>)
     b04:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     b06:	7833      	ldrb	r3, [r6, #0]
     b08:	2b01      	cmp	r3, #1
     b0a:	d103      	bne.n	b14 <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     b0c:	6822      	ldr	r2, [r4, #0]
     b0e:	230c      	movs	r3, #12
     b10:	4313      	orrs	r3, r2
     b12:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     b14:	7833      	ldrb	r3, [r6, #0]
     b16:	2b00      	cmp	r3, #0
     b18:	d000      	beq.n	b1c <spi_init+0x70>
     b1a:	e0b1      	b.n	c80 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
     b1c:	6822      	ldr	r2, [r4, #0]
     b1e:	2308      	movs	r3, #8
     b20:	4313      	orrs	r3, r2
     b22:	6023      	str	r3, [r4, #0]
     b24:	e0ac      	b.n	c80 <spi_init+0x1d4>
     b26:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
     b28:	60d1      	str	r1, [r2, #12]
     b2a:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
     b2c:	2b1c      	cmp	r3, #28
     b2e:	d1fa      	bne.n	b26 <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
     b30:	2300      	movs	r3, #0
     b32:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
     b34:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
     b36:	2400      	movs	r4, #0
     b38:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
     b3a:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
     b3c:	2336      	movs	r3, #54	; 0x36
     b3e:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
     b40:	2337      	movs	r3, #55	; 0x37
     b42:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
     b44:	2338      	movs	r3, #56	; 0x38
     b46:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
     b48:	2303      	movs	r3, #3
     b4a:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
     b4c:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
     b4e:	6828      	ldr	r0, [r5, #0]
     b50:	4b4f      	ldr	r3, [pc, #316]	; (c90 <spi_init+0x1e4>)
     b52:	4798      	blx	r3
     b54:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
     b56:	4953      	ldr	r1, [pc, #332]	; (ca4 <spi_init+0x1f8>)
     b58:	4b53      	ldr	r3, [pc, #332]	; (ca8 <spi_init+0x1fc>)
     b5a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     b5c:	00bf      	lsls	r7, r7, #2
     b5e:	4b53      	ldr	r3, [pc, #332]	; (cac <spi_init+0x200>)
     b60:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     b62:	682f      	ldr	r7, [r5, #0]
     b64:	ab02      	add	r3, sp, #8
     b66:	2280      	movs	r2, #128	; 0x80
     b68:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b6a:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     b6c:	2201      	movs	r2, #1
     b6e:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     b70:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
     b72:	7833      	ldrb	r3, [r6, #0]
     b74:	2b00      	cmp	r3, #0
     b76:	d102      	bne.n	b7e <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     b78:	2200      	movs	r2, #0
     b7a:	ab02      	add	r3, sp, #8
     b7c:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
     b7e:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     b80:	9303      	str	r3, [sp, #12]
     b82:	6af0      	ldr	r0, [r6, #44]	; 0x2c
     b84:	9004      	str	r0, [sp, #16]
     b86:	6b32      	ldr	r2, [r6, #48]	; 0x30
     b88:	9205      	str	r2, [sp, #20]
     b8a:	6b73      	ldr	r3, [r6, #52]	; 0x34
     b8c:	9306      	str	r3, [sp, #24]
     b8e:	2400      	movs	r4, #0
     b90:	b2e1      	uxtb	r1, r4
     b92:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     b94:	aa03      	add	r2, sp, #12
     b96:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     b98:	2800      	cmp	r0, #0
     b9a:	d102      	bne.n	ba2 <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     b9c:	1c38      	adds	r0, r7, #0
     b9e:	4a44      	ldr	r2, [pc, #272]	; (cb0 <spi_init+0x204>)
     ba0:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     ba2:	1c43      	adds	r3, r0, #1
     ba4:	d006      	beq.n	bb4 <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     ba6:	466a      	mov	r2, sp
     ba8:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     baa:	0c00      	lsrs	r0, r0, #16
     bac:	b2c0      	uxtb	r0, r0
     bae:	a902      	add	r1, sp, #8
     bb0:	4b40      	ldr	r3, [pc, #256]	; (cb4 <spi_init+0x208>)
     bb2:	4798      	blx	r3
     bb4:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     bb6:	2c04      	cmp	r4, #4
     bb8:	d1ea      	bne.n	b90 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     bba:	7833      	ldrb	r3, [r6, #0]
     bbc:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
     bbe:	7c33      	ldrb	r3, [r6, #16]
     bc0:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
     bc2:	7cb3      	ldrb	r3, [r6, #18]
     bc4:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     bc6:	7d33      	ldrb	r3, [r6, #20]
     bc8:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     bca:	2200      	movs	r2, #0
     bcc:	466b      	mov	r3, sp
     bce:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     bd0:	7833      	ldrb	r3, [r6, #0]
     bd2:	2b01      	cmp	r3, #1
     bd4:	d114      	bne.n	c00 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     bd6:	6828      	ldr	r0, [r5, #0]
     bd8:	4b2d      	ldr	r3, [pc, #180]	; (c90 <spi_init+0x1e4>)
     bda:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     bdc:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     bde:	b2c0      	uxtb	r0, r0
     be0:	4b35      	ldr	r3, [pc, #212]	; (cb8 <spi_init+0x20c>)
     be2:	4798      	blx	r3
     be4:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     be6:	69b0      	ldr	r0, [r6, #24]
     be8:	466a      	mov	r2, sp
     bea:	3206      	adds	r2, #6
     bec:	4b33      	ldr	r3, [pc, #204]	; (cbc <spi_init+0x210>)
     bee:	4798      	blx	r3
     bf0:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     bf2:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     bf4:	2b00      	cmp	r3, #0
     bf6:	d146      	bne.n	c86 <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     bf8:	466b      	mov	r3, sp
     bfa:	3306      	adds	r3, #6
     bfc:	781b      	ldrb	r3, [r3, #0]
     bfe:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     c00:	7833      	ldrb	r3, [r6, #0]
     c02:	2b00      	cmp	r3, #0
     c04:	d10f      	bne.n	c26 <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
     c06:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
     c08:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     c0a:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
     c0c:	7ff4      	ldrb	r4, [r6, #31]
     c0e:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
     c10:	7fb2      	ldrb	r2, [r6, #30]
     c12:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     c14:	4302      	orrs	r2, r0
     c16:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
     c18:	2220      	movs	r2, #32
     c1a:	5cb2      	ldrb	r2, [r6, r2]
     c1c:	2a00      	cmp	r2, #0
     c1e:	d004      	beq.n	c2a <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
     c20:	2240      	movs	r2, #64	; 0x40
     c22:	4313      	orrs	r3, r2
     c24:	e001      	b.n	c2a <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
     c26:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
     c28:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
     c2a:	68b2      	ldr	r2, [r6, #8]
     c2c:	6870      	ldr	r0, [r6, #4]
     c2e:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     c30:	68f0      	ldr	r0, [r6, #12]
     c32:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     c34:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
     c36:	7c31      	ldrb	r1, [r6, #16]
     c38:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     c3a:	7c71      	ldrb	r1, [r6, #17]
     c3c:	2900      	cmp	r1, #0
     c3e:	d103      	bne.n	c48 <spi_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     c40:	491f      	ldr	r1, [pc, #124]	; (cc0 <spi_init+0x214>)
     c42:	7889      	ldrb	r1, [r1, #2]
     c44:	0788      	lsls	r0, r1, #30
     c46:	d501      	bpl.n	c4c <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     c48:	2180      	movs	r1, #128	; 0x80
     c4a:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     c4c:	7cb1      	ldrb	r1, [r6, #18]
     c4e:	2900      	cmp	r1, #0
     c50:	d002      	beq.n	c58 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     c52:	2180      	movs	r1, #128	; 0x80
     c54:	0289      	lsls	r1, r1, #10
     c56:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     c58:	7cf1      	ldrb	r1, [r6, #19]
     c5a:	2900      	cmp	r1, #0
     c5c:	d002      	beq.n	c64 <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     c5e:	2180      	movs	r1, #128	; 0x80
     c60:	0089      	lsls	r1, r1, #2
     c62:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     c64:	7d31      	ldrb	r1, [r6, #20]
     c66:	2900      	cmp	r1, #0
     c68:	d002      	beq.n	c70 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     c6a:	2180      	movs	r1, #128	; 0x80
     c6c:	0189      	lsls	r1, r1, #6
     c6e:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     c70:	6839      	ldr	r1, [r7, #0]
     c72:	430a      	orrs	r2, r1
     c74:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     c76:	687a      	ldr	r2, [r7, #4]
     c78:	4313      	orrs	r3, r2
     c7a:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
     c7c:	2000      	movs	r0, #0
     c7e:	e002      	b.n	c86 <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     c80:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
     c82:	2100      	movs	r1, #0
     c84:	e74f      	b.n	b26 <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     c86:	b008      	add	sp, #32
     c88:	bc04      	pop	{r2}
     c8a:	4690      	mov	r8, r2
     c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c8e:	46c0      	nop			; (mov r8, r8)
     c90:	00000a69 	.word	0x00000a69
     c94:	40000400 	.word	0x40000400
     c98:	00001c61 	.word	0x00001c61
     c9c:	00001bd5 	.word	0x00001bd5
     ca0:	00000911 	.word	0x00000911
     ca4:	00000fcd 	.word	0x00000fcd
     ca8:	000011c9 	.word	0x000011c9
     cac:	20000114 	.word	0x20000114
     cb0:	00000961 	.word	0x00000961
     cb4:	00001d3d 	.word	0x00001d3d
     cb8:	00001c7d 	.word	0x00001c7d
     cbc:	00000739 	.word	0x00000739
     cc0:	41002000 	.word	0x41002000

00000cc4 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     cc4:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     cc6:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     cc8:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     cca:	2c01      	cmp	r4, #1
     ccc:	d16c      	bne.n	da8 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     cce:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     cd0:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     cd2:	2c00      	cmp	r4, #0
     cd4:	d168      	bne.n	da8 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
     cd6:	2a00      	cmp	r2, #0
     cd8:	d057      	beq.n	d8a <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
     cda:	784b      	ldrb	r3, [r1, #1]
     cdc:	2b00      	cmp	r3, #0
     cde:	d044      	beq.n	d6a <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     ce0:	6802      	ldr	r2, [r0, #0]
     ce2:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
     ce4:	07dc      	lsls	r4, r3, #31
     ce6:	d40f      	bmi.n	d08 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
     ce8:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     cea:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     cec:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     cee:	2900      	cmp	r1, #0
     cf0:	d103      	bne.n	cfa <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
     cf2:	095a      	lsrs	r2, r3, #5
     cf4:	01d2      	lsls	r2, r2, #7
     cf6:	492d      	ldr	r1, [pc, #180]	; (dac <spi_select_slave+0xe8>)
     cf8:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     cfa:	211f      	movs	r1, #31
     cfc:	400b      	ands	r3, r1
     cfe:	2101      	movs	r1, #1
     d00:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     d02:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
     d04:	2305      	movs	r3, #5
     d06:	e04f      	b.n	da8 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     d08:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d0a:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d0c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d0e:	2c00      	cmp	r4, #0
     d10:	d103      	bne.n	d1a <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
     d12:	095a      	lsrs	r2, r3, #5
     d14:	01d2      	lsls	r2, r2, #7
     d16:	4c25      	ldr	r4, [pc, #148]	; (dac <spi_select_slave+0xe8>)
     d18:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d1a:	241f      	movs	r4, #31
     d1c:	4023      	ands	r3, r4
     d1e:	2401      	movs	r4, #1
     d20:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     d22:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
     d24:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     d26:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     d28:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     d2a:	07d4      	lsls	r4, r2, #31
     d2c:	d500      	bpl.n	d30 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     d2e:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
     d30:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     d32:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     d34:	2a00      	cmp	r2, #0
     d36:	d137      	bne.n	da8 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     d38:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     d3a:	2104      	movs	r1, #4
     d3c:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
     d3e:	420b      	tst	r3, r1
     d40:	d0fc      	beq.n	d3c <spi_select_slave+0x78>
     d42:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     d44:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     d46:	074c      	lsls	r4, r1, #29
     d48:	d52e      	bpl.n	da8 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     d4a:	8b53      	ldrh	r3, [r2, #26]
     d4c:	0759      	lsls	r1, r3, #29
     d4e:	d503      	bpl.n	d58 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     d50:	8b51      	ldrh	r1, [r2, #26]
     d52:	2304      	movs	r3, #4
     d54:	430b      	orrs	r3, r1
     d56:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     d58:	7983      	ldrb	r3, [r0, #6]
     d5a:	2b01      	cmp	r3, #1
     d5c:	d102      	bne.n	d64 <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     d5e:	6a93      	ldr	r3, [r2, #40]	; 0x28
     d60:	2300      	movs	r3, #0
     d62:	e021      	b.n	da8 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     d64:	6a93      	ldr	r3, [r2, #40]	; 0x28
     d66:	2300      	movs	r3, #0
     d68:	e01e      	b.n	da8 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     d6a:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d6c:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d6e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d70:	2900      	cmp	r1, #0
     d72:	d103      	bne.n	d7c <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
     d74:	095a      	lsrs	r2, r3, #5
     d76:	01d2      	lsls	r2, r2, #7
     d78:	4c0c      	ldr	r4, [pc, #48]	; (dac <spi_select_slave+0xe8>)
     d7a:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d7c:	211f      	movs	r1, #31
     d7e:	400b      	ands	r3, r1
     d80:	2101      	movs	r1, #1
     d82:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     d84:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     d86:	2300      	movs	r3, #0
     d88:	e00e      	b.n	da8 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
     d8a:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d8c:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d8e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d90:	2900      	cmp	r1, #0
     d92:	d103      	bne.n	d9c <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
     d94:	095a      	lsrs	r2, r3, #5
     d96:	01d2      	lsls	r2, r2, #7
     d98:	4904      	ldr	r1, [pc, #16]	; (dac <spi_select_slave+0xe8>)
     d9a:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d9c:	211f      	movs	r1, #31
     d9e:	400b      	ands	r3, r1
     da0:	2101      	movs	r1, #1
     da2:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     da4:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
     da6:	2300      	movs	r3, #0
}
     da8:	1c18      	adds	r0, r3, #0
     daa:	bd10      	pop	{r4, pc}
     dac:	41004400 	.word	0x41004400

00000db0 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
     db0:	b5f0      	push	{r4, r5, r6, r7, lr}
     db2:	465f      	mov	r7, fp
     db4:	4656      	mov	r6, sl
     db6:	464d      	mov	r5, r9
     db8:	4644      	mov	r4, r8
     dba:	b4f0      	push	{r4, r5, r6, r7}
     dbc:	b083      	sub	sp, #12
     dbe:	1c04      	adds	r4, r0, #0
     dc0:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
     dc2:	2338      	movs	r3, #56	; 0x38
     dc4:	5cc0      	ldrb	r0, [r0, r3]
     dc6:	b2c0      	uxtb	r0, r0
     dc8:	2805      	cmp	r0, #5
     dca:	d100      	bne.n	dce <spi_write_buffer_wait+0x1e>
     dcc:	e0f1      	b.n	fb2 <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     dce:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
     dd0:	2a00      	cmp	r2, #0
     dd2:	d100      	bne.n	dd6 <spi_write_buffer_wait+0x26>
     dd4:	e0ed      	b.n	fb2 <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
     dd6:	7963      	ldrb	r3, [r4, #5]
     dd8:	2b00      	cmp	r3, #0
     dda:	d105      	bne.n	de8 <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     ddc:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     dde:	7e18      	ldrb	r0, [r3, #24]
     de0:	0782      	lsls	r2, r0, #30
     de2:	d501      	bpl.n	de8 <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     de4:	2002      	movs	r0, #2
     de6:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
     de8:	4655      	mov	r5, sl
     dea:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     dec:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     dee:	2602      	movs	r6, #2
     df0:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     df2:	2704      	movs	r7, #4
     df4:	46bb      	mov	fp, r7
     df6:	e08f      	b.n	f18 <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
     df8:	7962      	ldrb	r2, [r4, #5]
     dfa:	2a00      	cmp	r2, #0
     dfc:	d001      	beq.n	e02 <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     dfe:	6826      	ldr	r6, [r4, #0]
     e00:	e016      	b.n	e30 <spi_write_buffer_wait+0x80>
     e02:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     e04:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
     e06:	421e      	tst	r6, r3
     e08:	d106      	bne.n	e18 <spi_write_buffer_wait+0x68>
     e0a:	4e6d      	ldr	r6, [pc, #436]	; (fc0 <spi_write_buffer_wait+0x210>)
     e0c:	7e17      	ldrb	r7, [r2, #24]
     e0e:	421f      	tst	r7, r3
     e10:	d102      	bne.n	e18 <spi_write_buffer_wait+0x68>
     e12:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     e14:	2e00      	cmp	r6, #0
     e16:	d1f9      	bne.n	e0c <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     e18:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
     e1a:	4667      	mov	r7, ip
     e1c:	423e      	tst	r6, r7
     e1e:	d003      	beq.n	e28 <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     e20:	2302      	movs	r3, #2
     e22:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
     e24:	2004      	movs	r0, #4
     e26:	e0c4      	b.n	fb2 <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     e28:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
     e2a:	421a      	tst	r2, r3
     e2c:	d1e7      	bne.n	dfe <spi_write_buffer_wait+0x4e>
     e2e:	e0b3      	b.n	f98 <spi_write_buffer_wait+0x1e8>
     e30:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
     e32:	421a      	tst	r2, r3
     e34:	d0fc      	beq.n	e30 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
     e36:	1c42      	adds	r2, r0, #1
     e38:	b292      	uxth	r2, r2
     e3a:	4690      	mov	r8, r2
     e3c:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     e3e:	79a2      	ldrb	r2, [r4, #6]
     e40:	2a01      	cmp	r2, #1
     e42:	d001      	beq.n	e48 <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
     e44:	4640      	mov	r0, r8
     e46:	e005      	b.n	e54 <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
     e48:	3002      	adds	r0, #2
     e4a:	b280      	uxth	r0, r0
     e4c:	4642      	mov	r2, r8
     e4e:	5c8a      	ldrb	r2, [r1, r2]
     e50:	0212      	lsls	r2, r2, #8
     e52:	4317      	orrs	r7, r2
     e54:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     e56:	421a      	tst	r2, r3
     e58:	d002      	beq.n	e60 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     e5a:	05ff      	lsls	r7, r7, #23
     e5c:	0dff      	lsrs	r7, r7, #23
     e5e:	62b7      	str	r7, [r6, #40]	; 0x28
     e60:	1e6a      	subs	r2, r5, #1
     e62:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
     e64:	79e2      	ldrb	r2, [r4, #7]
     e66:	2a00      	cmp	r2, #0
     e68:	d101      	bne.n	e6e <spi_write_buffer_wait+0xbe>
     e6a:	1c35      	adds	r5, r6, #0
     e6c:	e056      	b.n	f1c <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
     e6e:	7962      	ldrb	r2, [r4, #5]
     e70:	2a00      	cmp	r2, #0
     e72:	d137      	bne.n	ee4 <spi_write_buffer_wait+0x134>
     e74:	4a53      	ldr	r2, [pc, #332]	; (fc4 <spi_write_buffer_wait+0x214>)
     e76:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     e78:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     e7a:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
     e7c:	421f      	tst	r7, r3
     e7e:	d01c      	beq.n	eba <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
     e80:	1c47      	adds	r7, r0, #1
     e82:	b2bf      	uxth	r7, r7
     e84:	46b9      	mov	r9, r7
     e86:	9901      	ldr	r1, [sp, #4]
     e88:	5c09      	ldrb	r1, [r1, r0]
     e8a:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     e8c:	79a7      	ldrb	r7, [r4, #6]
     e8e:	2f01      	cmp	r7, #1
     e90:	d001      	beq.n	e96 <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
     e92:	4648      	mov	r0, r9
     e94:	e008      	b.n	ea8 <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
     e96:	3002      	adds	r0, #2
     e98:	b280      	uxth	r0, r0
     e9a:	9901      	ldr	r1, [sp, #4]
     e9c:	464f      	mov	r7, r9
     e9e:	5dc9      	ldrb	r1, [r1, r7]
     ea0:	0209      	lsls	r1, r1, #8
     ea2:	4647      	mov	r7, r8
     ea4:	430f      	orrs	r7, r1
     ea6:	46b8      	mov	r8, r7
     ea8:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     eaa:	421f      	tst	r7, r3
     eac:	d003      	beq.n	eb6 <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     eae:	4647      	mov	r7, r8
     eb0:	05f9      	lsls	r1, r7, #23
     eb2:	0dcf      	lsrs	r7, r1, #23
     eb4:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
     eb6:	3d01      	subs	r5, #1
     eb8:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     eba:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     ebc:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
     ebe:	4659      	mov	r1, fp
     ec0:	420f      	tst	r7, r1
     ec2:	d102      	bne.n	eca <spi_write_buffer_wait+0x11a>
     ec4:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     ec6:	2a00      	cmp	r2, #0
     ec8:	d1d6      	bne.n	e78 <spi_write_buffer_wait+0xc8>
     eca:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     ecc:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
     ece:	4667      	mov	r7, ip
     ed0:	423a      	tst	r2, r7
     ed2:	d003      	beq.n	edc <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     ed4:	2302      	movs	r3, #2
     ed6:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
     ed8:	2004      	movs	r0, #4
     eda:	e06a      	b.n	fb2 <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     edc:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
     ede:	465e      	mov	r6, fp
     ee0:	4232      	tst	r2, r6
     ee2:	d05b      	beq.n	f9c <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     ee4:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     ee6:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
     ee8:	465f      	mov	r7, fp
     eea:	423a      	tst	r2, r7
     eec:	d0fb      	beq.n	ee6 <spi_write_buffer_wait+0x136>
     eee:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     ef0:	423a      	tst	r2, r7
     ef2:	d00d      	beq.n	f10 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     ef4:	8b72      	ldrh	r2, [r6, #26]
     ef6:	423a      	tst	r2, r7
     ef8:	d004      	beq.n	f04 <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     efa:	8b72      	ldrh	r2, [r6, #26]
     efc:	2704      	movs	r7, #4
     efe:	433a      	orrs	r2, r7
     f00:	b292      	uxth	r2, r2
     f02:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     f04:	79a2      	ldrb	r2, [r4, #6]
     f06:	2a01      	cmp	r2, #1
     f08:	d101      	bne.n	f0e <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     f0a:	6ab2      	ldr	r2, [r6, #40]	; 0x28
     f0c:	e000      	b.n	f10 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     f0e:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
     f10:	4652      	mov	r2, sl
     f12:	3a01      	subs	r2, #1
     f14:	b292      	uxth	r2, r2
     f16:	4692      	mov	sl, r2
     f18:	3d01      	subs	r5, #1
     f1a:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
     f1c:	4a2a      	ldr	r2, [pc, #168]	; (fc8 <spi_write_buffer_wait+0x218>)
     f1e:	4295      	cmp	r5, r2
     f20:	d000      	beq.n	f24 <spi_write_buffer_wait+0x174>
     f22:	e769      	b.n	df8 <spi_write_buffer_wait+0x48>
     f24:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
     f26:	7963      	ldrb	r3, [r4, #5]
     f28:	2b01      	cmp	r3, #1
     f2a:	d105      	bne.n	f38 <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     f2c:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     f2e:	2202      	movs	r2, #2
     f30:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
     f32:	4213      	tst	r3, r2
     f34:	d0fc      	beq.n	f30 <spi_write_buffer_wait+0x180>
     f36:	e033      	b.n	fa0 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
     f38:	2b00      	cmp	r3, #0
     f3a:	d133      	bne.n	fa4 <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
     f3c:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
     f3e:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
     f40:	2b00      	cmp	r3, #0
     f42:	d036      	beq.n	fb2 <spi_write_buffer_wait+0x202>
			while (flush_length) {
     f44:	2900      	cmp	r1, #0
     f46:	d02f      	beq.n	fa8 <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     f48:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
     f4a:	4e1d      	ldr	r6, [pc, #116]	; (fc0 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     f4c:	2704      	movs	r7, #4
     f4e:	4650      	mov	r0, sl
     f50:	e01c      	b.n	f8c <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     f52:	7e0a      	ldrb	r2, [r1, #24]
     f54:	422a      	tst	r2, r5
     f56:	d102      	bne.n	f5e <spi_write_buffer_wait+0x1ae>
     f58:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     f5a:	2b00      	cmp	r3, #0
     f5c:	d1f9      	bne.n	f52 <spi_write_buffer_wait+0x1a2>
     f5e:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
     f60:	422b      	tst	r3, r5
     f62:	d023      	beq.n	fac <spi_write_buffer_wait+0x1fc>
     f64:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     f66:	422b      	tst	r3, r5
     f68:	d00c      	beq.n	f84 <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     f6a:	8b4b      	ldrh	r3, [r1, #26]
     f6c:	422b      	tst	r3, r5
     f6e:	d003      	beq.n	f78 <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     f70:	8b4b      	ldrh	r3, [r1, #26]
     f72:	433b      	orrs	r3, r7
     f74:	b29b      	uxth	r3, r3
     f76:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     f78:	79a3      	ldrb	r3, [r4, #6]
     f7a:	2b01      	cmp	r3, #1
     f7c:	d101      	bne.n	f82 <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     f7e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
     f80:	e000      	b.n	f84 <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     f82:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
     f84:	3801      	subs	r0, #1
     f86:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
     f88:	2800      	cmp	r0, #0
     f8a:	d011      	beq.n	fb0 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     f8c:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     f8e:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
     f90:	422b      	tst	r3, r5
     f92:	d1e4      	bne.n	f5e <spi_write_buffer_wait+0x1ae>
     f94:	1c33      	adds	r3, r6, #0
     f96:	e7dc      	b.n	f52 <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
     f98:	2012      	movs	r0, #18
     f9a:	e00a      	b.n	fb2 <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
     f9c:	2012      	movs	r0, #18
     f9e:	e008      	b.n	fb2 <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
     fa0:	2000      	movs	r0, #0
     fa2:	e006      	b.n	fb2 <spi_write_buffer_wait+0x202>
     fa4:	2000      	movs	r0, #0
     fa6:	e004      	b.n	fb2 <spi_write_buffer_wait+0x202>
     fa8:	2000      	movs	r0, #0
     faa:	e002      	b.n	fb2 <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
     fac:	2012      	movs	r0, #18
     fae:	e000      	b.n	fb2 <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
     fb0:	2000      	movs	r0, #0
}
     fb2:	b003      	add	sp, #12
     fb4:	bc3c      	pop	{r2, r3, r4, r5}
     fb6:	4690      	mov	r8, r2
     fb8:	4699      	mov	r9, r3
     fba:	46a2      	mov	sl, r4
     fbc:	46ab      	mov	fp, r5
     fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
     fc0:	00002710 	.word	0x00002710
     fc4:	00002711 	.word	0x00002711
     fc8:	0000ffff 	.word	0x0000ffff

00000fcc <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
     fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
     fce:	0080      	lsls	r0, r0, #2
     fd0:	4b7a      	ldr	r3, [pc, #488]	; (11bc <_spi_interrupt_handler+0x1f0>)
     fd2:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     fd4:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
     fd6:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
     fd8:	5ce3      	ldrb	r3, [r4, r3]
     fda:	2237      	movs	r2, #55	; 0x37
     fdc:	5ca7      	ldrb	r7, [r4, r2]
     fde:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
     fe0:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
     fe2:	7dae      	ldrb	r6, [r5, #22]
     fe4:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
     fe6:	07f1      	lsls	r1, r6, #31
     fe8:	d541      	bpl.n	106e <_spi_interrupt_handler+0xa2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     fea:	7963      	ldrb	r3, [r4, #5]
     fec:	2b01      	cmp	r3, #1
     fee:	d116      	bne.n	101e <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
     ff0:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     ff2:	2b00      	cmp	r3, #0
     ff4:	d10f      	bne.n	1016 <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
     ff6:	4b72      	ldr	r3, [pc, #456]	; (11c0 <_spi_interrupt_handler+0x1f4>)
     ff8:	881b      	ldrh	r3, [r3, #0]
     ffa:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
     ffc:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     ffe:	3b01      	subs	r3, #1
    1000:	b29b      	uxth	r3, r3
    1002:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    1004:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1006:	b29b      	uxth	r3, r3
    1008:	2b00      	cmp	r3, #0
    100a:	d101      	bne.n	1010 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    100c:	2301      	movs	r3, #1
    100e:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1010:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    1012:	2b01      	cmp	r3, #1
    1014:	d103      	bne.n	101e <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    1016:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1018:	2b00      	cmp	r3, #0
    101a:	d105      	bne.n	1028 <_spi_interrupt_handler+0x5c>
    101c:	e027      	b.n	106e <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    101e:	2b00      	cmp	r3, #0
    1020:	d125      	bne.n	106e <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
    1022:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    1024:	2b00      	cmp	r3, #0
    1026:	d022      	beq.n	106e <_spi_interrupt_handler+0xa2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1028:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    102a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    102c:	7819      	ldrb	r1, [r3, #0]
    102e:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    1030:	1c58      	adds	r0, r3, #1
    1032:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1034:	79a0      	ldrb	r0, [r4, #6]
    1036:	2801      	cmp	r0, #1
    1038:	d104      	bne.n	1044 <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    103a:	7858      	ldrb	r0, [r3, #1]
    103c:	0200      	lsls	r0, r0, #8
    103e:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    1040:	3302      	adds	r3, #2
    1042:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    1044:	05cb      	lsls	r3, r1, #23
    1046:	0ddb      	lsrs	r3, r3, #23
    1048:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    104a:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    104c:	3b01      	subs	r3, #1
    104e:	b29b      	uxth	r3, r3
    1050:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    1052:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    1054:	b29b      	uxth	r3, r3
    1056:	2b00      	cmp	r3, #0
    1058:	d109      	bne.n	106e <_spi_interrupt_handler+0xa2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    105a:	2301      	movs	r3, #1
    105c:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    105e:	7a63      	ldrb	r3, [r4, #9]
    1060:	2b01      	cmp	r3, #1
    1062:	d104      	bne.n	106e <_spi_interrupt_handler+0xa2>
    1064:	79e3      	ldrb	r3, [r4, #7]
    1066:	2b00      	cmp	r3, #0
    1068:	d101      	bne.n	106e <_spi_interrupt_handler+0xa2>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    106a:	2302      	movs	r3, #2
    106c:	75ab      	strb	r3, [r5, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    106e:	0772      	lsls	r2, r6, #29
    1070:	d561      	bpl.n	1136 <_spi_interrupt_handler+0x16a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1072:	8b6b      	ldrh	r3, [r5, #26]
    1074:	0759      	lsls	r1, r3, #29
    1076:	d514      	bpl.n	10a2 <_spi_interrupt_handler+0xd6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    1078:	7a63      	ldrb	r3, [r4, #9]
    107a:	2b01      	cmp	r3, #1
    107c:	d00b      	beq.n	1096 <_spi_interrupt_handler+0xca>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    107e:	221e      	movs	r2, #30
    1080:	2338      	movs	r3, #56	; 0x38
    1082:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    1084:	2303      	movs	r3, #3
    1086:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    1088:	2305      	movs	r3, #5
    108a:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    108c:	073a      	lsls	r2, r7, #28
    108e:	d502      	bpl.n	1096 <_spi_interrupt_handler+0xca>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    1090:	1c20      	adds	r0, r4, #0
    1092:	69a3      	ldr	r3, [r4, #24]
    1094:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    1096:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1098:	8b6a      	ldrh	r2, [r5, #26]
    109a:	2304      	movs	r3, #4
    109c:	4313      	orrs	r3, r2
    109e:	836b      	strh	r3, [r5, #26]
    10a0:	e049      	b.n	1136 <_spi_interrupt_handler+0x16a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    10a2:	7a63      	ldrb	r3, [r4, #9]
    10a4:	2b01      	cmp	r3, #1
    10a6:	d116      	bne.n	10d6 <_spi_interrupt_handler+0x10a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    10a8:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    10aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    10ac:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    10ae:	3b01      	subs	r3, #1
    10b0:	b29b      	uxth	r3, r3
    10b2:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    10b4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    10b6:	b29b      	uxth	r3, r3
    10b8:	2b00      	cmp	r3, #0
    10ba:	d13c      	bne.n	1136 <_spi_interrupt_handler+0x16a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    10bc:	2304      	movs	r3, #4
    10be:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    10c0:	2200      	movs	r2, #0
    10c2:	2338      	movs	r3, #56	; 0x38
    10c4:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    10c6:	2303      	movs	r3, #3
    10c8:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    10ca:	07f9      	lsls	r1, r7, #31
    10cc:	d533      	bpl.n	1136 <_spi_interrupt_handler+0x16a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    10ce:	1c20      	adds	r0, r4, #0
    10d0:	68e2      	ldr	r2, [r4, #12]
    10d2:	4790      	blx	r2
    10d4:	e02f      	b.n	1136 <_spi_interrupt_handler+0x16a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    10d6:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    10d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    10da:	05d2      	lsls	r2, r2, #23
    10dc:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    10de:	b2d3      	uxtb	r3, r2
    10e0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    10e2:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    10e4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    10e6:	1c59      	adds	r1, r3, #1
    10e8:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    10ea:	79a1      	ldrb	r1, [r4, #6]
    10ec:	2901      	cmp	r1, #1
    10ee:	d104      	bne.n	10fa <_spi_interrupt_handler+0x12e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    10f0:	0a12      	lsrs	r2, r2, #8
    10f2:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    10f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    10f6:	3301      	adds	r3, #1
    10f8:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    10fa:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    10fc:	3b01      	subs	r3, #1
    10fe:	b29b      	uxth	r3, r3
    1100:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    1102:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    1104:	b29b      	uxth	r3, r3
    1106:	2b00      	cmp	r3, #0
    1108:	d115      	bne.n	1136 <_spi_interrupt_handler+0x16a>
					module->status = STATUS_OK;
    110a:	2200      	movs	r2, #0
    110c:	2338      	movs	r3, #56	; 0x38
    110e:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    1110:	2304      	movs	r3, #4
    1112:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    1114:	7a63      	ldrb	r3, [r4, #9]
    1116:	2b02      	cmp	r3, #2
    1118:	d105      	bne.n	1126 <_spi_interrupt_handler+0x15a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    111a:	077a      	lsls	r2, r7, #29
    111c:	d50b      	bpl.n	1136 <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    111e:	1c20      	adds	r0, r4, #0
    1120:	6963      	ldr	r3, [r4, #20]
    1122:	4798      	blx	r3
    1124:	e007      	b.n	1136 <_spi_interrupt_handler+0x16a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    1126:	7a63      	ldrb	r3, [r4, #9]
    1128:	2b00      	cmp	r3, #0
    112a:	d104      	bne.n	1136 <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    112c:	07b9      	lsls	r1, r7, #30
    112e:	d502      	bpl.n	1136 <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    1130:	1c20      	adds	r0, r4, #0
    1132:	6922      	ldr	r2, [r4, #16]
    1134:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    1136:	07b3      	lsls	r3, r6, #30
    1138:	d528      	bpl.n	118c <_spi_interrupt_handler+0x1c0>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    113a:	7963      	ldrb	r3, [r4, #5]
    113c:	2b00      	cmp	r3, #0
    113e:	d110      	bne.n	1162 <_spi_interrupt_handler+0x196>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    1140:	2307      	movs	r3, #7
    1142:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1144:	2302      	movs	r3, #2
    1146:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    1148:	2303      	movs	r3, #3
    114a:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    114c:	2300      	movs	r3, #0
    114e:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    1150:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    1152:	2338      	movs	r3, #56	; 0x38
    1154:	2200      	movs	r2, #0
    1156:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    1158:	06f9      	lsls	r1, r7, #27
    115a:	d502      	bpl.n	1162 <_spi_interrupt_handler+0x196>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    115c:	1c20      	adds	r0, r4, #0
    115e:	69e2      	ldr	r2, [r4, #28]
    1160:	4790      	blx	r2
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    1162:	7963      	ldrb	r3, [r4, #5]
    1164:	2b01      	cmp	r3, #1
    1166:	d111      	bne.n	118c <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    1168:	7a63      	ldrb	r3, [r4, #9]
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    116a:	2b01      	cmp	r3, #1
    116c:	d10e      	bne.n	118c <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    116e:	79e3      	ldrb	r3, [r4, #7]
    1170:	2b00      	cmp	r3, #0
    1172:	d10b      	bne.n	118c <_spi_interrupt_handler+0x1c0>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1174:	2302      	movs	r3, #2
    1176:	752b      	strb	r3, [r5, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    1178:	2303      	movs	r3, #3
    117a:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    117c:	2200      	movs	r2, #0
    117e:	2338      	movs	r3, #56	; 0x38
    1180:	54e2      	strb	r2, [r4, r3]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    1182:	07fb      	lsls	r3, r7, #31
    1184:	d502      	bpl.n	118c <_spi_interrupt_handler+0x1c0>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
						(module);
    1186:	1c20      	adds	r0, r4, #0
    1188:	68e1      	ldr	r1, [r4, #12]
    118a:	4788      	blx	r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    118c:	0732      	lsls	r2, r6, #28
    118e:	d50a      	bpl.n	11a6 <_spi_interrupt_handler+0x1da>
			if (module->mode == SPI_MODE_SLAVE) {
    1190:	7963      	ldrb	r3, [r4, #5]
    1192:	2b00      	cmp	r3, #0
    1194:	d107      	bne.n	11a6 <_spi_interrupt_handler+0x1da>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    1196:	2308      	movs	r3, #8
    1198:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    119a:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    119c:	06bb      	lsls	r3, r7, #26
    119e:	d502      	bpl.n	11a6 <_spi_interrupt_handler+0x1da>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    11a0:	1c20      	adds	r0, r4, #0
    11a2:	6a21      	ldr	r1, [r4, #32]
    11a4:	4788      	blx	r1
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    11a6:	09f6      	lsrs	r6, r6, #7
    11a8:	d007      	beq.n	11ba <_spi_interrupt_handler+0x1ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    11aa:	2380      	movs	r3, #128	; 0x80
    11ac:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    11ae:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    11b0:	067a      	lsls	r2, r7, #25
    11b2:	d502      	bpl.n	11ba <_spi_interrupt_handler+0x1ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    11b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    11b6:	1c20      	adds	r0, r4, #0
    11b8:	4798      	blx	r3
		}
	}
#  endif
}
    11ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    11bc:	20000114 	.word	0x20000114
    11c0:	20000110 	.word	0x20000110

000011c4 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    11c4:	4770      	bx	lr
    11c6:	46c0      	nop			; (mov r8, r8)

000011c8 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    11c8:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    11ca:	4b0b      	ldr	r3, [pc, #44]	; (11f8 <_sercom_set_handler+0x30>)
    11cc:	781b      	ldrb	r3, [r3, #0]
    11ce:	2b00      	cmp	r3, #0
    11d0:	d10e      	bne.n	11f0 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    11d2:	4c0a      	ldr	r4, [pc, #40]	; (11fc <_sercom_set_handler+0x34>)
    11d4:	4d0a      	ldr	r5, [pc, #40]	; (1200 <_sercom_set_handler+0x38>)
    11d6:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    11d8:	4b0a      	ldr	r3, [pc, #40]	; (1204 <_sercom_set_handler+0x3c>)
    11da:	2200      	movs	r2, #0
    11dc:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    11de:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    11e0:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    11e2:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    11e4:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    11e6:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    11e8:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    11ea:	2201      	movs	r2, #1
    11ec:	4b02      	ldr	r3, [pc, #8]	; (11f8 <_sercom_set_handler+0x30>)
    11ee:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    11f0:	0080      	lsls	r0, r0, #2
    11f2:	4b02      	ldr	r3, [pc, #8]	; (11fc <_sercom_set_handler+0x34>)
    11f4:	50c1      	str	r1, [r0, r3]
}
    11f6:	bd30      	pop	{r4, r5, pc}
    11f8:	200000c8 	.word	0x200000c8
    11fc:	200000cc 	.word	0x200000cc
    1200:	000011c5 	.word	0x000011c5
    1204:	20000114 	.word	0x20000114

00001208 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1208:	b530      	push	{r4, r5, lr}
    120a:	b083      	sub	sp, #12
    120c:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    120e:	ac01      	add	r4, sp, #4
    1210:	1c20      	adds	r0, r4, #0
    1212:	4905      	ldr	r1, [pc, #20]	; (1228 <_sercom_get_interrupt_vector+0x20>)
    1214:	2204      	movs	r2, #4
    1216:	4b05      	ldr	r3, [pc, #20]	; (122c <_sercom_get_interrupt_vector+0x24>)
    1218:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    121a:	1c28      	adds	r0, r5, #0
    121c:	4b04      	ldr	r3, [pc, #16]	; (1230 <_sercom_get_interrupt_vector+0x28>)
    121e:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1220:	5620      	ldrsb	r0, [r4, r0]
}
    1222:	b003      	add	sp, #12
    1224:	bd30      	pop	{r4, r5, pc}
    1226:	46c0      	nop			; (mov r8, r8)
    1228:	00006eec 	.word	0x00006eec
    122c:	000023e5 	.word	0x000023e5
    1230:	00000a69 	.word	0x00000a69

00001234 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1234:	b508      	push	{r3, lr}
    1236:	4b02      	ldr	r3, [pc, #8]	; (1240 <SERCOM0_Handler+0xc>)
    1238:	681b      	ldr	r3, [r3, #0]
    123a:	2000      	movs	r0, #0
    123c:	4798      	blx	r3
    123e:	bd08      	pop	{r3, pc}
    1240:	200000cc 	.word	0x200000cc

00001244 <SERCOM1_Handler>:
    1244:	b508      	push	{r3, lr}
    1246:	4b02      	ldr	r3, [pc, #8]	; (1250 <SERCOM1_Handler+0xc>)
    1248:	685b      	ldr	r3, [r3, #4]
    124a:	2001      	movs	r0, #1
    124c:	4798      	blx	r3
    124e:	bd08      	pop	{r3, pc}
    1250:	200000cc 	.word	0x200000cc

00001254 <SERCOM2_Handler>:
    1254:	b508      	push	{r3, lr}
    1256:	4b02      	ldr	r3, [pc, #8]	; (1260 <SERCOM2_Handler+0xc>)
    1258:	689b      	ldr	r3, [r3, #8]
    125a:	2002      	movs	r0, #2
    125c:	4798      	blx	r3
    125e:	bd08      	pop	{r3, pc}
    1260:	200000cc 	.word	0x200000cc

00001264 <SERCOM3_Handler>:
    1264:	b508      	push	{r3, lr}
    1266:	4b02      	ldr	r3, [pc, #8]	; (1270 <SERCOM3_Handler+0xc>)
    1268:	68db      	ldr	r3, [r3, #12]
    126a:	2003      	movs	r0, #3
    126c:	4798      	blx	r3
    126e:	bd08      	pop	{r3, pc}
    1270:	200000cc 	.word	0x200000cc

00001274 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    1274:	4770      	bx	lr
    1276:	46c0      	nop			; (mov r8, r8)

00001278 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1278:	4b0c      	ldr	r3, [pc, #48]	; (12ac <cpu_irq_enter_critical+0x34>)
    127a:	681b      	ldr	r3, [r3, #0]
    127c:	2b00      	cmp	r3, #0
    127e:	d110      	bne.n	12a2 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1280:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    1284:	2b00      	cmp	r3, #0
    1286:	d109      	bne.n	129c <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    1288:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    128a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    128e:	2200      	movs	r2, #0
    1290:	4b07      	ldr	r3, [pc, #28]	; (12b0 <cpu_irq_enter_critical+0x38>)
    1292:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    1294:	2201      	movs	r2, #1
    1296:	4b07      	ldr	r3, [pc, #28]	; (12b4 <cpu_irq_enter_critical+0x3c>)
    1298:	701a      	strb	r2, [r3, #0]
    129a:	e002      	b.n	12a2 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    129c:	2200      	movs	r2, #0
    129e:	4b05      	ldr	r3, [pc, #20]	; (12b4 <cpu_irq_enter_critical+0x3c>)
    12a0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    12a2:	4b02      	ldr	r3, [pc, #8]	; (12ac <cpu_irq_enter_critical+0x34>)
    12a4:	681a      	ldr	r2, [r3, #0]
    12a6:	3201      	adds	r2, #1
    12a8:	601a      	str	r2, [r3, #0]
}
    12aa:	4770      	bx	lr
    12ac:	200000dc 	.word	0x200000dc
    12b0:	20000008 	.word	0x20000008
    12b4:	200000e0 	.word	0x200000e0

000012b8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    12b8:	4b08      	ldr	r3, [pc, #32]	; (12dc <cpu_irq_leave_critical+0x24>)
    12ba:	681a      	ldr	r2, [r3, #0]
    12bc:	3a01      	subs	r2, #1
    12be:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    12c0:	681b      	ldr	r3, [r3, #0]
    12c2:	2b00      	cmp	r3, #0
    12c4:	d109      	bne.n	12da <cpu_irq_leave_critical+0x22>
    12c6:	4b06      	ldr	r3, [pc, #24]	; (12e0 <cpu_irq_leave_critical+0x28>)
    12c8:	781b      	ldrb	r3, [r3, #0]
    12ca:	2b00      	cmp	r3, #0
    12cc:	d005      	beq.n	12da <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    12ce:	2201      	movs	r2, #1
    12d0:	4b04      	ldr	r3, [pc, #16]	; (12e4 <cpu_irq_leave_critical+0x2c>)
    12d2:	701a      	strb	r2, [r3, #0]
    12d4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    12d8:	b662      	cpsie	i
	}
}
    12da:	4770      	bx	lr
    12dc:	200000dc 	.word	0x200000dc
    12e0:	200000e0 	.word	0x200000e0
    12e4:	20000008 	.word	0x20000008

000012e8 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    12e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    12ea:	465f      	mov	r7, fp
    12ec:	4656      	mov	r6, sl
    12ee:	464d      	mov	r5, r9
    12f0:	4644      	mov	r4, r8
    12f2:	b4f0      	push	{r4, r5, r6, r7}
    12f4:	b093      	sub	sp, #76	; 0x4c
    12f6:	1c05      	adds	r5, r0, #0
    12f8:	1c0c      	adds	r4, r1, #0
    12fa:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    12fc:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    12fe:	1c08      	adds	r0, r1, #0
    1300:	4ba9      	ldr	r3, [pc, #676]	; (15a8 <usart_init+0x2c0>)
    1302:	4798      	blx	r3
    1304:	1c02      	adds	r2, r0, #0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1306:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1308:	2005      	movs	r0, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    130a:	07d9      	lsls	r1, r3, #31
    130c:	d500      	bpl.n	1310 <usart_init+0x28>
    130e:	e143      	b.n	1598 <usart_init+0x2b0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1310:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    1312:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1314:	079f      	lsls	r7, r3, #30
    1316:	d500      	bpl.n	131a <usart_init+0x32>
    1318:	e13e      	b.n	1598 <usart_init+0x2b0>
    131a:	4ba4      	ldr	r3, [pc, #656]	; (15ac <usart_init+0x2c4>)
    131c:	6a18      	ldr	r0, [r3, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    131e:	1c91      	adds	r1, r2, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1320:	2701      	movs	r7, #1
    1322:	408f      	lsls	r7, r1
    1324:	1c39      	adds	r1, r7, #0
    1326:	4301      	orrs	r1, r0
    1328:	6219      	str	r1, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    132a:	a911      	add	r1, sp, #68	; 0x44
    132c:	272d      	movs	r7, #45	; 0x2d
    132e:	5df3      	ldrb	r3, [r6, r7]
    1330:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1332:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1334:	b2d2      	uxtb	r2, r2
    1336:	4690      	mov	r8, r2
    1338:	1c10      	adds	r0, r2, #0
    133a:	4b9d      	ldr	r3, [pc, #628]	; (15b0 <usart_init+0x2c8>)
    133c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    133e:	4640      	mov	r0, r8
    1340:	4b9c      	ldr	r3, [pc, #624]	; (15b4 <usart_init+0x2cc>)
    1342:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1344:	5df0      	ldrb	r0, [r6, r7]
    1346:	2100      	movs	r1, #0
    1348:	4b9b      	ldr	r3, [pc, #620]	; (15b8 <usart_init+0x2d0>)
    134a:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    134c:	7af3      	ldrb	r3, [r6, #11]
    134e:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    1350:	2324      	movs	r3, #36	; 0x24
    1352:	5cf3      	ldrb	r3, [r6, r3]
    1354:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1356:	2325      	movs	r3, #37	; 0x25
    1358:	5cf3      	ldrb	r3, [r6, r3]
    135a:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    135c:	7ef3      	ldrb	r3, [r6, #27]
    135e:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1360:	7f33      	ldrb	r3, [r6, #28]
    1362:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1364:	6829      	ldr	r1, [r5, #0]
    1366:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1368:	1c08      	adds	r0, r1, #0
    136a:	4b8f      	ldr	r3, [pc, #572]	; (15a8 <usart_init+0x2c0>)
    136c:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    136e:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    1370:	2200      	movs	r2, #0
    1372:	466b      	mov	r3, sp
    1374:	85da      	strh	r2, [r3, #46]	; 0x2e

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    1376:	8a32      	ldrh	r2, [r6, #16]
    1378:	9203      	str	r2, [sp, #12]
    137a:	2380      	movs	r3, #128	; 0x80
    137c:	01db      	lsls	r3, r3, #7
    137e:	429a      	cmp	r2, r3
    1380:	d021      	beq.n	13c6 <usart_init+0xde>
    1382:	2380      	movs	r3, #128	; 0x80
    1384:	01db      	lsls	r3, r3, #7
    1386:	429a      	cmp	r2, r3
    1388:	d804      	bhi.n	1394 <usart_init+0xac>
    138a:	2380      	movs	r3, #128	; 0x80
    138c:	019b      	lsls	r3, r3, #6
    138e:	429a      	cmp	r2, r3
    1390:	d011      	beq.n	13b6 <usart_init+0xce>
    1392:	e008      	b.n	13a6 <usart_init+0xbe>
    1394:	23c0      	movs	r3, #192	; 0xc0
    1396:	01db      	lsls	r3, r3, #7
    1398:	9f03      	ldr	r7, [sp, #12]
    139a:	429f      	cmp	r7, r3
    139c:	d00f      	beq.n	13be <usart_init+0xd6>
    139e:	2380      	movs	r3, #128	; 0x80
    13a0:	021b      	lsls	r3, r3, #8
    13a2:	429f      	cmp	r7, r3
    13a4:	d003      	beq.n	13ae <usart_init+0xc6>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    13a6:	2710      	movs	r7, #16
    13a8:	9708      	str	r7, [sp, #32]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    13aa:	2700      	movs	r7, #0
    13ac:	e00e      	b.n	13cc <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    13ae:	2703      	movs	r7, #3
    13b0:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    13b2:	2700      	movs	r7, #0
    13b4:	e00a      	b.n	13cc <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    13b6:	2710      	movs	r7, #16
    13b8:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    13ba:	2701      	movs	r7, #1
    13bc:	e006      	b.n	13cc <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    13be:	2708      	movs	r7, #8
    13c0:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    13c2:	2701      	movs	r7, #1
    13c4:	e002      	b.n	13cc <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    13c6:	2708      	movs	r7, #8
    13c8:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    13ca:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    13cc:	6831      	ldr	r1, [r6, #0]
    13ce:	9104      	str	r1, [sp, #16]
		(uint32_t)config->mux_setting |
    13d0:	68f2      	ldr	r2, [r6, #12]
    13d2:	9205      	str	r2, [sp, #20]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    13d4:	6973      	ldr	r3, [r6, #20]
    13d6:	9306      	str	r3, [sp, #24]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    13d8:	7e31      	ldrb	r1, [r6, #24]
    13da:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    13dc:	2326      	movs	r3, #38	; 0x26
    13de:	5cf3      	ldrb	r3, [r6, r3]
    13e0:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    13e2:	6872      	ldr	r2, [r6, #4]
    13e4:	4691      	mov	r9, r2
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    13e6:	2a00      	cmp	r2, #0
    13e8:	d013      	beq.n	1412 <usart_init+0x12a>
    13ea:	2380      	movs	r3, #128	; 0x80
    13ec:	055b      	lsls	r3, r3, #21
    13ee:	429a      	cmp	r2, r3
    13f0:	d12e      	bne.n	1450 <usart_init+0x168>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    13f2:	2327      	movs	r3, #39	; 0x27
    13f4:	5cf3      	ldrb	r3, [r6, r3]
    13f6:	2b00      	cmp	r3, #0
    13f8:	d12e      	bne.n	1458 <usart_init+0x170>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    13fa:	6a37      	ldr	r7, [r6, #32]
    13fc:	b2c0      	uxtb	r0, r0
    13fe:	4b6f      	ldr	r3, [pc, #444]	; (15bc <usart_init+0x2d4>)
    1400:	4798      	blx	r3
    1402:	1c01      	adds	r1, r0, #0
    1404:	1c38      	adds	r0, r7, #0
    1406:	466a      	mov	r2, sp
    1408:	322e      	adds	r2, #46	; 0x2e
    140a:	4b6d      	ldr	r3, [pc, #436]	; (15c0 <usart_init+0x2d8>)
    140c:	4798      	blx	r3
    140e:	1c03      	adds	r3, r0, #0
    1410:	e01f      	b.n	1452 <usart_init+0x16a>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    1412:	2327      	movs	r3, #39	; 0x27
    1414:	5cf3      	ldrb	r3, [r6, r3]
    1416:	2b00      	cmp	r3, #0
    1418:	d00a      	beq.n	1430 <usart_init+0x148>
				status_code =
    141a:	9908      	ldr	r1, [sp, #32]
    141c:	9100      	str	r1, [sp, #0]
    141e:	6a30      	ldr	r0, [r6, #32]
    1420:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1422:	466a      	mov	r2, sp
    1424:	322e      	adds	r2, #46	; 0x2e
    1426:	1c3b      	adds	r3, r7, #0
    1428:	4f66      	ldr	r7, [pc, #408]	; (15c4 <usart_init+0x2dc>)
    142a:	47b8      	blx	r7
    142c:	1c03      	adds	r3, r0, #0
    142e:	e010      	b.n	1452 <usart_init+0x16a>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    1430:	6a31      	ldr	r1, [r6, #32]
    1432:	9109      	str	r1, [sp, #36]	; 0x24
    1434:	b2c0      	uxtb	r0, r0
    1436:	4b61      	ldr	r3, [pc, #388]	; (15bc <usart_init+0x2d4>)
    1438:	4798      	blx	r3
    143a:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    143c:	9a08      	ldr	r2, [sp, #32]
    143e:	9200      	str	r2, [sp, #0]
    1440:	9809      	ldr	r0, [sp, #36]	; 0x24
    1442:	466a      	mov	r2, sp
    1444:	322e      	adds	r2, #46	; 0x2e
    1446:	1c3b      	adds	r3, r7, #0
    1448:	4f5e      	ldr	r7, [pc, #376]	; (15c4 <usart_init+0x2dc>)
    144a:	47b8      	blx	r7
    144c:	1c03      	adds	r3, r0, #0
    144e:	e000      	b.n	1452 <usart_init+0x16a>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    1450:	2300      	movs	r3, #0
    1452:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    1454:	d000      	beq.n	1458 <usart_init+0x170>
    1456:	e09f      	b.n	1598 <usart_init+0x2b0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    1458:	7e73      	ldrb	r3, [r6, #25]
    145a:	2b00      	cmp	r3, #0
    145c:	d002      	beq.n	1464 <usart_init+0x17c>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    145e:	7eb3      	ldrb	r3, [r6, #26]
    1460:	4641      	mov	r1, r8
    1462:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1464:	682a      	ldr	r2, [r5, #0]
    1466:	9f03      	ldr	r7, [sp, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1468:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    146a:	2b00      	cmp	r3, #0
    146c:	d1fc      	bne.n	1468 <usart_init+0x180>
    146e:	9703      	str	r7, [sp, #12]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    1470:	466b      	mov	r3, sp
    1472:	332e      	adds	r3, #46	; 0x2e
    1474:	881b      	ldrh	r3, [r3, #0]
    1476:	4642      	mov	r2, r8
    1478:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    147a:	9b05      	ldr	r3, [sp, #20]
    147c:	9f04      	ldr	r7, [sp, #16]
    147e:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
    1480:	9f06      	ldr	r7, [sp, #24]
    1482:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1484:	4649      	mov	r1, r9
    1486:	430b      	orrs	r3, r1
		config->sample_rate |
    1488:	9f03      	ldr	r7, [sp, #12]
    148a:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    148c:	4652      	mov	r2, sl
    148e:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1490:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1492:	4659      	mov	r1, fp
    1494:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
    1496:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    1498:	2327      	movs	r3, #39	; 0x27
    149a:	5cf3      	ldrb	r3, [r6, r3]
    149c:	2b00      	cmp	r3, #0
    149e:	d101      	bne.n	14a4 <usart_init+0x1bc>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    14a0:	2304      	movs	r3, #4
    14a2:	431f      	orrs	r7, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    14a4:	7f31      	ldrb	r1, [r6, #28]
    14a6:	0249      	lsls	r1, r1, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    14a8:	7e73      	ldrb	r3, [r6, #25]
    14aa:	029b      	lsls	r3, r3, #10
    14ac:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    14ae:	7f73      	ldrb	r3, [r6, #29]
    14b0:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    14b2:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    14b4:	2324      	movs	r3, #36	; 0x24
    14b6:	5cf3      	ldrb	r3, [r6, r3]
    14b8:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    14ba:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    14bc:	2325      	movs	r3, #37	; 0x25
    14be:	5cf3      	ldrb	r3, [r6, r3]
    14c0:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    14c2:	4319      	orrs	r1, r3
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    14c4:	7af3      	ldrb	r3, [r6, #11]
    14c6:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    14c8:	8933      	ldrh	r3, [r6, #8]
    14ca:	2bff      	cmp	r3, #255	; 0xff
    14cc:	d004      	beq.n	14d8 <usart_init+0x1f0>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    14ce:	2280      	movs	r2, #128	; 0x80
    14d0:	0452      	lsls	r2, r2, #17
    14d2:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    14d4:	4319      	orrs	r1, r3
    14d6:	e005      	b.n	14e4 <usart_init+0x1fc>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    14d8:	7ef3      	ldrb	r3, [r6, #27]
    14da:	2b00      	cmp	r3, #0
    14dc:	d002      	beq.n	14e4 <usart_init+0x1fc>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    14de:	2380      	movs	r3, #128	; 0x80
    14e0:	04db      	lsls	r3, r3, #19
    14e2:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    14e4:	232c      	movs	r3, #44	; 0x2c
    14e6:	5cf3      	ldrb	r3, [r6, r3]
    14e8:	2b00      	cmp	r3, #0
    14ea:	d103      	bne.n	14f4 <usart_init+0x20c>
    14ec:	4b36      	ldr	r3, [pc, #216]	; (15c8 <usart_init+0x2e0>)
    14ee:	789b      	ldrb	r3, [r3, #2]
    14f0:	079a      	lsls	r2, r3, #30
    14f2:	d501      	bpl.n	14f8 <usart_init+0x210>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    14f4:	2380      	movs	r3, #128	; 0x80
    14f6:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    14f8:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    14fa:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    14fc:	2b00      	cmp	r3, #0
    14fe:	d1fc      	bne.n	14fa <usart_init+0x212>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    1500:	4643      	mov	r3, r8
    1502:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1504:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1506:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1508:	2b00      	cmp	r3, #0
    150a:	d1fc      	bne.n	1506 <usart_init+0x21e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    150c:	4641      	mov	r1, r8
    150e:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1510:	ab10      	add	r3, sp, #64	; 0x40
    1512:	2280      	movs	r2, #128	; 0x80
    1514:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1516:	2200      	movs	r2, #0
    1518:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    151a:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    151c:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    151e:	6b32      	ldr	r2, [r6, #48]	; 0x30
    1520:	920c      	str	r2, [sp, #48]	; 0x30
    1522:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1524:	930d      	str	r3, [sp, #52]	; 0x34
    1526:	6bb7      	ldr	r7, [r6, #56]	; 0x38
    1528:	970e      	str	r7, [sp, #56]	; 0x38
    152a:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
    152c:	960f      	str	r6, [sp, #60]	; 0x3c
    152e:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1530:	ae10      	add	r6, sp, #64	; 0x40
    1532:	b2f9      	uxtb	r1, r7
    1534:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1536:	aa0c      	add	r2, sp, #48	; 0x30
    1538:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    153a:	2800      	cmp	r0, #0
    153c:	d102      	bne.n	1544 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    153e:	1c20      	adds	r0, r4, #0
    1540:	4a22      	ldr	r2, [pc, #136]	; (15cc <usart_init+0x2e4>)
    1542:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1544:	1c43      	adds	r3, r0, #1
    1546:	d005      	beq.n	1554 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1548:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    154a:	0c00      	lsrs	r0, r0, #16
    154c:	b2c0      	uxtb	r0, r0
    154e:	1c31      	adds	r1, r6, #0
    1550:	4a1f      	ldr	r2, [pc, #124]	; (15d0 <usart_init+0x2e8>)
    1552:	4790      	blx	r2
    1554:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1556:	2f04      	cmp	r7, #4
    1558:	d1eb      	bne.n	1532 <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    155a:	2300      	movs	r3, #0
    155c:	60eb      	str	r3, [r5, #12]
    155e:	612b      	str	r3, [r5, #16]
    1560:	616b      	str	r3, [r5, #20]
    1562:	61ab      	str	r3, [r5, #24]
    1564:	61eb      	str	r3, [r5, #28]
    1566:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    1568:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    156a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    156c:	2200      	movs	r2, #0
    156e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1570:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1572:	2330      	movs	r3, #48	; 0x30
    1574:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1576:	2331      	movs	r3, #49	; 0x31
    1578:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    157a:	2332      	movs	r3, #50	; 0x32
    157c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    157e:	2333      	movs	r3, #51	; 0x33
    1580:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1582:	6828      	ldr	r0, [r5, #0]
    1584:	4b08      	ldr	r3, [pc, #32]	; (15a8 <usart_init+0x2c0>)
    1586:	4798      	blx	r3
    1588:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    158a:	4912      	ldr	r1, [pc, #72]	; (15d4 <usart_init+0x2ec>)
    158c:	4b12      	ldr	r3, [pc, #72]	; (15d8 <usart_init+0x2f0>)
    158e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1590:	00a4      	lsls	r4, r4, #2
    1592:	4b12      	ldr	r3, [pc, #72]	; (15dc <usart_init+0x2f4>)
    1594:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    1596:	2000      	movs	r0, #0
}
    1598:	b013      	add	sp, #76	; 0x4c
    159a:	bc3c      	pop	{r2, r3, r4, r5}
    159c:	4690      	mov	r8, r2
    159e:	4699      	mov	r9, r3
    15a0:	46a2      	mov	sl, r4
    15a2:	46ab      	mov	fp, r5
    15a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15a6:	46c0      	nop			; (mov r8, r8)
    15a8:	00000a69 	.word	0x00000a69
    15ac:	40000400 	.word	0x40000400
    15b0:	00001c61 	.word	0x00001c61
    15b4:	00001bd5 	.word	0x00001bd5
    15b8:	00000911 	.word	0x00000911
    15bc:	00001c7d 	.word	0x00001c7d
    15c0:	00000739 	.word	0x00000739
    15c4:	00000761 	.word	0x00000761
    15c8:	41002000 	.word	0x41002000
    15cc:	00000961 	.word	0x00000961
    15d0:	00001d3d 	.word	0x00001d3d
    15d4:	00001685 	.word	0x00001685
    15d8:	000011c9 	.word	0x000011c9
    15dc:	20000114 	.word	0x20000114

000015e0 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    15e0:	b510      	push	{r4, lr}
    15e2:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    15e4:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    15e6:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    15e8:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    15ea:	2c00      	cmp	r4, #0
    15ec:	d00d      	beq.n	160a <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    15ee:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    15f0:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    15f2:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    15f4:	2a00      	cmp	r2, #0
    15f6:	d108      	bne.n	160a <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    15f8:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    15fa:	2a00      	cmp	r2, #0
    15fc:	d1fc      	bne.n	15f8 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    15fe:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1600:	2102      	movs	r1, #2
    1602:	7e1a      	ldrb	r2, [r3, #24]
    1604:	420a      	tst	r2, r1
    1606:	d0fc      	beq.n	1602 <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    1608:	2000      	movs	r0, #0
}
    160a:	bd10      	pop	{r4, pc}

0000160c <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    160c:	b510      	push	{r4, lr}
    160e:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1610:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1612:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1614:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1616:	2a00      	cmp	r2, #0
    1618:	d033      	beq.n	1682 <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    161a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    161c:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    161e:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1620:	2b00      	cmp	r3, #0
    1622:	d12e      	bne.n	1682 <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1624:	7e23      	ldrb	r3, [r4, #24]
    1626:	075a      	lsls	r2, r3, #29
    1628:	d52b      	bpl.n	1682 <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    162a:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    162c:	2b00      	cmp	r3, #0
    162e:	d1fc      	bne.n	162a <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1630:	8b63      	ldrh	r3, [r4, #26]
    1632:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    1634:	069a      	lsls	r2, r3, #26
    1636:	d021      	beq.n	167c <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1638:	079a      	lsls	r2, r3, #30
    163a:	d503      	bpl.n	1644 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    163c:	2302      	movs	r3, #2
    163e:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    1640:	201a      	movs	r0, #26
    1642:	e01e      	b.n	1682 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1644:	075a      	lsls	r2, r3, #29
    1646:	d503      	bpl.n	1650 <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1648:	2304      	movs	r3, #4
    164a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    164c:	201e      	movs	r0, #30
    164e:	e018      	b.n	1682 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1650:	07da      	lsls	r2, r3, #31
    1652:	d503      	bpl.n	165c <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1654:	2301      	movs	r3, #1
    1656:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    1658:	2013      	movs	r0, #19
    165a:	e012      	b.n	1682 <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    165c:	06da      	lsls	r2, r3, #27
    165e:	d505      	bpl.n	166c <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    1660:	8b62      	ldrh	r2, [r4, #26]
    1662:	2310      	movs	r3, #16
    1664:	4313      	orrs	r3, r2
    1666:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    1668:	2042      	movs	r0, #66	; 0x42
    166a:	e00a      	b.n	1682 <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    166c:	069a      	lsls	r2, r3, #26
    166e:	d505      	bpl.n	167c <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    1670:	8b62      	ldrh	r2, [r4, #26]
    1672:	2320      	movs	r3, #32
    1674:	4313      	orrs	r3, r2
    1676:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    1678:	2041      	movs	r0, #65	; 0x41
    167a:	e002      	b.n	1682 <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    167c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    167e:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    1680:	2000      	movs	r0, #0
}
    1682:	bd10      	pop	{r4, pc}

00001684 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1686:	0080      	lsls	r0, r0, #2
    1688:	4b64      	ldr	r3, [pc, #400]	; (181c <_usart_interrupt_handler+0x198>)
    168a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    168c:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    168e:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1690:	2b00      	cmp	r3, #0
    1692:	d1fc      	bne.n	168e <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1694:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1696:	7da6      	ldrb	r6, [r4, #22]
    1698:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    169a:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    169c:	5ceb      	ldrb	r3, [r5, r3]
    169e:	2230      	movs	r2, #48	; 0x30
    16a0:	5caf      	ldrb	r7, [r5, r2]
    16a2:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    16a4:	07f1      	lsls	r1, r6, #31
    16a6:	d520      	bpl.n	16ea <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    16a8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    16aa:	b29b      	uxth	r3, r3
    16ac:	2b00      	cmp	r3, #0
    16ae:	d01a      	beq.n	16e6 <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    16b0:	6aab      	ldr	r3, [r5, #40]	; 0x28
    16b2:	781a      	ldrb	r2, [r3, #0]
    16b4:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    16b6:	1c59      	adds	r1, r3, #1
    16b8:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    16ba:	7969      	ldrb	r1, [r5, #5]
    16bc:	2901      	cmp	r1, #1
    16be:	d104      	bne.n	16ca <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    16c0:	7859      	ldrb	r1, [r3, #1]
    16c2:	0209      	lsls	r1, r1, #8
    16c4:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    16c6:	3302      	adds	r3, #2
    16c8:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    16ca:	05d3      	lsls	r3, r2, #23
    16cc:	0ddb      	lsrs	r3, r3, #23
    16ce:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    16d0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    16d2:	3b01      	subs	r3, #1
    16d4:	b29b      	uxth	r3, r3
    16d6:	85eb      	strh	r3, [r5, #46]	; 0x2e
    16d8:	2b00      	cmp	r3, #0
    16da:	d106      	bne.n	16ea <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    16dc:	2301      	movs	r3, #1
    16de:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    16e0:	2302      	movs	r3, #2
    16e2:	75a3      	strb	r3, [r4, #22]
    16e4:	e001      	b.n	16ea <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    16e6:	2301      	movs	r3, #1
    16e8:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    16ea:	07b2      	lsls	r2, r6, #30
    16ec:	d509      	bpl.n	1702 <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    16ee:	2302      	movs	r3, #2
    16f0:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    16f2:	2200      	movs	r2, #0
    16f4:	2333      	movs	r3, #51	; 0x33
    16f6:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    16f8:	07fb      	lsls	r3, r7, #31
    16fa:	d502      	bpl.n	1702 <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    16fc:	1c28      	adds	r0, r5, #0
    16fe:	68e9      	ldr	r1, [r5, #12]
    1700:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1702:	0772      	lsls	r2, r6, #29
    1704:	d56a      	bpl.n	17dc <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    1706:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1708:	b29b      	uxth	r3, r3
    170a:	2b00      	cmp	r3, #0
    170c:	d064      	beq.n	17d8 <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    170e:	8b63      	ldrh	r3, [r4, #26]
    1710:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1712:	0719      	lsls	r1, r3, #28
    1714:	d402      	bmi.n	171c <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1716:	223f      	movs	r2, #63	; 0x3f
    1718:	4013      	ands	r3, r2
    171a:	e001      	b.n	1720 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    171c:	2237      	movs	r2, #55	; 0x37
    171e:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1720:	2b00      	cmp	r3, #0
    1722:	d037      	beq.n	1794 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1724:	079a      	lsls	r2, r3, #30
    1726:	d507      	bpl.n	1738 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1728:	221a      	movs	r2, #26
    172a:	2332      	movs	r3, #50	; 0x32
    172c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    172e:	8b62      	ldrh	r2, [r4, #26]
    1730:	2302      	movs	r3, #2
    1732:	4313      	orrs	r3, r2
    1734:	8363      	strh	r3, [r4, #26]
    1736:	e027      	b.n	1788 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1738:	0759      	lsls	r1, r3, #29
    173a:	d507      	bpl.n	174c <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    173c:	221e      	movs	r2, #30
    173e:	2332      	movs	r3, #50	; 0x32
    1740:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    1742:	8b62      	ldrh	r2, [r4, #26]
    1744:	2304      	movs	r3, #4
    1746:	4313      	orrs	r3, r2
    1748:	8363      	strh	r3, [r4, #26]
    174a:	e01d      	b.n	1788 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    174c:	07da      	lsls	r2, r3, #31
    174e:	d507      	bpl.n	1760 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1750:	2213      	movs	r2, #19
    1752:	2332      	movs	r3, #50	; 0x32
    1754:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    1756:	8b62      	ldrh	r2, [r4, #26]
    1758:	2301      	movs	r3, #1
    175a:	4313      	orrs	r3, r2
    175c:	8363      	strh	r3, [r4, #26]
    175e:	e013      	b.n	1788 <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1760:	06d9      	lsls	r1, r3, #27
    1762:	d507      	bpl.n	1774 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    1764:	2242      	movs	r2, #66	; 0x42
    1766:	2332      	movs	r3, #50	; 0x32
    1768:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    176a:	8b62      	ldrh	r2, [r4, #26]
    176c:	2310      	movs	r3, #16
    176e:	4313      	orrs	r3, r2
    1770:	8363      	strh	r3, [r4, #26]
    1772:	e009      	b.n	1788 <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1774:	2220      	movs	r2, #32
    1776:	421a      	tst	r2, r3
    1778:	d006      	beq.n	1788 <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    177a:	2241      	movs	r2, #65	; 0x41
    177c:	2332      	movs	r3, #50	; 0x32
    177e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    1780:	8b62      	ldrh	r2, [r4, #26]
    1782:	2320      	movs	r3, #32
    1784:	4313      	orrs	r3, r2
    1786:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1788:	077a      	lsls	r2, r7, #29
    178a:	d527      	bpl.n	17dc <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    178c:	1c28      	adds	r0, r5, #0
    178e:	696b      	ldr	r3, [r5, #20]
    1790:	4798      	blx	r3
    1792:	e023      	b.n	17dc <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1794:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    1796:	05d2      	lsls	r2, r2, #23
    1798:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    179a:	b2d3      	uxtb	r3, r2
    179c:	6a69      	ldr	r1, [r5, #36]	; 0x24
    179e:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    17a0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    17a2:	1c59      	adds	r1, r3, #1
    17a4:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    17a6:	7969      	ldrb	r1, [r5, #5]
    17a8:	2901      	cmp	r1, #1
    17aa:	d104      	bne.n	17b6 <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    17ac:	0a12      	lsrs	r2, r2, #8
    17ae:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    17b0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    17b2:	3301      	adds	r3, #1
    17b4:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    17b6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    17b8:	3b01      	subs	r3, #1
    17ba:	b29b      	uxth	r3, r3
    17bc:	85ab      	strh	r3, [r5, #44]	; 0x2c
    17be:	2b00      	cmp	r3, #0
    17c0:	d10c      	bne.n	17dc <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    17c2:	2304      	movs	r3, #4
    17c4:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    17c6:	2200      	movs	r2, #0
    17c8:	2332      	movs	r3, #50	; 0x32
    17ca:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    17cc:	07ba      	lsls	r2, r7, #30
    17ce:	d505      	bpl.n	17dc <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    17d0:	1c28      	adds	r0, r5, #0
    17d2:	692b      	ldr	r3, [r5, #16]
    17d4:	4798      	blx	r3
    17d6:	e001      	b.n	17dc <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    17d8:	2304      	movs	r3, #4
    17da:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    17dc:	06f1      	lsls	r1, r6, #27
    17de:	d507      	bpl.n	17f0 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    17e0:	2310      	movs	r3, #16
    17e2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    17e4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    17e6:	06fa      	lsls	r2, r7, #27
    17e8:	d502      	bpl.n	17f0 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    17ea:	1c28      	adds	r0, r5, #0
    17ec:	69eb      	ldr	r3, [r5, #28]
    17ee:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    17f0:	06b1      	lsls	r1, r6, #26
    17f2:	d507      	bpl.n	1804 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    17f4:	2320      	movs	r3, #32
    17f6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    17f8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    17fa:	073a      	lsls	r2, r7, #28
    17fc:	d502      	bpl.n	1804 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    17fe:	1c28      	adds	r0, r5, #0
    1800:	69ab      	ldr	r3, [r5, #24]
    1802:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1804:	0731      	lsls	r1, r6, #28
    1806:	d507      	bpl.n	1818 <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1808:	2308      	movs	r3, #8
    180a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    180c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    180e:	06ba      	lsls	r2, r7, #26
    1810:	d502      	bpl.n	1818 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1812:	6a2b      	ldr	r3, [r5, #32]
    1814:	1c28      	adds	r0, r5, #0
    1816:	4798      	blx	r3
		}
	}
#endif
}
    1818:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    181a:	46c0      	nop			; (mov r8, r8)
    181c:	20000114 	.word	0x20000114

00001820 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1820:	b508      	push	{r3, lr}
	switch (clock_source) {
    1822:	2808      	cmp	r0, #8
    1824:	d834      	bhi.n	1890 <system_clock_source_get_hz+0x70>
    1826:	0080      	lsls	r0, r0, #2
    1828:	4b1b      	ldr	r3, [pc, #108]	; (1898 <system_clock_source_get_hz+0x78>)
    182a:	581b      	ldr	r3, [r3, r0]
    182c:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    182e:	2080      	movs	r0, #128	; 0x80
    1830:	0200      	lsls	r0, r0, #8
    1832:	e030      	b.n	1896 <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    1834:	4b19      	ldr	r3, [pc, #100]	; (189c <system_clock_source_get_hz+0x7c>)
    1836:	6918      	ldr	r0, [r3, #16]
    1838:	e02d      	b.n	1896 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    183a:	4b19      	ldr	r3, [pc, #100]	; (18a0 <system_clock_source_get_hz+0x80>)
    183c:	6a18      	ldr	r0, [r3, #32]
    183e:	0580      	lsls	r0, r0, #22
    1840:	0f80      	lsrs	r0, r0, #30
    1842:	4b18      	ldr	r3, [pc, #96]	; (18a4 <system_clock_source_get_hz+0x84>)
    1844:	40c3      	lsrs	r3, r0
    1846:	1c18      	adds	r0, r3, #0
    1848:	e025      	b.n	1896 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    184a:	4b14      	ldr	r3, [pc, #80]	; (189c <system_clock_source_get_hz+0x7c>)
    184c:	6958      	ldr	r0, [r3, #20]
    184e:	e022      	b.n	1896 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1850:	4b12      	ldr	r3, [pc, #72]	; (189c <system_clock_source_get_hz+0x7c>)
    1852:	681b      	ldr	r3, [r3, #0]
    1854:	2002      	movs	r0, #2
    1856:	4018      	ands	r0, r3
    1858:	d01d      	beq.n	1896 <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    185a:	4911      	ldr	r1, [pc, #68]	; (18a0 <system_clock_source_get_hz+0x80>)
    185c:	2210      	movs	r2, #16
    185e:	68cb      	ldr	r3, [r1, #12]
    1860:	421a      	tst	r2, r3
    1862:	d0fc      	beq.n	185e <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1864:	4b0d      	ldr	r3, [pc, #52]	; (189c <system_clock_source_get_hz+0x7c>)
    1866:	681b      	ldr	r3, [r3, #0]
    1868:	075a      	lsls	r2, r3, #29
    186a:	d513      	bpl.n	1894 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    186c:	2000      	movs	r0, #0
    186e:	4b0e      	ldr	r3, [pc, #56]	; (18a8 <system_clock_source_get_hz+0x88>)
    1870:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1872:	4b0a      	ldr	r3, [pc, #40]	; (189c <system_clock_source_get_hz+0x7c>)
    1874:	689b      	ldr	r3, [r3, #8]
    1876:	041b      	lsls	r3, r3, #16
    1878:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    187a:	4358      	muls	r0, r3
    187c:	e00b      	b.n	1896 <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    187e:	2350      	movs	r3, #80	; 0x50
    1880:	4a07      	ldr	r2, [pc, #28]	; (18a0 <system_clock_source_get_hz+0x80>)
    1882:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1884:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1886:	075a      	lsls	r2, r3, #29
    1888:	d505      	bpl.n	1896 <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    188a:	4b04      	ldr	r3, [pc, #16]	; (189c <system_clock_source_get_hz+0x7c>)
    188c:	68d8      	ldr	r0, [r3, #12]
    188e:	e002      	b.n	1896 <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    1890:	2000      	movs	r0, #0
    1892:	e000      	b.n	1896 <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    1894:	4805      	ldr	r0, [pc, #20]	; (18ac <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    1896:	bd08      	pop	{r3, pc}
    1898:	00006ef0 	.word	0x00006ef0
    189c:	200000e4 	.word	0x200000e4
    18a0:	40000800 	.word	0x40000800
    18a4:	007a1200 	.word	0x007a1200
    18a8:	00001c7d 	.word	0x00001c7d
    18ac:	02dc6c00 	.word	0x02dc6c00

000018b0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    18b0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    18b2:	4b0c      	ldr	r3, [pc, #48]	; (18e4 <system_clock_source_osc8m_set_config+0x34>)
    18b4:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    18b6:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    18b8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    18ba:	7840      	ldrb	r0, [r0, #1]
    18bc:	2201      	movs	r2, #1
    18be:	4010      	ands	r0, r2
    18c0:	0180      	lsls	r0, r0, #6
    18c2:	2640      	movs	r6, #64	; 0x40
    18c4:	43b4      	bics	r4, r6
    18c6:	4304      	orrs	r4, r0
    18c8:	402a      	ands	r2, r5
    18ca:	01d0      	lsls	r0, r2, #7
    18cc:	2280      	movs	r2, #128	; 0x80
    18ce:	4394      	bics	r4, r2
    18d0:	1c22      	adds	r2, r4, #0
    18d2:	4302      	orrs	r2, r0
    18d4:	2003      	movs	r0, #3
    18d6:	4001      	ands	r1, r0
    18d8:	0209      	lsls	r1, r1, #8
    18da:	4803      	ldr	r0, [pc, #12]	; (18e8 <system_clock_source_osc8m_set_config+0x38>)
    18dc:	4002      	ands	r2, r0
    18de:	430a      	orrs	r2, r1
    18e0:	621a      	str	r2, [r3, #32]
}
    18e2:	bd70      	pop	{r4, r5, r6, pc}
    18e4:	40000800 	.word	0x40000800
    18e8:	fffffcff 	.word	0xfffffcff

000018ec <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    18ec:	2808      	cmp	r0, #8
    18ee:	d849      	bhi.n	1984 <system_clock_source_enable+0x98>
    18f0:	0080      	lsls	r0, r0, #2
    18f2:	4b25      	ldr	r3, [pc, #148]	; (1988 <system_clock_source_enable+0x9c>)
    18f4:	581b      	ldr	r3, [r3, r0]
    18f6:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    18f8:	2000      	movs	r0, #0
    18fa:	e044      	b.n	1986 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    18fc:	4b23      	ldr	r3, [pc, #140]	; (198c <system_clock_source_enable+0xa0>)
    18fe:	6a19      	ldr	r1, [r3, #32]
    1900:	2202      	movs	r2, #2
    1902:	430a      	orrs	r2, r1
    1904:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    1906:	2000      	movs	r0, #0
    1908:	e03d      	b.n	1986 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    190a:	4b20      	ldr	r3, [pc, #128]	; (198c <system_clock_source_enable+0xa0>)
    190c:	6999      	ldr	r1, [r3, #24]
    190e:	2202      	movs	r2, #2
    1910:	430a      	orrs	r2, r1
    1912:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1914:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    1916:	e036      	b.n	1986 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1918:	4b1c      	ldr	r3, [pc, #112]	; (198c <system_clock_source_enable+0xa0>)
    191a:	8a19      	ldrh	r1, [r3, #16]
    191c:	2202      	movs	r2, #2
    191e:	430a      	orrs	r2, r1
    1920:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1922:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    1924:	e02f      	b.n	1986 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1926:	4b19      	ldr	r3, [pc, #100]	; (198c <system_clock_source_enable+0xa0>)
    1928:	8a99      	ldrh	r1, [r3, #20]
    192a:	2202      	movs	r2, #2
    192c:	430a      	orrs	r2, r1
    192e:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1930:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    1932:	e028      	b.n	1986 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1934:	4a16      	ldr	r2, [pc, #88]	; (1990 <system_clock_source_enable+0xa4>)
    1936:	6811      	ldr	r1, [r2, #0]
    1938:	2302      	movs	r3, #2
    193a:	4319      	orrs	r1, r3
    193c:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    193e:	4a13      	ldr	r2, [pc, #76]	; (198c <system_clock_source_enable+0xa0>)
    1940:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1942:	1c11      	adds	r1, r2, #0
    1944:	2210      	movs	r2, #16
    1946:	68cb      	ldr	r3, [r1, #12]
    1948:	421a      	tst	r2, r3
    194a:	d0fc      	beq.n	1946 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    194c:	4a10      	ldr	r2, [pc, #64]	; (1990 <system_clock_source_enable+0xa4>)
    194e:	6891      	ldr	r1, [r2, #8]
    1950:	4b0e      	ldr	r3, [pc, #56]	; (198c <system_clock_source_enable+0xa0>)
    1952:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1954:	6852      	ldr	r2, [r2, #4]
    1956:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    1958:	2200      	movs	r2, #0
    195a:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    195c:	1c19      	adds	r1, r3, #0
    195e:	2210      	movs	r2, #16
    1960:	68cb      	ldr	r3, [r1, #12]
    1962:	421a      	tst	r2, r3
    1964:	d0fc      	beq.n	1960 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1966:	4b0a      	ldr	r3, [pc, #40]	; (1990 <system_clock_source_enable+0xa4>)
    1968:	681a      	ldr	r2, [r3, #0]
    196a:	b292      	uxth	r2, r2
    196c:	4b07      	ldr	r3, [pc, #28]	; (198c <system_clock_source_enable+0xa0>)
    196e:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1970:	2000      	movs	r0, #0
    1972:	e008      	b.n	1986 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1974:	4a05      	ldr	r2, [pc, #20]	; (198c <system_clock_source_enable+0xa0>)
    1976:	2344      	movs	r3, #68	; 0x44
    1978:	5cd0      	ldrb	r0, [r2, r3]
    197a:	2102      	movs	r1, #2
    197c:	4301      	orrs	r1, r0
    197e:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1980:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    1982:	e000      	b.n	1986 <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1984:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    1986:	4770      	bx	lr
    1988:	00006f14 	.word	0x00006f14
    198c:	40000800 	.word	0x40000800
    1990:	200000e4 	.word	0x200000e4

00001994 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1994:	b530      	push	{r4, r5, lr}
    1996:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1998:	22c2      	movs	r2, #194	; 0xc2
    199a:	00d2      	lsls	r2, r2, #3
    199c:	4b1a      	ldr	r3, [pc, #104]	; (1a08 <system_clock_init+0x74>)
    199e:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    19a0:	4b1a      	ldr	r3, [pc, #104]	; (1a0c <system_clock_init+0x78>)
    19a2:	685a      	ldr	r2, [r3, #4]
    19a4:	211e      	movs	r1, #30
    19a6:	438a      	bics	r2, r1
    19a8:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    19aa:	2301      	movs	r3, #1
    19ac:	466a      	mov	r2, sp
    19ae:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    19b0:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    19b2:	4d17      	ldr	r5, [pc, #92]	; (1a10 <system_clock_init+0x7c>)
    19b4:	b2e0      	uxtb	r0, r4
    19b6:	4669      	mov	r1, sp
    19b8:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    19ba:	3401      	adds	r4, #1
    19bc:	2c25      	cmp	r4, #37	; 0x25
    19be:	d1f9      	bne.n	19b4 <system_clock_init+0x20>
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    19c0:	a803      	add	r0, sp, #12
    19c2:	2400      	movs	r4, #0
    19c4:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    19c6:	2501      	movs	r5, #1
    19c8:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    19ca:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    19cc:	4b11      	ldr	r3, [pc, #68]	; (1a14 <system_clock_init+0x80>)
    19ce:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    19d0:	2006      	movs	r0, #6
    19d2:	4b11      	ldr	r3, [pc, #68]	; (1a18 <system_clock_init+0x84>)
    19d4:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    19d6:	4b11      	ldr	r3, [pc, #68]	; (1a1c <system_clock_init+0x88>)
    19d8:	4798      	blx	r3
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    19da:	4b11      	ldr	r3, [pc, #68]	; (1a20 <system_clock_init+0x8c>)
    19dc:	721c      	strb	r4, [r3, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    19de:	725c      	strb	r4, [r3, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    19e0:	729c      	strb	r4, [r3, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    19e2:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    19e4:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    19e6:	466b      	mov	r3, sp
    19e8:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    19ea:	2306      	movs	r3, #6
    19ec:	466a      	mov	r2, sp
    19ee:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    19f0:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    19f2:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    19f4:	2000      	movs	r0, #0
    19f6:	4669      	mov	r1, sp
    19f8:	4b0a      	ldr	r3, [pc, #40]	; (1a24 <system_clock_init+0x90>)
    19fa:	4798      	blx	r3
    19fc:	2000      	movs	r0, #0
    19fe:	4b0a      	ldr	r3, [pc, #40]	; (1a28 <system_clock_init+0x94>)
    1a00:	4798      	blx	r3
#endif
}
    1a02:	b005      	add	sp, #20
    1a04:	bd30      	pop	{r4, r5, pc}
    1a06:	46c0      	nop			; (mov r8, r8)
    1a08:	40000800 	.word	0x40000800
    1a0c:	41004000 	.word	0x41004000
    1a10:	00001c61 	.word	0x00001c61
    1a14:	000018b1 	.word	0x000018b1
    1a18:	000018ed 	.word	0x000018ed
    1a1c:	00001a2d 	.word	0x00001a2d
    1a20:	40000400 	.word	0x40000400
    1a24:	00001a51 	.word	0x00001a51
    1a28:	00001b05 	.word	0x00001b05

00001a2c <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1a2c:	4b06      	ldr	r3, [pc, #24]	; (1a48 <system_gclk_init+0x1c>)
    1a2e:	6999      	ldr	r1, [r3, #24]
    1a30:	2208      	movs	r2, #8
    1a32:	430a      	orrs	r2, r1
    1a34:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1a36:	2201      	movs	r2, #1
    1a38:	4b04      	ldr	r3, [pc, #16]	; (1a4c <system_gclk_init+0x20>)
    1a3a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1a3c:	1c19      	adds	r1, r3, #0
    1a3e:	780b      	ldrb	r3, [r1, #0]
    1a40:	4213      	tst	r3, r2
    1a42:	d1fc      	bne.n	1a3e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1a44:	4770      	bx	lr
    1a46:	46c0      	nop			; (mov r8, r8)
    1a48:	40000400 	.word	0x40000400
    1a4c:	40000c00 	.word	0x40000c00

00001a50 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1a52:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1a54:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1a56:	780d      	ldrb	r5, [r1, #0]
    1a58:	022d      	lsls	r5, r5, #8
    1a5a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1a5c:	784b      	ldrb	r3, [r1, #1]
    1a5e:	2b00      	cmp	r3, #0
    1a60:	d002      	beq.n	1a68 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1a62:	2380      	movs	r3, #128	; 0x80
    1a64:	02db      	lsls	r3, r3, #11
    1a66:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1a68:	7a4b      	ldrb	r3, [r1, #9]
    1a6a:	2b00      	cmp	r3, #0
    1a6c:	d002      	beq.n	1a74 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1a6e:	2380      	movs	r3, #128	; 0x80
    1a70:	031b      	lsls	r3, r3, #12
    1a72:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1a74:	684c      	ldr	r4, [r1, #4]
    1a76:	2c01      	cmp	r4, #1
    1a78:	d917      	bls.n	1aaa <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1a7a:	1e63      	subs	r3, r4, #1
    1a7c:	421c      	tst	r4, r3
    1a7e:	d10f      	bne.n	1aa0 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1a80:	2c02      	cmp	r4, #2
    1a82:	d906      	bls.n	1a92 <system_gclk_gen_set_config+0x42>
    1a84:	2302      	movs	r3, #2
    1a86:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1a88:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    1a8a:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1a8c:	429c      	cmp	r4, r3
    1a8e:	d8fb      	bhi.n	1a88 <system_gclk_gen_set_config+0x38>
    1a90:	e000      	b.n	1a94 <system_gclk_gen_set_config+0x44>
    1a92:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1a94:	0217      	lsls	r7, r2, #8
    1a96:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1a98:	2380      	movs	r3, #128	; 0x80
    1a9a:	035b      	lsls	r3, r3, #13
    1a9c:	431d      	orrs	r5, r3
    1a9e:	e004      	b.n	1aaa <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1aa0:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    1aa2:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1aa4:	2380      	movs	r3, #128	; 0x80
    1aa6:	029b      	lsls	r3, r3, #10
    1aa8:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1aaa:	7a0b      	ldrb	r3, [r1, #8]
    1aac:	2b00      	cmp	r3, #0
    1aae:	d002      	beq.n	1ab6 <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1ab0:	2380      	movs	r3, #128	; 0x80
    1ab2:	039b      	lsls	r3, r3, #14
    1ab4:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1ab6:	4a0f      	ldr	r2, [pc, #60]	; (1af4 <system_gclk_gen_set_config+0xa4>)
    1ab8:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    1aba:	b25b      	sxtb	r3, r3
    1abc:	2b00      	cmp	r3, #0
    1abe:	dbfb      	blt.n	1ab8 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1ac0:	4b0d      	ldr	r3, [pc, #52]	; (1af8 <system_gclk_gen_set_config+0xa8>)
    1ac2:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1ac4:	4b0d      	ldr	r3, [pc, #52]	; (1afc <system_gclk_gen_set_config+0xac>)
    1ac6:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1ac8:	4a0a      	ldr	r2, [pc, #40]	; (1af4 <system_gclk_gen_set_config+0xa4>)
    1aca:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1acc:	b25b      	sxtb	r3, r3
    1ace:	2b00      	cmp	r3, #0
    1ad0:	dbfb      	blt.n	1aca <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1ad2:	4b08      	ldr	r3, [pc, #32]	; (1af4 <system_gclk_gen_set_config+0xa4>)
    1ad4:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1ad6:	1c1a      	adds	r2, r3, #0
    1ad8:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    1ada:	b25b      	sxtb	r3, r3
    1adc:	2b00      	cmp	r3, #0
    1ade:	dbfb      	blt.n	1ad8 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1ae0:	4b04      	ldr	r3, [pc, #16]	; (1af4 <system_gclk_gen_set_config+0xa4>)
    1ae2:	6859      	ldr	r1, [r3, #4]
    1ae4:	2280      	movs	r2, #128	; 0x80
    1ae6:	0252      	lsls	r2, r2, #9
    1ae8:	400a      	ands	r2, r1
    1aea:	4315      	orrs	r5, r2
    1aec:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1aee:	4b04      	ldr	r3, [pc, #16]	; (1b00 <system_gclk_gen_set_config+0xb0>)
    1af0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1af2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1af4:	40000c00 	.word	0x40000c00
    1af8:	00001279 	.word	0x00001279
    1afc:	40000c08 	.word	0x40000c08
    1b00:	000012b9 	.word	0x000012b9

00001b04 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1b04:	b510      	push	{r4, lr}
    1b06:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1b08:	4a0b      	ldr	r2, [pc, #44]	; (1b38 <system_gclk_gen_enable+0x34>)
    1b0a:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1b0c:	b25b      	sxtb	r3, r3
    1b0e:	2b00      	cmp	r3, #0
    1b10:	dbfb      	blt.n	1b0a <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1b12:	4b0a      	ldr	r3, [pc, #40]	; (1b3c <system_gclk_gen_enable+0x38>)
    1b14:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1b16:	4b0a      	ldr	r3, [pc, #40]	; (1b40 <system_gclk_gen_enable+0x3c>)
    1b18:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1b1a:	4a07      	ldr	r2, [pc, #28]	; (1b38 <system_gclk_gen_enable+0x34>)
    1b1c:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1b1e:	b25b      	sxtb	r3, r3
    1b20:	2b00      	cmp	r3, #0
    1b22:	dbfb      	blt.n	1b1c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1b24:	4b04      	ldr	r3, [pc, #16]	; (1b38 <system_gclk_gen_enable+0x34>)
    1b26:	6859      	ldr	r1, [r3, #4]
    1b28:	2280      	movs	r2, #128	; 0x80
    1b2a:	0252      	lsls	r2, r2, #9
    1b2c:	430a      	orrs	r2, r1
    1b2e:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1b30:	4b04      	ldr	r3, [pc, #16]	; (1b44 <system_gclk_gen_enable+0x40>)
    1b32:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1b34:	bd10      	pop	{r4, pc}
    1b36:	46c0      	nop			; (mov r8, r8)
    1b38:	40000c00 	.word	0x40000c00
    1b3c:	00001279 	.word	0x00001279
    1b40:	40000c04 	.word	0x40000c04
    1b44:	000012b9 	.word	0x000012b9

00001b48 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1b48:	b570      	push	{r4, r5, r6, lr}
    1b4a:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1b4c:	4a1a      	ldr	r2, [pc, #104]	; (1bb8 <system_gclk_gen_get_hz+0x70>)
    1b4e:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1b50:	b25b      	sxtb	r3, r3
    1b52:	2b00      	cmp	r3, #0
    1b54:	dbfb      	blt.n	1b4e <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1b56:	4b19      	ldr	r3, [pc, #100]	; (1bbc <system_gclk_gen_get_hz+0x74>)
    1b58:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1b5a:	4b19      	ldr	r3, [pc, #100]	; (1bc0 <system_gclk_gen_get_hz+0x78>)
    1b5c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1b5e:	4a16      	ldr	r2, [pc, #88]	; (1bb8 <system_gclk_gen_get_hz+0x70>)
    1b60:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1b62:	b25b      	sxtb	r3, r3
    1b64:	2b00      	cmp	r3, #0
    1b66:	dbfb      	blt.n	1b60 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1b68:	4e13      	ldr	r6, [pc, #76]	; (1bb8 <system_gclk_gen_get_hz+0x70>)
    1b6a:	6870      	ldr	r0, [r6, #4]
    1b6c:	04c0      	lsls	r0, r0, #19
    1b6e:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1b70:	4b14      	ldr	r3, [pc, #80]	; (1bc4 <system_gclk_gen_get_hz+0x7c>)
    1b72:	4798      	blx	r3
    1b74:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1b76:	4b12      	ldr	r3, [pc, #72]	; (1bc0 <system_gclk_gen_get_hz+0x78>)
    1b78:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1b7a:	6876      	ldr	r6, [r6, #4]
    1b7c:	02f6      	lsls	r6, r6, #11
    1b7e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1b80:	4b11      	ldr	r3, [pc, #68]	; (1bc8 <system_gclk_gen_get_hz+0x80>)
    1b82:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1b84:	4a0c      	ldr	r2, [pc, #48]	; (1bb8 <system_gclk_gen_get_hz+0x70>)
    1b86:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    1b88:	b25b      	sxtb	r3, r3
    1b8a:	2b00      	cmp	r3, #0
    1b8c:	dbfb      	blt.n	1b86 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1b8e:	4b0a      	ldr	r3, [pc, #40]	; (1bb8 <system_gclk_gen_get_hz+0x70>)
    1b90:	689c      	ldr	r4, [r3, #8]
    1b92:	0a24      	lsrs	r4, r4, #8
    1b94:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1b96:	4b0d      	ldr	r3, [pc, #52]	; (1bcc <system_gclk_gen_get_hz+0x84>)
    1b98:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1b9a:	2e00      	cmp	r6, #0
    1b9c:	d107      	bne.n	1bae <system_gclk_gen_get_hz+0x66>
    1b9e:	2c01      	cmp	r4, #1
    1ba0:	d907      	bls.n	1bb2 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1ba2:	1c28      	adds	r0, r5, #0
    1ba4:	1c21      	adds	r1, r4, #0
    1ba6:	4b0a      	ldr	r3, [pc, #40]	; (1bd0 <system_gclk_gen_get_hz+0x88>)
    1ba8:	4798      	blx	r3
    1baa:	1c05      	adds	r5, r0, #0
    1bac:	e001      	b.n	1bb2 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1bae:	3401      	adds	r4, #1
    1bb0:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1bb2:	1c28      	adds	r0, r5, #0
    1bb4:	bd70      	pop	{r4, r5, r6, pc}
    1bb6:	46c0      	nop			; (mov r8, r8)
    1bb8:	40000c00 	.word	0x40000c00
    1bbc:	00001279 	.word	0x00001279
    1bc0:	40000c04 	.word	0x40000c04
    1bc4:	00001821 	.word	0x00001821
    1bc8:	40000c08 	.word	0x40000c08
    1bcc:	000012b9 	.word	0x000012b9
    1bd0:	00004be1 	.word	0x00004be1

00001bd4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1bd4:	b510      	push	{r4, lr}
    1bd6:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1bd8:	4b06      	ldr	r3, [pc, #24]	; (1bf4 <system_gclk_chan_enable+0x20>)
    1bda:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1bdc:	4b06      	ldr	r3, [pc, #24]	; (1bf8 <system_gclk_chan_enable+0x24>)
    1bde:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1be0:	4b06      	ldr	r3, [pc, #24]	; (1bfc <system_gclk_chan_enable+0x28>)
    1be2:	8859      	ldrh	r1, [r3, #2]
    1be4:	2280      	movs	r2, #128	; 0x80
    1be6:	01d2      	lsls	r2, r2, #7
    1be8:	430a      	orrs	r2, r1
    1bea:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1bec:	4b04      	ldr	r3, [pc, #16]	; (1c00 <system_gclk_chan_enable+0x2c>)
    1bee:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1bf0:	bd10      	pop	{r4, pc}
    1bf2:	46c0      	nop			; (mov r8, r8)
    1bf4:	00001279 	.word	0x00001279
    1bf8:	40000c02 	.word	0x40000c02
    1bfc:	40000c00 	.word	0x40000c00
    1c00:	000012b9 	.word	0x000012b9

00001c04 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1c04:	b510      	push	{r4, lr}
    1c06:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1c08:	4b0f      	ldr	r3, [pc, #60]	; (1c48 <system_gclk_chan_disable+0x44>)
    1c0a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1c0c:	4b0f      	ldr	r3, [pc, #60]	; (1c4c <system_gclk_chan_disable+0x48>)
    1c0e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1c10:	4b0f      	ldr	r3, [pc, #60]	; (1c50 <system_gclk_chan_disable+0x4c>)
    1c12:	8858      	ldrh	r0, [r3, #2]
    1c14:	0500      	lsls	r0, r0, #20
    1c16:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1c18:	8859      	ldrh	r1, [r3, #2]
    1c1a:	4a0e      	ldr	r2, [pc, #56]	; (1c54 <system_gclk_chan_disable+0x50>)
    1c1c:	400a      	ands	r2, r1
    1c1e:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1c20:	8859      	ldrh	r1, [r3, #2]
    1c22:	4a0d      	ldr	r2, [pc, #52]	; (1c58 <system_gclk_chan_disable+0x54>)
    1c24:	400a      	ands	r2, r1
    1c26:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1c28:	1c19      	adds	r1, r3, #0
    1c2a:	2280      	movs	r2, #128	; 0x80
    1c2c:	01d2      	lsls	r2, r2, #7
    1c2e:	884b      	ldrh	r3, [r1, #2]
    1c30:	4213      	tst	r3, r2
    1c32:	d1fc      	bne.n	1c2e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1c34:	4b06      	ldr	r3, [pc, #24]	; (1c50 <system_gclk_chan_disable+0x4c>)
    1c36:	0201      	lsls	r1, r0, #8
    1c38:	8858      	ldrh	r0, [r3, #2]
    1c3a:	4a06      	ldr	r2, [pc, #24]	; (1c54 <system_gclk_chan_disable+0x50>)
    1c3c:	4002      	ands	r2, r0
    1c3e:	430a      	orrs	r2, r1
    1c40:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1c42:	4b06      	ldr	r3, [pc, #24]	; (1c5c <system_gclk_chan_disable+0x58>)
    1c44:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1c46:	bd10      	pop	{r4, pc}
    1c48:	00001279 	.word	0x00001279
    1c4c:	40000c02 	.word	0x40000c02
    1c50:	40000c00 	.word	0x40000c00
    1c54:	fffff0ff 	.word	0xfffff0ff
    1c58:	ffffbfff 	.word	0xffffbfff
    1c5c:	000012b9 	.word	0x000012b9

00001c60 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1c60:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1c62:	780c      	ldrb	r4, [r1, #0]
    1c64:	0224      	lsls	r4, r4, #8
    1c66:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1c68:	4b02      	ldr	r3, [pc, #8]	; (1c74 <system_gclk_chan_set_config+0x14>)
    1c6a:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1c6c:	b2a4      	uxth	r4, r4
    1c6e:	4b02      	ldr	r3, [pc, #8]	; (1c78 <system_gclk_chan_set_config+0x18>)
    1c70:	805c      	strh	r4, [r3, #2]
}
    1c72:	bd10      	pop	{r4, pc}
    1c74:	00001c05 	.word	0x00001c05
    1c78:	40000c00 	.word	0x40000c00

00001c7c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1c7c:	b510      	push	{r4, lr}
    1c7e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1c80:	4b06      	ldr	r3, [pc, #24]	; (1c9c <system_gclk_chan_get_hz+0x20>)
    1c82:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1c84:	4b06      	ldr	r3, [pc, #24]	; (1ca0 <system_gclk_chan_get_hz+0x24>)
    1c86:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1c88:	4b06      	ldr	r3, [pc, #24]	; (1ca4 <system_gclk_chan_get_hz+0x28>)
    1c8a:	885c      	ldrh	r4, [r3, #2]
    1c8c:	0524      	lsls	r4, r4, #20
    1c8e:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1c90:	4b05      	ldr	r3, [pc, #20]	; (1ca8 <system_gclk_chan_get_hz+0x2c>)
    1c92:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1c94:	1c20      	adds	r0, r4, #0
    1c96:	4b05      	ldr	r3, [pc, #20]	; (1cac <system_gclk_chan_get_hz+0x30>)
    1c98:	4798      	blx	r3
}
    1c9a:	bd10      	pop	{r4, pc}
    1c9c:	00001279 	.word	0x00001279
    1ca0:	40000c02 	.word	0x40000c02
    1ca4:	40000c00 	.word	0x40000c00
    1ca8:	000012b9 	.word	0x000012b9
    1cac:	00001b49 	.word	0x00001b49

00001cb0 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1cb0:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1cb2:	78d3      	ldrb	r3, [r2, #3]
    1cb4:	2b00      	cmp	r3, #0
    1cb6:	d11e      	bne.n	1cf6 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1cb8:	7813      	ldrb	r3, [r2, #0]
    1cba:	2b80      	cmp	r3, #128	; 0x80
    1cbc:	d004      	beq.n	1cc8 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1cbe:	061b      	lsls	r3, r3, #24
    1cc0:	2480      	movs	r4, #128	; 0x80
    1cc2:	0264      	lsls	r4, r4, #9
    1cc4:	4323      	orrs	r3, r4
    1cc6:	e000      	b.n	1cca <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1cc8:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1cca:	7854      	ldrb	r4, [r2, #1]
    1ccc:	2502      	movs	r5, #2
    1cce:	43ac      	bics	r4, r5
    1cd0:	d10a      	bne.n	1ce8 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1cd2:	7894      	ldrb	r4, [r2, #2]
    1cd4:	2c00      	cmp	r4, #0
    1cd6:	d103      	bne.n	1ce0 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1cd8:	2480      	movs	r4, #128	; 0x80
    1cda:	02a4      	lsls	r4, r4, #10
    1cdc:	4323      	orrs	r3, r4
    1cde:	e002      	b.n	1ce6 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1ce0:	24c0      	movs	r4, #192	; 0xc0
    1ce2:	02e4      	lsls	r4, r4, #11
    1ce4:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1ce6:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1ce8:	7854      	ldrb	r4, [r2, #1]
    1cea:	3c01      	subs	r4, #1
    1cec:	2c01      	cmp	r4, #1
    1cee:	d804      	bhi.n	1cfa <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1cf0:	4c11      	ldr	r4, [pc, #68]	; (1d38 <_system_pinmux_config+0x88>)
    1cf2:	4023      	ands	r3, r4
    1cf4:	e001      	b.n	1cfa <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    1cf6:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1cf8:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1cfa:	040d      	lsls	r5, r1, #16
    1cfc:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1cfe:	24a0      	movs	r4, #160	; 0xa0
    1d00:	05e4      	lsls	r4, r4, #23
    1d02:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1d04:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1d06:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1d08:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1d0a:	24d0      	movs	r4, #208	; 0xd0
    1d0c:	0624      	lsls	r4, r4, #24
    1d0e:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1d10:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1d12:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1d14:	78d4      	ldrb	r4, [r2, #3]
    1d16:	2c00      	cmp	r4, #0
    1d18:	d10c      	bne.n	1d34 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1d1a:	035c      	lsls	r4, r3, #13
    1d1c:	d505      	bpl.n	1d2a <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1d1e:	7893      	ldrb	r3, [r2, #2]
    1d20:	2b01      	cmp	r3, #1
    1d22:	d101      	bne.n	1d28 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    1d24:	6181      	str	r1, [r0, #24]
    1d26:	e000      	b.n	1d2a <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    1d28:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1d2a:	7853      	ldrb	r3, [r2, #1]
    1d2c:	3b01      	subs	r3, #1
    1d2e:	2b01      	cmp	r3, #1
    1d30:	d800      	bhi.n	1d34 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1d32:	6081      	str	r1, [r0, #8]
		}
	}
}
    1d34:	bd30      	pop	{r4, r5, pc}
    1d36:	46c0      	nop			; (mov r8, r8)
    1d38:	fffbffff 	.word	0xfffbffff

00001d3c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1d3c:	b508      	push	{r3, lr}
    1d3e:	1c03      	adds	r3, r0, #0
    1d40:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1d42:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1d44:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1d46:	2900      	cmp	r1, #0
    1d48:	d103      	bne.n	1d52 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1d4a:	0958      	lsrs	r0, r3, #5
    1d4c:	01c0      	lsls	r0, r0, #7
    1d4e:	4904      	ldr	r1, [pc, #16]	; (1d60 <system_pinmux_pin_set_config+0x24>)
    1d50:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1d52:	211f      	movs	r1, #31
    1d54:	400b      	ands	r3, r1
    1d56:	2101      	movs	r1, #1
    1d58:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    1d5a:	4b02      	ldr	r3, [pc, #8]	; (1d64 <system_pinmux_pin_set_config+0x28>)
    1d5c:	4798      	blx	r3
}
    1d5e:	bd08      	pop	{r3, pc}
    1d60:	41004400 	.word	0x41004400
    1d64:	00001cb1 	.word	0x00001cb1

00001d68 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1d68:	4770      	bx	lr
    1d6a:	46c0      	nop			; (mov r8, r8)

00001d6c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1d6c:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1d6e:	4b05      	ldr	r3, [pc, #20]	; (1d84 <system_init+0x18>)
    1d70:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1d72:	4b05      	ldr	r3, [pc, #20]	; (1d88 <system_init+0x1c>)
    1d74:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1d76:	4b05      	ldr	r3, [pc, #20]	; (1d8c <system_init+0x20>)
    1d78:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1d7a:	4b05      	ldr	r3, [pc, #20]	; (1d90 <system_init+0x24>)
    1d7c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1d7e:	4b05      	ldr	r3, [pc, #20]	; (1d94 <system_init+0x28>)
    1d80:	4798      	blx	r3
}
    1d82:	bd08      	pop	{r3, pc}
    1d84:	00001995 	.word	0x00001995
    1d88:	00001275 	.word	0x00001275
    1d8c:	00001d69 	.word	0x00001d69
    1d90:	00001d69 	.word	0x00001d69
    1d94:	00001d69 	.word	0x00001d69

00001d98 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1d98:	e7fe      	b.n	1d98 <Dummy_Handler>
    1d9a:	46c0      	nop			; (mov r8, r8)

00001d9c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1d9c:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    1d9e:	4b2c      	ldr	r3, [pc, #176]	; (1e50 <Reset_Handler+0xb4>)
    1da0:	4a2c      	ldr	r2, [pc, #176]	; (1e54 <Reset_Handler+0xb8>)
    1da2:	429a      	cmp	r2, r3
    1da4:	d003      	beq.n	1dae <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    1da6:	4b2c      	ldr	r3, [pc, #176]	; (1e58 <Reset_Handler+0xbc>)
    1da8:	4a29      	ldr	r2, [pc, #164]	; (1e50 <Reset_Handler+0xb4>)
    1daa:	429a      	cmp	r2, r3
    1dac:	d304      	bcc.n	1db8 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1dae:	4b2b      	ldr	r3, [pc, #172]	; (1e5c <Reset_Handler+0xc0>)
    1db0:	4a2b      	ldr	r2, [pc, #172]	; (1e60 <Reset_Handler+0xc4>)
    1db2:	429a      	cmp	r2, r3
    1db4:	d310      	bcc.n	1dd8 <Reset_Handler+0x3c>
    1db6:	e01b      	b.n	1df0 <Reset_Handler+0x54>
    1db8:	4b2a      	ldr	r3, [pc, #168]	; (1e64 <Reset_Handler+0xc8>)
    1dba:	4827      	ldr	r0, [pc, #156]	; (1e58 <Reset_Handler+0xbc>)
    1dbc:	3003      	adds	r0, #3
    1dbe:	1ac0      	subs	r0, r0, r3
    1dc0:	0880      	lsrs	r0, r0, #2
    1dc2:	3001      	adds	r0, #1
    1dc4:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1dc6:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    1dc8:	4921      	ldr	r1, [pc, #132]	; (1e50 <Reset_Handler+0xb4>)
    1dca:	4a22      	ldr	r2, [pc, #136]	; (1e54 <Reset_Handler+0xb8>)
    1dcc:	58d4      	ldr	r4, [r2, r3]
    1dce:	50cc      	str	r4, [r1, r3]
    1dd0:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1dd2:	4283      	cmp	r3, r0
    1dd4:	d1fa      	bne.n	1dcc <Reset_Handler+0x30>
    1dd6:	e7ea      	b.n	1dae <Reset_Handler+0x12>
    1dd8:	4b21      	ldr	r3, [pc, #132]	; (1e60 <Reset_Handler+0xc4>)
    1dda:	1d1a      	adds	r2, r3, #4
    1ddc:	491f      	ldr	r1, [pc, #124]	; (1e5c <Reset_Handler+0xc0>)
    1dde:	3103      	adds	r1, #3
    1de0:	1a89      	subs	r1, r1, r2
    1de2:	0889      	lsrs	r1, r1, #2
    1de4:	0089      	lsls	r1, r1, #2
    1de6:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    1de8:	2100      	movs	r1, #0
    1dea:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1dec:	4293      	cmp	r3, r2
    1dee:	d1fc      	bne.n	1dea <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1df0:	4b1d      	ldr	r3, [pc, #116]	; (1e68 <Reset_Handler+0xcc>)
    1df2:	21ff      	movs	r1, #255	; 0xff
    1df4:	4a1d      	ldr	r2, [pc, #116]	; (1e6c <Reset_Handler+0xd0>)
    1df6:	438a      	bics	r2, r1
    1df8:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1dfa:	2102      	movs	r1, #2
    1dfc:	2390      	movs	r3, #144	; 0x90
    1dfe:	005b      	lsls	r3, r3, #1
    1e00:	4a1b      	ldr	r2, [pc, #108]	; (1e70 <Reset_Handler+0xd4>)
    1e02:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1e04:	4b1b      	ldr	r3, [pc, #108]	; (1e74 <Reset_Handler+0xd8>)
    1e06:	78d8      	ldrb	r0, [r3, #3]
    1e08:	2103      	movs	r1, #3
    1e0a:	4388      	bics	r0, r1
    1e0c:	2202      	movs	r2, #2
    1e0e:	4310      	orrs	r0, r2
    1e10:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1e12:	78dd      	ldrb	r5, [r3, #3]
    1e14:	240c      	movs	r4, #12
    1e16:	43a5      	bics	r5, r4
    1e18:	2008      	movs	r0, #8
    1e1a:	4305      	orrs	r5, r0
    1e1c:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    1e1e:	4b16      	ldr	r3, [pc, #88]	; (1e78 <Reset_Handler+0xdc>)
    1e20:	7b9e      	ldrb	r6, [r3, #14]
    1e22:	2530      	movs	r5, #48	; 0x30
    1e24:	43ae      	bics	r6, r5
    1e26:	2520      	movs	r5, #32
    1e28:	4335      	orrs	r5, r6
    1e2a:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1e2c:	7b9d      	ldrb	r5, [r3, #14]
    1e2e:	43a5      	bics	r5, r4
    1e30:	4328      	orrs	r0, r5
    1e32:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1e34:	7b98      	ldrb	r0, [r3, #14]
    1e36:	4388      	bics	r0, r1
    1e38:	4302      	orrs	r2, r0
    1e3a:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    1e3c:	4b0f      	ldr	r3, [pc, #60]	; (1e7c <Reset_Handler+0xe0>)
    1e3e:	6859      	ldr	r1, [r3, #4]
    1e40:	2280      	movs	r2, #128	; 0x80
    1e42:	430a      	orrs	r2, r1
    1e44:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    1e46:	4b0e      	ldr	r3, [pc, #56]	; (1e80 <Reset_Handler+0xe4>)
    1e48:	4798      	blx	r3

        /* Branch to main function */
        main();
    1e4a:	4b0e      	ldr	r3, [pc, #56]	; (1e84 <Reset_Handler+0xe8>)
    1e4c:	4798      	blx	r3
    1e4e:	e7fe      	b.n	1e4e <Reset_Handler+0xb2>
    1e50:	20000000 	.word	0x20000000
    1e54:	00007204 	.word	0x00007204
    1e58:	200000a8 	.word	0x200000a8
    1e5c:	200001d0 	.word	0x200001d0
    1e60:	200000a8 	.word	0x200000a8
    1e64:	20000004 	.word	0x20000004
    1e68:	e000ed00 	.word	0xe000ed00
    1e6c:	00000000 	.word	0x00000000
    1e70:	41007000 	.word	0x41007000
    1e74:	41005000 	.word	0x41005000
    1e78:	41004800 	.word	0x41004800
    1e7c:	41004000 	.word	0x41004000
    1e80:	00002399 	.word	0x00002399
    1e84:	00002081 	.word	0x00002081

00001e88 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    1e88:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e8a:	4647      	mov	r7, r8
    1e8c:	b480      	push	{r7}
    1e8e:	1c0c      	adds	r4, r1, #0
    1e90:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    1e92:	2800      	cmp	r0, #0
    1e94:	d10c      	bne.n	1eb0 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    1e96:	2a00      	cmp	r2, #0
    1e98:	dd0d      	ble.n	1eb6 <_read+0x2e>
    1e9a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    1e9c:	4e09      	ldr	r6, [pc, #36]	; (1ec4 <_read+0x3c>)
    1e9e:	4d0a      	ldr	r5, [pc, #40]	; (1ec8 <_read+0x40>)
    1ea0:	6830      	ldr	r0, [r6, #0]
    1ea2:	1c21      	adds	r1, r4, #0
    1ea4:	682b      	ldr	r3, [r5, #0]
    1ea6:	4798      	blx	r3
		ptr++;
    1ea8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    1eaa:	42bc      	cmp	r4, r7
    1eac:	d1f8      	bne.n	1ea0 <_read+0x18>
    1eae:	e004      	b.n	1eba <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    1eb0:	2001      	movs	r0, #1
    1eb2:	4240      	negs	r0, r0
    1eb4:	e002      	b.n	1ebc <_read+0x34>
	}

	for (; len > 0; --len) {
    1eb6:	2000      	movs	r0, #0
    1eb8:	e000      	b.n	1ebc <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    1eba:	4640      	mov	r0, r8
	}
	return nChars;
}
    1ebc:	bc04      	pop	{r2}
    1ebe:	4690      	mov	r8, r2
    1ec0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ec2:	46c0      	nop			; (mov r8, r8)
    1ec4:	2000012c 	.word	0x2000012c
    1ec8:	20000124 	.word	0x20000124

00001ecc <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    1ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ece:	4647      	mov	r7, r8
    1ed0:	b480      	push	{r7}
    1ed2:	1c0e      	adds	r6, r1, #0
    1ed4:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    1ed6:	3801      	subs	r0, #1
    1ed8:	2802      	cmp	r0, #2
    1eda:	d810      	bhi.n	1efe <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    1edc:	2a00      	cmp	r2, #0
    1ede:	d011      	beq.n	1f04 <_write+0x38>
    1ee0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    1ee2:	4b0d      	ldr	r3, [pc, #52]	; (1f18 <_write+0x4c>)
    1ee4:	4698      	mov	r8, r3
    1ee6:	4f0d      	ldr	r7, [pc, #52]	; (1f1c <_write+0x50>)
    1ee8:	4643      	mov	r3, r8
    1eea:	6818      	ldr	r0, [r3, #0]
    1eec:	5d31      	ldrb	r1, [r6, r4]
    1eee:	683b      	ldr	r3, [r7, #0]
    1ef0:	4798      	blx	r3
    1ef2:	2800      	cmp	r0, #0
    1ef4:	db08      	blt.n	1f08 <_write+0x3c>
			return -1;
		}
		++nChars;
    1ef6:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    1ef8:	42a5      	cmp	r5, r4
    1efa:	d1f5      	bne.n	1ee8 <_write+0x1c>
    1efc:	e007      	b.n	1f0e <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    1efe:	2001      	movs	r0, #1
    1f00:	4240      	negs	r0, r0
    1f02:	e005      	b.n	1f10 <_write+0x44>
	}

	for (; len != 0; --len) {
    1f04:	2000      	movs	r0, #0
    1f06:	e003      	b.n	1f10 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    1f08:	2001      	movs	r0, #1
    1f0a:	4240      	negs	r0, r0
    1f0c:	e000      	b.n	1f10 <_write+0x44>
		}
		++nChars;
    1f0e:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    1f10:	bc04      	pop	{r2}
    1f12:	4690      	mov	r8, r2
    1f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f16:	46c0      	nop			; (mov r8, r8)
    1f18:	2000012c 	.word	0x2000012c
    1f1c:	20000128 	.word	0x20000128

00001f20 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1f20:	4b06      	ldr	r3, [pc, #24]	; (1f3c <_sbrk+0x1c>)
    1f22:	681b      	ldr	r3, [r3, #0]
    1f24:	2b00      	cmp	r3, #0
    1f26:	d102      	bne.n	1f2e <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    1f28:	4a05      	ldr	r2, [pc, #20]	; (1f40 <_sbrk+0x20>)
    1f2a:	4b04      	ldr	r3, [pc, #16]	; (1f3c <_sbrk+0x1c>)
    1f2c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    1f2e:	4a03      	ldr	r2, [pc, #12]	; (1f3c <_sbrk+0x1c>)
    1f30:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    1f32:	1818      	adds	r0, r3, r0
    1f34:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    1f36:	1c18      	adds	r0, r3, #0
    1f38:	4770      	bx	lr
    1f3a:	46c0      	nop			; (mov r8, r8)
    1f3c:	200000fc 	.word	0x200000fc
    1f40:	200021d0 	.word	0x200021d0

00001f44 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    1f44:	2001      	movs	r0, #1
}
    1f46:	4240      	negs	r0, r0
    1f48:	4770      	bx	lr
    1f4a:	46c0      	nop			; (mov r8, r8)

00001f4c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    1f4c:	2380      	movs	r3, #128	; 0x80
    1f4e:	019b      	lsls	r3, r3, #6
    1f50:	604b      	str	r3, [r1, #4]

	return 0;
}
    1f52:	2000      	movs	r0, #0
    1f54:	4770      	bx	lr
    1f56:	46c0      	nop			; (mov r8, r8)

00001f58 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    1f58:	2001      	movs	r0, #1
    1f5a:	4770      	bx	lr

00001f5c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    1f5c:	2000      	movs	r0, #0
    1f5e:	4770      	bx	lr

00001f60 <adc_complete_callback>:
uint16_t adc_buffer[4];

uint16_t adc_avg = 0;

void adc_complete_callback(const struct adc_module *const module)
{
    1f60:	b508      	push	{r3, lr}
	//compute the average
	uint32_t avg = 0;
	for(uint8_t i=0;i<4;i++)
	{
		avg += adc_buffer[i];
    1f62:	4908      	ldr	r1, [pc, #32]	; (1f84 <adc_complete_callback+0x24>)
    1f64:	880a      	ldrh	r2, [r1, #0]
    1f66:	884b      	ldrh	r3, [r1, #2]
    1f68:	18d2      	adds	r2, r2, r3
    1f6a:	888b      	ldrh	r3, [r1, #4]
    1f6c:	18d2      	adds	r2, r2, r3
    1f6e:	88cb      	ldrh	r3, [r1, #6]
    1f70:	18d2      	adds	r2, r2, r3
	}
	
	avg >>= 2;
    1f72:	0892      	lsrs	r2, r2, #2
	
	adc_avg = avg;
    1f74:	4b04      	ldr	r3, [pc, #16]	; (1f88 <adc_complete_callback+0x28>)
    1f76:	801a      	strh	r2, [r3, #0]
	
	//do something with the average
	
	//Restart reading
	adc_read_buffer_job(&adc_instance,adc_buffer,4);
    1f78:	4804      	ldr	r0, [pc, #16]	; (1f8c <adc_complete_callback+0x2c>)
    1f7a:	2204      	movs	r2, #4
    1f7c:	4b04      	ldr	r3, [pc, #16]	; (1f90 <adc_complete_callback+0x30>)
    1f7e:	4798      	blx	r3
}
    1f80:	bd08      	pop	{r3, pc}
    1f82:	46c0      	nop			; (mov r8, r8)
    1f84:	20000164 	.word	0x20000164
    1f88:	20000100 	.word	0x20000100
    1f8c:	200001ac 	.word	0x200001ac
    1f90:	000006c9 	.word	0x000006c9

00001f94 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    1f94:	b570      	push	{r4, r5, r6, lr}
    1f96:	b082      	sub	sp, #8
    1f98:	1c05      	adds	r5, r0, #0
    1f9a:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    1f9c:	2200      	movs	r2, #0
    1f9e:	466b      	mov	r3, sp
    1fa0:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    1fa2:	4c06      	ldr	r4, [pc, #24]	; (1fbc <usart_serial_getchar+0x28>)
    1fa4:	1c28      	adds	r0, r5, #0
    1fa6:	4669      	mov	r1, sp
    1fa8:	3106      	adds	r1, #6
    1faa:	47a0      	blx	r4
    1fac:	2800      	cmp	r0, #0
    1fae:	d1f9      	bne.n	1fa4 <usart_serial_getchar+0x10>

	*c = temp;
    1fb0:	466b      	mov	r3, sp
    1fb2:	3306      	adds	r3, #6
    1fb4:	881b      	ldrh	r3, [r3, #0]
    1fb6:	7033      	strb	r3, [r6, #0]
}
    1fb8:	b002      	add	sp, #8
    1fba:	bd70      	pop	{r4, r5, r6, pc}
    1fbc:	0000160d 	.word	0x0000160d

00001fc0 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    1fc0:	b570      	push	{r4, r5, r6, lr}
    1fc2:	1c06      	adds	r6, r0, #0
    1fc4:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    1fc6:	4c03      	ldr	r4, [pc, #12]	; (1fd4 <usart_serial_putchar+0x14>)
    1fc8:	1c30      	adds	r0, r6, #0
    1fca:	1c29      	adds	r1, r5, #0
    1fcc:	47a0      	blx	r4
    1fce:	2800      	cmp	r0, #0
    1fd0:	d1fa      	bne.n	1fc8 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    1fd2:	bd70      	pop	{r4, r5, r6, pc}
    1fd4:	000015e1 	.word	0x000015e1

00001fd8 <configure_adc>:

void configure_adc(void)
{
    1fd8:	b510      	push	{r4, lr}
    1fda:	b08c      	sub	sp, #48	; 0x30
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    1fdc:	4668      	mov	r0, sp
    1fde:	4b19      	ldr	r3, [pc, #100]	; (2044 <STACK_SIZE+0x44>)
    1fe0:	4798      	blx	r3
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
    1fe2:	2300      	movs	r3, #0
    1fe4:	9302      	str	r3, [sp, #8]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV8;
    1fe6:	2280      	movs	r2, #128	; 0x80
    1fe8:	0052      	lsls	r2, r2, #1
    1fea:	4669      	mov	r1, sp
    1fec:	804a      	strh	r2, [r1, #2]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
    1fee:	2203      	movs	r2, #3
    1ff0:	704a      	strb	r2, [r1, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
    1ff2:	730b      	strb	r3, [r1, #12]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
    1ff4:	2310      	movs	r3, #16
    1ff6:	710b      	strb	r3, [r1, #4]
	
	adc_init(&adc_instance, ADC, &config_adc);
    1ff8:	4c13      	ldr	r4, [pc, #76]	; (2048 <STACK_SIZE+0x48>)
    1ffa:	1c20      	adds	r0, r4, #0
    1ffc:	4913      	ldr	r1, [pc, #76]	; (204c <STACK_SIZE+0x4c>)
    1ffe:	466a      	mov	r2, sp
    2000:	4b13      	ldr	r3, [pc, #76]	; (2050 <STACK_SIZE+0x50>)
    2002:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    2004:	6823      	ldr	r3, [r4, #0]
    2006:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    2008:	b252      	sxtb	r2, r2
    200a:	2a00      	cmp	r2, #0
    200c:	dbfb      	blt.n	2006 <STACK_SIZE+0x6>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    200e:	2180      	movs	r1, #128	; 0x80
    2010:	0409      	lsls	r1, r1, #16
    2012:	4a10      	ldr	r2, [pc, #64]	; (2054 <STACK_SIZE+0x54>)
    2014:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    2016:	7819      	ldrb	r1, [r3, #0]
    2018:	2202      	movs	r2, #2
    201a:	430a      	orrs	r2, r1
    201c:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    201e:	4b0a      	ldr	r3, [pc, #40]	; (2048 <STACK_SIZE+0x48>)
    2020:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    2022:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    2024:	b25b      	sxtb	r3, r3
    2026:	2b00      	cmp	r3, #0
    2028:	dbfb      	blt.n	2022 <STACK_SIZE+0x22>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
    202a:	4c07      	ldr	r4, [pc, #28]	; (2048 <STACK_SIZE+0x48>)
    202c:	1c20      	adds	r0, r4, #0
    202e:	490a      	ldr	r1, [pc, #40]	; (2058 <STACK_SIZE+0x58>)
    2030:	2200      	movs	r2, #0
    2032:	4b0a      	ldr	r3, [pc, #40]	; (205c <STACK_SIZE+0x5c>)
    2034:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
    2036:	7ee2      	ldrb	r2, [r4, #27]
    2038:	2301      	movs	r3, #1
    203a:	4313      	orrs	r3, r2
    203c:	76e3      	strb	r3, [r4, #27]
	adc_enable_callback(&adc_instance, ADC_CALLBACK_READ_BUFFER);
}
    203e:	b00c      	add	sp, #48	; 0x30
    2040:	bd10      	pop	{r4, pc}
    2042:	46c0      	nop			; (mov r8, r8)
    2044:	00000179 	.word	0x00000179
    2048:	200001ac 	.word	0x200001ac
    204c:	42004000 	.word	0x42004000
    2050:	000001c1 	.word	0x000001c1
    2054:	e000e100 	.word	0xe000e100
    2058:	00001f61 	.word	0x00001f61
    205c:	000006b5 	.word	0x000006b5

00002060 <convert_to_7_seg>:

//Convert number to hex
uint8_t convert_to_7_seg(uint8_t num)
{
    2060:	b530      	push	{r4, r5, lr}
    2062:	b085      	sub	sp, #20
    2064:	1c05      	adds	r5, r0, #0
	
	
	const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
    2066:	ac01      	add	r4, sp, #4
    2068:	1c20      	adds	r0, r4, #0
    206a:	4903      	ldr	r1, [pc, #12]	; (2078 <convert_to_7_seg+0x18>)
    206c:	220a      	movs	r2, #10
    206e:	4b03      	ldr	r3, [pc, #12]	; (207c <convert_to_7_seg+0x1c>)
    2070:	4798      	blx	r3
		
	return DISPLAY1[num];
    2072:	5d60      	ldrb	r0, [r4, r5]
	
}
    2074:	b005      	add	sp, #20
    2076:	bd30      	pop	{r4, r5, pc}
    2078:	00006f38 	.word	0x00006f38
    207c:	000023e5 	.word	0x000023e5

00002080 <main>:

int main (void)
{
    2080:	b5f0      	push	{r4, r5, r6, r7, lr}
    2082:	465f      	mov	r7, fp
    2084:	4656      	mov	r6, sl
    2086:	464d      	mov	r5, r9
    2088:	4644      	mov	r4, r8
    208a:	b4f0      	push	{r4, r5, r6, r7}
    208c:	b093      	sub	sp, #76	; 0x4c
	
	system_init();
    208e:	4b96      	ldr	r3, [pc, #600]	; (22e8 <main+0x268>)
    2090:	4798      	blx	r3
	delay_init();
    2092:	4b96      	ldr	r3, [pc, #600]	; (22ec <main+0x26c>)
    2094:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    2096:	2380      	movs	r3, #128	; 0x80
    2098:	05db      	lsls	r3, r3, #23
    209a:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    209c:	2300      	movs	r3, #0
    209e:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    20a0:	22ff      	movs	r2, #255	; 0xff
    20a2:	4668      	mov	r0, sp
    20a4:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    20a6:	2200      	movs	r2, #0
    20a8:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    20aa:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
    20ac:	2196      	movs	r1, #150	; 0x96
    20ae:	0189      	lsls	r1, r1, #6
    20b0:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    20b2:	2101      	movs	r1, #1
    20b4:	2024      	movs	r0, #36	; 0x24
    20b6:	466c      	mov	r4, sp
    20b8:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    20ba:	2025      	movs	r0, #37	; 0x25
    20bc:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    20be:	2126      	movs	r1, #38	; 0x26
    20c0:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    20c2:	2127      	movs	r1, #39	; 0x27
    20c4:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    20c6:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    20c8:	2188      	movs	r1, #136	; 0x88
    20ca:	0349      	lsls	r1, r1, #13
    20cc:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    20ce:	212c      	movs	r1, #44	; 0x2c
    20d0:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    20d2:	212d      	movs	r1, #45	; 0x2d
    20d4:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    20d6:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    20d8:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    20da:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    20dc:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    20de:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    20e0:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    20e2:	2313      	movs	r3, #19
    20e4:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    20e6:	7762      	strb	r2, [r4, #29]
static void init_uart0(void)
{
	struct usart_config uart_settings;
	usart_get_config_defaults(&uart_settings);
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA24C_SERCOM3_PAD2; // Tx
    20e8:	4b81      	ldr	r3, [pc, #516]	; (22f0 <main+0x270>)
    20ea:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA23C_SERCOM3_PAD1; // Rx
    20ec:	4b81      	ldr	r3, [pc, #516]	; (22f4 <main+0x274>)
    20ee:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    20f0:	2301      	movs	r3, #1
    20f2:	425b      	negs	r3, r3
    20f4:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    20f6:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 9600;
	while (usart_init(&usart_instance, SERCOM3, &uart_settings) != STATUS_OK){}
    20f8:	4e7f      	ldr	r6, [pc, #508]	; (22f8 <main+0x278>)
    20fa:	4d80      	ldr	r5, [pc, #512]	; (22fc <main+0x27c>)
    20fc:	4c80      	ldr	r4, [pc, #512]	; (2300 <main+0x280>)
    20fe:	1c30      	adds	r0, r6, #0
    2100:	1c29      	adds	r1, r5, #0
    2102:	466a      	mov	r2, sp
    2104:	47a0      	blx	r4
    2106:	2800      	cmp	r0, #0
    2108:	d1f9      	bne.n	20fe <main+0x7e>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    210a:	4c7b      	ldr	r4, [pc, #492]	; (22f8 <main+0x278>)
    210c:	4b7d      	ldr	r3, [pc, #500]	; (2304 <main+0x284>)
    210e:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    2110:	4a7d      	ldr	r2, [pc, #500]	; (2308 <main+0x288>)
    2112:	4b7e      	ldr	r3, [pc, #504]	; (230c <main+0x28c>)
    2114:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    2116:	4a7e      	ldr	r2, [pc, #504]	; (2310 <main+0x290>)
    2118:	4b7e      	ldr	r3, [pc, #504]	; (2314 <main+0x294>)
    211a:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    211c:	1c20      	adds	r0, r4, #0
    211e:	4977      	ldr	r1, [pc, #476]	; (22fc <main+0x27c>)
    2120:	466a      	mov	r2, sp
    2122:	4b77      	ldr	r3, [pc, #476]	; (2300 <main+0x280>)
    2124:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    2126:	4e7c      	ldr	r6, [pc, #496]	; (2318 <main+0x298>)
    2128:	6833      	ldr	r3, [r6, #0]
    212a:	6898      	ldr	r0, [r3, #8]
    212c:	2100      	movs	r1, #0
    212e:	4d7b      	ldr	r5, [pc, #492]	; (231c <main+0x29c>)
    2130:	47a8      	blx	r5
	setbuf(stdin, NULL);
    2132:	6833      	ldr	r3, [r6, #0]
    2134:	6858      	ldr	r0, [r3, #4]
    2136:	2100      	movs	r1, #0
    2138:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    213a:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    213c:	1c28      	adds	r0, r5, #0
    213e:	4b78      	ldr	r3, [pc, #480]	; (2320 <main+0x2a0>)
    2140:	4798      	blx	r3
    2142:	221f      	movs	r2, #31
    2144:	4010      	ands	r0, r2
    2146:	2201      	movs	r2, #1
    2148:	4082      	lsls	r2, r0
    214a:	4b76      	ldr	r3, [pc, #472]	; (2324 <main+0x2a4>)
    214c:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    214e:	6823      	ldr	r3, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2150:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2152:	2a00      	cmp	r2, #0
    2154:	d1fc      	bne.n	2150 <main+0xd0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2156:	682a      	ldr	r2, [r5, #0]
    2158:	2302      	movs	r3, #2
    215a:	4313      	orrs	r3, r2
    215c:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    215e:	a911      	add	r1, sp, #68	; 0x44
    2160:	2501      	movs	r5, #1
    2162:	704d      	strb	r5, [r1, #1]
	config->powersave  = false;
    2164:	2400      	movs	r4, #0
    2166:	708c      	strb	r4, [r1, #2]
	struct port_config pinconf;
		
	
	//led_sys
	port_get_config_defaults(&pinconf);
	pinconf.direction = PORT_PIN_DIR_OUTPUT;
    2168:	700d      	strb	r5, [r1, #0]
	port_pin_set_config(LED_SYS, &pinconf);
    216a:	2011      	movs	r0, #17
    216c:	4f6e      	ldr	r7, [pc, #440]	; (2328 <main+0x2a8>)
    216e:	47b8      	blx	r7
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2170:	a910      	add	r1, sp, #64	; 0x40
    2172:	704c      	strb	r4, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2174:	70cc      	strb	r4, [r1, #3]
	/* Configure analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    2176:	708c      	strb	r4, [r1, #2]
	config.mux_position = MUX_PA03B_DAC_VREFP;
    2178:	700d      	strb	r5, [r1, #0]
	
	system_pinmux_pin_set_config(PIN_PA03, &config);
    217a:	2003      	movs	r0, #3
    217c:	4b6b      	ldr	r3, [pc, #428]	; (232c <main+0x2ac>)
    217e:	4798      	blx	r3

	
	
	configure_adc();
    2180:	4b6b      	ldr	r3, [pc, #428]	; (2330 <main+0x2b0>)
    2182:	4798      	blx	r3
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    2184:	4e6b      	ldr	r6, [pc, #428]	; (2334 <main+0x2b4>)
    2186:	2309      	movs	r3, #9
    2188:	7033      	strb	r3, [r6, #0]
	slave->address_enabled = config->address_enabled;
    218a:	7074      	strb	r4, [r6, #1]
	slave->address         = config->address;
    218c:	70b4      	strb	r4, [r6, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    218e:	4669      	mov	r1, sp
    2190:	704d      	strb	r5, [r1, #1]
	config->powersave  = false;
    2192:	708c      	strb	r4, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    2194:	700d      	strb	r5, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    2196:	2009      	movs	r0, #9
    2198:	47b8      	blx	r7
	port_pin_set_output_level(slave->ss_pin, true);
    219a:	7833      	ldrb	r3, [r6, #0]
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
	uint8_t port_index  = (gpio_pin / 128);
	uint8_t group_index = (gpio_pin / 32);
    219c:	0959      	lsrs	r1, r3, #5

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    219e:	09d8      	lsrs	r0, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    21a0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    21a2:	2800      	cmp	r0, #0
    21a4:	d102      	bne.n	21ac <main+0x12c>
		return &(ports[port_index]->Group[group_index]);
    21a6:	01ca      	lsls	r2, r1, #7
    21a8:	4c63      	ldr	r4, [pc, #396]	; (2338 <main+0x2b8>)
    21aa:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    21ac:	271f      	movs	r7, #31
    21ae:	403b      	ands	r3, r7
    21b0:	2401      	movs	r4, #1
    21b2:	1c20      	adds	r0, r4, #0
    21b4:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    21b6:	6190      	str	r0, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    21b8:	4669      	mov	r1, sp
    21ba:	700c      	strb	r4, [r1, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    21bc:	2300      	movs	r3, #0
    21be:	9301      	str	r3, [sp, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    21c0:	9302      	str	r3, [sp, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_E;	//do pad 1, di pad 0
    21c2:	2280      	movs	r2, #128	; 0x80
    21c4:	0252      	lsls	r2, r2, #9
    21c6:	9203      	str	r2, [sp, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    21c8:	740b      	strb	r3, [r1, #16]
	config->run_in_standby   = false;
    21ca:	744b      	strb	r3, [r1, #17]
	config->receiver_enable  = true;
    21cc:	748c      	strb	r4, [r1, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    21ce:	74cc      	strb	r4, [r1, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    21d0:	750b      	strb	r3, [r1, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    21d2:	2224      	movs	r2, #36	; 0x24
    21d4:	548b      	strb	r3, [r1, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    21d6:	9307      	str	r3, [sp, #28]
    21d8:	9308      	str	r3, [sp, #32]

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    21da:	4b58      	ldr	r3, [pc, #352]	; (233c <main+0x2bc>)
    21dc:	9306      	str	r3, [sp, #24]
	spi_get_config_defaults(&config_spi_master);
	
	config_spi_master.mux_setting = SPI_SIGNAL_MUX_SETTING_E;
	
	/* Configure pad 0 for data in */
	config_spi_master.pinmux_pad0 = PINMUX_UNUSED;
    21de:	2301      	movs	r3, #1
    21e0:	425b      	negs	r3, r3
    21e2:	930a      	str	r3, [sp, #40]	; 0x28
	/* Configure pad 1 as unused */
	config_spi_master.pinmux_pad1 = PINMUX_UNUSED;
    21e4:	930b      	str	r3, [sp, #44]	; 0x2c
	/* Configure pad 2 for data out */
	config_spi_master.pinmux_pad2 = PINMUX_PA10C_SERCOM0_PAD2;
    21e6:	4b56      	ldr	r3, [pc, #344]	; (2340 <main+0x2c0>)
    21e8:	930c      	str	r3, [sp, #48]	; 0x30
	/* Configure pad 3 for SCK */
	config_spi_master.pinmux_pad3 = PINMUX_PA11C_SERCOM0_PAD3;
    21ea:	4b56      	ldr	r3, [pc, #344]	; (2344 <main+0x2c4>)
    21ec:	930d      	str	r3, [sp, #52]	; 0x34
	
	spi_init(&spi_master_instance, SERCOM0, &config_spi_master);
    21ee:	4e56      	ldr	r6, [pc, #344]	; (2348 <main+0x2c8>)
    21f0:	1c30      	adds	r0, r6, #0
    21f2:	4956      	ldr	r1, [pc, #344]	; (234c <main+0x2cc>)
    21f4:	466a      	mov	r2, sp
    21f6:	4b56      	ldr	r3, [pc, #344]	; (2350 <main+0x2d0>)
    21f8:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    21fa:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    21fc:	1c28      	adds	r0, r5, #0
    21fe:	4b48      	ldr	r3, [pc, #288]	; (2320 <main+0x2a0>)
    2200:	4798      	blx	r3
    2202:	4007      	ands	r7, r0
    2204:	40bc      	lsls	r4, r7
    2206:	4b47      	ldr	r3, [pc, #284]	; (2324 <main+0x2a4>)
    2208:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    220a:	6833      	ldr	r3, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    220c:	69da      	ldr	r2, [r3, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    220e:	2a00      	cmp	r2, #0
    2210:	d1fc      	bne.n	220c <main+0x18c>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    2212:	682a      	ldr	r2, [r5, #0]
    2214:	2302      	movs	r3, #2
    2216:	4313      	orrs	r3, r2
    2218:	602b      	str	r3, [r5, #0]

	
	configure_spi_master();
	
	//Start reading
	adc_read_buffer_job(&adc_instance,adc_buffer,4);
    221a:	484e      	ldr	r0, [pc, #312]	; (2354 <main+0x2d4>)
    221c:	494e      	ldr	r1, [pc, #312]	; (2358 <main+0x2d8>)
    221e:	2204      	movs	r2, #4
    2220:	4b4e      	ldr	r3, [pc, #312]	; (235c <main+0x2dc>)
    2222:	4798      	blx	r3
	
	while (true) {
		/* Infinite loop */

			
			for (int i = 0; i < 11; i++)
    2224:	2200      	movs	r2, #0
    2226:	4691      	mov	r9, r2
				
				
				delay_ms(500);
			}
			
			printf("woo!!\n\r");
    2228:	4b4d      	ldr	r3, [pc, #308]	; (2360 <main+0x2e0>)
    222a:	469b      	mov	fp, r3
			
			
			port_pin_set_output_level(LED_SYS, true);
			delay_ms(100);
			
			printf("Read adc value is %f\n\r", (float)adc_avg/UINT16_MAX*3.3);
    222c:	4c4d      	ldr	r4, [pc, #308]	; (2364 <main+0x2e4>)
    222e:	46a2      	mov	sl, r4
    2230:	e026      	b.n	2280 <main+0x200>
			
			for (int i = 0; i < 11; i++)
			{
				
				uint8_t buf[2];
				buf[1] = convert_to_7_seg(i);
    2232:	4649      	mov	r1, r9
    2234:	b2c8      	uxtb	r0, r1
    2236:	4b4c      	ldr	r3, [pc, #304]	; (2368 <main+0x2e8>)
    2238:	4798      	blx	r3
				if (i == 10)
    223a:	464a      	mov	r2, r9
    223c:	2a0a      	cmp	r2, #10
    223e:	d144      	bne.n	22ca <main+0x24a>
				{
					buf[1] = 128;	//Decimal dot
    2240:	2380      	movs	r3, #128	; 0x80
    2242:	466c      	mov	r4, sp
    2244:	7063      	strb	r3, [r4, #1]
    2246:	e042      	b.n	22ce <main+0x24e>
				}
				//spi_write_buffer_wait(&spi_master_instance, &buf, 1);
				for (int j = 1;j < 16;j<<=1)
				{
					spi_select_slave(&spi_master_instance, &slave, true);
    2248:	1c20      	adds	r0, r4, #0
    224a:	4641      	mov	r1, r8
    224c:	2201      	movs	r2, #1
    224e:	47b8      	blx	r7
				
					buf[0] = j;
    2250:	4668      	mov	r0, sp
    2252:	7005      	strb	r5, [r0, #0]
					spi_write_buffer_wait(&spi_master_instance, &buf, 2);
    2254:	1c20      	adds	r0, r4, #0
    2256:	4669      	mov	r1, sp
    2258:	2202      	movs	r2, #2
    225a:	4b44      	ldr	r3, [pc, #272]	; (236c <main+0x2ec>)
    225c:	4798      	blx	r3
					
					spi_select_slave(&spi_master_instance, &slave, false);
    225e:	1c20      	adds	r0, r4, #0
    2260:	4641      	mov	r1, r8
    2262:	2200      	movs	r2, #0
    2264:	47b8      	blx	r7
					delay_ms(20);
    2266:	2014      	movs	r0, #20
    2268:	4b41      	ldr	r3, [pc, #260]	; (2370 <main+0x2f0>)
    226a:	4798      	blx	r3
				if (i == 10)
				{
					buf[1] = 128;	//Decimal dot
				}
				//spi_write_buffer_wait(&spi_master_instance, &buf, 1);
				for (int j = 1;j < 16;j<<=1)
    226c:	006d      	lsls	r5, r5, #1
    226e:	3e01      	subs	r6, #1
    2270:	2e00      	cmp	r6, #0
    2272:	d1e9      	bne.n	2248 <main+0x1c8>
					delay_ms(20);
				}
				//spi_write_buffer_wait(&spi_master_instance, &buf, 1);
				
				
				delay_ms(500);
    2274:	20fa      	movs	r0, #250	; 0xfa
    2276:	0040      	lsls	r0, r0, #1
    2278:	4b3d      	ldr	r3, [pc, #244]	; (2370 <main+0x2f0>)
    227a:	4798      	blx	r3
	
	while (true) {
		/* Infinite loop */

			
			for (int i = 0; i < 11; i++)
    227c:	2101      	movs	r1, #1
    227e:	4489      	add	r9, r1
    2280:	464a      	mov	r2, r9
    2282:	2a0a      	cmp	r2, #10
    2284:	ddd5      	ble.n	2232 <main+0x1b2>
				
				
				delay_ms(500);
			}
			
			printf("woo!!\n\r");
    2286:	4658      	mov	r0, fp
    2288:	4f3a      	ldr	r7, [pc, #232]	; (2374 <main+0x2f4>)
    228a:	47b8      	blx	r7
    228c:	4d2a      	ldr	r5, [pc, #168]	; (2338 <main+0x2b8>)
    228e:	2680      	movs	r6, #128	; 0x80
    2290:	02b6      	lsls	r6, r6, #10
    2292:	61ae      	str	r6, [r5, #24]
			
			
			port_pin_set_output_level(LED_SYS, true);
			delay_ms(100);
    2294:	2064      	movs	r0, #100	; 0x64
    2296:	4b36      	ldr	r3, [pc, #216]	; (2370 <main+0x2f0>)
    2298:	4698      	mov	r8, r3
    229a:	4798      	blx	r3
			
			printf("Read adc value is %f\n\r", (float)adc_avg/UINT16_MAX*3.3);
    229c:	4b36      	ldr	r3, [pc, #216]	; (2378 <main+0x2f8>)
    229e:	8818      	ldrh	r0, [r3, #0]
    22a0:	4b36      	ldr	r3, [pc, #216]	; (237c <main+0x2fc>)
    22a2:	4798      	blx	r3
    22a4:	4651      	mov	r1, sl
    22a6:	4b36      	ldr	r3, [pc, #216]	; (2380 <main+0x300>)
    22a8:	4798      	blx	r3
    22aa:	4b36      	ldr	r3, [pc, #216]	; (2384 <main+0x304>)
    22ac:	4798      	blx	r3
    22ae:	4b0d      	ldr	r3, [pc, #52]	; (22e4 <main+0x264>)
    22b0:	4a0b      	ldr	r2, [pc, #44]	; (22e0 <main+0x260>)
    22b2:	4c35      	ldr	r4, [pc, #212]	; (2388 <main+0x308>)
    22b4:	47a0      	blx	r4
    22b6:	1c02      	adds	r2, r0, #0
    22b8:	1c0b      	adds	r3, r1, #0
    22ba:	4834      	ldr	r0, [pc, #208]	; (238c <main+0x30c>)
    22bc:	47b8      	blx	r7
	} else {
		port_base->OUTCLR.reg = pin_mask;
    22be:	616e      	str	r6, [r5, #20]
			
			port_pin_set_output_level(LED_SYS, false);
			delay_ms(100);
    22c0:	2064      	movs	r0, #100	; 0x64
    22c2:	47c0      	blx	r8
	
	while (true) {
		/* Infinite loop */

			
			for (int i = 0; i < 11; i++)
    22c4:	2000      	movs	r0, #0
    22c6:	4681      	mov	r9, r0
			
			printf("Read adc value is %f\n\r", (float)adc_avg/UINT16_MAX*3.3);
			
			port_pin_set_output_level(LED_SYS, false);
			delay_ms(100);
	}
    22c8:	e7da      	b.n	2280 <main+0x200>
			
			for (int i = 0; i < 11; i++)
			{
				
				uint8_t buf[2];
				buf[1] = convert_to_7_seg(i);
    22ca:	4669      	mov	r1, sp
    22cc:	7048      	strb	r0, [r1, #1]
	} else {
		Assert(false);
		return NULL;
    22ce:	2604      	movs	r6, #4
    22d0:	2501      	movs	r5, #1
					buf[1] = 128;	//Decimal dot
				}
				//spi_write_buffer_wait(&spi_master_instance, &buf, 1);
				for (int j = 1;j < 16;j<<=1)
				{
					spi_select_slave(&spi_master_instance, &slave, true);
    22d2:	4c1d      	ldr	r4, [pc, #116]	; (2348 <main+0x2c8>)
    22d4:	4a17      	ldr	r2, [pc, #92]	; (2334 <main+0x2b4>)
    22d6:	4690      	mov	r8, r2
    22d8:	4f2d      	ldr	r7, [pc, #180]	; (2390 <main+0x310>)
    22da:	e7b5      	b.n	2248 <main+0x1c8>
    22dc:	46c0      	nop			; (mov r8, r8)
    22de:	46c0      	nop			; (mov r8, r8)
    22e0:	66666666 	.word	0x66666666
    22e4:	400a6666 	.word	0x400a6666
    22e8:	00001d6d 	.word	0x00001d6d
    22ec:	00000111 	.word	0x00000111
    22f0:	00180002 	.word	0x00180002
    22f4:	00170002 	.word	0x00170002
    22f8:	20000130 	.word	0x20000130
    22fc:	42001400 	.word	0x42001400
    2300:	000012e9 	.word	0x000012e9
    2304:	2000012c 	.word	0x2000012c
    2308:	00001fc1 	.word	0x00001fc1
    230c:	20000128 	.word	0x20000128
    2310:	00001f95 	.word	0x00001f95
    2314:	20000124 	.word	0x20000124
    2318:	2000006c 	.word	0x2000006c
    231c:	0000243d 	.word	0x0000243d
    2320:	00001209 	.word	0x00001209
    2324:	e000e100 	.word	0xe000e100
    2328:	00000715 	.word	0x00000715
    232c:	00001d3d 	.word	0x00001d3d
    2330:	00001fd9 	.word	0x00001fd9
    2334:	200001a8 	.word	0x200001a8
    2338:	41004400 	.word	0x41004400
    233c:	000186a0 	.word	0x000186a0
    2340:	000a0002 	.word	0x000a0002
    2344:	000b0002 	.word	0x000b0002
    2348:	2000016c 	.word	0x2000016c
    234c:	42000800 	.word	0x42000800
    2350:	00000aad 	.word	0x00000aad
    2354:	200001ac 	.word	0x200001ac
    2358:	20000164 	.word	0x20000164
    235c:	000006c9 	.word	0x000006c9
    2360:	00006f44 	.word	0x00006f44
    2364:	477fff00 	.word	0x477fff00
    2368:	00002061 	.word	0x00002061
    236c:	00000db1 	.word	0x00000db1
    2370:	0000014d 	.word	0x0000014d
    2374:	00002409 	.word	0x00002409
    2378:	20000100 	.word	0x20000100
    237c:	0000504d 	.word	0x0000504d
    2380:	00004e01 	.word	0x00004e01
    2384:	00006cd9 	.word	0x00006cd9
    2388:	00006005 	.word	0x00006005
    238c:	00006f4c 	.word	0x00006f4c
    2390:	00000cc5 	.word	0x00000cc5
    2394:	46c0      	nop			; (mov r8, r8)
    2396:	46c0      	nop			; (mov r8, r8)

00002398 <__libc_init_array>:
    2398:	b570      	push	{r4, r5, r6, lr}
    239a:	4b0e      	ldr	r3, [pc, #56]	; (23d4 <__libc_init_array+0x3c>)
    239c:	4d0e      	ldr	r5, [pc, #56]	; (23d8 <__libc_init_array+0x40>)
    239e:	2400      	movs	r4, #0
    23a0:	1aed      	subs	r5, r5, r3
    23a2:	10ad      	asrs	r5, r5, #2
    23a4:	1c1e      	adds	r6, r3, #0
    23a6:	42ac      	cmp	r4, r5
    23a8:	d004      	beq.n	23b4 <__libc_init_array+0x1c>
    23aa:	00a3      	lsls	r3, r4, #2
    23ac:	58f3      	ldr	r3, [r6, r3]
    23ae:	4798      	blx	r3
    23b0:	3401      	adds	r4, #1
    23b2:	e7f8      	b.n	23a6 <__libc_init_array+0xe>
    23b4:	f004 ff16 	bl	71e4 <_init>
    23b8:	4b08      	ldr	r3, [pc, #32]	; (23dc <__libc_init_array+0x44>)
    23ba:	4d09      	ldr	r5, [pc, #36]	; (23e0 <__libc_init_array+0x48>)
    23bc:	2400      	movs	r4, #0
    23be:	1aed      	subs	r5, r5, r3
    23c0:	10ad      	asrs	r5, r5, #2
    23c2:	1c1e      	adds	r6, r3, #0
    23c4:	42ac      	cmp	r4, r5
    23c6:	d004      	beq.n	23d2 <__libc_init_array+0x3a>
    23c8:	00a3      	lsls	r3, r4, #2
    23ca:	58f3      	ldr	r3, [r6, r3]
    23cc:	4798      	blx	r3
    23ce:	3401      	adds	r4, #1
    23d0:	e7f8      	b.n	23c4 <__libc_init_array+0x2c>
    23d2:	bd70      	pop	{r4, r5, r6, pc}
    23d4:	000071f0 	.word	0x000071f0
    23d8:	000071f0 	.word	0x000071f0
    23dc:	000071f0 	.word	0x000071f0
    23e0:	000071f4 	.word	0x000071f4

000023e4 <memcpy>:
    23e4:	b510      	push	{r4, lr}
    23e6:	2300      	movs	r3, #0
    23e8:	4293      	cmp	r3, r2
    23ea:	d003      	beq.n	23f4 <memcpy+0x10>
    23ec:	5ccc      	ldrb	r4, [r1, r3]
    23ee:	54c4      	strb	r4, [r0, r3]
    23f0:	3301      	adds	r3, #1
    23f2:	e7f9      	b.n	23e8 <memcpy+0x4>
    23f4:	bd10      	pop	{r4, pc}

000023f6 <memset>:
    23f6:	1c03      	adds	r3, r0, #0
    23f8:	1882      	adds	r2, r0, r2
    23fa:	4293      	cmp	r3, r2
    23fc:	d002      	beq.n	2404 <memset+0xe>
    23fe:	7019      	strb	r1, [r3, #0]
    2400:	3301      	adds	r3, #1
    2402:	e7fa      	b.n	23fa <memset+0x4>
    2404:	4770      	bx	lr
	...

00002408 <iprintf>:
    2408:	b40f      	push	{r0, r1, r2, r3}
    240a:	4b0b      	ldr	r3, [pc, #44]	; (2438 <iprintf+0x30>)
    240c:	b513      	push	{r0, r1, r4, lr}
    240e:	681c      	ldr	r4, [r3, #0]
    2410:	2c00      	cmp	r4, #0
    2412:	d005      	beq.n	2420 <iprintf+0x18>
    2414:	69a3      	ldr	r3, [r4, #24]
    2416:	2b00      	cmp	r3, #0
    2418:	d102      	bne.n	2420 <iprintf+0x18>
    241a:	1c20      	adds	r0, r4, #0
    241c:	f001 fe62 	bl	40e4 <__sinit>
    2420:	ab05      	add	r3, sp, #20
    2422:	68a1      	ldr	r1, [r4, #8]
    2424:	1c20      	adds	r0, r4, #0
    2426:	9a04      	ldr	r2, [sp, #16]
    2428:	9301      	str	r3, [sp, #4]
    242a:	f000 f8bf 	bl	25ac <_vfiprintf_r>
    242e:	bc16      	pop	{r1, r2, r4}
    2430:	bc08      	pop	{r3}
    2432:	b004      	add	sp, #16
    2434:	4718      	bx	r3
    2436:	46c0      	nop			; (mov r8, r8)
    2438:	2000006c 	.word	0x2000006c

0000243c <setbuf>:
    243c:	b508      	push	{r3, lr}
    243e:	424a      	negs	r2, r1
    2440:	414a      	adcs	r2, r1
    2442:	2380      	movs	r3, #128	; 0x80
    2444:	0052      	lsls	r2, r2, #1
    2446:	00db      	lsls	r3, r3, #3
    2448:	f000 f802 	bl	2450 <setvbuf>
    244c:	bd08      	pop	{r3, pc}
	...

00002450 <setvbuf>:
    2450:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2452:	1c1e      	adds	r6, r3, #0
    2454:	4b3c      	ldr	r3, [pc, #240]	; (2548 <setvbuf+0xf8>)
    2456:	1c04      	adds	r4, r0, #0
    2458:	681d      	ldr	r5, [r3, #0]
    245a:	1c0f      	adds	r7, r1, #0
    245c:	9201      	str	r2, [sp, #4]
    245e:	2d00      	cmp	r5, #0
    2460:	d005      	beq.n	246e <setvbuf+0x1e>
    2462:	69aa      	ldr	r2, [r5, #24]
    2464:	2a00      	cmp	r2, #0
    2466:	d102      	bne.n	246e <setvbuf+0x1e>
    2468:	1c28      	adds	r0, r5, #0
    246a:	f001 fe3b 	bl	40e4 <__sinit>
    246e:	4b37      	ldr	r3, [pc, #220]	; (254c <setvbuf+0xfc>)
    2470:	429c      	cmp	r4, r3
    2472:	d101      	bne.n	2478 <setvbuf+0x28>
    2474:	686c      	ldr	r4, [r5, #4]
    2476:	e008      	b.n	248a <setvbuf+0x3a>
    2478:	4b35      	ldr	r3, [pc, #212]	; (2550 <setvbuf+0x100>)
    247a:	429c      	cmp	r4, r3
    247c:	d101      	bne.n	2482 <setvbuf+0x32>
    247e:	68ac      	ldr	r4, [r5, #8]
    2480:	e003      	b.n	248a <setvbuf+0x3a>
    2482:	4b34      	ldr	r3, [pc, #208]	; (2554 <setvbuf+0x104>)
    2484:	429c      	cmp	r4, r3
    2486:	d100      	bne.n	248a <setvbuf+0x3a>
    2488:	68ec      	ldr	r4, [r5, #12]
    248a:	9b01      	ldr	r3, [sp, #4]
    248c:	2b02      	cmp	r3, #2
    248e:	d857      	bhi.n	2540 <setvbuf+0xf0>
    2490:	2e00      	cmp	r6, #0
    2492:	db55      	blt.n	2540 <setvbuf+0xf0>
    2494:	1c28      	adds	r0, r5, #0
    2496:	1c21      	adds	r1, r4, #0
    2498:	f001 fda4 	bl	3fe4 <_fflush_r>
    249c:	2300      	movs	r3, #0
    249e:	6063      	str	r3, [r4, #4]
    24a0:	61a3      	str	r3, [r4, #24]
    24a2:	89a3      	ldrh	r3, [r4, #12]
    24a4:	061a      	lsls	r2, r3, #24
    24a6:	d503      	bpl.n	24b0 <setvbuf+0x60>
    24a8:	1c28      	adds	r0, r5, #0
    24aa:	6921      	ldr	r1, [r4, #16]
    24ac:	f002 f9f0 	bl	4890 <_free_r>
    24b0:	89a3      	ldrh	r3, [r4, #12]
    24b2:	2283      	movs	r2, #131	; 0x83
    24b4:	4393      	bics	r3, r2
    24b6:	81a3      	strh	r3, [r4, #12]
    24b8:	9b01      	ldr	r3, [sp, #4]
    24ba:	2b02      	cmp	r3, #2
    24bc:	d013      	beq.n	24e6 <setvbuf+0x96>
    24be:	2f00      	cmp	r7, #0
    24c0:	d125      	bne.n	250e <setvbuf+0xbe>
    24c2:	2e00      	cmp	r6, #0
    24c4:	d101      	bne.n	24ca <setvbuf+0x7a>
    24c6:	2680      	movs	r6, #128	; 0x80
    24c8:	00f6      	lsls	r6, r6, #3
    24ca:	1c30      	adds	r0, r6, #0
    24cc:	f001 fece 	bl	426c <malloc>
    24d0:	1e07      	subs	r7, r0, #0
    24d2:	d118      	bne.n	2506 <setvbuf+0xb6>
    24d4:	2080      	movs	r0, #128	; 0x80
    24d6:	00c0      	lsls	r0, r0, #3
    24d8:	f001 fec8 	bl	426c <malloc>
    24dc:	1e07      	subs	r7, r0, #0
    24de:	d110      	bne.n	2502 <setvbuf+0xb2>
    24e0:	2001      	movs	r0, #1
    24e2:	4240      	negs	r0, r0
    24e4:	e000      	b.n	24e8 <setvbuf+0x98>
    24e6:	2000      	movs	r0, #0
    24e8:	89a3      	ldrh	r3, [r4, #12]
    24ea:	2202      	movs	r2, #2
    24ec:	4313      	orrs	r3, r2
    24ee:	81a3      	strh	r3, [r4, #12]
    24f0:	2300      	movs	r3, #0
    24f2:	60a3      	str	r3, [r4, #8]
    24f4:	1c23      	adds	r3, r4, #0
    24f6:	3347      	adds	r3, #71	; 0x47
    24f8:	6023      	str	r3, [r4, #0]
    24fa:	6123      	str	r3, [r4, #16]
    24fc:	2301      	movs	r3, #1
    24fe:	6163      	str	r3, [r4, #20]
    2500:	e020      	b.n	2544 <setvbuf+0xf4>
    2502:	2680      	movs	r6, #128	; 0x80
    2504:	00f6      	lsls	r6, r6, #3
    2506:	89a3      	ldrh	r3, [r4, #12]
    2508:	2280      	movs	r2, #128	; 0x80
    250a:	4313      	orrs	r3, r2
    250c:	81a3      	strh	r3, [r4, #12]
    250e:	9a01      	ldr	r2, [sp, #4]
    2510:	2a01      	cmp	r2, #1
    2512:	d104      	bne.n	251e <setvbuf+0xce>
    2514:	89a3      	ldrh	r3, [r4, #12]
    2516:	4313      	orrs	r3, r2
    2518:	81a3      	strh	r3, [r4, #12]
    251a:	4273      	negs	r3, r6
    251c:	61a3      	str	r3, [r4, #24]
    251e:	4b0e      	ldr	r3, [pc, #56]	; (2558 <setvbuf+0x108>)
    2520:	2000      	movs	r0, #0
    2522:	62ab      	str	r3, [r5, #40]	; 0x28
    2524:	89a3      	ldrh	r3, [r4, #12]
    2526:	6027      	str	r7, [r4, #0]
    2528:	6127      	str	r7, [r4, #16]
    252a:	6166      	str	r6, [r4, #20]
    252c:	071a      	lsls	r2, r3, #28
    252e:	d509      	bpl.n	2544 <setvbuf+0xf4>
    2530:	2203      	movs	r2, #3
    2532:	4013      	ands	r3, r2
    2534:	425a      	negs	r2, r3
    2536:	4153      	adcs	r3, r2
    2538:	425b      	negs	r3, r3
    253a:	401e      	ands	r6, r3
    253c:	60a6      	str	r6, [r4, #8]
    253e:	e001      	b.n	2544 <setvbuf+0xf4>
    2540:	2001      	movs	r0, #1
    2542:	4240      	negs	r0, r0
    2544:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    2546:	46c0      	nop			; (mov r8, r8)
    2548:	2000006c 	.word	0x2000006c
    254c:	00006fc0 	.word	0x00006fc0
    2550:	00006fe0 	.word	0x00006fe0
    2554:	00007000 	.word	0x00007000
    2558:	0000403d 	.word	0x0000403d

0000255c <__sfputc_r>:
    255c:	6893      	ldr	r3, [r2, #8]
    255e:	b510      	push	{r4, lr}
    2560:	3b01      	subs	r3, #1
    2562:	6093      	str	r3, [r2, #8]
    2564:	2b00      	cmp	r3, #0
    2566:	da05      	bge.n	2574 <__sfputc_r+0x18>
    2568:	6994      	ldr	r4, [r2, #24]
    256a:	42a3      	cmp	r3, r4
    256c:	db08      	blt.n	2580 <__sfputc_r+0x24>
    256e:	b2cb      	uxtb	r3, r1
    2570:	2b0a      	cmp	r3, #10
    2572:	d005      	beq.n	2580 <__sfputc_r+0x24>
    2574:	6813      	ldr	r3, [r2, #0]
    2576:	1c58      	adds	r0, r3, #1
    2578:	6010      	str	r0, [r2, #0]
    257a:	7019      	strb	r1, [r3, #0]
    257c:	b2c8      	uxtb	r0, r1
    257e:	e001      	b.n	2584 <__sfputc_r+0x28>
    2580:	f000 fd74 	bl	306c <__swbuf_r>
    2584:	bd10      	pop	{r4, pc}

00002586 <__sfputs_r>:
    2586:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2588:	1c06      	adds	r6, r0, #0
    258a:	1c0f      	adds	r7, r1, #0
    258c:	1c14      	adds	r4, r2, #0
    258e:	18d5      	adds	r5, r2, r3
    2590:	42ac      	cmp	r4, r5
    2592:	d008      	beq.n	25a6 <__sfputs_r+0x20>
    2594:	7821      	ldrb	r1, [r4, #0]
    2596:	1c30      	adds	r0, r6, #0
    2598:	1c3a      	adds	r2, r7, #0
    259a:	f7ff ffdf 	bl	255c <__sfputc_r>
    259e:	3401      	adds	r4, #1
    25a0:	1c43      	adds	r3, r0, #1
    25a2:	d1f5      	bne.n	2590 <__sfputs_r+0xa>
    25a4:	e000      	b.n	25a8 <__sfputs_r+0x22>
    25a6:	2000      	movs	r0, #0
    25a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000025ac <_vfiprintf_r>:
    25ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    25ae:	b09f      	sub	sp, #124	; 0x7c
    25b0:	1c06      	adds	r6, r0, #0
    25b2:	1c0f      	adds	r7, r1, #0
    25b4:	9203      	str	r2, [sp, #12]
    25b6:	9305      	str	r3, [sp, #20]
    25b8:	2800      	cmp	r0, #0
    25ba:	d004      	beq.n	25c6 <_vfiprintf_r+0x1a>
    25bc:	6981      	ldr	r1, [r0, #24]
    25be:	2900      	cmp	r1, #0
    25c0:	d101      	bne.n	25c6 <_vfiprintf_r+0x1a>
    25c2:	f001 fd8f 	bl	40e4 <__sinit>
    25c6:	4b75      	ldr	r3, [pc, #468]	; (279c <_vfiprintf_r+0x1f0>)
    25c8:	429f      	cmp	r7, r3
    25ca:	d101      	bne.n	25d0 <_vfiprintf_r+0x24>
    25cc:	6877      	ldr	r7, [r6, #4]
    25ce:	e008      	b.n	25e2 <_vfiprintf_r+0x36>
    25d0:	4b73      	ldr	r3, [pc, #460]	; (27a0 <_vfiprintf_r+0x1f4>)
    25d2:	429f      	cmp	r7, r3
    25d4:	d101      	bne.n	25da <_vfiprintf_r+0x2e>
    25d6:	68b7      	ldr	r7, [r6, #8]
    25d8:	e003      	b.n	25e2 <_vfiprintf_r+0x36>
    25da:	4b72      	ldr	r3, [pc, #456]	; (27a4 <_vfiprintf_r+0x1f8>)
    25dc:	429f      	cmp	r7, r3
    25de:	d100      	bne.n	25e2 <_vfiprintf_r+0x36>
    25e0:	68f7      	ldr	r7, [r6, #12]
    25e2:	89bb      	ldrh	r3, [r7, #12]
    25e4:	071a      	lsls	r2, r3, #28
    25e6:	d50a      	bpl.n	25fe <_vfiprintf_r+0x52>
    25e8:	693b      	ldr	r3, [r7, #16]
    25ea:	2b00      	cmp	r3, #0
    25ec:	d007      	beq.n	25fe <_vfiprintf_r+0x52>
    25ee:	ad06      	add	r5, sp, #24
    25f0:	2300      	movs	r3, #0
    25f2:	616b      	str	r3, [r5, #20]
    25f4:	2320      	movs	r3, #32
    25f6:	766b      	strb	r3, [r5, #25]
    25f8:	2330      	movs	r3, #48	; 0x30
    25fa:	76ab      	strb	r3, [r5, #26]
    25fc:	e03b      	b.n	2676 <_vfiprintf_r+0xca>
    25fe:	1c30      	adds	r0, r6, #0
    2600:	1c39      	adds	r1, r7, #0
    2602:	f000 fd8b 	bl	311c <__swsetup_r>
    2606:	2800      	cmp	r0, #0
    2608:	d0f1      	beq.n	25ee <_vfiprintf_r+0x42>
    260a:	2001      	movs	r0, #1
    260c:	4240      	negs	r0, r0
    260e:	e0c2      	b.n	2796 <_vfiprintf_r+0x1ea>
    2610:	9a05      	ldr	r2, [sp, #20]
    2612:	1d11      	adds	r1, r2, #4
    2614:	6812      	ldr	r2, [r2, #0]
    2616:	9105      	str	r1, [sp, #20]
    2618:	2a00      	cmp	r2, #0
    261a:	db76      	blt.n	270a <_vfiprintf_r+0x15e>
    261c:	9209      	str	r2, [sp, #36]	; 0x24
    261e:	3401      	adds	r4, #1
    2620:	7823      	ldrb	r3, [r4, #0]
    2622:	2b2e      	cmp	r3, #46	; 0x2e
    2624:	d100      	bne.n	2628 <_vfiprintf_r+0x7c>
    2626:	e081      	b.n	272c <_vfiprintf_r+0x180>
    2628:	7821      	ldrb	r1, [r4, #0]
    262a:	485f      	ldr	r0, [pc, #380]	; (27a8 <_vfiprintf_r+0x1fc>)
    262c:	2203      	movs	r2, #3
    262e:	f001 fe27 	bl	4280 <memchr>
    2632:	2800      	cmp	r0, #0
    2634:	d007      	beq.n	2646 <_vfiprintf_r+0x9a>
    2636:	495c      	ldr	r1, [pc, #368]	; (27a8 <_vfiprintf_r+0x1fc>)
    2638:	682a      	ldr	r2, [r5, #0]
    263a:	1a43      	subs	r3, r0, r1
    263c:	2040      	movs	r0, #64	; 0x40
    263e:	4098      	lsls	r0, r3
    2640:	4310      	orrs	r0, r2
    2642:	6028      	str	r0, [r5, #0]
    2644:	3401      	adds	r4, #1
    2646:	7821      	ldrb	r1, [r4, #0]
    2648:	1c63      	adds	r3, r4, #1
    264a:	4858      	ldr	r0, [pc, #352]	; (27ac <_vfiprintf_r+0x200>)
    264c:	2206      	movs	r2, #6
    264e:	9303      	str	r3, [sp, #12]
    2650:	7629      	strb	r1, [r5, #24]
    2652:	f001 fe15 	bl	4280 <memchr>
    2656:	2800      	cmp	r0, #0
    2658:	d100      	bne.n	265c <_vfiprintf_r+0xb0>
    265a:	e08a      	b.n	2772 <_vfiprintf_r+0x1c6>
    265c:	4b54      	ldr	r3, [pc, #336]	; (27b0 <_vfiprintf_r+0x204>)
    265e:	2b00      	cmp	r3, #0
    2660:	d17e      	bne.n	2760 <_vfiprintf_r+0x1b4>
    2662:	9b05      	ldr	r3, [sp, #20]
    2664:	2207      	movs	r2, #7
    2666:	3307      	adds	r3, #7
    2668:	4393      	bics	r3, r2
    266a:	3308      	adds	r3, #8
    266c:	9305      	str	r3, [sp, #20]
    266e:	696a      	ldr	r2, [r5, #20]
    2670:	9904      	ldr	r1, [sp, #16]
    2672:	1853      	adds	r3, r2, r1
    2674:	616b      	str	r3, [r5, #20]
    2676:	9c03      	ldr	r4, [sp, #12]
    2678:	7823      	ldrb	r3, [r4, #0]
    267a:	2b00      	cmp	r3, #0
    267c:	d104      	bne.n	2688 <_vfiprintf_r+0xdc>
    267e:	9903      	ldr	r1, [sp, #12]
    2680:	1a61      	subs	r1, r4, r1
    2682:	9102      	str	r1, [sp, #8]
    2684:	d010      	beq.n	26a8 <_vfiprintf_r+0xfc>
    2686:	e003      	b.n	2690 <_vfiprintf_r+0xe4>
    2688:	2b25      	cmp	r3, #37	; 0x25
    268a:	d0f8      	beq.n	267e <_vfiprintf_r+0xd2>
    268c:	3401      	adds	r4, #1
    268e:	e7f3      	b.n	2678 <_vfiprintf_r+0xcc>
    2690:	1c30      	adds	r0, r6, #0
    2692:	1c39      	adds	r1, r7, #0
    2694:	9a03      	ldr	r2, [sp, #12]
    2696:	9b02      	ldr	r3, [sp, #8]
    2698:	f7ff ff75 	bl	2586 <__sfputs_r>
    269c:	3001      	adds	r0, #1
    269e:	d075      	beq.n	278c <_vfiprintf_r+0x1e0>
    26a0:	696a      	ldr	r2, [r5, #20]
    26a2:	9902      	ldr	r1, [sp, #8]
    26a4:	1853      	adds	r3, r2, r1
    26a6:	616b      	str	r3, [r5, #20]
    26a8:	7823      	ldrb	r3, [r4, #0]
    26aa:	2b00      	cmp	r3, #0
    26ac:	d06e      	beq.n	278c <_vfiprintf_r+0x1e0>
    26ae:	2201      	movs	r2, #1
    26b0:	4252      	negs	r2, r2
    26b2:	606a      	str	r2, [r5, #4]
    26b4:	466a      	mov	r2, sp
    26b6:	2300      	movs	r3, #0
    26b8:	325b      	adds	r2, #91	; 0x5b
    26ba:	3401      	adds	r4, #1
    26bc:	602b      	str	r3, [r5, #0]
    26be:	60eb      	str	r3, [r5, #12]
    26c0:	60ab      	str	r3, [r5, #8]
    26c2:	7013      	strb	r3, [r2, #0]
    26c4:	65ab      	str	r3, [r5, #88]	; 0x58
    26c6:	7821      	ldrb	r1, [r4, #0]
    26c8:	483a      	ldr	r0, [pc, #232]	; (27b4 <_vfiprintf_r+0x208>)
    26ca:	2205      	movs	r2, #5
    26cc:	f001 fdd8 	bl	4280 <memchr>
    26d0:	2800      	cmp	r0, #0
    26d2:	d008      	beq.n	26e6 <_vfiprintf_r+0x13a>
    26d4:	4a37      	ldr	r2, [pc, #220]	; (27b4 <_vfiprintf_r+0x208>)
    26d6:	3401      	adds	r4, #1
    26d8:	1a83      	subs	r3, r0, r2
    26da:	2001      	movs	r0, #1
    26dc:	4098      	lsls	r0, r3
    26de:	682b      	ldr	r3, [r5, #0]
    26e0:	4318      	orrs	r0, r3
    26e2:	6028      	str	r0, [r5, #0]
    26e4:	e7ef      	b.n	26c6 <_vfiprintf_r+0x11a>
    26e6:	682b      	ldr	r3, [r5, #0]
    26e8:	06d9      	lsls	r1, r3, #27
    26ea:	d503      	bpl.n	26f4 <_vfiprintf_r+0x148>
    26ec:	466a      	mov	r2, sp
    26ee:	2120      	movs	r1, #32
    26f0:	325b      	adds	r2, #91	; 0x5b
    26f2:	7011      	strb	r1, [r2, #0]
    26f4:	071a      	lsls	r2, r3, #28
    26f6:	d503      	bpl.n	2700 <_vfiprintf_r+0x154>
    26f8:	466a      	mov	r2, sp
    26fa:	212b      	movs	r1, #43	; 0x2b
    26fc:	325b      	adds	r2, #91	; 0x5b
    26fe:	7011      	strb	r1, [r2, #0]
    2700:	7822      	ldrb	r2, [r4, #0]
    2702:	2a2a      	cmp	r2, #42	; 0x2a
    2704:	d084      	beq.n	2610 <_vfiprintf_r+0x64>
    2706:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2708:	e005      	b.n	2716 <_vfiprintf_r+0x16a>
    270a:	4252      	negs	r2, r2
    270c:	60ea      	str	r2, [r5, #12]
    270e:	2202      	movs	r2, #2
    2710:	4313      	orrs	r3, r2
    2712:	602b      	str	r3, [r5, #0]
    2714:	e783      	b.n	261e <_vfiprintf_r+0x72>
    2716:	7822      	ldrb	r2, [r4, #0]
    2718:	3a30      	subs	r2, #48	; 0x30
    271a:	2a09      	cmp	r2, #9
    271c:	d804      	bhi.n	2728 <_vfiprintf_r+0x17c>
    271e:	210a      	movs	r1, #10
    2720:	434b      	muls	r3, r1
    2722:	3401      	adds	r4, #1
    2724:	189b      	adds	r3, r3, r2
    2726:	e7f6      	b.n	2716 <_vfiprintf_r+0x16a>
    2728:	9309      	str	r3, [sp, #36]	; 0x24
    272a:	e779      	b.n	2620 <_vfiprintf_r+0x74>
    272c:	7863      	ldrb	r3, [r4, #1]
    272e:	2b2a      	cmp	r3, #42	; 0x2a
    2730:	d109      	bne.n	2746 <_vfiprintf_r+0x19a>
    2732:	9b05      	ldr	r3, [sp, #20]
    2734:	3402      	adds	r4, #2
    2736:	1d1a      	adds	r2, r3, #4
    2738:	681b      	ldr	r3, [r3, #0]
    273a:	9205      	str	r2, [sp, #20]
    273c:	2b00      	cmp	r3, #0
    273e:	da0d      	bge.n	275c <_vfiprintf_r+0x1b0>
    2740:	2301      	movs	r3, #1
    2742:	425b      	negs	r3, r3
    2744:	e00a      	b.n	275c <_vfiprintf_r+0x1b0>
    2746:	3401      	adds	r4, #1
    2748:	2300      	movs	r3, #0
    274a:	7822      	ldrb	r2, [r4, #0]
    274c:	3a30      	subs	r2, #48	; 0x30
    274e:	2a09      	cmp	r2, #9
    2750:	d804      	bhi.n	275c <_vfiprintf_r+0x1b0>
    2752:	210a      	movs	r1, #10
    2754:	434b      	muls	r3, r1
    2756:	3401      	adds	r4, #1
    2758:	189b      	adds	r3, r3, r2
    275a:	e7f6      	b.n	274a <_vfiprintf_r+0x19e>
    275c:	9307      	str	r3, [sp, #28]
    275e:	e763      	b.n	2628 <_vfiprintf_r+0x7c>
    2760:	ab05      	add	r3, sp, #20
    2762:	9300      	str	r3, [sp, #0]
    2764:	1c30      	adds	r0, r6, #0
    2766:	1c29      	adds	r1, r5, #0
    2768:	1c3a      	adds	r2, r7, #0
    276a:	4b13      	ldr	r3, [pc, #76]	; (27b8 <_vfiprintf_r+0x20c>)
    276c:	f000 f8c8 	bl	2900 <_printf_float>
    2770:	e007      	b.n	2782 <_vfiprintf_r+0x1d6>
    2772:	ab05      	add	r3, sp, #20
    2774:	9300      	str	r3, [sp, #0]
    2776:	1c30      	adds	r0, r6, #0
    2778:	1c29      	adds	r1, r5, #0
    277a:	1c3a      	adds	r2, r7, #0
    277c:	4b0e      	ldr	r3, [pc, #56]	; (27b8 <_vfiprintf_r+0x20c>)
    277e:	f000 fb5f 	bl	2e40 <_printf_i>
    2782:	9004      	str	r0, [sp, #16]
    2784:	9904      	ldr	r1, [sp, #16]
    2786:	3101      	adds	r1, #1
    2788:	d000      	beq.n	278c <_vfiprintf_r+0x1e0>
    278a:	e770      	b.n	266e <_vfiprintf_r+0xc2>
    278c:	89bb      	ldrh	r3, [r7, #12]
    278e:	065a      	lsls	r2, r3, #25
    2790:	d500      	bpl.n	2794 <_vfiprintf_r+0x1e8>
    2792:	e73a      	b.n	260a <_vfiprintf_r+0x5e>
    2794:	980b      	ldr	r0, [sp, #44]	; 0x2c
    2796:	b01f      	add	sp, #124	; 0x7c
    2798:	bdf0      	pop	{r4, r5, r6, r7, pc}
    279a:	46c0      	nop			; (mov r8, r8)
    279c:	00006fc0 	.word	0x00006fc0
    27a0:	00006fe0 	.word	0x00006fe0
    27a4:	00007000 	.word	0x00007000
    27a8:	00006f72 	.word	0x00006f72
    27ac:	00006f76 	.word	0x00006f76
    27b0:	00002901 	.word	0x00002901
    27b4:	00006f6c 	.word	0x00006f6c
    27b8:	00002587 	.word	0x00002587
    27bc:	00000000 	.word	0x00000000

000027c0 <__cvt>:
    27c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    27c2:	b08b      	sub	sp, #44	; 0x2c
    27c4:	1c16      	adds	r6, r2, #0
    27c6:	1c1c      	adds	r4, r3, #0
    27c8:	9912      	ldr	r1, [sp, #72]	; 0x48
    27ca:	d504      	bpl.n	27d6 <__cvt+0x16>
    27cc:	2280      	movs	r2, #128	; 0x80
    27ce:	0612      	lsls	r2, r2, #24
    27d0:	18a4      	adds	r4, r4, r2
    27d2:	232d      	movs	r3, #45	; 0x2d
    27d4:	e000      	b.n	27d8 <__cvt+0x18>
    27d6:	2300      	movs	r3, #0
    27d8:	9f14      	ldr	r7, [sp, #80]	; 0x50
    27da:	700b      	strb	r3, [r1, #0]
    27dc:	2320      	movs	r3, #32
    27de:	439f      	bics	r7, r3
    27e0:	2f46      	cmp	r7, #70	; 0x46
    27e2:	d008      	beq.n	27f6 <__cvt+0x36>
    27e4:	1c3a      	adds	r2, r7, #0
    27e6:	3a45      	subs	r2, #69	; 0x45
    27e8:	4251      	negs	r1, r2
    27ea:	414a      	adcs	r2, r1
    27ec:	9910      	ldr	r1, [sp, #64]	; 0x40
    27ee:	2302      	movs	r3, #2
    27f0:	1889      	adds	r1, r1, r2
    27f2:	9110      	str	r1, [sp, #64]	; 0x40
    27f4:	e000      	b.n	27f8 <__cvt+0x38>
    27f6:	2303      	movs	r3, #3
    27f8:	9300      	str	r3, [sp, #0]
    27fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    27fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    27fe:	9302      	str	r3, [sp, #8]
    2800:	ab08      	add	r3, sp, #32
    2802:	9303      	str	r3, [sp, #12]
    2804:	ab09      	add	r3, sp, #36	; 0x24
    2806:	9201      	str	r2, [sp, #4]
    2808:	9304      	str	r3, [sp, #16]
    280a:	1c32      	adds	r2, r6, #0
    280c:	1c23      	adds	r3, r4, #0
    280e:	f000 fd83 	bl	3318 <_dtoa_r>
    2812:	1c05      	adds	r5, r0, #0
    2814:	2f47      	cmp	r7, #71	; 0x47
    2816:	d102      	bne.n	281e <__cvt+0x5e>
    2818:	9911      	ldr	r1, [sp, #68]	; 0x44
    281a:	07c9      	lsls	r1, r1, #31
    281c:	d52c      	bpl.n	2878 <__cvt+0xb8>
    281e:	9910      	ldr	r1, [sp, #64]	; 0x40
    2820:	1869      	adds	r1, r5, r1
    2822:	9107      	str	r1, [sp, #28]
    2824:	2f46      	cmp	r7, #70	; 0x46
    2826:	d114      	bne.n	2852 <__cvt+0x92>
    2828:	782b      	ldrb	r3, [r5, #0]
    282a:	2b30      	cmp	r3, #48	; 0x30
    282c:	d10c      	bne.n	2848 <__cvt+0x88>
    282e:	1c30      	adds	r0, r6, #0
    2830:	1c21      	adds	r1, r4, #0
    2832:	4b16      	ldr	r3, [pc, #88]	; (288c <__cvt+0xcc>)
    2834:	4a14      	ldr	r2, [pc, #80]	; (2888 <__cvt+0xc8>)
    2836:	f002 fa93 	bl	4d60 <__aeabi_dcmpeq>
    283a:	2800      	cmp	r0, #0
    283c:	d104      	bne.n	2848 <__cvt+0x88>
    283e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    2840:	2301      	movs	r3, #1
    2842:	9913      	ldr	r1, [sp, #76]	; 0x4c
    2844:	1a9b      	subs	r3, r3, r2
    2846:	600b      	str	r3, [r1, #0]
    2848:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    284a:	9907      	ldr	r1, [sp, #28]
    284c:	6813      	ldr	r3, [r2, #0]
    284e:	18c9      	adds	r1, r1, r3
    2850:	9107      	str	r1, [sp, #28]
    2852:	1c30      	adds	r0, r6, #0
    2854:	1c21      	adds	r1, r4, #0
    2856:	4b0d      	ldr	r3, [pc, #52]	; (288c <__cvt+0xcc>)
    2858:	4a0b      	ldr	r2, [pc, #44]	; (2888 <__cvt+0xc8>)
    285a:	f002 fa81 	bl	4d60 <__aeabi_dcmpeq>
    285e:	2800      	cmp	r0, #0
    2860:	d001      	beq.n	2866 <__cvt+0xa6>
    2862:	9a07      	ldr	r2, [sp, #28]
    2864:	9209      	str	r2, [sp, #36]	; 0x24
    2866:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2868:	9907      	ldr	r1, [sp, #28]
    286a:	428b      	cmp	r3, r1
    286c:	d204      	bcs.n	2878 <__cvt+0xb8>
    286e:	1c5a      	adds	r2, r3, #1
    2870:	9209      	str	r2, [sp, #36]	; 0x24
    2872:	2230      	movs	r2, #48	; 0x30
    2874:	701a      	strb	r2, [r3, #0]
    2876:	e7f6      	b.n	2866 <__cvt+0xa6>
    2878:	9b09      	ldr	r3, [sp, #36]	; 0x24
    287a:	1c28      	adds	r0, r5, #0
    287c:	1b5a      	subs	r2, r3, r5
    287e:	9b15      	ldr	r3, [sp, #84]	; 0x54
    2880:	601a      	str	r2, [r3, #0]
    2882:	b00b      	add	sp, #44	; 0x2c
    2884:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2886:	46c0      	nop			; (mov r8, r8)
	...

00002890 <__exponent>:
    2890:	b5f0      	push	{r4, r5, r6, r7, lr}
    2892:	232b      	movs	r3, #43	; 0x2b
    2894:	b085      	sub	sp, #20
    2896:	1c05      	adds	r5, r0, #0
    2898:	1c0c      	adds	r4, r1, #0
    289a:	7002      	strb	r2, [r0, #0]
    289c:	1c86      	adds	r6, r0, #2
    289e:	2900      	cmp	r1, #0
    28a0:	da01      	bge.n	28a6 <__exponent+0x16>
    28a2:	424c      	negs	r4, r1
    28a4:	232d      	movs	r3, #45	; 0x2d
    28a6:	706b      	strb	r3, [r5, #1]
    28a8:	2c09      	cmp	r4, #9
    28aa:	dd1e      	ble.n	28ea <__exponent+0x5a>
    28ac:	466f      	mov	r7, sp
    28ae:	370e      	adds	r7, #14
    28b0:	1c20      	adds	r0, r4, #0
    28b2:	210a      	movs	r1, #10
    28b4:	9701      	str	r7, [sp, #4]
    28b6:	f002 fa37 	bl	4d28 <__aeabi_idivmod>
    28ba:	3130      	adds	r1, #48	; 0x30
    28bc:	7039      	strb	r1, [r7, #0]
    28be:	1c20      	adds	r0, r4, #0
    28c0:	210a      	movs	r1, #10
    28c2:	f002 f9db 	bl	4c7c <__aeabi_idiv>
    28c6:	3f01      	subs	r7, #1
    28c8:	1e04      	subs	r4, r0, #0
    28ca:	2c09      	cmp	r4, #9
    28cc:	dcf0      	bgt.n	28b0 <__exponent+0x20>
    28ce:	9b01      	ldr	r3, [sp, #4]
    28d0:	3430      	adds	r4, #48	; 0x30
    28d2:	3b01      	subs	r3, #1
    28d4:	701c      	strb	r4, [r3, #0]
    28d6:	466a      	mov	r2, sp
    28d8:	320f      	adds	r2, #15
    28da:	1c30      	adds	r0, r6, #0
    28dc:	4293      	cmp	r3, r2
    28de:	d209      	bcs.n	28f4 <__exponent+0x64>
    28e0:	781a      	ldrb	r2, [r3, #0]
    28e2:	3301      	adds	r3, #1
    28e4:	7032      	strb	r2, [r6, #0]
    28e6:	3601      	adds	r6, #1
    28e8:	e7f5      	b.n	28d6 <__exponent+0x46>
    28ea:	2330      	movs	r3, #48	; 0x30
    28ec:	18e4      	adds	r4, r4, r3
    28ee:	7033      	strb	r3, [r6, #0]
    28f0:	1cb0      	adds	r0, r6, #2
    28f2:	7074      	strb	r4, [r6, #1]
    28f4:	1b40      	subs	r0, r0, r5
    28f6:	b005      	add	sp, #20
    28f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28fa:	0000      	movs	r0, r0
    28fc:	0000      	movs	r0, r0
	...

00002900 <_printf_float>:
    2900:	b5f0      	push	{r4, r5, r6, r7, lr}
    2902:	b093      	sub	sp, #76	; 0x4c
    2904:	1c0c      	adds	r4, r1, #0
    2906:	920a      	str	r2, [sp, #40]	; 0x28
    2908:	930b      	str	r3, [sp, #44]	; 0x2c
    290a:	9e18      	ldr	r6, [sp, #96]	; 0x60
    290c:	1c05      	adds	r5, r0, #0
    290e:	f001 fc59 	bl	41c4 <_localeconv_r>
    2912:	6800      	ldr	r0, [r0, #0]
    2914:	900c      	str	r0, [sp, #48]	; 0x30
    2916:	f002 f8df 	bl	4ad8 <strlen>
    291a:	2300      	movs	r3, #0
    291c:	9310      	str	r3, [sp, #64]	; 0x40
    291e:	6833      	ldr	r3, [r6, #0]
    2920:	2207      	movs	r2, #7
    2922:	3307      	adds	r3, #7
    2924:	4393      	bics	r3, r2
    2926:	1c1a      	adds	r2, r3, #0
    2928:	3208      	adds	r2, #8
    292a:	900d      	str	r0, [sp, #52]	; 0x34
    292c:	7e27      	ldrb	r7, [r4, #24]
    292e:	6818      	ldr	r0, [r3, #0]
    2930:	6859      	ldr	r1, [r3, #4]
    2932:	6032      	str	r2, [r6, #0]
    2934:	64a0      	str	r0, [r4, #72]	; 0x48
    2936:	64e1      	str	r1, [r4, #76]	; 0x4c
    2938:	f002 f846 	bl	49c8 <__fpclassifyd>
    293c:	2801      	cmp	r0, #1
    293e:	d119      	bne.n	2974 <_printf_float+0x74>
    2940:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    2942:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    2944:	4bb9      	ldr	r3, [pc, #740]	; (2c2c <_printf_float+0x32c>)
    2946:	4ab8      	ldr	r2, [pc, #736]	; (2c28 <_printf_float+0x328>)
    2948:	f002 fa10 	bl	4d6c <__aeabi_dcmplt>
    294c:	2800      	cmp	r0, #0
    294e:	d003      	beq.n	2958 <_printf_float+0x58>
    2950:	1c23      	adds	r3, r4, #0
    2952:	222d      	movs	r2, #45	; 0x2d
    2954:	3343      	adds	r3, #67	; 0x43
    2956:	701a      	strb	r2, [r3, #0]
    2958:	2f47      	cmp	r7, #71	; 0x47
    295a:	d801      	bhi.n	2960 <_printf_float+0x60>
    295c:	4eb4      	ldr	r6, [pc, #720]	; (2c30 <_printf_float+0x330>)
    295e:	e000      	b.n	2962 <_printf_float+0x62>
    2960:	4eb4      	ldr	r6, [pc, #720]	; (2c34 <_printf_float+0x334>)
    2962:	2303      	movs	r3, #3
    2964:	6820      	ldr	r0, [r4, #0]
    2966:	6123      	str	r3, [r4, #16]
    2968:	2304      	movs	r3, #4
    296a:	4398      	bics	r0, r3
    296c:	2100      	movs	r1, #0
    296e:	6020      	str	r0, [r4, #0]
    2970:	9109      	str	r1, [sp, #36]	; 0x24
    2972:	e091      	b.n	2a98 <_printf_float+0x198>
    2974:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    2976:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    2978:	f002 f826 	bl	49c8 <__fpclassifyd>
    297c:	6823      	ldr	r3, [r4, #0]
    297e:	2800      	cmp	r0, #0
    2980:	d10c      	bne.n	299c <_printf_float+0x9c>
    2982:	2f47      	cmp	r7, #71	; 0x47
    2984:	d801      	bhi.n	298a <_printf_float+0x8a>
    2986:	4eac      	ldr	r6, [pc, #688]	; (2c38 <_printf_float+0x338>)
    2988:	e000      	b.n	298c <_printf_float+0x8c>
    298a:	4eac      	ldr	r6, [pc, #688]	; (2c3c <_printf_float+0x33c>)
    298c:	2203      	movs	r2, #3
    298e:	6122      	str	r2, [r4, #16]
    2990:	2204      	movs	r2, #4
    2992:	4393      	bics	r3, r2
    2994:	2200      	movs	r2, #0
    2996:	6023      	str	r3, [r4, #0]
    2998:	9209      	str	r2, [sp, #36]	; 0x24
    299a:	e07d      	b.n	2a98 <_printf_float+0x198>
    299c:	6862      	ldr	r2, [r4, #4]
    299e:	1c56      	adds	r6, r2, #1
    29a0:	d101      	bne.n	29a6 <_printf_float+0xa6>
    29a2:	2206      	movs	r2, #6
    29a4:	e007      	b.n	29b6 <_printf_float+0xb6>
    29a6:	2120      	movs	r1, #32
    29a8:	1c38      	adds	r0, r7, #0
    29aa:	4388      	bics	r0, r1
    29ac:	2847      	cmp	r0, #71	; 0x47
    29ae:	d103      	bne.n	29b8 <_printf_float+0xb8>
    29b0:	2a00      	cmp	r2, #0
    29b2:	d101      	bne.n	29b8 <_printf_float+0xb8>
    29b4:	2201      	movs	r2, #1
    29b6:	6062      	str	r2, [r4, #4]
    29b8:	2280      	movs	r2, #128	; 0x80
    29ba:	00d2      	lsls	r2, r2, #3
    29bc:	4313      	orrs	r3, r2
    29be:	6023      	str	r3, [r4, #0]
    29c0:	9301      	str	r3, [sp, #4]
    29c2:	466b      	mov	r3, sp
    29c4:	333b      	adds	r3, #59	; 0x3b
    29c6:	9302      	str	r3, [sp, #8]
    29c8:	ab0f      	add	r3, sp, #60	; 0x3c
    29ca:	6861      	ldr	r1, [r4, #4]
    29cc:	9303      	str	r3, [sp, #12]
    29ce:	ab10      	add	r3, sp, #64	; 0x40
    29d0:	9305      	str	r3, [sp, #20]
    29d2:	2300      	movs	r3, #0
    29d4:	9100      	str	r1, [sp, #0]
    29d6:	9306      	str	r3, [sp, #24]
    29d8:	9704      	str	r7, [sp, #16]
    29da:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    29dc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    29de:	1c28      	adds	r0, r5, #0
    29e0:	f7ff feee 	bl	27c0 <__cvt>
    29e4:	2320      	movs	r3, #32
    29e6:	1c3a      	adds	r2, r7, #0
    29e8:	1c06      	adds	r6, r0, #0
    29ea:	439a      	bics	r2, r3
    29ec:	990f      	ldr	r1, [sp, #60]	; 0x3c
    29ee:	2a47      	cmp	r2, #71	; 0x47
    29f0:	d107      	bne.n	2a02 <_printf_float+0x102>
    29f2:	1ccb      	adds	r3, r1, #3
    29f4:	db02      	blt.n	29fc <_printf_float+0xfc>
    29f6:	6860      	ldr	r0, [r4, #4]
    29f8:	4281      	cmp	r1, r0
    29fa:	dd2e      	ble.n	2a5a <_printf_float+0x15a>
    29fc:	3f02      	subs	r7, #2
    29fe:	b2ff      	uxtb	r7, r7
    2a00:	e001      	b.n	2a06 <_printf_float+0x106>
    2a02:	2f65      	cmp	r7, #101	; 0x65
    2a04:	d812      	bhi.n	2a2c <_printf_float+0x12c>
    2a06:	1c20      	adds	r0, r4, #0
    2a08:	3901      	subs	r1, #1
    2a0a:	1c3a      	adds	r2, r7, #0
    2a0c:	3050      	adds	r0, #80	; 0x50
    2a0e:	910f      	str	r1, [sp, #60]	; 0x3c
    2a10:	f7ff ff3e 	bl	2890 <__exponent>
    2a14:	9b10      	ldr	r3, [sp, #64]	; 0x40
    2a16:	9009      	str	r0, [sp, #36]	; 0x24
    2a18:	18c2      	adds	r2, r0, r3
    2a1a:	6122      	str	r2, [r4, #16]
    2a1c:	2b01      	cmp	r3, #1
    2a1e:	dc02      	bgt.n	2a26 <_printf_float+0x126>
    2a20:	6821      	ldr	r1, [r4, #0]
    2a22:	07c9      	lsls	r1, r1, #31
    2a24:	d52f      	bpl.n	2a86 <_printf_float+0x186>
    2a26:	3201      	adds	r2, #1
    2a28:	6122      	str	r2, [r4, #16]
    2a2a:	e02c      	b.n	2a86 <_printf_float+0x186>
    2a2c:	2f66      	cmp	r7, #102	; 0x66
    2a2e:	d115      	bne.n	2a5c <_printf_float+0x15c>
    2a30:	6863      	ldr	r3, [r4, #4]
    2a32:	2900      	cmp	r1, #0
    2a34:	dd08      	ble.n	2a48 <_printf_float+0x148>
    2a36:	6121      	str	r1, [r4, #16]
    2a38:	2b00      	cmp	r3, #0
    2a3a:	d102      	bne.n	2a42 <_printf_float+0x142>
    2a3c:	6822      	ldr	r2, [r4, #0]
    2a3e:	07d2      	lsls	r2, r2, #31
    2a40:	d51d      	bpl.n	2a7e <_printf_float+0x17e>
    2a42:	3301      	adds	r3, #1
    2a44:	18c9      	adds	r1, r1, r3
    2a46:	e011      	b.n	2a6c <_printf_float+0x16c>
    2a48:	2b00      	cmp	r3, #0
    2a4a:	d103      	bne.n	2a54 <_printf_float+0x154>
    2a4c:	6820      	ldr	r0, [r4, #0]
    2a4e:	2201      	movs	r2, #1
    2a50:	4210      	tst	r0, r2
    2a52:	d000      	beq.n	2a56 <_printf_float+0x156>
    2a54:	1c9a      	adds	r2, r3, #2
    2a56:	6122      	str	r2, [r4, #16]
    2a58:	e011      	b.n	2a7e <_printf_float+0x17e>
    2a5a:	2767      	movs	r7, #103	; 0x67
    2a5c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    2a5e:	4291      	cmp	r1, r2
    2a60:	db06      	blt.n	2a70 <_printf_float+0x170>
    2a62:	6822      	ldr	r2, [r4, #0]
    2a64:	6121      	str	r1, [r4, #16]
    2a66:	07d2      	lsls	r2, r2, #31
    2a68:	d509      	bpl.n	2a7e <_printf_float+0x17e>
    2a6a:	3101      	adds	r1, #1
    2a6c:	6121      	str	r1, [r4, #16]
    2a6e:	e006      	b.n	2a7e <_printf_float+0x17e>
    2a70:	2301      	movs	r3, #1
    2a72:	2900      	cmp	r1, #0
    2a74:	dc01      	bgt.n	2a7a <_printf_float+0x17a>
    2a76:	2302      	movs	r3, #2
    2a78:	1a5b      	subs	r3, r3, r1
    2a7a:	18d3      	adds	r3, r2, r3
    2a7c:	6123      	str	r3, [r4, #16]
    2a7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    2a80:	2000      	movs	r0, #0
    2a82:	65a3      	str	r3, [r4, #88]	; 0x58
    2a84:	9009      	str	r0, [sp, #36]	; 0x24
    2a86:	466b      	mov	r3, sp
    2a88:	333b      	adds	r3, #59	; 0x3b
    2a8a:	781b      	ldrb	r3, [r3, #0]
    2a8c:	2b00      	cmp	r3, #0
    2a8e:	d003      	beq.n	2a98 <_printf_float+0x198>
    2a90:	1c23      	adds	r3, r4, #0
    2a92:	222d      	movs	r2, #45	; 0x2d
    2a94:	3343      	adds	r3, #67	; 0x43
    2a96:	701a      	strb	r2, [r3, #0]
    2a98:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2a9a:	1c28      	adds	r0, r5, #0
    2a9c:	9100      	str	r1, [sp, #0]
    2a9e:	aa11      	add	r2, sp, #68	; 0x44
    2aa0:	1c21      	adds	r1, r4, #0
    2aa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2aa4:	f000 f958 	bl	2d58 <_printf_common>
    2aa8:	3001      	adds	r0, #1
    2aaa:	d102      	bne.n	2ab2 <_printf_float+0x1b2>
    2aac:	2001      	movs	r0, #1
    2aae:	4240      	negs	r0, r0
    2ab0:	e14c      	b.n	2d4c <_printf_float+0x44c>
    2ab2:	6822      	ldr	r2, [r4, #0]
    2ab4:	0553      	lsls	r3, r2, #21
    2ab6:	d404      	bmi.n	2ac2 <_printf_float+0x1c2>
    2ab8:	1c28      	adds	r0, r5, #0
    2aba:	990a      	ldr	r1, [sp, #40]	; 0x28
    2abc:	1c32      	adds	r2, r6, #0
    2abe:	6923      	ldr	r3, [r4, #16]
    2ac0:	e067      	b.n	2b92 <_printf_float+0x292>
    2ac2:	2f65      	cmp	r7, #101	; 0x65
    2ac4:	d800      	bhi.n	2ac8 <_printf_float+0x1c8>
    2ac6:	e0e0      	b.n	2c8a <_printf_float+0x38a>
    2ac8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    2aca:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    2acc:	4b57      	ldr	r3, [pc, #348]	; (2c2c <_printf_float+0x32c>)
    2ace:	4a56      	ldr	r2, [pc, #344]	; (2c28 <_printf_float+0x328>)
    2ad0:	f002 f946 	bl	4d60 <__aeabi_dcmpeq>
    2ad4:	2800      	cmp	r0, #0
    2ad6:	d02b      	beq.n	2b30 <_printf_float+0x230>
    2ad8:	1c28      	adds	r0, r5, #0
    2ada:	990a      	ldr	r1, [sp, #40]	; 0x28
    2adc:	4a58      	ldr	r2, [pc, #352]	; (2c40 <_printf_float+0x340>)
    2ade:	2301      	movs	r3, #1
    2ae0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    2ae2:	47b0      	blx	r6
    2ae4:	3001      	adds	r0, #1
    2ae6:	d0e1      	beq.n	2aac <_printf_float+0x1ac>
    2ae8:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    2aea:	9810      	ldr	r0, [sp, #64]	; 0x40
    2aec:	4287      	cmp	r7, r0
    2aee:	db07      	blt.n	2b00 <_printf_float+0x200>
    2af0:	6821      	ldr	r1, [r4, #0]
    2af2:	07c9      	lsls	r1, r1, #31
    2af4:	d404      	bmi.n	2b00 <_printf_float+0x200>
    2af6:	6827      	ldr	r7, [r4, #0]
    2af8:	07bf      	lsls	r7, r7, #30
    2afa:	d500      	bpl.n	2afe <_printf_float+0x1fe>
    2afc:	e10e      	b.n	2d1c <_printf_float+0x41c>
    2afe:	e113      	b.n	2d28 <_printf_float+0x428>
    2b00:	1c28      	adds	r0, r5, #0
    2b02:	990a      	ldr	r1, [sp, #40]	; 0x28
    2b04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2b06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2b08:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    2b0a:	47b0      	blx	r6
    2b0c:	3001      	adds	r0, #1
    2b0e:	d0cd      	beq.n	2aac <_printf_float+0x1ac>
    2b10:	2600      	movs	r6, #0
    2b12:	9b10      	ldr	r3, [sp, #64]	; 0x40
    2b14:	3b01      	subs	r3, #1
    2b16:	429e      	cmp	r6, r3
    2b18:	daed      	bge.n	2af6 <_printf_float+0x1f6>
    2b1a:	1c22      	adds	r2, r4, #0
    2b1c:	1c28      	adds	r0, r5, #0
    2b1e:	990a      	ldr	r1, [sp, #40]	; 0x28
    2b20:	321a      	adds	r2, #26
    2b22:	2301      	movs	r3, #1
    2b24:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2b26:	47b8      	blx	r7
    2b28:	3001      	adds	r0, #1
    2b2a:	d0bf      	beq.n	2aac <_printf_float+0x1ac>
    2b2c:	3601      	adds	r6, #1
    2b2e:	e7f0      	b.n	2b12 <_printf_float+0x212>
    2b30:	980f      	ldr	r0, [sp, #60]	; 0x3c
    2b32:	2800      	cmp	r0, #0
    2b34:	dc30      	bgt.n	2b98 <_printf_float+0x298>
    2b36:	1c28      	adds	r0, r5, #0
    2b38:	990a      	ldr	r1, [sp, #40]	; 0x28
    2b3a:	4a41      	ldr	r2, [pc, #260]	; (2c40 <_printf_float+0x340>)
    2b3c:	2301      	movs	r3, #1
    2b3e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2b40:	47b8      	blx	r7
    2b42:	3001      	adds	r0, #1
    2b44:	d0b2      	beq.n	2aac <_printf_float+0x1ac>
    2b46:	980f      	ldr	r0, [sp, #60]	; 0x3c
    2b48:	2800      	cmp	r0, #0
    2b4a:	d105      	bne.n	2b58 <_printf_float+0x258>
    2b4c:	9910      	ldr	r1, [sp, #64]	; 0x40
    2b4e:	2900      	cmp	r1, #0
    2b50:	d102      	bne.n	2b58 <_printf_float+0x258>
    2b52:	6822      	ldr	r2, [r4, #0]
    2b54:	07d2      	lsls	r2, r2, #31
    2b56:	d5ce      	bpl.n	2af6 <_printf_float+0x1f6>
    2b58:	1c28      	adds	r0, r5, #0
    2b5a:	990a      	ldr	r1, [sp, #40]	; 0x28
    2b5c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2b5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2b60:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2b62:	47b8      	blx	r7
    2b64:	3001      	adds	r0, #1
    2b66:	d0a1      	beq.n	2aac <_printf_float+0x1ac>
    2b68:	2700      	movs	r7, #0
    2b6a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    2b6c:	9709      	str	r7, [sp, #36]	; 0x24
    2b6e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    2b70:	4243      	negs	r3, r0
    2b72:	990a      	ldr	r1, [sp, #40]	; 0x28
    2b74:	1c28      	adds	r0, r5, #0
    2b76:	429f      	cmp	r7, r3
    2b78:	da09      	bge.n	2b8e <_printf_float+0x28e>
    2b7a:	1c22      	adds	r2, r4, #0
    2b7c:	321a      	adds	r2, #26
    2b7e:	2301      	movs	r3, #1
    2b80:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2b82:	47b8      	blx	r7
    2b84:	3001      	adds	r0, #1
    2b86:	d091      	beq.n	2aac <_printf_float+0x1ac>
    2b88:	9f09      	ldr	r7, [sp, #36]	; 0x24
    2b8a:	3701      	adds	r7, #1
    2b8c:	e7ed      	b.n	2b6a <_printf_float+0x26a>
    2b8e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    2b90:	1c32      	adds	r2, r6, #0
    2b92:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    2b94:	47b0      	blx	r6
    2b96:	e0b5      	b.n	2d04 <_printf_float+0x404>
    2b98:	9f10      	ldr	r7, [sp, #64]	; 0x40
    2b9a:	6da3      	ldr	r3, [r4, #88]	; 0x58
    2b9c:	9708      	str	r7, [sp, #32]
    2b9e:	429f      	cmp	r7, r3
    2ba0:	dd00      	ble.n	2ba4 <_printf_float+0x2a4>
    2ba2:	9308      	str	r3, [sp, #32]
    2ba4:	9f08      	ldr	r7, [sp, #32]
    2ba6:	2f00      	cmp	r7, #0
    2ba8:	dc01      	bgt.n	2bae <_printf_float+0x2ae>
    2baa:	2700      	movs	r7, #0
    2bac:	e014      	b.n	2bd8 <_printf_float+0x2d8>
    2bae:	1c28      	adds	r0, r5, #0
    2bb0:	990a      	ldr	r1, [sp, #40]	; 0x28
    2bb2:	1c32      	adds	r2, r6, #0
    2bb4:	9b08      	ldr	r3, [sp, #32]
    2bb6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2bb8:	47b8      	blx	r7
    2bba:	3001      	adds	r0, #1
    2bbc:	d1f5      	bne.n	2baa <_printf_float+0x2aa>
    2bbe:	e775      	b.n	2aac <_printf_float+0x1ac>
    2bc0:	1c22      	adds	r2, r4, #0
    2bc2:	1c28      	adds	r0, r5, #0
    2bc4:	990a      	ldr	r1, [sp, #40]	; 0x28
    2bc6:	321a      	adds	r2, #26
    2bc8:	2301      	movs	r3, #1
    2bca:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2bcc:	47b8      	blx	r7
    2bce:	3001      	adds	r0, #1
    2bd0:	d100      	bne.n	2bd4 <_printf_float+0x2d4>
    2bd2:	e76b      	b.n	2aac <_printf_float+0x1ac>
    2bd4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    2bd6:	3701      	adds	r7, #1
    2bd8:	9709      	str	r7, [sp, #36]	; 0x24
    2bda:	9f08      	ldr	r7, [sp, #32]
    2bdc:	6da3      	ldr	r3, [r4, #88]	; 0x58
    2bde:	43fa      	mvns	r2, r7
    2be0:	17d2      	asrs	r2, r2, #31
    2be2:	403a      	ands	r2, r7
    2be4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    2be6:	1a9a      	subs	r2, r3, r2
    2be8:	4297      	cmp	r7, r2
    2bea:	dbe9      	blt.n	2bc0 <_printf_float+0x2c0>
    2bec:	980f      	ldr	r0, [sp, #60]	; 0x3c
    2bee:	9910      	ldr	r1, [sp, #64]	; 0x40
    2bf0:	18f3      	adds	r3, r6, r3
    2bf2:	9309      	str	r3, [sp, #36]	; 0x24
    2bf4:	4288      	cmp	r0, r1
    2bf6:	db0e      	blt.n	2c16 <_printf_float+0x316>
    2bf8:	6822      	ldr	r2, [r4, #0]
    2bfa:	07d2      	lsls	r2, r2, #31
    2bfc:	d40b      	bmi.n	2c16 <_printf_float+0x316>
    2bfe:	9b10      	ldr	r3, [sp, #64]	; 0x40
    2c00:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    2c02:	18f6      	adds	r6, r6, r3
    2c04:	1bdb      	subs	r3, r3, r7
    2c06:	9f09      	ldr	r7, [sp, #36]	; 0x24
    2c08:	1bf6      	subs	r6, r6, r7
    2c0a:	429e      	cmp	r6, r3
    2c0c:	dd00      	ble.n	2c10 <_printf_float+0x310>
    2c0e:	1c1e      	adds	r6, r3, #0
    2c10:	2e00      	cmp	r6, #0
    2c12:	dc17      	bgt.n	2c44 <_printf_float+0x344>
    2c14:	e01f      	b.n	2c56 <_printf_float+0x356>
    2c16:	1c28      	adds	r0, r5, #0
    2c18:	990a      	ldr	r1, [sp, #40]	; 0x28
    2c1a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2c1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2c1e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2c20:	47b8      	blx	r7
    2c22:	3001      	adds	r0, #1
    2c24:	d1eb      	bne.n	2bfe <_printf_float+0x2fe>
    2c26:	e741      	b.n	2aac <_printf_float+0x1ac>
	...
    2c30:	00006f7d 	.word	0x00006f7d
    2c34:	00006f81 	.word	0x00006f81
    2c38:	00006f85 	.word	0x00006f85
    2c3c:	00006f89 	.word	0x00006f89
    2c40:	00006f8d 	.word	0x00006f8d
    2c44:	1c28      	adds	r0, r5, #0
    2c46:	990a      	ldr	r1, [sp, #40]	; 0x28
    2c48:	9a09      	ldr	r2, [sp, #36]	; 0x24
    2c4a:	1c33      	adds	r3, r6, #0
    2c4c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2c4e:	47b8      	blx	r7
    2c50:	3001      	adds	r0, #1
    2c52:	d100      	bne.n	2c56 <_printf_float+0x356>
    2c54:	e72a      	b.n	2aac <_printf_float+0x1ac>
    2c56:	2700      	movs	r7, #0
    2c58:	e00b      	b.n	2c72 <_printf_float+0x372>
    2c5a:	1c22      	adds	r2, r4, #0
    2c5c:	1c28      	adds	r0, r5, #0
    2c5e:	990a      	ldr	r1, [sp, #40]	; 0x28
    2c60:	321a      	adds	r2, #26
    2c62:	2301      	movs	r3, #1
    2c64:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2c66:	47b8      	blx	r7
    2c68:	3001      	adds	r0, #1
    2c6a:	d100      	bne.n	2c6e <_printf_float+0x36e>
    2c6c:	e71e      	b.n	2aac <_printf_float+0x1ac>
    2c6e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    2c70:	3701      	adds	r7, #1
    2c72:	9709      	str	r7, [sp, #36]	; 0x24
    2c74:	9810      	ldr	r0, [sp, #64]	; 0x40
    2c76:	990f      	ldr	r1, [sp, #60]	; 0x3c
    2c78:	43f3      	mvns	r3, r6
    2c7a:	17db      	asrs	r3, r3, #31
    2c7c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    2c7e:	1a42      	subs	r2, r0, r1
    2c80:	4033      	ands	r3, r6
    2c82:	1ad3      	subs	r3, r2, r3
    2c84:	429f      	cmp	r7, r3
    2c86:	dbe8      	blt.n	2c5a <_printf_float+0x35a>
    2c88:	e735      	b.n	2af6 <_printf_float+0x1f6>
    2c8a:	9810      	ldr	r0, [sp, #64]	; 0x40
    2c8c:	2801      	cmp	r0, #1
    2c8e:	dc02      	bgt.n	2c96 <_printf_float+0x396>
    2c90:	2301      	movs	r3, #1
    2c92:	421a      	tst	r2, r3
    2c94:	d03a      	beq.n	2d0c <_printf_float+0x40c>
    2c96:	1c28      	adds	r0, r5, #0
    2c98:	990a      	ldr	r1, [sp, #40]	; 0x28
    2c9a:	1c32      	adds	r2, r6, #0
    2c9c:	2301      	movs	r3, #1
    2c9e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2ca0:	47b8      	blx	r7
    2ca2:	3001      	adds	r0, #1
    2ca4:	d100      	bne.n	2ca8 <_printf_float+0x3a8>
    2ca6:	e701      	b.n	2aac <_printf_float+0x1ac>
    2ca8:	1c28      	adds	r0, r5, #0
    2caa:	990a      	ldr	r1, [sp, #40]	; 0x28
    2cac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2cae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2cb0:	47b8      	blx	r7
    2cb2:	3001      	adds	r0, #1
    2cb4:	d100      	bne.n	2cb8 <_printf_float+0x3b8>
    2cb6:	e6f9      	b.n	2aac <_printf_float+0x1ac>
    2cb8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    2cba:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    2cbc:	4b25      	ldr	r3, [pc, #148]	; (2d54 <_printf_float+0x454>)
    2cbe:	4a24      	ldr	r2, [pc, #144]	; (2d50 <_printf_float+0x450>)
    2cc0:	f002 f84e 	bl	4d60 <__aeabi_dcmpeq>
    2cc4:	2800      	cmp	r0, #0
    2cc6:	d001      	beq.n	2ccc <_printf_float+0x3cc>
    2cc8:	2600      	movs	r6, #0
    2cca:	e010      	b.n	2cee <_printf_float+0x3ee>
    2ccc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    2cce:	1c72      	adds	r2, r6, #1
    2cd0:	3b01      	subs	r3, #1
    2cd2:	1c28      	adds	r0, r5, #0
    2cd4:	990a      	ldr	r1, [sp, #40]	; 0x28
    2cd6:	e01c      	b.n	2d12 <_printf_float+0x412>
    2cd8:	1c22      	adds	r2, r4, #0
    2cda:	1c28      	adds	r0, r5, #0
    2cdc:	990a      	ldr	r1, [sp, #40]	; 0x28
    2cde:	321a      	adds	r2, #26
    2ce0:	2301      	movs	r3, #1
    2ce2:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2ce4:	47b8      	blx	r7
    2ce6:	3001      	adds	r0, #1
    2ce8:	d100      	bne.n	2cec <_printf_float+0x3ec>
    2cea:	e6df      	b.n	2aac <_printf_float+0x1ac>
    2cec:	3601      	adds	r6, #1
    2cee:	9b10      	ldr	r3, [sp, #64]	; 0x40
    2cf0:	3b01      	subs	r3, #1
    2cf2:	429e      	cmp	r6, r3
    2cf4:	dbf0      	blt.n	2cd8 <_printf_float+0x3d8>
    2cf6:	1c22      	adds	r2, r4, #0
    2cf8:	1c28      	adds	r0, r5, #0
    2cfa:	990a      	ldr	r1, [sp, #40]	; 0x28
    2cfc:	3250      	adds	r2, #80	; 0x50
    2cfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2d00:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2d02:	47b8      	blx	r7
    2d04:	3001      	adds	r0, #1
    2d06:	d000      	beq.n	2d0a <_printf_float+0x40a>
    2d08:	e6f5      	b.n	2af6 <_printf_float+0x1f6>
    2d0a:	e6cf      	b.n	2aac <_printf_float+0x1ac>
    2d0c:	990a      	ldr	r1, [sp, #40]	; 0x28
    2d0e:	1c28      	adds	r0, r5, #0
    2d10:	1c32      	adds	r2, r6, #0
    2d12:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    2d14:	47b0      	blx	r6
    2d16:	3001      	adds	r0, #1
    2d18:	d1ed      	bne.n	2cf6 <_printf_float+0x3f6>
    2d1a:	e6c7      	b.n	2aac <_printf_float+0x1ac>
    2d1c:	2600      	movs	r6, #0
    2d1e:	68e0      	ldr	r0, [r4, #12]
    2d20:	9911      	ldr	r1, [sp, #68]	; 0x44
    2d22:	1a43      	subs	r3, r0, r1
    2d24:	429e      	cmp	r6, r3
    2d26:	db05      	blt.n	2d34 <_printf_float+0x434>
    2d28:	9b11      	ldr	r3, [sp, #68]	; 0x44
    2d2a:	68e0      	ldr	r0, [r4, #12]
    2d2c:	4298      	cmp	r0, r3
    2d2e:	da0d      	bge.n	2d4c <_printf_float+0x44c>
    2d30:	1c18      	adds	r0, r3, #0
    2d32:	e00b      	b.n	2d4c <_printf_float+0x44c>
    2d34:	1c22      	adds	r2, r4, #0
    2d36:	1c28      	adds	r0, r5, #0
    2d38:	990a      	ldr	r1, [sp, #40]	; 0x28
    2d3a:	3219      	adds	r2, #25
    2d3c:	2301      	movs	r3, #1
    2d3e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    2d40:	47b8      	blx	r7
    2d42:	3001      	adds	r0, #1
    2d44:	d100      	bne.n	2d48 <_printf_float+0x448>
    2d46:	e6b1      	b.n	2aac <_printf_float+0x1ac>
    2d48:	3601      	adds	r6, #1
    2d4a:	e7e8      	b.n	2d1e <_printf_float+0x41e>
    2d4c:	b013      	add	sp, #76	; 0x4c
    2d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00002d58 <_printf_common>:
    2d58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2d5a:	1c15      	adds	r5, r2, #0
    2d5c:	9301      	str	r3, [sp, #4]
    2d5e:	690a      	ldr	r2, [r1, #16]
    2d60:	688b      	ldr	r3, [r1, #8]
    2d62:	1c06      	adds	r6, r0, #0
    2d64:	1c0c      	adds	r4, r1, #0
    2d66:	4293      	cmp	r3, r2
    2d68:	da00      	bge.n	2d6c <_printf_common+0x14>
    2d6a:	1c13      	adds	r3, r2, #0
    2d6c:	1c22      	adds	r2, r4, #0
    2d6e:	602b      	str	r3, [r5, #0]
    2d70:	3243      	adds	r2, #67	; 0x43
    2d72:	7812      	ldrb	r2, [r2, #0]
    2d74:	2a00      	cmp	r2, #0
    2d76:	d001      	beq.n	2d7c <_printf_common+0x24>
    2d78:	3301      	adds	r3, #1
    2d7a:	602b      	str	r3, [r5, #0]
    2d7c:	6820      	ldr	r0, [r4, #0]
    2d7e:	0680      	lsls	r0, r0, #26
    2d80:	d502      	bpl.n	2d88 <_printf_common+0x30>
    2d82:	682b      	ldr	r3, [r5, #0]
    2d84:	3302      	adds	r3, #2
    2d86:	602b      	str	r3, [r5, #0]
    2d88:	6821      	ldr	r1, [r4, #0]
    2d8a:	2706      	movs	r7, #6
    2d8c:	400f      	ands	r7, r1
    2d8e:	d01f      	beq.n	2dd0 <_printf_common+0x78>
    2d90:	1c23      	adds	r3, r4, #0
    2d92:	3343      	adds	r3, #67	; 0x43
    2d94:	781b      	ldrb	r3, [r3, #0]
    2d96:	1e5a      	subs	r2, r3, #1
    2d98:	4193      	sbcs	r3, r2
    2d9a:	6822      	ldr	r2, [r4, #0]
    2d9c:	0692      	lsls	r2, r2, #26
    2d9e:	d51f      	bpl.n	2de0 <_printf_common+0x88>
    2da0:	18e1      	adds	r1, r4, r3
    2da2:	3140      	adds	r1, #64	; 0x40
    2da4:	2030      	movs	r0, #48	; 0x30
    2da6:	70c8      	strb	r0, [r1, #3]
    2da8:	1c21      	adds	r1, r4, #0
    2daa:	1c5a      	adds	r2, r3, #1
    2dac:	3145      	adds	r1, #69	; 0x45
    2dae:	7809      	ldrb	r1, [r1, #0]
    2db0:	18a2      	adds	r2, r4, r2
    2db2:	3240      	adds	r2, #64	; 0x40
    2db4:	3302      	adds	r3, #2
    2db6:	70d1      	strb	r1, [r2, #3]
    2db8:	e012      	b.n	2de0 <_printf_common+0x88>
    2dba:	1c22      	adds	r2, r4, #0
    2dbc:	1c30      	adds	r0, r6, #0
    2dbe:	9901      	ldr	r1, [sp, #4]
    2dc0:	3219      	adds	r2, #25
    2dc2:	2301      	movs	r3, #1
    2dc4:	9f08      	ldr	r7, [sp, #32]
    2dc6:	47b8      	blx	r7
    2dc8:	3001      	adds	r0, #1
    2dca:	d011      	beq.n	2df0 <_printf_common+0x98>
    2dcc:	9f00      	ldr	r7, [sp, #0]
    2dce:	3701      	adds	r7, #1
    2dd0:	9700      	str	r7, [sp, #0]
    2dd2:	68e0      	ldr	r0, [r4, #12]
    2dd4:	6829      	ldr	r1, [r5, #0]
    2dd6:	9f00      	ldr	r7, [sp, #0]
    2dd8:	1a43      	subs	r3, r0, r1
    2dda:	429f      	cmp	r7, r3
    2ddc:	dbed      	blt.n	2dba <_printf_common+0x62>
    2dde:	e7d7      	b.n	2d90 <_printf_common+0x38>
    2de0:	1c22      	adds	r2, r4, #0
    2de2:	1c30      	adds	r0, r6, #0
    2de4:	9901      	ldr	r1, [sp, #4]
    2de6:	3243      	adds	r2, #67	; 0x43
    2de8:	9f08      	ldr	r7, [sp, #32]
    2dea:	47b8      	blx	r7
    2dec:	3001      	adds	r0, #1
    2dee:	d102      	bne.n	2df6 <_printf_common+0x9e>
    2df0:	2001      	movs	r0, #1
    2df2:	4240      	negs	r0, r0
    2df4:	e023      	b.n	2e3e <_printf_common+0xe6>
    2df6:	6820      	ldr	r0, [r4, #0]
    2df8:	2106      	movs	r1, #6
    2dfa:	682b      	ldr	r3, [r5, #0]
    2dfc:	68e2      	ldr	r2, [r4, #12]
    2dfe:	4001      	ands	r1, r0
    2e00:	2500      	movs	r5, #0
    2e02:	2904      	cmp	r1, #4
    2e04:	d103      	bne.n	2e0e <_printf_common+0xb6>
    2e06:	1ad5      	subs	r5, r2, r3
    2e08:	43eb      	mvns	r3, r5
    2e0a:	17db      	asrs	r3, r3, #31
    2e0c:	401d      	ands	r5, r3
    2e0e:	68a2      	ldr	r2, [r4, #8]
    2e10:	6923      	ldr	r3, [r4, #16]
    2e12:	429a      	cmp	r2, r3
    2e14:	dd01      	ble.n	2e1a <_printf_common+0xc2>
    2e16:	1ad3      	subs	r3, r2, r3
    2e18:	18ed      	adds	r5, r5, r3
    2e1a:	2700      	movs	r7, #0
    2e1c:	9700      	str	r7, [sp, #0]
    2e1e:	9f00      	ldr	r7, [sp, #0]
    2e20:	42af      	cmp	r7, r5
    2e22:	da0b      	bge.n	2e3c <_printf_common+0xe4>
    2e24:	1c22      	adds	r2, r4, #0
    2e26:	1c30      	adds	r0, r6, #0
    2e28:	9901      	ldr	r1, [sp, #4]
    2e2a:	321a      	adds	r2, #26
    2e2c:	2301      	movs	r3, #1
    2e2e:	9f08      	ldr	r7, [sp, #32]
    2e30:	47b8      	blx	r7
    2e32:	3001      	adds	r0, #1
    2e34:	d0dc      	beq.n	2df0 <_printf_common+0x98>
    2e36:	9f00      	ldr	r7, [sp, #0]
    2e38:	3701      	adds	r7, #1
    2e3a:	e7ef      	b.n	2e1c <_printf_common+0xc4>
    2e3c:	2000      	movs	r0, #0
    2e3e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00002e40 <_printf_i>:
    2e40:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e42:	1c0d      	adds	r5, r1, #0
    2e44:	b08b      	sub	sp, #44	; 0x2c
    2e46:	3543      	adds	r5, #67	; 0x43
    2e48:	9206      	str	r2, [sp, #24]
    2e4a:	9005      	str	r0, [sp, #20]
    2e4c:	9307      	str	r3, [sp, #28]
    2e4e:	9504      	str	r5, [sp, #16]
    2e50:	7e0b      	ldrb	r3, [r1, #24]
    2e52:	1c0c      	adds	r4, r1, #0
    2e54:	9a10      	ldr	r2, [sp, #64]	; 0x40
    2e56:	2b6e      	cmp	r3, #110	; 0x6e
    2e58:	d100      	bne.n	2e5c <_printf_i+0x1c>
    2e5a:	e0a7      	b.n	2fac <_printf_i+0x16c>
    2e5c:	d811      	bhi.n	2e82 <_printf_i+0x42>
    2e5e:	2b63      	cmp	r3, #99	; 0x63
    2e60:	d022      	beq.n	2ea8 <_printf_i+0x68>
    2e62:	d809      	bhi.n	2e78 <_printf_i+0x38>
    2e64:	2b00      	cmp	r3, #0
    2e66:	d100      	bne.n	2e6a <_printf_i+0x2a>
    2e68:	e0b0      	b.n	2fcc <_printf_i+0x18c>
    2e6a:	2b58      	cmp	r3, #88	; 0x58
    2e6c:	d000      	beq.n	2e70 <_printf_i+0x30>
    2e6e:	e0c0      	b.n	2ff2 <_printf_i+0x1b2>
    2e70:	3145      	adds	r1, #69	; 0x45
    2e72:	700b      	strb	r3, [r1, #0]
    2e74:	4d7b      	ldr	r5, [pc, #492]	; (3064 <_printf_i+0x224>)
    2e76:	e04e      	b.n	2f16 <_printf_i+0xd6>
    2e78:	2b64      	cmp	r3, #100	; 0x64
    2e7a:	d01c      	beq.n	2eb6 <_printf_i+0x76>
    2e7c:	2b69      	cmp	r3, #105	; 0x69
    2e7e:	d01a      	beq.n	2eb6 <_printf_i+0x76>
    2e80:	e0b7      	b.n	2ff2 <_printf_i+0x1b2>
    2e82:	2b73      	cmp	r3, #115	; 0x73
    2e84:	d100      	bne.n	2e88 <_printf_i+0x48>
    2e86:	e0a5      	b.n	2fd4 <_printf_i+0x194>
    2e88:	d809      	bhi.n	2e9e <_printf_i+0x5e>
    2e8a:	2b6f      	cmp	r3, #111	; 0x6f
    2e8c:	d029      	beq.n	2ee2 <_printf_i+0xa2>
    2e8e:	2b70      	cmp	r3, #112	; 0x70
    2e90:	d000      	beq.n	2e94 <_printf_i+0x54>
    2e92:	e0ae      	b.n	2ff2 <_printf_i+0x1b2>
    2e94:	680e      	ldr	r6, [r1, #0]
    2e96:	2320      	movs	r3, #32
    2e98:	4333      	orrs	r3, r6
    2e9a:	600b      	str	r3, [r1, #0]
    2e9c:	e036      	b.n	2f0c <_printf_i+0xcc>
    2e9e:	2b75      	cmp	r3, #117	; 0x75
    2ea0:	d01f      	beq.n	2ee2 <_printf_i+0xa2>
    2ea2:	2b78      	cmp	r3, #120	; 0x78
    2ea4:	d032      	beq.n	2f0c <_printf_i+0xcc>
    2ea6:	e0a4      	b.n	2ff2 <_printf_i+0x1b2>
    2ea8:	6813      	ldr	r3, [r2, #0]
    2eaa:	1c0d      	adds	r5, r1, #0
    2eac:	1d19      	adds	r1, r3, #4
    2eae:	3542      	adds	r5, #66	; 0x42
    2eb0:	6011      	str	r1, [r2, #0]
    2eb2:	681b      	ldr	r3, [r3, #0]
    2eb4:	e09f      	b.n	2ff6 <_printf_i+0x1b6>
    2eb6:	6821      	ldr	r1, [r4, #0]
    2eb8:	6813      	ldr	r3, [r2, #0]
    2eba:	060e      	lsls	r6, r1, #24
    2ebc:	d503      	bpl.n	2ec6 <_printf_i+0x86>
    2ebe:	1d19      	adds	r1, r3, #4
    2ec0:	6011      	str	r1, [r2, #0]
    2ec2:	681e      	ldr	r6, [r3, #0]
    2ec4:	e005      	b.n	2ed2 <_printf_i+0x92>
    2ec6:	0648      	lsls	r0, r1, #25
    2ec8:	d5f9      	bpl.n	2ebe <_printf_i+0x7e>
    2eca:	1d19      	adds	r1, r3, #4
    2ecc:	6011      	str	r1, [r2, #0]
    2ece:	2100      	movs	r1, #0
    2ed0:	5e5e      	ldrsh	r6, [r3, r1]
    2ed2:	4b64      	ldr	r3, [pc, #400]	; (3064 <_printf_i+0x224>)
    2ed4:	2e00      	cmp	r6, #0
    2ed6:	da3b      	bge.n	2f50 <_printf_i+0x110>
    2ed8:	9d04      	ldr	r5, [sp, #16]
    2eda:	222d      	movs	r2, #45	; 0x2d
    2edc:	4276      	negs	r6, r6
    2ede:	702a      	strb	r2, [r5, #0]
    2ee0:	e036      	b.n	2f50 <_printf_i+0x110>
    2ee2:	6821      	ldr	r1, [r4, #0]
    2ee4:	6813      	ldr	r3, [r2, #0]
    2ee6:	060e      	lsls	r6, r1, #24
    2ee8:	d503      	bpl.n	2ef2 <_printf_i+0xb2>
    2eea:	1d19      	adds	r1, r3, #4
    2eec:	6011      	str	r1, [r2, #0]
    2eee:	681e      	ldr	r6, [r3, #0]
    2ef0:	e004      	b.n	2efc <_printf_i+0xbc>
    2ef2:	0648      	lsls	r0, r1, #25
    2ef4:	d5f9      	bpl.n	2eea <_printf_i+0xaa>
    2ef6:	1d19      	adds	r1, r3, #4
    2ef8:	881e      	ldrh	r6, [r3, #0]
    2efa:	6011      	str	r1, [r2, #0]
    2efc:	4b59      	ldr	r3, [pc, #356]	; (3064 <_printf_i+0x224>)
    2efe:	7e22      	ldrb	r2, [r4, #24]
    2f00:	9303      	str	r3, [sp, #12]
    2f02:	2708      	movs	r7, #8
    2f04:	2a6f      	cmp	r2, #111	; 0x6f
    2f06:	d01e      	beq.n	2f46 <_printf_i+0x106>
    2f08:	270a      	movs	r7, #10
    2f0a:	e01c      	b.n	2f46 <_printf_i+0x106>
    2f0c:	1c23      	adds	r3, r4, #0
    2f0e:	2178      	movs	r1, #120	; 0x78
    2f10:	3345      	adds	r3, #69	; 0x45
    2f12:	4d55      	ldr	r5, [pc, #340]	; (3068 <_printf_i+0x228>)
    2f14:	7019      	strb	r1, [r3, #0]
    2f16:	6811      	ldr	r1, [r2, #0]
    2f18:	6823      	ldr	r3, [r4, #0]
    2f1a:	1d08      	adds	r0, r1, #4
    2f1c:	9503      	str	r5, [sp, #12]
    2f1e:	6010      	str	r0, [r2, #0]
    2f20:	061e      	lsls	r6, r3, #24
    2f22:	d501      	bpl.n	2f28 <_printf_i+0xe8>
    2f24:	680e      	ldr	r6, [r1, #0]
    2f26:	e002      	b.n	2f2e <_printf_i+0xee>
    2f28:	0658      	lsls	r0, r3, #25
    2f2a:	d5fb      	bpl.n	2f24 <_printf_i+0xe4>
    2f2c:	880e      	ldrh	r6, [r1, #0]
    2f2e:	07d9      	lsls	r1, r3, #31
    2f30:	d502      	bpl.n	2f38 <_printf_i+0xf8>
    2f32:	2220      	movs	r2, #32
    2f34:	4313      	orrs	r3, r2
    2f36:	6023      	str	r3, [r4, #0]
    2f38:	2710      	movs	r7, #16
    2f3a:	2e00      	cmp	r6, #0
    2f3c:	d103      	bne.n	2f46 <_printf_i+0x106>
    2f3e:	6822      	ldr	r2, [r4, #0]
    2f40:	2320      	movs	r3, #32
    2f42:	439a      	bics	r2, r3
    2f44:	6022      	str	r2, [r4, #0]
    2f46:	1c23      	adds	r3, r4, #0
    2f48:	2200      	movs	r2, #0
    2f4a:	3343      	adds	r3, #67	; 0x43
    2f4c:	701a      	strb	r2, [r3, #0]
    2f4e:	e001      	b.n	2f54 <_printf_i+0x114>
    2f50:	9303      	str	r3, [sp, #12]
    2f52:	270a      	movs	r7, #10
    2f54:	6863      	ldr	r3, [r4, #4]
    2f56:	60a3      	str	r3, [r4, #8]
    2f58:	2b00      	cmp	r3, #0
    2f5a:	db03      	blt.n	2f64 <_printf_i+0x124>
    2f5c:	6825      	ldr	r5, [r4, #0]
    2f5e:	2204      	movs	r2, #4
    2f60:	4395      	bics	r5, r2
    2f62:	6025      	str	r5, [r4, #0]
    2f64:	2e00      	cmp	r6, #0
    2f66:	d102      	bne.n	2f6e <_printf_i+0x12e>
    2f68:	9d04      	ldr	r5, [sp, #16]
    2f6a:	2b00      	cmp	r3, #0
    2f6c:	d00e      	beq.n	2f8c <_printf_i+0x14c>
    2f6e:	9d04      	ldr	r5, [sp, #16]
    2f70:	1c30      	adds	r0, r6, #0
    2f72:	1c39      	adds	r1, r7, #0
    2f74:	f001 fe78 	bl	4c68 <__aeabi_uidivmod>
    2f78:	9803      	ldr	r0, [sp, #12]
    2f7a:	3d01      	subs	r5, #1
    2f7c:	5c43      	ldrb	r3, [r0, r1]
    2f7e:	1c30      	adds	r0, r6, #0
    2f80:	702b      	strb	r3, [r5, #0]
    2f82:	1c39      	adds	r1, r7, #0
    2f84:	f001 fe2c 	bl	4be0 <__aeabi_uidiv>
    2f88:	1e06      	subs	r6, r0, #0
    2f8a:	d1f1      	bne.n	2f70 <_printf_i+0x130>
    2f8c:	2f08      	cmp	r7, #8
    2f8e:	d109      	bne.n	2fa4 <_printf_i+0x164>
    2f90:	6821      	ldr	r1, [r4, #0]
    2f92:	07c9      	lsls	r1, r1, #31
    2f94:	d506      	bpl.n	2fa4 <_printf_i+0x164>
    2f96:	6862      	ldr	r2, [r4, #4]
    2f98:	6923      	ldr	r3, [r4, #16]
    2f9a:	429a      	cmp	r2, r3
    2f9c:	dc02      	bgt.n	2fa4 <_printf_i+0x164>
    2f9e:	3d01      	subs	r5, #1
    2fa0:	2330      	movs	r3, #48	; 0x30
    2fa2:	702b      	strb	r3, [r5, #0]
    2fa4:	9e04      	ldr	r6, [sp, #16]
    2fa6:	1b73      	subs	r3, r6, r5
    2fa8:	6123      	str	r3, [r4, #16]
    2faa:	e02a      	b.n	3002 <_printf_i+0x1c2>
    2fac:	6808      	ldr	r0, [r1, #0]
    2fae:	6813      	ldr	r3, [r2, #0]
    2fb0:	6949      	ldr	r1, [r1, #20]
    2fb2:	0605      	lsls	r5, r0, #24
    2fb4:	d504      	bpl.n	2fc0 <_printf_i+0x180>
    2fb6:	1d18      	adds	r0, r3, #4
    2fb8:	6010      	str	r0, [r2, #0]
    2fba:	681b      	ldr	r3, [r3, #0]
    2fbc:	6019      	str	r1, [r3, #0]
    2fbe:	e005      	b.n	2fcc <_printf_i+0x18c>
    2fc0:	0646      	lsls	r6, r0, #25
    2fc2:	d5f8      	bpl.n	2fb6 <_printf_i+0x176>
    2fc4:	1d18      	adds	r0, r3, #4
    2fc6:	6010      	str	r0, [r2, #0]
    2fc8:	681b      	ldr	r3, [r3, #0]
    2fca:	8019      	strh	r1, [r3, #0]
    2fcc:	2300      	movs	r3, #0
    2fce:	6123      	str	r3, [r4, #16]
    2fd0:	9d04      	ldr	r5, [sp, #16]
    2fd2:	e016      	b.n	3002 <_printf_i+0x1c2>
    2fd4:	6813      	ldr	r3, [r2, #0]
    2fd6:	1d19      	adds	r1, r3, #4
    2fd8:	6011      	str	r1, [r2, #0]
    2fda:	681d      	ldr	r5, [r3, #0]
    2fdc:	1c28      	adds	r0, r5, #0
    2fde:	f001 fd7b 	bl	4ad8 <strlen>
    2fe2:	6863      	ldr	r3, [r4, #4]
    2fe4:	6120      	str	r0, [r4, #16]
    2fe6:	4298      	cmp	r0, r3
    2fe8:	d900      	bls.n	2fec <_printf_i+0x1ac>
    2fea:	6123      	str	r3, [r4, #16]
    2fec:	6920      	ldr	r0, [r4, #16]
    2fee:	6060      	str	r0, [r4, #4]
    2ff0:	e004      	b.n	2ffc <_printf_i+0x1bc>
    2ff2:	1c25      	adds	r5, r4, #0
    2ff4:	3542      	adds	r5, #66	; 0x42
    2ff6:	702b      	strb	r3, [r5, #0]
    2ff8:	2301      	movs	r3, #1
    2ffa:	6123      	str	r3, [r4, #16]
    2ffc:	9e04      	ldr	r6, [sp, #16]
    2ffe:	2300      	movs	r3, #0
    3000:	7033      	strb	r3, [r6, #0]
    3002:	9e07      	ldr	r6, [sp, #28]
    3004:	9805      	ldr	r0, [sp, #20]
    3006:	9600      	str	r6, [sp, #0]
    3008:	1c21      	adds	r1, r4, #0
    300a:	aa09      	add	r2, sp, #36	; 0x24
    300c:	9b06      	ldr	r3, [sp, #24]
    300e:	f7ff fea3 	bl	2d58 <_printf_common>
    3012:	3001      	adds	r0, #1
    3014:	d102      	bne.n	301c <_printf_i+0x1dc>
    3016:	2001      	movs	r0, #1
    3018:	4240      	negs	r0, r0
    301a:	e021      	b.n	3060 <_printf_i+0x220>
    301c:	1c2a      	adds	r2, r5, #0
    301e:	9805      	ldr	r0, [sp, #20]
    3020:	9906      	ldr	r1, [sp, #24]
    3022:	6923      	ldr	r3, [r4, #16]
    3024:	9d07      	ldr	r5, [sp, #28]
    3026:	47a8      	blx	r5
    3028:	3001      	adds	r0, #1
    302a:	d0f4      	beq.n	3016 <_printf_i+0x1d6>
    302c:	6826      	ldr	r6, [r4, #0]
    302e:	07b6      	lsls	r6, r6, #30
    3030:	d405      	bmi.n	303e <_printf_i+0x1fe>
    3032:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3034:	68e0      	ldr	r0, [r4, #12]
    3036:	4298      	cmp	r0, r3
    3038:	da12      	bge.n	3060 <_printf_i+0x220>
    303a:	1c18      	adds	r0, r3, #0
    303c:	e010      	b.n	3060 <_printf_i+0x220>
    303e:	2500      	movs	r5, #0
    3040:	68e0      	ldr	r0, [r4, #12]
    3042:	9909      	ldr	r1, [sp, #36]	; 0x24
    3044:	1a43      	subs	r3, r0, r1
    3046:	429d      	cmp	r5, r3
    3048:	daf3      	bge.n	3032 <_printf_i+0x1f2>
    304a:	1c22      	adds	r2, r4, #0
    304c:	9805      	ldr	r0, [sp, #20]
    304e:	9906      	ldr	r1, [sp, #24]
    3050:	3219      	adds	r2, #25
    3052:	2301      	movs	r3, #1
    3054:	9e07      	ldr	r6, [sp, #28]
    3056:	47b0      	blx	r6
    3058:	3001      	adds	r0, #1
    305a:	d0dc      	beq.n	3016 <_printf_i+0x1d6>
    305c:	3501      	adds	r5, #1
    305e:	e7ef      	b.n	3040 <_printf_i+0x200>
    3060:	b00b      	add	sp, #44	; 0x2c
    3062:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3064:	00006f8f 	.word	0x00006f8f
    3068:	00006fa0 	.word	0x00006fa0

0000306c <__swbuf_r>:
    306c:	b570      	push	{r4, r5, r6, lr}
    306e:	1c05      	adds	r5, r0, #0
    3070:	1c0e      	adds	r6, r1, #0
    3072:	1c14      	adds	r4, r2, #0
    3074:	2800      	cmp	r0, #0
    3076:	d004      	beq.n	3082 <__swbuf_r+0x16>
    3078:	6982      	ldr	r2, [r0, #24]
    307a:	2a00      	cmp	r2, #0
    307c:	d101      	bne.n	3082 <__swbuf_r+0x16>
    307e:	f001 f831 	bl	40e4 <__sinit>
    3082:	4b23      	ldr	r3, [pc, #140]	; (3110 <__swbuf_r+0xa4>)
    3084:	429c      	cmp	r4, r3
    3086:	d101      	bne.n	308c <__swbuf_r+0x20>
    3088:	686c      	ldr	r4, [r5, #4]
    308a:	e008      	b.n	309e <__swbuf_r+0x32>
    308c:	4b21      	ldr	r3, [pc, #132]	; (3114 <__swbuf_r+0xa8>)
    308e:	429c      	cmp	r4, r3
    3090:	d101      	bne.n	3096 <__swbuf_r+0x2a>
    3092:	68ac      	ldr	r4, [r5, #8]
    3094:	e003      	b.n	309e <__swbuf_r+0x32>
    3096:	4b20      	ldr	r3, [pc, #128]	; (3118 <__swbuf_r+0xac>)
    3098:	429c      	cmp	r4, r3
    309a:	d100      	bne.n	309e <__swbuf_r+0x32>
    309c:	68ec      	ldr	r4, [r5, #12]
    309e:	69a3      	ldr	r3, [r4, #24]
    30a0:	60a3      	str	r3, [r4, #8]
    30a2:	89a3      	ldrh	r3, [r4, #12]
    30a4:	071a      	lsls	r2, r3, #28
    30a6:	d50a      	bpl.n	30be <__swbuf_r+0x52>
    30a8:	6923      	ldr	r3, [r4, #16]
    30aa:	2b00      	cmp	r3, #0
    30ac:	d007      	beq.n	30be <__swbuf_r+0x52>
    30ae:	6822      	ldr	r2, [r4, #0]
    30b0:	6923      	ldr	r3, [r4, #16]
    30b2:	b2f6      	uxtb	r6, r6
    30b4:	1ad0      	subs	r0, r2, r3
    30b6:	6962      	ldr	r2, [r4, #20]
    30b8:	4290      	cmp	r0, r2
    30ba:	db0f      	blt.n	30dc <__swbuf_r+0x70>
    30bc:	e008      	b.n	30d0 <__swbuf_r+0x64>
    30be:	1c28      	adds	r0, r5, #0
    30c0:	1c21      	adds	r1, r4, #0
    30c2:	f000 f82b 	bl	311c <__swsetup_r>
    30c6:	2800      	cmp	r0, #0
    30c8:	d0f1      	beq.n	30ae <__swbuf_r+0x42>
    30ca:	2001      	movs	r0, #1
    30cc:	4240      	negs	r0, r0
    30ce:	e01d      	b.n	310c <__swbuf_r+0xa0>
    30d0:	1c28      	adds	r0, r5, #0
    30d2:	1c21      	adds	r1, r4, #0
    30d4:	f000 ff86 	bl	3fe4 <_fflush_r>
    30d8:	2800      	cmp	r0, #0
    30da:	d1f6      	bne.n	30ca <__swbuf_r+0x5e>
    30dc:	68a3      	ldr	r3, [r4, #8]
    30de:	3001      	adds	r0, #1
    30e0:	3b01      	subs	r3, #1
    30e2:	60a3      	str	r3, [r4, #8]
    30e4:	6823      	ldr	r3, [r4, #0]
    30e6:	1c5a      	adds	r2, r3, #1
    30e8:	6022      	str	r2, [r4, #0]
    30ea:	701e      	strb	r6, [r3, #0]
    30ec:	6963      	ldr	r3, [r4, #20]
    30ee:	4298      	cmp	r0, r3
    30f0:	d005      	beq.n	30fe <__swbuf_r+0x92>
    30f2:	89a3      	ldrh	r3, [r4, #12]
    30f4:	1c30      	adds	r0, r6, #0
    30f6:	07da      	lsls	r2, r3, #31
    30f8:	d508      	bpl.n	310c <__swbuf_r+0xa0>
    30fa:	2e0a      	cmp	r6, #10
    30fc:	d106      	bne.n	310c <__swbuf_r+0xa0>
    30fe:	1c28      	adds	r0, r5, #0
    3100:	1c21      	adds	r1, r4, #0
    3102:	f000 ff6f 	bl	3fe4 <_fflush_r>
    3106:	2800      	cmp	r0, #0
    3108:	d1df      	bne.n	30ca <__swbuf_r+0x5e>
    310a:	1c30      	adds	r0, r6, #0
    310c:	bd70      	pop	{r4, r5, r6, pc}
    310e:	46c0      	nop			; (mov r8, r8)
    3110:	00006fc0 	.word	0x00006fc0
    3114:	00006fe0 	.word	0x00006fe0
    3118:	00007000 	.word	0x00007000

0000311c <__swsetup_r>:
    311c:	4b34      	ldr	r3, [pc, #208]	; (31f0 <__swsetup_r+0xd4>)
    311e:	b570      	push	{r4, r5, r6, lr}
    3120:	681d      	ldr	r5, [r3, #0]
    3122:	1c06      	adds	r6, r0, #0
    3124:	1c0c      	adds	r4, r1, #0
    3126:	2d00      	cmp	r5, #0
    3128:	d005      	beq.n	3136 <__swsetup_r+0x1a>
    312a:	69a9      	ldr	r1, [r5, #24]
    312c:	2900      	cmp	r1, #0
    312e:	d102      	bne.n	3136 <__swsetup_r+0x1a>
    3130:	1c28      	adds	r0, r5, #0
    3132:	f000 ffd7 	bl	40e4 <__sinit>
    3136:	4b2f      	ldr	r3, [pc, #188]	; (31f4 <__swsetup_r+0xd8>)
    3138:	429c      	cmp	r4, r3
    313a:	d101      	bne.n	3140 <__swsetup_r+0x24>
    313c:	686c      	ldr	r4, [r5, #4]
    313e:	e008      	b.n	3152 <__swsetup_r+0x36>
    3140:	4b2d      	ldr	r3, [pc, #180]	; (31f8 <__swsetup_r+0xdc>)
    3142:	429c      	cmp	r4, r3
    3144:	d101      	bne.n	314a <__swsetup_r+0x2e>
    3146:	68ac      	ldr	r4, [r5, #8]
    3148:	e003      	b.n	3152 <__swsetup_r+0x36>
    314a:	4b2c      	ldr	r3, [pc, #176]	; (31fc <__swsetup_r+0xe0>)
    314c:	429c      	cmp	r4, r3
    314e:	d100      	bne.n	3152 <__swsetup_r+0x36>
    3150:	68ec      	ldr	r4, [r5, #12]
    3152:	89a2      	ldrh	r2, [r4, #12]
    3154:	b293      	uxth	r3, r2
    3156:	0719      	lsls	r1, r3, #28
    3158:	d421      	bmi.n	319e <__swsetup_r+0x82>
    315a:	06d9      	lsls	r1, r3, #27
    315c:	d405      	bmi.n	316a <__swsetup_r+0x4e>
    315e:	2309      	movs	r3, #9
    3160:	6033      	str	r3, [r6, #0]
    3162:	2340      	movs	r3, #64	; 0x40
    3164:	431a      	orrs	r2, r3
    3166:	81a2      	strh	r2, [r4, #12]
    3168:	e03f      	b.n	31ea <__swsetup_r+0xce>
    316a:	075a      	lsls	r2, r3, #29
    316c:	d513      	bpl.n	3196 <__swsetup_r+0x7a>
    316e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3170:	2900      	cmp	r1, #0
    3172:	d008      	beq.n	3186 <__swsetup_r+0x6a>
    3174:	1c23      	adds	r3, r4, #0
    3176:	3344      	adds	r3, #68	; 0x44
    3178:	4299      	cmp	r1, r3
    317a:	d002      	beq.n	3182 <__swsetup_r+0x66>
    317c:	1c30      	adds	r0, r6, #0
    317e:	f001 fb87 	bl	4890 <_free_r>
    3182:	2300      	movs	r3, #0
    3184:	6363      	str	r3, [r4, #52]	; 0x34
    3186:	89a3      	ldrh	r3, [r4, #12]
    3188:	2224      	movs	r2, #36	; 0x24
    318a:	4393      	bics	r3, r2
    318c:	81a3      	strh	r3, [r4, #12]
    318e:	2300      	movs	r3, #0
    3190:	6063      	str	r3, [r4, #4]
    3192:	6923      	ldr	r3, [r4, #16]
    3194:	6023      	str	r3, [r4, #0]
    3196:	89a3      	ldrh	r3, [r4, #12]
    3198:	2208      	movs	r2, #8
    319a:	4313      	orrs	r3, r2
    319c:	81a3      	strh	r3, [r4, #12]
    319e:	6921      	ldr	r1, [r4, #16]
    31a0:	2900      	cmp	r1, #0
    31a2:	d10b      	bne.n	31bc <__swsetup_r+0xa0>
    31a4:	89a3      	ldrh	r3, [r4, #12]
    31a6:	22a0      	movs	r2, #160	; 0xa0
    31a8:	0092      	lsls	r2, r2, #2
    31aa:	401a      	ands	r2, r3
    31ac:	2380      	movs	r3, #128	; 0x80
    31ae:	009b      	lsls	r3, r3, #2
    31b0:	429a      	cmp	r2, r3
    31b2:	d003      	beq.n	31bc <__swsetup_r+0xa0>
    31b4:	1c30      	adds	r0, r6, #0
    31b6:	1c21      	adds	r1, r4, #0
    31b8:	f001 f808 	bl	41cc <__smakebuf_r>
    31bc:	89a3      	ldrh	r3, [r4, #12]
    31be:	2201      	movs	r2, #1
    31c0:	401a      	ands	r2, r3
    31c2:	d005      	beq.n	31d0 <__swsetup_r+0xb4>
    31c4:	6961      	ldr	r1, [r4, #20]
    31c6:	2200      	movs	r2, #0
    31c8:	60a2      	str	r2, [r4, #8]
    31ca:	424a      	negs	r2, r1
    31cc:	61a2      	str	r2, [r4, #24]
    31ce:	e003      	b.n	31d8 <__swsetup_r+0xbc>
    31d0:	0799      	lsls	r1, r3, #30
    31d2:	d400      	bmi.n	31d6 <__swsetup_r+0xba>
    31d4:	6962      	ldr	r2, [r4, #20]
    31d6:	60a2      	str	r2, [r4, #8]
    31d8:	6922      	ldr	r2, [r4, #16]
    31da:	2000      	movs	r0, #0
    31dc:	4282      	cmp	r2, r0
    31de:	d106      	bne.n	31ee <__swsetup_r+0xd2>
    31e0:	0619      	lsls	r1, r3, #24
    31e2:	d504      	bpl.n	31ee <__swsetup_r+0xd2>
    31e4:	2240      	movs	r2, #64	; 0x40
    31e6:	4313      	orrs	r3, r2
    31e8:	81a3      	strh	r3, [r4, #12]
    31ea:	2001      	movs	r0, #1
    31ec:	4240      	negs	r0, r0
    31ee:	bd70      	pop	{r4, r5, r6, pc}
    31f0:	2000006c 	.word	0x2000006c
    31f4:	00006fc0 	.word	0x00006fc0
    31f8:	00006fe0 	.word	0x00006fe0
    31fc:	00007000 	.word	0x00007000

00003200 <quorem>:
    3200:	b5f0      	push	{r4, r5, r6, r7, lr}
    3202:	b089      	sub	sp, #36	; 0x24
    3204:	9106      	str	r1, [sp, #24]
    3206:	690b      	ldr	r3, [r1, #16]
    3208:	6901      	ldr	r1, [r0, #16]
    320a:	1c05      	adds	r5, r0, #0
    320c:	2600      	movs	r6, #0
    320e:	4299      	cmp	r1, r3
    3210:	db7f      	blt.n	3312 <quorem+0x112>
    3212:	9c06      	ldr	r4, [sp, #24]
    3214:	1e5f      	subs	r7, r3, #1
    3216:	3414      	adds	r4, #20
    3218:	9404      	str	r4, [sp, #16]
    321a:	9904      	ldr	r1, [sp, #16]
    321c:	00bc      	lsls	r4, r7, #2
    321e:	1909      	adds	r1, r1, r4
    3220:	1c02      	adds	r2, r0, #0
    3222:	680b      	ldr	r3, [r1, #0]
    3224:	3214      	adds	r2, #20
    3226:	9105      	str	r1, [sp, #20]
    3228:	1914      	adds	r4, r2, r4
    322a:	1c19      	adds	r1, r3, #0
    322c:	3101      	adds	r1, #1
    322e:	6820      	ldr	r0, [r4, #0]
    3230:	9203      	str	r2, [sp, #12]
    3232:	f001 fcd5 	bl	4be0 <__aeabi_uidiv>
    3236:	9002      	str	r0, [sp, #8]
    3238:	42b0      	cmp	r0, r6
    323a:	d038      	beq.n	32ae <quorem+0xae>
    323c:	9904      	ldr	r1, [sp, #16]
    323e:	9b03      	ldr	r3, [sp, #12]
    3240:	468c      	mov	ip, r1
    3242:	9601      	str	r6, [sp, #4]
    3244:	9607      	str	r6, [sp, #28]
    3246:	4662      	mov	r2, ip
    3248:	3204      	adds	r2, #4
    324a:	4694      	mov	ip, r2
    324c:	3a04      	subs	r2, #4
    324e:	ca40      	ldmia	r2!, {r6}
    3250:	9902      	ldr	r1, [sp, #8]
    3252:	b2b0      	uxth	r0, r6
    3254:	4348      	muls	r0, r1
    3256:	0c31      	lsrs	r1, r6, #16
    3258:	9e02      	ldr	r6, [sp, #8]
    325a:	9a01      	ldr	r2, [sp, #4]
    325c:	4371      	muls	r1, r6
    325e:	1810      	adds	r0, r2, r0
    3260:	0c02      	lsrs	r2, r0, #16
    3262:	1851      	adds	r1, r2, r1
    3264:	0c0a      	lsrs	r2, r1, #16
    3266:	9201      	str	r2, [sp, #4]
    3268:	681a      	ldr	r2, [r3, #0]
    326a:	b280      	uxth	r0, r0
    326c:	b296      	uxth	r6, r2
    326e:	9a07      	ldr	r2, [sp, #28]
    3270:	b289      	uxth	r1, r1
    3272:	18b6      	adds	r6, r6, r2
    3274:	1a30      	subs	r0, r6, r0
    3276:	681e      	ldr	r6, [r3, #0]
    3278:	0c32      	lsrs	r2, r6, #16
    327a:	1a52      	subs	r2, r2, r1
    327c:	1406      	asrs	r6, r0, #16
    327e:	1992      	adds	r2, r2, r6
    3280:	1411      	asrs	r1, r2, #16
    3282:	b280      	uxth	r0, r0
    3284:	0412      	lsls	r2, r2, #16
    3286:	9e05      	ldr	r6, [sp, #20]
    3288:	4310      	orrs	r0, r2
    328a:	9107      	str	r1, [sp, #28]
    328c:	c301      	stmia	r3!, {r0}
    328e:	4566      	cmp	r6, ip
    3290:	d2d9      	bcs.n	3246 <quorem+0x46>
    3292:	6821      	ldr	r1, [r4, #0]
    3294:	2900      	cmp	r1, #0
    3296:	d10a      	bne.n	32ae <quorem+0xae>
    3298:	9e03      	ldr	r6, [sp, #12]
    329a:	3c04      	subs	r4, #4
    329c:	42b4      	cmp	r4, r6
    329e:	d801      	bhi.n	32a4 <quorem+0xa4>
    32a0:	612f      	str	r7, [r5, #16]
    32a2:	e004      	b.n	32ae <quorem+0xae>
    32a4:	6821      	ldr	r1, [r4, #0]
    32a6:	2900      	cmp	r1, #0
    32a8:	d1fa      	bne.n	32a0 <quorem+0xa0>
    32aa:	3f01      	subs	r7, #1
    32ac:	e7f4      	b.n	3298 <quorem+0x98>
    32ae:	1c28      	adds	r0, r5, #0
    32b0:	9906      	ldr	r1, [sp, #24]
    32b2:	f001 fa05 	bl	46c0 <__mcmp>
    32b6:	2800      	cmp	r0, #0
    32b8:	db2a      	blt.n	3310 <quorem+0x110>
    32ba:	9c02      	ldr	r4, [sp, #8]
    32bc:	9a03      	ldr	r2, [sp, #12]
    32be:	3401      	adds	r4, #1
    32c0:	9b04      	ldr	r3, [sp, #16]
    32c2:	9402      	str	r4, [sp, #8]
    32c4:	2400      	movs	r4, #0
    32c6:	6811      	ldr	r1, [r2, #0]
    32c8:	cb40      	ldmia	r3!, {r6}
    32ca:	b288      	uxth	r0, r1
    32cc:	1900      	adds	r0, r0, r4
    32ce:	6814      	ldr	r4, [r2, #0]
    32d0:	b2b1      	uxth	r1, r6
    32d2:	1a40      	subs	r0, r0, r1
    32d4:	0c36      	lsrs	r6, r6, #16
    32d6:	0c21      	lsrs	r1, r4, #16
    32d8:	1b89      	subs	r1, r1, r6
    32da:	1404      	asrs	r4, r0, #16
    32dc:	1909      	adds	r1, r1, r4
    32de:	140c      	asrs	r4, r1, #16
    32e0:	b280      	uxth	r0, r0
    32e2:	0409      	lsls	r1, r1, #16
    32e4:	9e05      	ldr	r6, [sp, #20]
    32e6:	4301      	orrs	r1, r0
    32e8:	c202      	stmia	r2!, {r1}
    32ea:	429e      	cmp	r6, r3
    32ec:	d2eb      	bcs.n	32c6 <quorem+0xc6>
    32ee:	9c03      	ldr	r4, [sp, #12]
    32f0:	00bb      	lsls	r3, r7, #2
    32f2:	18e3      	adds	r3, r4, r3
    32f4:	681e      	ldr	r6, [r3, #0]
    32f6:	2e00      	cmp	r6, #0
    32f8:	d10a      	bne.n	3310 <quorem+0x110>
    32fa:	9c03      	ldr	r4, [sp, #12]
    32fc:	3b04      	subs	r3, #4
    32fe:	42a3      	cmp	r3, r4
    3300:	d801      	bhi.n	3306 <quorem+0x106>
    3302:	612f      	str	r7, [r5, #16]
    3304:	e004      	b.n	3310 <quorem+0x110>
    3306:	681e      	ldr	r6, [r3, #0]
    3308:	2e00      	cmp	r6, #0
    330a:	d1fa      	bne.n	3302 <quorem+0x102>
    330c:	3f01      	subs	r7, #1
    330e:	e7f4      	b.n	32fa <quorem+0xfa>
    3310:	9e02      	ldr	r6, [sp, #8]
    3312:	1c30      	adds	r0, r6, #0
    3314:	b009      	add	sp, #36	; 0x24
    3316:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003318 <_dtoa_r>:
    3318:	b5f0      	push	{r4, r5, r6, r7, lr}
    331a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    331c:	b09b      	sub	sp, #108	; 0x6c
    331e:	9007      	str	r0, [sp, #28]
    3320:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    3322:	9204      	str	r2, [sp, #16]
    3324:	9305      	str	r3, [sp, #20]
    3326:	2c00      	cmp	r4, #0
    3328:	d108      	bne.n	333c <_dtoa_r+0x24>
    332a:	2010      	movs	r0, #16
    332c:	f000 ff9e 	bl	426c <malloc>
    3330:	9907      	ldr	r1, [sp, #28]
    3332:	6248      	str	r0, [r1, #36]	; 0x24
    3334:	6044      	str	r4, [r0, #4]
    3336:	6084      	str	r4, [r0, #8]
    3338:	6004      	str	r4, [r0, #0]
    333a:	60c4      	str	r4, [r0, #12]
    333c:	9c07      	ldr	r4, [sp, #28]
    333e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3340:	6819      	ldr	r1, [r3, #0]
    3342:	2900      	cmp	r1, #0
    3344:	d00a      	beq.n	335c <_dtoa_r+0x44>
    3346:	685b      	ldr	r3, [r3, #4]
    3348:	2201      	movs	r2, #1
    334a:	409a      	lsls	r2, r3
    334c:	604b      	str	r3, [r1, #4]
    334e:	608a      	str	r2, [r1, #8]
    3350:	1c20      	adds	r0, r4, #0
    3352:	f000 ffd8 	bl	4306 <_Bfree>
    3356:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3358:	2200      	movs	r2, #0
    335a:	601a      	str	r2, [r3, #0]
    335c:	9805      	ldr	r0, [sp, #20]
    335e:	2800      	cmp	r0, #0
    3360:	da05      	bge.n	336e <_dtoa_r+0x56>
    3362:	2301      	movs	r3, #1
    3364:	602b      	str	r3, [r5, #0]
    3366:	0043      	lsls	r3, r0, #1
    3368:	085b      	lsrs	r3, r3, #1
    336a:	9305      	str	r3, [sp, #20]
    336c:	e001      	b.n	3372 <_dtoa_r+0x5a>
    336e:	2300      	movs	r3, #0
    3370:	602b      	str	r3, [r5, #0]
    3372:	9e05      	ldr	r6, [sp, #20]
    3374:	4bbe      	ldr	r3, [pc, #760]	; (3670 <_dtoa_r+0x358>)
    3376:	1c32      	adds	r2, r6, #0
    3378:	401a      	ands	r2, r3
    337a:	429a      	cmp	r2, r3
    337c:	d118      	bne.n	33b0 <_dtoa_r+0x98>
    337e:	4bbd      	ldr	r3, [pc, #756]	; (3674 <_dtoa_r+0x35c>)
    3380:	9c22      	ldr	r4, [sp, #136]	; 0x88
    3382:	9d04      	ldr	r5, [sp, #16]
    3384:	6023      	str	r3, [r4, #0]
    3386:	2d00      	cmp	r5, #0
    3388:	d101      	bne.n	338e <_dtoa_r+0x76>
    338a:	0336      	lsls	r6, r6, #12
    338c:	d001      	beq.n	3392 <_dtoa_r+0x7a>
    338e:	48ba      	ldr	r0, [pc, #744]	; (3678 <_dtoa_r+0x360>)
    3390:	e000      	b.n	3394 <_dtoa_r+0x7c>
    3392:	48ba      	ldr	r0, [pc, #744]	; (367c <_dtoa_r+0x364>)
    3394:	9c24      	ldr	r4, [sp, #144]	; 0x90
    3396:	2c00      	cmp	r4, #0
    3398:	d101      	bne.n	339e <_dtoa_r+0x86>
    339a:	f000 fd93 	bl	3ec4 <_dtoa_r+0xbac>
    339e:	78c2      	ldrb	r2, [r0, #3]
    33a0:	1cc3      	adds	r3, r0, #3
    33a2:	2a00      	cmp	r2, #0
    33a4:	d000      	beq.n	33a8 <_dtoa_r+0x90>
    33a6:	3305      	adds	r3, #5
    33a8:	9d24      	ldr	r5, [sp, #144]	; 0x90
    33aa:	602b      	str	r3, [r5, #0]
    33ac:	f000 fd8a 	bl	3ec4 <_dtoa_r+0xbac>
    33b0:	9c04      	ldr	r4, [sp, #16]
    33b2:	9d05      	ldr	r5, [sp, #20]
    33b4:	4ba5      	ldr	r3, [pc, #660]	; (364c <_dtoa_r+0x334>)
    33b6:	4aa4      	ldr	r2, [pc, #656]	; (3648 <_dtoa_r+0x330>)
    33b8:	1c20      	adds	r0, r4, #0
    33ba:	1c29      	adds	r1, r5, #0
    33bc:	f001 fcd0 	bl	4d60 <__aeabi_dcmpeq>
    33c0:	1e07      	subs	r7, r0, #0
    33c2:	d00c      	beq.n	33de <_dtoa_r+0xc6>
    33c4:	9c22      	ldr	r4, [sp, #136]	; 0x88
    33c6:	9d24      	ldr	r5, [sp, #144]	; 0x90
    33c8:	2301      	movs	r3, #1
    33ca:	6023      	str	r3, [r4, #0]
    33cc:	2d00      	cmp	r5, #0
    33ce:	d101      	bne.n	33d4 <_dtoa_r+0xbc>
    33d0:	f000 fd75 	bl	3ebe <_dtoa_r+0xba6>
    33d4:	48aa      	ldr	r0, [pc, #680]	; (3680 <_dtoa_r+0x368>)
    33d6:	6028      	str	r0, [r5, #0]
    33d8:	3801      	subs	r0, #1
    33da:	f000 fd73 	bl	3ec4 <_dtoa_r+0xbac>
    33de:	ab19      	add	r3, sp, #100	; 0x64
    33e0:	9300      	str	r3, [sp, #0]
    33e2:	ab18      	add	r3, sp, #96	; 0x60
    33e4:	9301      	str	r3, [sp, #4]
    33e6:	9807      	ldr	r0, [sp, #28]
    33e8:	1c2b      	adds	r3, r5, #0
    33ea:	1c22      	adds	r2, r4, #0
    33ec:	f001 f9ea 	bl	47c4 <__d2b>
    33f0:	0073      	lsls	r3, r6, #1
    33f2:	900a      	str	r0, [sp, #40]	; 0x28
    33f4:	0d5b      	lsrs	r3, r3, #21
    33f6:	d009      	beq.n	340c <_dtoa_r+0xf4>
    33f8:	1c20      	adds	r0, r4, #0
    33fa:	4ca2      	ldr	r4, [pc, #648]	; (3684 <_dtoa_r+0x36c>)
    33fc:	032a      	lsls	r2, r5, #12
    33fe:	0b12      	lsrs	r2, r2, #12
    3400:	1c21      	adds	r1, r4, #0
    3402:	4311      	orrs	r1, r2
    3404:	4aa0      	ldr	r2, [pc, #640]	; (3688 <_dtoa_r+0x370>)
    3406:	9716      	str	r7, [sp, #88]	; 0x58
    3408:	189e      	adds	r6, r3, r2
    340a:	e01b      	b.n	3444 <_dtoa_r+0x12c>
    340c:	9b18      	ldr	r3, [sp, #96]	; 0x60
    340e:	9c19      	ldr	r4, [sp, #100]	; 0x64
    3410:	191d      	adds	r5, r3, r4
    3412:	4b9e      	ldr	r3, [pc, #632]	; (368c <_dtoa_r+0x374>)
    3414:	429d      	cmp	r5, r3
    3416:	db09      	blt.n	342c <_dtoa_r+0x114>
    3418:	499d      	ldr	r1, [pc, #628]	; (3690 <_dtoa_r+0x378>)
    341a:	9a04      	ldr	r2, [sp, #16]
    341c:	4b9d      	ldr	r3, [pc, #628]	; (3694 <_dtoa_r+0x37c>)
    341e:	1868      	adds	r0, r5, r1
    3420:	40c2      	lsrs	r2, r0
    3422:	1b5b      	subs	r3, r3, r5
    3424:	1c10      	adds	r0, r2, #0
    3426:	409e      	lsls	r6, r3
    3428:	4330      	orrs	r0, r6
    342a:	e004      	b.n	3436 <_dtoa_r+0x11e>
    342c:	489a      	ldr	r0, [pc, #616]	; (3698 <_dtoa_r+0x380>)
    342e:	9b04      	ldr	r3, [sp, #16]
    3430:	1b40      	subs	r0, r0, r5
    3432:	4083      	lsls	r3, r0
    3434:	1c18      	adds	r0, r3, #0
    3436:	f003 fc1b 	bl	6c70 <__aeabi_ui2d>
    343a:	4c98      	ldr	r4, [pc, #608]	; (369c <_dtoa_r+0x384>)
    343c:	1e6e      	subs	r6, r5, #1
    343e:	2501      	movs	r5, #1
    3440:	1909      	adds	r1, r1, r4
    3442:	9516      	str	r5, [sp, #88]	; 0x58
    3444:	4a82      	ldr	r2, [pc, #520]	; (3650 <_dtoa_r+0x338>)
    3446:	4b83      	ldr	r3, [pc, #524]	; (3654 <_dtoa_r+0x33c>)
    3448:	f003 f86c 	bl	6524 <__aeabi_dsub>
    344c:	4a82      	ldr	r2, [pc, #520]	; (3658 <_dtoa_r+0x340>)
    344e:	4b83      	ldr	r3, [pc, #524]	; (365c <_dtoa_r+0x344>)
    3450:	f002 fdd8 	bl	6004 <__aeabi_dmul>
    3454:	4a82      	ldr	r2, [pc, #520]	; (3660 <_dtoa_r+0x348>)
    3456:	4b83      	ldr	r3, [pc, #524]	; (3664 <_dtoa_r+0x34c>)
    3458:	f001 fe48 	bl	50ec <__aeabi_dadd>
    345c:	1c04      	adds	r4, r0, #0
    345e:	1c30      	adds	r0, r6, #0
    3460:	1c0d      	adds	r5, r1, #0
    3462:	f003 fbc7 	bl	6bf4 <__aeabi_i2d>
    3466:	4a80      	ldr	r2, [pc, #512]	; (3668 <_dtoa_r+0x350>)
    3468:	4b80      	ldr	r3, [pc, #512]	; (366c <_dtoa_r+0x354>)
    346a:	f002 fdcb 	bl	6004 <__aeabi_dmul>
    346e:	1c02      	adds	r2, r0, #0
    3470:	1c0b      	adds	r3, r1, #0
    3472:	1c20      	adds	r0, r4, #0
    3474:	1c29      	adds	r1, r5, #0
    3476:	f001 fe39 	bl	50ec <__aeabi_dadd>
    347a:	1c04      	adds	r4, r0, #0
    347c:	1c0d      	adds	r5, r1, #0
    347e:	f003 fb85 	bl	6b8c <__aeabi_d2iz>
    3482:	4b72      	ldr	r3, [pc, #456]	; (364c <_dtoa_r+0x334>)
    3484:	4a70      	ldr	r2, [pc, #448]	; (3648 <_dtoa_r+0x330>)
    3486:	9006      	str	r0, [sp, #24]
    3488:	1c29      	adds	r1, r5, #0
    348a:	1c20      	adds	r0, r4, #0
    348c:	f001 fc6e 	bl	4d6c <__aeabi_dcmplt>
    3490:	2800      	cmp	r0, #0
    3492:	d00d      	beq.n	34b0 <_dtoa_r+0x198>
    3494:	9806      	ldr	r0, [sp, #24]
    3496:	f003 fbad 	bl	6bf4 <__aeabi_i2d>
    349a:	1c0b      	adds	r3, r1, #0
    349c:	1c02      	adds	r2, r0, #0
    349e:	1c29      	adds	r1, r5, #0
    34a0:	1c20      	adds	r0, r4, #0
    34a2:	f001 fc5d 	bl	4d60 <__aeabi_dcmpeq>
    34a6:	9c06      	ldr	r4, [sp, #24]
    34a8:	4243      	negs	r3, r0
    34aa:	4143      	adcs	r3, r0
    34ac:	1ae4      	subs	r4, r4, r3
    34ae:	9406      	str	r4, [sp, #24]
    34b0:	9c06      	ldr	r4, [sp, #24]
    34b2:	2501      	movs	r5, #1
    34b4:	9513      	str	r5, [sp, #76]	; 0x4c
    34b6:	2c16      	cmp	r4, #22
    34b8:	d810      	bhi.n	34dc <_dtoa_r+0x1c4>
    34ba:	4a79      	ldr	r2, [pc, #484]	; (36a0 <_dtoa_r+0x388>)
    34bc:	00e3      	lsls	r3, r4, #3
    34be:	18d3      	adds	r3, r2, r3
    34c0:	6818      	ldr	r0, [r3, #0]
    34c2:	6859      	ldr	r1, [r3, #4]
    34c4:	9a04      	ldr	r2, [sp, #16]
    34c6:	9b05      	ldr	r3, [sp, #20]
    34c8:	f001 fc64 	bl	4d94 <__aeabi_dcmpgt>
    34cc:	2800      	cmp	r0, #0
    34ce:	d004      	beq.n	34da <_dtoa_r+0x1c2>
    34d0:	3c01      	subs	r4, #1
    34d2:	2500      	movs	r5, #0
    34d4:	9406      	str	r4, [sp, #24]
    34d6:	9513      	str	r5, [sp, #76]	; 0x4c
    34d8:	e000      	b.n	34dc <_dtoa_r+0x1c4>
    34da:	9013      	str	r0, [sp, #76]	; 0x4c
    34dc:	9818      	ldr	r0, [sp, #96]	; 0x60
    34de:	2400      	movs	r4, #0
    34e0:	1b86      	subs	r6, r0, r6
    34e2:	1c35      	adds	r5, r6, #0
    34e4:	9402      	str	r4, [sp, #8]
    34e6:	3d01      	subs	r5, #1
    34e8:	9509      	str	r5, [sp, #36]	; 0x24
    34ea:	d504      	bpl.n	34f6 <_dtoa_r+0x1de>
    34ec:	9c09      	ldr	r4, [sp, #36]	; 0x24
    34ee:	2500      	movs	r5, #0
    34f0:	4264      	negs	r4, r4
    34f2:	9402      	str	r4, [sp, #8]
    34f4:	9509      	str	r5, [sp, #36]	; 0x24
    34f6:	9c06      	ldr	r4, [sp, #24]
    34f8:	2c00      	cmp	r4, #0
    34fa:	db06      	blt.n	350a <_dtoa_r+0x1f2>
    34fc:	9d09      	ldr	r5, [sp, #36]	; 0x24
    34fe:	9412      	str	r4, [sp, #72]	; 0x48
    3500:	192d      	adds	r5, r5, r4
    3502:	2400      	movs	r4, #0
    3504:	9509      	str	r5, [sp, #36]	; 0x24
    3506:	940d      	str	r4, [sp, #52]	; 0x34
    3508:	e007      	b.n	351a <_dtoa_r+0x202>
    350a:	9c06      	ldr	r4, [sp, #24]
    350c:	9d02      	ldr	r5, [sp, #8]
    350e:	1b2d      	subs	r5, r5, r4
    3510:	9502      	str	r5, [sp, #8]
    3512:	4265      	negs	r5, r4
    3514:	2400      	movs	r4, #0
    3516:	950d      	str	r5, [sp, #52]	; 0x34
    3518:	9412      	str	r4, [sp, #72]	; 0x48
    351a:	9d20      	ldr	r5, [sp, #128]	; 0x80
    351c:	2401      	movs	r4, #1
    351e:	2d09      	cmp	r5, #9
    3520:	d824      	bhi.n	356c <_dtoa_r+0x254>
    3522:	2d05      	cmp	r5, #5
    3524:	dd02      	ble.n	352c <_dtoa_r+0x214>
    3526:	3d04      	subs	r5, #4
    3528:	9520      	str	r5, [sp, #128]	; 0x80
    352a:	2400      	movs	r4, #0
    352c:	9820      	ldr	r0, [sp, #128]	; 0x80
    352e:	3802      	subs	r0, #2
    3530:	2803      	cmp	r0, #3
    3532:	d823      	bhi.n	357c <_dtoa_r+0x264>
    3534:	f001 fb4a 	bl	4bcc <__gnu_thumb1_case_uqi>
    3538:	04020e06 	.word	0x04020e06
    353c:	2501      	movs	r5, #1
    353e:	e002      	b.n	3546 <_dtoa_r+0x22e>
    3540:	2501      	movs	r5, #1
    3542:	e008      	b.n	3556 <_dtoa_r+0x23e>
    3544:	2500      	movs	r5, #0
    3546:	9510      	str	r5, [sp, #64]	; 0x40
    3548:	9d21      	ldr	r5, [sp, #132]	; 0x84
    354a:	2d00      	cmp	r5, #0
    354c:	dd1f      	ble.n	358e <_dtoa_r+0x276>
    354e:	950c      	str	r5, [sp, #48]	; 0x30
    3550:	9508      	str	r5, [sp, #32]
    3552:	e009      	b.n	3568 <_dtoa_r+0x250>
    3554:	2500      	movs	r5, #0
    3556:	9510      	str	r5, [sp, #64]	; 0x40
    3558:	9806      	ldr	r0, [sp, #24]
    355a:	9d21      	ldr	r5, [sp, #132]	; 0x84
    355c:	182d      	adds	r5, r5, r0
    355e:	950c      	str	r5, [sp, #48]	; 0x30
    3560:	3501      	adds	r5, #1
    3562:	9508      	str	r5, [sp, #32]
    3564:	2d00      	cmp	r5, #0
    3566:	dd18      	ble.n	359a <_dtoa_r+0x282>
    3568:	1c2b      	adds	r3, r5, #0
    356a:	e017      	b.n	359c <_dtoa_r+0x284>
    356c:	4263      	negs	r3, r4
    356e:	2500      	movs	r5, #0
    3570:	930c      	str	r3, [sp, #48]	; 0x30
    3572:	9308      	str	r3, [sp, #32]
    3574:	9520      	str	r5, [sp, #128]	; 0x80
    3576:	9410      	str	r4, [sp, #64]	; 0x40
    3578:	2312      	movs	r3, #18
    357a:	e006      	b.n	358a <_dtoa_r+0x272>
    357c:	2501      	movs	r5, #1
    357e:	426b      	negs	r3, r5
    3580:	9510      	str	r5, [sp, #64]	; 0x40
    3582:	930c      	str	r3, [sp, #48]	; 0x30
    3584:	9308      	str	r3, [sp, #32]
    3586:	2500      	movs	r5, #0
    3588:	2312      	movs	r3, #18
    358a:	9521      	str	r5, [sp, #132]	; 0x84
    358c:	e006      	b.n	359c <_dtoa_r+0x284>
    358e:	2501      	movs	r5, #1
    3590:	950c      	str	r5, [sp, #48]	; 0x30
    3592:	9508      	str	r5, [sp, #32]
    3594:	1c2b      	adds	r3, r5, #0
    3596:	9521      	str	r5, [sp, #132]	; 0x84
    3598:	e000      	b.n	359c <_dtoa_r+0x284>
    359a:	2301      	movs	r3, #1
    359c:	9807      	ldr	r0, [sp, #28]
    359e:	2200      	movs	r2, #0
    35a0:	6a45      	ldr	r5, [r0, #36]	; 0x24
    35a2:	606a      	str	r2, [r5, #4]
    35a4:	2204      	movs	r2, #4
    35a6:	1c10      	adds	r0, r2, #0
    35a8:	3014      	adds	r0, #20
    35aa:	6869      	ldr	r1, [r5, #4]
    35ac:	4298      	cmp	r0, r3
    35ae:	d803      	bhi.n	35b8 <_dtoa_r+0x2a0>
    35b0:	3101      	adds	r1, #1
    35b2:	6069      	str	r1, [r5, #4]
    35b4:	0052      	lsls	r2, r2, #1
    35b6:	e7f6      	b.n	35a6 <_dtoa_r+0x28e>
    35b8:	9807      	ldr	r0, [sp, #28]
    35ba:	f000 fe6c 	bl	4296 <_Balloc>
    35be:	6028      	str	r0, [r5, #0]
    35c0:	9d07      	ldr	r5, [sp, #28]
    35c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    35c4:	9d08      	ldr	r5, [sp, #32]
    35c6:	681b      	ldr	r3, [r3, #0]
    35c8:	930b      	str	r3, [sp, #44]	; 0x2c
    35ca:	2d0e      	cmp	r5, #14
    35cc:	d900      	bls.n	35d0 <_dtoa_r+0x2b8>
    35ce:	e187      	b.n	38e0 <_dtoa_r+0x5c8>
    35d0:	2c00      	cmp	r4, #0
    35d2:	d100      	bne.n	35d6 <_dtoa_r+0x2be>
    35d4:	e184      	b.n	38e0 <_dtoa_r+0x5c8>
    35d6:	9c04      	ldr	r4, [sp, #16]
    35d8:	9d05      	ldr	r5, [sp, #20]
    35da:	9414      	str	r4, [sp, #80]	; 0x50
    35dc:	9515      	str	r5, [sp, #84]	; 0x54
    35de:	9d06      	ldr	r5, [sp, #24]
    35e0:	2d00      	cmp	r5, #0
    35e2:	dd61      	ble.n	36a8 <_dtoa_r+0x390>
    35e4:	1c2a      	adds	r2, r5, #0
    35e6:	230f      	movs	r3, #15
    35e8:	401a      	ands	r2, r3
    35ea:	492d      	ldr	r1, [pc, #180]	; (36a0 <_dtoa_r+0x388>)
    35ec:	00d2      	lsls	r2, r2, #3
    35ee:	188a      	adds	r2, r1, r2
    35f0:	6814      	ldr	r4, [r2, #0]
    35f2:	6855      	ldr	r5, [r2, #4]
    35f4:	940e      	str	r4, [sp, #56]	; 0x38
    35f6:	950f      	str	r5, [sp, #60]	; 0x3c
    35f8:	9d06      	ldr	r5, [sp, #24]
    35fa:	4c2a      	ldr	r4, [pc, #168]	; (36a4 <_dtoa_r+0x38c>)
    35fc:	112f      	asrs	r7, r5, #4
    35fe:	2502      	movs	r5, #2
    3600:	06f8      	lsls	r0, r7, #27
    3602:	d517      	bpl.n	3634 <_dtoa_r+0x31c>
    3604:	401f      	ands	r7, r3
    3606:	9814      	ldr	r0, [sp, #80]	; 0x50
    3608:	9915      	ldr	r1, [sp, #84]	; 0x54
    360a:	6a22      	ldr	r2, [r4, #32]
    360c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    360e:	f002 f88f 	bl	5730 <__aeabi_ddiv>
    3612:	2503      	movs	r5, #3
    3614:	9004      	str	r0, [sp, #16]
    3616:	9105      	str	r1, [sp, #20]
    3618:	e00c      	b.n	3634 <_dtoa_r+0x31c>
    361a:	07f9      	lsls	r1, r7, #31
    361c:	d508      	bpl.n	3630 <_dtoa_r+0x318>
    361e:	980e      	ldr	r0, [sp, #56]	; 0x38
    3620:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3622:	6822      	ldr	r2, [r4, #0]
    3624:	6863      	ldr	r3, [r4, #4]
    3626:	f002 fced 	bl	6004 <__aeabi_dmul>
    362a:	900e      	str	r0, [sp, #56]	; 0x38
    362c:	910f      	str	r1, [sp, #60]	; 0x3c
    362e:	3501      	adds	r5, #1
    3630:	107f      	asrs	r7, r7, #1
    3632:	3408      	adds	r4, #8
    3634:	2f00      	cmp	r7, #0
    3636:	d1f0      	bne.n	361a <_dtoa_r+0x302>
    3638:	9804      	ldr	r0, [sp, #16]
    363a:	9905      	ldr	r1, [sp, #20]
    363c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    363e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3640:	f002 f876 	bl	5730 <__aeabi_ddiv>
    3644:	e04e      	b.n	36e4 <_dtoa_r+0x3cc>
    3646:	46c0      	nop			; (mov r8, r8)
	...
    3654:	3ff80000 	.word	0x3ff80000
    3658:	636f4361 	.word	0x636f4361
    365c:	3fd287a7 	.word	0x3fd287a7
    3660:	8b60c8b3 	.word	0x8b60c8b3
    3664:	3fc68a28 	.word	0x3fc68a28
    3668:	509f79fb 	.word	0x509f79fb
    366c:	3fd34413 	.word	0x3fd34413
    3670:	7ff00000 	.word	0x7ff00000
    3674:	0000270f 	.word	0x0000270f
    3678:	00006fba 	.word	0x00006fba
    367c:	00006fb1 	.word	0x00006fb1
    3680:	00006f8e 	.word	0x00006f8e
    3684:	3ff00000 	.word	0x3ff00000
    3688:	fffffc01 	.word	0xfffffc01
    368c:	fffffbef 	.word	0xfffffbef
    3690:	00000412 	.word	0x00000412
    3694:	fffffc0e 	.word	0xfffffc0e
    3698:	fffffbee 	.word	0xfffffbee
    369c:	fe100000 	.word	0xfe100000
    36a0:	00007028 	.word	0x00007028
    36a4:	000070f0 	.word	0x000070f0
    36a8:	9c06      	ldr	r4, [sp, #24]
    36aa:	2502      	movs	r5, #2
    36ac:	4267      	negs	r7, r4
    36ae:	2f00      	cmp	r7, #0
    36b0:	d01a      	beq.n	36e8 <_dtoa_r+0x3d0>
    36b2:	230f      	movs	r3, #15
    36b4:	403b      	ands	r3, r7
    36b6:	4acc      	ldr	r2, [pc, #816]	; (39e8 <_dtoa_r+0x6d0>)
    36b8:	00db      	lsls	r3, r3, #3
    36ba:	18d3      	adds	r3, r2, r3
    36bc:	9814      	ldr	r0, [sp, #80]	; 0x50
    36be:	9915      	ldr	r1, [sp, #84]	; 0x54
    36c0:	681a      	ldr	r2, [r3, #0]
    36c2:	685b      	ldr	r3, [r3, #4]
    36c4:	f002 fc9e 	bl	6004 <__aeabi_dmul>
    36c8:	4ec8      	ldr	r6, [pc, #800]	; (39ec <_dtoa_r+0x6d4>)
    36ca:	113f      	asrs	r7, r7, #4
    36cc:	2f00      	cmp	r7, #0
    36ce:	d009      	beq.n	36e4 <_dtoa_r+0x3cc>
    36d0:	07fa      	lsls	r2, r7, #31
    36d2:	d504      	bpl.n	36de <_dtoa_r+0x3c6>
    36d4:	6832      	ldr	r2, [r6, #0]
    36d6:	6873      	ldr	r3, [r6, #4]
    36d8:	3501      	adds	r5, #1
    36da:	f002 fc93 	bl	6004 <__aeabi_dmul>
    36de:	107f      	asrs	r7, r7, #1
    36e0:	3608      	adds	r6, #8
    36e2:	e7f3      	b.n	36cc <_dtoa_r+0x3b4>
    36e4:	9004      	str	r0, [sp, #16]
    36e6:	9105      	str	r1, [sp, #20]
    36e8:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    36ea:	2c00      	cmp	r4, #0
    36ec:	d01e      	beq.n	372c <_dtoa_r+0x414>
    36ee:	9e04      	ldr	r6, [sp, #16]
    36f0:	9f05      	ldr	r7, [sp, #20]
    36f2:	4bb4      	ldr	r3, [pc, #720]	; (39c4 <_dtoa_r+0x6ac>)
    36f4:	4ab2      	ldr	r2, [pc, #712]	; (39c0 <_dtoa_r+0x6a8>)
    36f6:	1c30      	adds	r0, r6, #0
    36f8:	1c39      	adds	r1, r7, #0
    36fa:	f001 fb37 	bl	4d6c <__aeabi_dcmplt>
    36fe:	2800      	cmp	r0, #0
    3700:	d014      	beq.n	372c <_dtoa_r+0x414>
    3702:	9c08      	ldr	r4, [sp, #32]
    3704:	2c00      	cmp	r4, #0
    3706:	d011      	beq.n	372c <_dtoa_r+0x414>
    3708:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    370a:	2c00      	cmp	r4, #0
    370c:	dc00      	bgt.n	3710 <_dtoa_r+0x3f8>
    370e:	e0e3      	b.n	38d8 <_dtoa_r+0x5c0>
    3710:	9c06      	ldr	r4, [sp, #24]
    3712:	1c30      	adds	r0, r6, #0
    3714:	3c01      	subs	r4, #1
    3716:	1c39      	adds	r1, r7, #0
    3718:	4aab      	ldr	r2, [pc, #684]	; (39c8 <_dtoa_r+0x6b0>)
    371a:	4bac      	ldr	r3, [pc, #688]	; (39cc <_dtoa_r+0x6b4>)
    371c:	9411      	str	r4, [sp, #68]	; 0x44
    371e:	f002 fc71 	bl	6004 <__aeabi_dmul>
    3722:	3501      	adds	r5, #1
    3724:	9004      	str	r0, [sp, #16]
    3726:	9105      	str	r1, [sp, #20]
    3728:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    372a:	e002      	b.n	3732 <_dtoa_r+0x41a>
    372c:	9c06      	ldr	r4, [sp, #24]
    372e:	9411      	str	r4, [sp, #68]	; 0x44
    3730:	9c08      	ldr	r4, [sp, #32]
    3732:	1c28      	adds	r0, r5, #0
    3734:	9e04      	ldr	r6, [sp, #16]
    3736:	9f05      	ldr	r7, [sp, #20]
    3738:	940e      	str	r4, [sp, #56]	; 0x38
    373a:	f003 fa5b 	bl	6bf4 <__aeabi_i2d>
    373e:	1c32      	adds	r2, r6, #0
    3740:	1c3b      	adds	r3, r7, #0
    3742:	f002 fc5f 	bl	6004 <__aeabi_dmul>
    3746:	4aa2      	ldr	r2, [pc, #648]	; (39d0 <_dtoa_r+0x6b8>)
    3748:	4ba2      	ldr	r3, [pc, #648]	; (39d4 <_dtoa_r+0x6bc>)
    374a:	f001 fccf 	bl	50ec <__aeabi_dadd>
    374e:	1c04      	adds	r4, r0, #0
    3750:	48a7      	ldr	r0, [pc, #668]	; (39f0 <_dtoa_r+0x6d8>)
    3752:	1808      	adds	r0, r1, r0
    3754:	990e      	ldr	r1, [sp, #56]	; 0x38
    3756:	9004      	str	r0, [sp, #16]
    3758:	1c05      	adds	r5, r0, #0
    375a:	2900      	cmp	r1, #0
    375c:	d11b      	bne.n	3796 <_dtoa_r+0x47e>
    375e:	4a9e      	ldr	r2, [pc, #632]	; (39d8 <_dtoa_r+0x6c0>)
    3760:	4b9e      	ldr	r3, [pc, #632]	; (39dc <_dtoa_r+0x6c4>)
    3762:	1c30      	adds	r0, r6, #0
    3764:	1c39      	adds	r1, r7, #0
    3766:	f002 fedd 	bl	6524 <__aeabi_dsub>
    376a:	1c22      	adds	r2, r4, #0
    376c:	9b04      	ldr	r3, [sp, #16]
    376e:	1c06      	adds	r6, r0, #0
    3770:	1c0f      	adds	r7, r1, #0
    3772:	f001 fb0f 	bl	4d94 <__aeabi_dcmpgt>
    3776:	2800      	cmp	r0, #0
    3778:	d000      	beq.n	377c <_dtoa_r+0x464>
    377a:	e25c      	b.n	3c36 <_dtoa_r+0x91e>
    377c:	1c22      	adds	r2, r4, #0
    377e:	2580      	movs	r5, #128	; 0x80
    3780:	9c04      	ldr	r4, [sp, #16]
    3782:	062d      	lsls	r5, r5, #24
    3784:	1c30      	adds	r0, r6, #0
    3786:	1c39      	adds	r1, r7, #0
    3788:	1963      	adds	r3, r4, r5
    378a:	f001 faef 	bl	4d6c <__aeabi_dcmplt>
    378e:	2800      	cmp	r0, #0
    3790:	d000      	beq.n	3794 <_dtoa_r+0x47c>
    3792:	e247      	b.n	3c24 <_dtoa_r+0x90c>
    3794:	e0a0      	b.n	38d8 <_dtoa_r+0x5c0>
    3796:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3798:	4b93      	ldr	r3, [pc, #588]	; (39e8 <_dtoa_r+0x6d0>)
    379a:	3a01      	subs	r2, #1
    379c:	9810      	ldr	r0, [sp, #64]	; 0x40
    379e:	00d2      	lsls	r2, r2, #3
    37a0:	189b      	adds	r3, r3, r2
    37a2:	2800      	cmp	r0, #0
    37a4:	d049      	beq.n	383a <_dtoa_r+0x522>
    37a6:	681a      	ldr	r2, [r3, #0]
    37a8:	685b      	ldr	r3, [r3, #4]
    37aa:	488d      	ldr	r0, [pc, #564]	; (39e0 <_dtoa_r+0x6c8>)
    37ac:	498d      	ldr	r1, [pc, #564]	; (39e4 <_dtoa_r+0x6cc>)
    37ae:	f001 ffbf 	bl	5730 <__aeabi_ddiv>
    37b2:	1c2b      	adds	r3, r5, #0
    37b4:	1c22      	adds	r2, r4, #0
    37b6:	f002 feb5 	bl	6524 <__aeabi_dsub>
    37ba:	9004      	str	r0, [sp, #16]
    37bc:	9105      	str	r1, [sp, #20]
    37be:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    37c0:	1c39      	adds	r1, r7, #0
    37c2:	1c30      	adds	r0, r6, #0
    37c4:	f003 f9e2 	bl	6b8c <__aeabi_d2iz>
    37c8:	1c04      	adds	r4, r0, #0
    37ca:	f003 fa13 	bl	6bf4 <__aeabi_i2d>
    37ce:	1c02      	adds	r2, r0, #0
    37d0:	1c0b      	adds	r3, r1, #0
    37d2:	1c30      	adds	r0, r6, #0
    37d4:	1c39      	adds	r1, r7, #0
    37d6:	f002 fea5 	bl	6524 <__aeabi_dsub>
    37da:	3501      	adds	r5, #1
    37dc:	1e6b      	subs	r3, r5, #1
    37de:	3430      	adds	r4, #48	; 0x30
    37e0:	701c      	strb	r4, [r3, #0]
    37e2:	9a04      	ldr	r2, [sp, #16]
    37e4:	9b05      	ldr	r3, [sp, #20]
    37e6:	1c06      	adds	r6, r0, #0
    37e8:	1c0f      	adds	r7, r1, #0
    37ea:	f001 fabf 	bl	4d6c <__aeabi_dcmplt>
    37ee:	2800      	cmp	r0, #0
    37f0:	d000      	beq.n	37f4 <_dtoa_r+0x4dc>
    37f2:	e353      	b.n	3e9c <_dtoa_r+0xb84>
    37f4:	1c32      	adds	r2, r6, #0
    37f6:	1c3b      	adds	r3, r7, #0
    37f8:	4972      	ldr	r1, [pc, #456]	; (39c4 <_dtoa_r+0x6ac>)
    37fa:	4871      	ldr	r0, [pc, #452]	; (39c0 <_dtoa_r+0x6a8>)
    37fc:	f002 fe92 	bl	6524 <__aeabi_dsub>
    3800:	9a04      	ldr	r2, [sp, #16]
    3802:	9b05      	ldr	r3, [sp, #20]
    3804:	f001 fab2 	bl	4d6c <__aeabi_dcmplt>
    3808:	2800      	cmp	r0, #0
    380a:	d000      	beq.n	380e <_dtoa_r+0x4f6>
    380c:	e0cb      	b.n	39a6 <_dtoa_r+0x68e>
    380e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3810:	1b2b      	subs	r3, r5, r4
    3812:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    3814:	42a3      	cmp	r3, r4
    3816:	da5f      	bge.n	38d8 <_dtoa_r+0x5c0>
    3818:	9804      	ldr	r0, [sp, #16]
    381a:	9905      	ldr	r1, [sp, #20]
    381c:	4a6a      	ldr	r2, [pc, #424]	; (39c8 <_dtoa_r+0x6b0>)
    381e:	4b6b      	ldr	r3, [pc, #428]	; (39cc <_dtoa_r+0x6b4>)
    3820:	f002 fbf0 	bl	6004 <__aeabi_dmul>
    3824:	4a68      	ldr	r2, [pc, #416]	; (39c8 <_dtoa_r+0x6b0>)
    3826:	4b69      	ldr	r3, [pc, #420]	; (39cc <_dtoa_r+0x6b4>)
    3828:	9004      	str	r0, [sp, #16]
    382a:	9105      	str	r1, [sp, #20]
    382c:	1c30      	adds	r0, r6, #0
    382e:	1c39      	adds	r1, r7, #0
    3830:	f002 fbe8 	bl	6004 <__aeabi_dmul>
    3834:	1c06      	adds	r6, r0, #0
    3836:	1c0f      	adds	r7, r1, #0
    3838:	e7c2      	b.n	37c0 <_dtoa_r+0x4a8>
    383a:	6818      	ldr	r0, [r3, #0]
    383c:	6859      	ldr	r1, [r3, #4]
    383e:	1c22      	adds	r2, r4, #0
    3840:	1c2b      	adds	r3, r5, #0
    3842:	f002 fbdf 	bl	6004 <__aeabi_dmul>
    3846:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3848:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    384a:	9004      	str	r0, [sp, #16]
    384c:	9105      	str	r1, [sp, #20]
    384e:	1965      	adds	r5, r4, r5
    3850:	9517      	str	r5, [sp, #92]	; 0x5c
    3852:	1c39      	adds	r1, r7, #0
    3854:	1c30      	adds	r0, r6, #0
    3856:	f003 f999 	bl	6b8c <__aeabi_d2iz>
    385a:	1c05      	adds	r5, r0, #0
    385c:	f003 f9ca 	bl	6bf4 <__aeabi_i2d>
    3860:	1c02      	adds	r2, r0, #0
    3862:	1c0b      	adds	r3, r1, #0
    3864:	1c30      	adds	r0, r6, #0
    3866:	1c39      	adds	r1, r7, #0
    3868:	f002 fe5c 	bl	6524 <__aeabi_dsub>
    386c:	3530      	adds	r5, #48	; 0x30
    386e:	7025      	strb	r5, [r4, #0]
    3870:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    3872:	3401      	adds	r4, #1
    3874:	1c06      	adds	r6, r0, #0
    3876:	1c0f      	adds	r7, r1, #0
    3878:	42ac      	cmp	r4, r5
    387a:	d126      	bne.n	38ca <_dtoa_r+0x5b2>
    387c:	980e      	ldr	r0, [sp, #56]	; 0x38
    387e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3880:	4a57      	ldr	r2, [pc, #348]	; (39e0 <_dtoa_r+0x6c8>)
    3882:	4b58      	ldr	r3, [pc, #352]	; (39e4 <_dtoa_r+0x6cc>)
    3884:	1825      	adds	r5, r4, r0
    3886:	9804      	ldr	r0, [sp, #16]
    3888:	9905      	ldr	r1, [sp, #20]
    388a:	f001 fc2f 	bl	50ec <__aeabi_dadd>
    388e:	1c02      	adds	r2, r0, #0
    3890:	1c0b      	adds	r3, r1, #0
    3892:	1c30      	adds	r0, r6, #0
    3894:	1c39      	adds	r1, r7, #0
    3896:	f001 fa7d 	bl	4d94 <__aeabi_dcmpgt>
    389a:	2800      	cmp	r0, #0
    389c:	d000      	beq.n	38a0 <_dtoa_r+0x588>
    389e:	e082      	b.n	39a6 <_dtoa_r+0x68e>
    38a0:	9a04      	ldr	r2, [sp, #16]
    38a2:	9b05      	ldr	r3, [sp, #20]
    38a4:	484e      	ldr	r0, [pc, #312]	; (39e0 <_dtoa_r+0x6c8>)
    38a6:	494f      	ldr	r1, [pc, #316]	; (39e4 <_dtoa_r+0x6cc>)
    38a8:	f002 fe3c 	bl	6524 <__aeabi_dsub>
    38ac:	1c02      	adds	r2, r0, #0
    38ae:	1c0b      	adds	r3, r1, #0
    38b0:	1c30      	adds	r0, r6, #0
    38b2:	1c39      	adds	r1, r7, #0
    38b4:	f001 fa5a 	bl	4d6c <__aeabi_dcmplt>
    38b8:	2800      	cmp	r0, #0
    38ba:	d00d      	beq.n	38d8 <_dtoa_r+0x5c0>
    38bc:	1e6b      	subs	r3, r5, #1
    38be:	781a      	ldrb	r2, [r3, #0]
    38c0:	2a30      	cmp	r2, #48	; 0x30
    38c2:	d000      	beq.n	38c6 <_dtoa_r+0x5ae>
    38c4:	e2ea      	b.n	3e9c <_dtoa_r+0xb84>
    38c6:	1c1d      	adds	r5, r3, #0
    38c8:	e7f8      	b.n	38bc <_dtoa_r+0x5a4>
    38ca:	4a3f      	ldr	r2, [pc, #252]	; (39c8 <_dtoa_r+0x6b0>)
    38cc:	4b3f      	ldr	r3, [pc, #252]	; (39cc <_dtoa_r+0x6b4>)
    38ce:	f002 fb99 	bl	6004 <__aeabi_dmul>
    38d2:	1c06      	adds	r6, r0, #0
    38d4:	1c0f      	adds	r7, r1, #0
    38d6:	e7bc      	b.n	3852 <_dtoa_r+0x53a>
    38d8:	9c14      	ldr	r4, [sp, #80]	; 0x50
    38da:	9d15      	ldr	r5, [sp, #84]	; 0x54
    38dc:	9404      	str	r4, [sp, #16]
    38de:	9505      	str	r5, [sp, #20]
    38e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
    38e2:	2b00      	cmp	r3, #0
    38e4:	da00      	bge.n	38e8 <_dtoa_r+0x5d0>
    38e6:	e09f      	b.n	3a28 <_dtoa_r+0x710>
    38e8:	9d06      	ldr	r5, [sp, #24]
    38ea:	2d0e      	cmp	r5, #14
    38ec:	dd00      	ble.n	38f0 <_dtoa_r+0x5d8>
    38ee:	e09b      	b.n	3a28 <_dtoa_r+0x710>
    38f0:	4a3d      	ldr	r2, [pc, #244]	; (39e8 <_dtoa_r+0x6d0>)
    38f2:	00eb      	lsls	r3, r5, #3
    38f4:	18d3      	adds	r3, r2, r3
    38f6:	681c      	ldr	r4, [r3, #0]
    38f8:	685d      	ldr	r5, [r3, #4]
    38fa:	9402      	str	r4, [sp, #8]
    38fc:	9503      	str	r5, [sp, #12]
    38fe:	9d21      	ldr	r5, [sp, #132]	; 0x84
    3900:	2d00      	cmp	r5, #0
    3902:	da14      	bge.n	392e <_dtoa_r+0x616>
    3904:	9c08      	ldr	r4, [sp, #32]
    3906:	2c00      	cmp	r4, #0
    3908:	dc11      	bgt.n	392e <_dtoa_r+0x616>
    390a:	d000      	beq.n	390e <_dtoa_r+0x5f6>
    390c:	e18c      	b.n	3c28 <_dtoa_r+0x910>
    390e:	4a32      	ldr	r2, [pc, #200]	; (39d8 <_dtoa_r+0x6c0>)
    3910:	4b32      	ldr	r3, [pc, #200]	; (39dc <_dtoa_r+0x6c4>)
    3912:	9802      	ldr	r0, [sp, #8]
    3914:	9903      	ldr	r1, [sp, #12]
    3916:	f002 fb75 	bl	6004 <__aeabi_dmul>
    391a:	9a04      	ldr	r2, [sp, #16]
    391c:	9b05      	ldr	r3, [sp, #20]
    391e:	f001 fa43 	bl	4da8 <__aeabi_dcmpge>
    3922:	9f08      	ldr	r7, [sp, #32]
    3924:	1c3e      	adds	r6, r7, #0
    3926:	2800      	cmp	r0, #0
    3928:	d000      	beq.n	392c <_dtoa_r+0x614>
    392a:	e17f      	b.n	3c2c <_dtoa_r+0x914>
    392c:	e187      	b.n	3c3e <_dtoa_r+0x926>
    392e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3930:	9e04      	ldr	r6, [sp, #16]
    3932:	9f05      	ldr	r7, [sp, #20]
    3934:	9a02      	ldr	r2, [sp, #8]
    3936:	9b03      	ldr	r3, [sp, #12]
    3938:	1c30      	adds	r0, r6, #0
    393a:	1c39      	adds	r1, r7, #0
    393c:	f001 fef8 	bl	5730 <__aeabi_ddiv>
    3940:	f003 f924 	bl	6b8c <__aeabi_d2iz>
    3944:	1c04      	adds	r4, r0, #0
    3946:	f003 f955 	bl	6bf4 <__aeabi_i2d>
    394a:	9a02      	ldr	r2, [sp, #8]
    394c:	9b03      	ldr	r3, [sp, #12]
    394e:	f002 fb59 	bl	6004 <__aeabi_dmul>
    3952:	1c02      	adds	r2, r0, #0
    3954:	1c0b      	adds	r3, r1, #0
    3956:	1c30      	adds	r0, r6, #0
    3958:	1c39      	adds	r1, r7, #0
    395a:	f002 fde3 	bl	6524 <__aeabi_dsub>
    395e:	3501      	adds	r5, #1
    3960:	1c02      	adds	r2, r0, #0
    3962:	1c20      	adds	r0, r4, #0
    3964:	3030      	adds	r0, #48	; 0x30
    3966:	1c0b      	adds	r3, r1, #0
    3968:	1e69      	subs	r1, r5, #1
    396a:	7008      	strb	r0, [r1, #0]
    396c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    396e:	1a29      	subs	r1, r5, r0
    3970:	9808      	ldr	r0, [sp, #32]
    3972:	4281      	cmp	r1, r0
    3974:	d148      	bne.n	3a08 <_dtoa_r+0x6f0>
    3976:	1c10      	adds	r0, r2, #0
    3978:	1c19      	adds	r1, r3, #0
    397a:	f001 fbb7 	bl	50ec <__aeabi_dadd>
    397e:	9a02      	ldr	r2, [sp, #8]
    3980:	9b03      	ldr	r3, [sp, #12]
    3982:	1c06      	adds	r6, r0, #0
    3984:	1c0f      	adds	r7, r1, #0
    3986:	f001 fa05 	bl	4d94 <__aeabi_dcmpgt>
    398a:	2800      	cmp	r0, #0
    398c:	d10d      	bne.n	39aa <_dtoa_r+0x692>
    398e:	1c30      	adds	r0, r6, #0
    3990:	1c39      	adds	r1, r7, #0
    3992:	9a02      	ldr	r2, [sp, #8]
    3994:	9b03      	ldr	r3, [sp, #12]
    3996:	f001 f9e3 	bl	4d60 <__aeabi_dcmpeq>
    399a:	2800      	cmp	r0, #0
    399c:	d100      	bne.n	39a0 <_dtoa_r+0x688>
    399e:	e27f      	b.n	3ea0 <_dtoa_r+0xb88>
    39a0:	07e1      	lsls	r1, r4, #31
    39a2:	d402      	bmi.n	39aa <_dtoa_r+0x692>
    39a4:	e27c      	b.n	3ea0 <_dtoa_r+0xb88>
    39a6:	9c11      	ldr	r4, [sp, #68]	; 0x44
    39a8:	9406      	str	r4, [sp, #24]
    39aa:	1e6b      	subs	r3, r5, #1
    39ac:	781a      	ldrb	r2, [r3, #0]
    39ae:	2a39      	cmp	r2, #57	; 0x39
    39b0:	d126      	bne.n	3a00 <_dtoa_r+0x6e8>
    39b2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    39b4:	42a3      	cmp	r3, r4
    39b6:	d01d      	beq.n	39f4 <_dtoa_r+0x6dc>
    39b8:	1c1d      	adds	r5, r3, #0
    39ba:	e7f6      	b.n	39aa <_dtoa_r+0x692>
    39bc:	46c0      	nop			; (mov r8, r8)
    39be:	46c0      	nop			; (mov r8, r8)
    39c0:	00000000 	.word	0x00000000
    39c4:	3ff00000 	.word	0x3ff00000
    39c8:	00000000 	.word	0x00000000
    39cc:	40240000 	.word	0x40240000
    39d0:	00000000 	.word	0x00000000
    39d4:	401c0000 	.word	0x401c0000
    39d8:	00000000 	.word	0x00000000
    39dc:	40140000 	.word	0x40140000
    39e0:	00000000 	.word	0x00000000
    39e4:	3fe00000 	.word	0x3fe00000
    39e8:	00007028 	.word	0x00007028
    39ec:	000070f0 	.word	0x000070f0
    39f0:	fcc00000 	.word	0xfcc00000
    39f4:	9c06      	ldr	r4, [sp, #24]
    39f6:	2230      	movs	r2, #48	; 0x30
    39f8:	3401      	adds	r4, #1
    39fa:	9406      	str	r4, [sp, #24]
    39fc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    39fe:	7022      	strb	r2, [r4, #0]
    3a00:	781a      	ldrb	r2, [r3, #0]
    3a02:	3201      	adds	r2, #1
    3a04:	701a      	strb	r2, [r3, #0]
    3a06:	e24b      	b.n	3ea0 <_dtoa_r+0xb88>
    3a08:	1c10      	adds	r0, r2, #0
    3a0a:	1c19      	adds	r1, r3, #0
    3a0c:	4bc9      	ldr	r3, [pc, #804]	; (3d34 <_dtoa_r+0xa1c>)
    3a0e:	4ac8      	ldr	r2, [pc, #800]	; (3d30 <_dtoa_r+0xa18>)
    3a10:	f002 faf8 	bl	6004 <__aeabi_dmul>
    3a14:	4ac8      	ldr	r2, [pc, #800]	; (3d38 <_dtoa_r+0xa20>)
    3a16:	4bc9      	ldr	r3, [pc, #804]	; (3d3c <_dtoa_r+0xa24>)
    3a18:	1c06      	adds	r6, r0, #0
    3a1a:	1c0f      	adds	r7, r1, #0
    3a1c:	f001 f9a0 	bl	4d60 <__aeabi_dcmpeq>
    3a20:	2800      	cmp	r0, #0
    3a22:	d100      	bne.n	3a26 <_dtoa_r+0x70e>
    3a24:	e786      	b.n	3934 <_dtoa_r+0x61c>
    3a26:	e23b      	b.n	3ea0 <_dtoa_r+0xb88>
    3a28:	9d10      	ldr	r5, [sp, #64]	; 0x40
    3a2a:	2d00      	cmp	r5, #0
    3a2c:	d031      	beq.n	3a92 <_dtoa_r+0x77a>
    3a2e:	9c20      	ldr	r4, [sp, #128]	; 0x80
    3a30:	2c01      	cmp	r4, #1
    3a32:	dc0b      	bgt.n	3a4c <_dtoa_r+0x734>
    3a34:	9d16      	ldr	r5, [sp, #88]	; 0x58
    3a36:	2d00      	cmp	r5, #0
    3a38:	d002      	beq.n	3a40 <_dtoa_r+0x728>
    3a3a:	48c1      	ldr	r0, [pc, #772]	; (3d40 <_dtoa_r+0xa28>)
    3a3c:	181b      	adds	r3, r3, r0
    3a3e:	e002      	b.n	3a46 <_dtoa_r+0x72e>
    3a40:	9918      	ldr	r1, [sp, #96]	; 0x60
    3a42:	2336      	movs	r3, #54	; 0x36
    3a44:	1a5b      	subs	r3, r3, r1
    3a46:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    3a48:	9c02      	ldr	r4, [sp, #8]
    3a4a:	e016      	b.n	3a7a <_dtoa_r+0x762>
    3a4c:	9d08      	ldr	r5, [sp, #32]
    3a4e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    3a50:	3d01      	subs	r5, #1
    3a52:	42ac      	cmp	r4, r5
    3a54:	db01      	blt.n	3a5a <_dtoa_r+0x742>
    3a56:	1b65      	subs	r5, r4, r5
    3a58:	e006      	b.n	3a68 <_dtoa_r+0x750>
    3a5a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    3a5c:	950d      	str	r5, [sp, #52]	; 0x34
    3a5e:	1b2b      	subs	r3, r5, r4
    3a60:	9c12      	ldr	r4, [sp, #72]	; 0x48
    3a62:	2500      	movs	r5, #0
    3a64:	18e4      	adds	r4, r4, r3
    3a66:	9412      	str	r4, [sp, #72]	; 0x48
    3a68:	9c08      	ldr	r4, [sp, #32]
    3a6a:	2c00      	cmp	r4, #0
    3a6c:	da03      	bge.n	3a76 <_dtoa_r+0x75e>
    3a6e:	9802      	ldr	r0, [sp, #8]
    3a70:	2300      	movs	r3, #0
    3a72:	1b04      	subs	r4, r0, r4
    3a74:	e001      	b.n	3a7a <_dtoa_r+0x762>
    3a76:	9c02      	ldr	r4, [sp, #8]
    3a78:	9b08      	ldr	r3, [sp, #32]
    3a7a:	9902      	ldr	r1, [sp, #8]
    3a7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3a7e:	18c9      	adds	r1, r1, r3
    3a80:	9102      	str	r1, [sp, #8]
    3a82:	18d2      	adds	r2, r2, r3
    3a84:	9807      	ldr	r0, [sp, #28]
    3a86:	2101      	movs	r1, #1
    3a88:	9209      	str	r2, [sp, #36]	; 0x24
    3a8a:	f000 fcdc 	bl	4446 <__i2b>
    3a8e:	1c06      	adds	r6, r0, #0
    3a90:	e002      	b.n	3a98 <_dtoa_r+0x780>
    3a92:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    3a94:	9c02      	ldr	r4, [sp, #8]
    3a96:	9e10      	ldr	r6, [sp, #64]	; 0x40
    3a98:	2c00      	cmp	r4, #0
    3a9a:	d00c      	beq.n	3ab6 <_dtoa_r+0x79e>
    3a9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3a9e:	2b00      	cmp	r3, #0
    3aa0:	dd09      	ble.n	3ab6 <_dtoa_r+0x79e>
    3aa2:	42a3      	cmp	r3, r4
    3aa4:	dd00      	ble.n	3aa8 <_dtoa_r+0x790>
    3aa6:	1c23      	adds	r3, r4, #0
    3aa8:	9802      	ldr	r0, [sp, #8]
    3aaa:	9909      	ldr	r1, [sp, #36]	; 0x24
    3aac:	1ac0      	subs	r0, r0, r3
    3aae:	1ac9      	subs	r1, r1, r3
    3ab0:	9002      	str	r0, [sp, #8]
    3ab2:	1ae4      	subs	r4, r4, r3
    3ab4:	9109      	str	r1, [sp, #36]	; 0x24
    3ab6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    3ab8:	2a00      	cmp	r2, #0
    3aba:	dd21      	ble.n	3b00 <_dtoa_r+0x7e8>
    3abc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3abe:	2b00      	cmp	r3, #0
    3ac0:	d018      	beq.n	3af4 <_dtoa_r+0x7dc>
    3ac2:	2d00      	cmp	r5, #0
    3ac4:	dd10      	ble.n	3ae8 <_dtoa_r+0x7d0>
    3ac6:	1c31      	adds	r1, r6, #0
    3ac8:	1c2a      	adds	r2, r5, #0
    3aca:	9807      	ldr	r0, [sp, #28]
    3acc:	f000 fd54 	bl	4578 <__pow5mult>
    3ad0:	1c06      	adds	r6, r0, #0
    3ad2:	1c31      	adds	r1, r6, #0
    3ad4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3ad6:	9807      	ldr	r0, [sp, #28]
    3ad8:	f000 fcbe 	bl	4458 <__multiply>
    3adc:	990a      	ldr	r1, [sp, #40]	; 0x28
    3ade:	1c07      	adds	r7, r0, #0
    3ae0:	9807      	ldr	r0, [sp, #28]
    3ae2:	f000 fc10 	bl	4306 <_Bfree>
    3ae6:	970a      	str	r7, [sp, #40]	; 0x28
    3ae8:	980d      	ldr	r0, [sp, #52]	; 0x34
    3aea:	1b42      	subs	r2, r0, r5
    3aec:	d008      	beq.n	3b00 <_dtoa_r+0x7e8>
    3aee:	9807      	ldr	r0, [sp, #28]
    3af0:	990a      	ldr	r1, [sp, #40]	; 0x28
    3af2:	e002      	b.n	3afa <_dtoa_r+0x7e2>
    3af4:	9807      	ldr	r0, [sp, #28]
    3af6:	990a      	ldr	r1, [sp, #40]	; 0x28
    3af8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    3afa:	f000 fd3d 	bl	4578 <__pow5mult>
    3afe:	900a      	str	r0, [sp, #40]	; 0x28
    3b00:	9807      	ldr	r0, [sp, #28]
    3b02:	2101      	movs	r1, #1
    3b04:	f000 fc9f 	bl	4446 <__i2b>
    3b08:	9d12      	ldr	r5, [sp, #72]	; 0x48
    3b0a:	1c07      	adds	r7, r0, #0
    3b0c:	2d00      	cmp	r5, #0
    3b0e:	dd05      	ble.n	3b1c <_dtoa_r+0x804>
    3b10:	1c39      	adds	r1, r7, #0
    3b12:	9807      	ldr	r0, [sp, #28]
    3b14:	1c2a      	adds	r2, r5, #0
    3b16:	f000 fd2f 	bl	4578 <__pow5mult>
    3b1a:	1c07      	adds	r7, r0, #0
    3b1c:	9820      	ldr	r0, [sp, #128]	; 0x80
    3b1e:	2500      	movs	r5, #0
    3b20:	2801      	cmp	r0, #1
    3b22:	dc10      	bgt.n	3b46 <_dtoa_r+0x82e>
    3b24:	9904      	ldr	r1, [sp, #16]
    3b26:	42a9      	cmp	r1, r5
    3b28:	d10d      	bne.n	3b46 <_dtoa_r+0x82e>
    3b2a:	9a05      	ldr	r2, [sp, #20]
    3b2c:	0313      	lsls	r3, r2, #12
    3b2e:	42ab      	cmp	r3, r5
    3b30:	d109      	bne.n	3b46 <_dtoa_r+0x82e>
    3b32:	4b84      	ldr	r3, [pc, #528]	; (3d44 <_dtoa_r+0xa2c>)
    3b34:	4213      	tst	r3, r2
    3b36:	d006      	beq.n	3b46 <_dtoa_r+0x82e>
    3b38:	9d02      	ldr	r5, [sp, #8]
    3b3a:	3501      	adds	r5, #1
    3b3c:	9502      	str	r5, [sp, #8]
    3b3e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3b40:	3501      	adds	r5, #1
    3b42:	9509      	str	r5, [sp, #36]	; 0x24
    3b44:	2501      	movs	r5, #1
    3b46:	9912      	ldr	r1, [sp, #72]	; 0x48
    3b48:	2001      	movs	r0, #1
    3b4a:	2900      	cmp	r1, #0
    3b4c:	d008      	beq.n	3b60 <_dtoa_r+0x848>
    3b4e:	693b      	ldr	r3, [r7, #16]
    3b50:	3303      	adds	r3, #3
    3b52:	009b      	lsls	r3, r3, #2
    3b54:	18fb      	adds	r3, r7, r3
    3b56:	6858      	ldr	r0, [r3, #4]
    3b58:	f000 fc2c 	bl	43b4 <__hi0bits>
    3b5c:	2320      	movs	r3, #32
    3b5e:	1a18      	subs	r0, r3, r0
    3b60:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3b62:	231f      	movs	r3, #31
    3b64:	1880      	adds	r0, r0, r2
    3b66:	4018      	ands	r0, r3
    3b68:	d00d      	beq.n	3b86 <_dtoa_r+0x86e>
    3b6a:	2320      	movs	r3, #32
    3b6c:	1a1b      	subs	r3, r3, r0
    3b6e:	2b04      	cmp	r3, #4
    3b70:	dd06      	ble.n	3b80 <_dtoa_r+0x868>
    3b72:	231c      	movs	r3, #28
    3b74:	1a18      	subs	r0, r3, r0
    3b76:	9b02      	ldr	r3, [sp, #8]
    3b78:	1824      	adds	r4, r4, r0
    3b7a:	181b      	adds	r3, r3, r0
    3b7c:	9302      	str	r3, [sp, #8]
    3b7e:	e008      	b.n	3b92 <_dtoa_r+0x87a>
    3b80:	2b04      	cmp	r3, #4
    3b82:	d008      	beq.n	3b96 <_dtoa_r+0x87e>
    3b84:	1c18      	adds	r0, r3, #0
    3b86:	9902      	ldr	r1, [sp, #8]
    3b88:	301c      	adds	r0, #28
    3b8a:	1809      	adds	r1, r1, r0
    3b8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3b8e:	9102      	str	r1, [sp, #8]
    3b90:	1824      	adds	r4, r4, r0
    3b92:	1812      	adds	r2, r2, r0
    3b94:	9209      	str	r2, [sp, #36]	; 0x24
    3b96:	9b02      	ldr	r3, [sp, #8]
    3b98:	2b00      	cmp	r3, #0
    3b9a:	dd05      	ble.n	3ba8 <_dtoa_r+0x890>
    3b9c:	9807      	ldr	r0, [sp, #28]
    3b9e:	990a      	ldr	r1, [sp, #40]	; 0x28
    3ba0:	1c1a      	adds	r2, r3, #0
    3ba2:	f000 fd3b 	bl	461c <__lshift>
    3ba6:	900a      	str	r0, [sp, #40]	; 0x28
    3ba8:	9809      	ldr	r0, [sp, #36]	; 0x24
    3baa:	2800      	cmp	r0, #0
    3bac:	dd05      	ble.n	3bba <_dtoa_r+0x8a2>
    3bae:	1c39      	adds	r1, r7, #0
    3bb0:	9807      	ldr	r0, [sp, #28]
    3bb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3bb4:	f000 fd32 	bl	461c <__lshift>
    3bb8:	1c07      	adds	r7, r0, #0
    3bba:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3bbc:	2900      	cmp	r1, #0
    3bbe:	d01b      	beq.n	3bf8 <_dtoa_r+0x8e0>
    3bc0:	980a      	ldr	r0, [sp, #40]	; 0x28
    3bc2:	1c39      	adds	r1, r7, #0
    3bc4:	f000 fd7c 	bl	46c0 <__mcmp>
    3bc8:	2800      	cmp	r0, #0
    3bca:	da15      	bge.n	3bf8 <_dtoa_r+0x8e0>
    3bcc:	9a06      	ldr	r2, [sp, #24]
    3bce:	2300      	movs	r3, #0
    3bd0:	3a01      	subs	r2, #1
    3bd2:	9206      	str	r2, [sp, #24]
    3bd4:	9807      	ldr	r0, [sp, #28]
    3bd6:	990a      	ldr	r1, [sp, #40]	; 0x28
    3bd8:	220a      	movs	r2, #10
    3bda:	f000 fbad 	bl	4338 <__multadd>
    3bde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3be0:	900a      	str	r0, [sp, #40]	; 0x28
    3be2:	9810      	ldr	r0, [sp, #64]	; 0x40
    3be4:	9308      	str	r3, [sp, #32]
    3be6:	2800      	cmp	r0, #0
    3be8:	d006      	beq.n	3bf8 <_dtoa_r+0x8e0>
    3bea:	1c31      	adds	r1, r6, #0
    3bec:	9807      	ldr	r0, [sp, #28]
    3bee:	220a      	movs	r2, #10
    3bf0:	2300      	movs	r3, #0
    3bf2:	f000 fba1 	bl	4338 <__multadd>
    3bf6:	1c06      	adds	r6, r0, #0
    3bf8:	9908      	ldr	r1, [sp, #32]
    3bfa:	2900      	cmp	r1, #0
    3bfc:	dc2a      	bgt.n	3c54 <_dtoa_r+0x93c>
    3bfe:	9a20      	ldr	r2, [sp, #128]	; 0x80
    3c00:	2a02      	cmp	r2, #2
    3c02:	dd27      	ble.n	3c54 <_dtoa_r+0x93c>
    3c04:	2900      	cmp	r1, #0
    3c06:	d111      	bne.n	3c2c <_dtoa_r+0x914>
    3c08:	1c39      	adds	r1, r7, #0
    3c0a:	9807      	ldr	r0, [sp, #28]
    3c0c:	2205      	movs	r2, #5
    3c0e:	9b08      	ldr	r3, [sp, #32]
    3c10:	f000 fb92 	bl	4338 <__multadd>
    3c14:	1c07      	adds	r7, r0, #0
    3c16:	1c39      	adds	r1, r7, #0
    3c18:	980a      	ldr	r0, [sp, #40]	; 0x28
    3c1a:	f000 fd51 	bl	46c0 <__mcmp>
    3c1e:	2800      	cmp	r0, #0
    3c20:	dc0d      	bgt.n	3c3e <_dtoa_r+0x926>
    3c22:	e003      	b.n	3c2c <_dtoa_r+0x914>
    3c24:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    3c26:	e000      	b.n	3c2a <_dtoa_r+0x912>
    3c28:	2700      	movs	r7, #0
    3c2a:	1c3e      	adds	r6, r7, #0
    3c2c:	9c21      	ldr	r4, [sp, #132]	; 0x84
    3c2e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3c30:	43e4      	mvns	r4, r4
    3c32:	9406      	str	r4, [sp, #24]
    3c34:	e00b      	b.n	3c4e <_dtoa_r+0x936>
    3c36:	9d11      	ldr	r5, [sp, #68]	; 0x44
    3c38:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    3c3a:	9506      	str	r5, [sp, #24]
    3c3c:	1c3e      	adds	r6, r7, #0
    3c3e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3c40:	2331      	movs	r3, #49	; 0x31
    3c42:	7023      	strb	r3, [r4, #0]
    3c44:	9c06      	ldr	r4, [sp, #24]
    3c46:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3c48:	3401      	adds	r4, #1
    3c4a:	3501      	adds	r5, #1
    3c4c:	9406      	str	r4, [sp, #24]
    3c4e:	9602      	str	r6, [sp, #8]
    3c50:	2600      	movs	r6, #0
    3c52:	e10f      	b.n	3e74 <_dtoa_r+0xb5c>
    3c54:	9810      	ldr	r0, [sp, #64]	; 0x40
    3c56:	2800      	cmp	r0, #0
    3c58:	d100      	bne.n	3c5c <_dtoa_r+0x944>
    3c5a:	e0c5      	b.n	3de8 <_dtoa_r+0xad0>
    3c5c:	2c00      	cmp	r4, #0
    3c5e:	dd05      	ble.n	3c6c <_dtoa_r+0x954>
    3c60:	1c31      	adds	r1, r6, #0
    3c62:	9807      	ldr	r0, [sp, #28]
    3c64:	1c22      	adds	r2, r4, #0
    3c66:	f000 fcd9 	bl	461c <__lshift>
    3c6a:	1c06      	adds	r6, r0, #0
    3c6c:	9602      	str	r6, [sp, #8]
    3c6e:	2d00      	cmp	r5, #0
    3c70:	d012      	beq.n	3c98 <_dtoa_r+0x980>
    3c72:	6871      	ldr	r1, [r6, #4]
    3c74:	9807      	ldr	r0, [sp, #28]
    3c76:	f000 fb0e 	bl	4296 <_Balloc>
    3c7a:	6932      	ldr	r2, [r6, #16]
    3c7c:	1c31      	adds	r1, r6, #0
    3c7e:	3202      	adds	r2, #2
    3c80:	1c04      	adds	r4, r0, #0
    3c82:	0092      	lsls	r2, r2, #2
    3c84:	310c      	adds	r1, #12
    3c86:	300c      	adds	r0, #12
    3c88:	f7fe fbac 	bl	23e4 <memcpy>
    3c8c:	9807      	ldr	r0, [sp, #28]
    3c8e:	1c21      	adds	r1, r4, #0
    3c90:	2201      	movs	r2, #1
    3c92:	f000 fcc3 	bl	461c <__lshift>
    3c96:	9002      	str	r0, [sp, #8]
    3c98:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3c9a:	9d08      	ldr	r5, [sp, #32]
    3c9c:	1c23      	adds	r3, r4, #0
    3c9e:	3b01      	subs	r3, #1
    3ca0:	195b      	adds	r3, r3, r5
    3ca2:	9409      	str	r4, [sp, #36]	; 0x24
    3ca4:	9310      	str	r3, [sp, #64]	; 0x40
    3ca6:	1c39      	adds	r1, r7, #0
    3ca8:	980a      	ldr	r0, [sp, #40]	; 0x28
    3caa:	f7ff faa9 	bl	3200 <quorem>
    3cae:	1c31      	adds	r1, r6, #0
    3cb0:	900d      	str	r0, [sp, #52]	; 0x34
    3cb2:	1c04      	adds	r4, r0, #0
    3cb4:	980a      	ldr	r0, [sp, #40]	; 0x28
    3cb6:	f000 fd03 	bl	46c0 <__mcmp>
    3cba:	1c39      	adds	r1, r7, #0
    3cbc:	900c      	str	r0, [sp, #48]	; 0x30
    3cbe:	9a02      	ldr	r2, [sp, #8]
    3cc0:	9807      	ldr	r0, [sp, #28]
    3cc2:	f000 fd18 	bl	46f6 <__mdiff>
    3cc6:	1c05      	adds	r5, r0, #0
    3cc8:	68c0      	ldr	r0, [r0, #12]
    3cca:	3430      	adds	r4, #48	; 0x30
    3ccc:	2800      	cmp	r0, #0
    3cce:	d105      	bne.n	3cdc <_dtoa_r+0x9c4>
    3cd0:	980a      	ldr	r0, [sp, #40]	; 0x28
    3cd2:	1c29      	adds	r1, r5, #0
    3cd4:	f000 fcf4 	bl	46c0 <__mcmp>
    3cd8:	9008      	str	r0, [sp, #32]
    3cda:	e001      	b.n	3ce0 <_dtoa_r+0x9c8>
    3cdc:	2101      	movs	r1, #1
    3cde:	9108      	str	r1, [sp, #32]
    3ce0:	1c29      	adds	r1, r5, #0
    3ce2:	9807      	ldr	r0, [sp, #28]
    3ce4:	f000 fb0f 	bl	4306 <_Bfree>
    3ce8:	9b08      	ldr	r3, [sp, #32]
    3cea:	9d20      	ldr	r5, [sp, #128]	; 0x80
    3cec:	432b      	orrs	r3, r5
    3cee:	d10d      	bne.n	3d0c <_dtoa_r+0x9f4>
    3cf0:	9804      	ldr	r0, [sp, #16]
    3cf2:	2301      	movs	r3, #1
    3cf4:	4203      	tst	r3, r0
    3cf6:	d109      	bne.n	3d0c <_dtoa_r+0x9f4>
    3cf8:	2c39      	cmp	r4, #57	; 0x39
    3cfa:	d044      	beq.n	3d86 <_dtoa_r+0xa6e>
    3cfc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    3cfe:	2d00      	cmp	r5, #0
    3d00:	dd01      	ble.n	3d06 <_dtoa_r+0x9ee>
    3d02:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    3d04:	3431      	adds	r4, #49	; 0x31
    3d06:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3d08:	3501      	adds	r5, #1
    3d0a:	e044      	b.n	3d96 <_dtoa_r+0xa7e>
    3d0c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    3d0e:	2d00      	cmp	r5, #0
    3d10:	da03      	bge.n	3d1a <_dtoa_r+0xa02>
    3d12:	9d08      	ldr	r5, [sp, #32]
    3d14:	2d00      	cmp	r5, #0
    3d16:	dc17      	bgt.n	3d48 <_dtoa_r+0xa30>
    3d18:	e028      	b.n	3d6c <_dtoa_r+0xa54>
    3d1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3d1c:	9d20      	ldr	r5, [sp, #128]	; 0x80
    3d1e:	432b      	orrs	r3, r5
    3d20:	d129      	bne.n	3d76 <_dtoa_r+0xa5e>
    3d22:	9804      	ldr	r0, [sp, #16]
    3d24:	2301      	movs	r3, #1
    3d26:	4203      	tst	r3, r0
    3d28:	d125      	bne.n	3d76 <_dtoa_r+0xa5e>
    3d2a:	e7f2      	b.n	3d12 <_dtoa_r+0x9fa>
    3d2c:	46c0      	nop			; (mov r8, r8)
    3d2e:	46c0      	nop			; (mov r8, r8)
    3d30:	00000000 	.word	0x00000000
    3d34:	40240000 	.word	0x40240000
	...
    3d40:	00000433 	.word	0x00000433
    3d44:	7ff00000 	.word	0x7ff00000
    3d48:	990a      	ldr	r1, [sp, #40]	; 0x28
    3d4a:	9807      	ldr	r0, [sp, #28]
    3d4c:	2201      	movs	r2, #1
    3d4e:	f000 fc65 	bl	461c <__lshift>
    3d52:	1c39      	adds	r1, r7, #0
    3d54:	900a      	str	r0, [sp, #40]	; 0x28
    3d56:	f000 fcb3 	bl	46c0 <__mcmp>
    3d5a:	2800      	cmp	r0, #0
    3d5c:	dc02      	bgt.n	3d64 <_dtoa_r+0xa4c>
    3d5e:	d105      	bne.n	3d6c <_dtoa_r+0xa54>
    3d60:	07e1      	lsls	r1, r4, #31
    3d62:	d503      	bpl.n	3d6c <_dtoa_r+0xa54>
    3d64:	2c39      	cmp	r4, #57	; 0x39
    3d66:	d00e      	beq.n	3d86 <_dtoa_r+0xa6e>
    3d68:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    3d6a:	3431      	adds	r4, #49	; 0x31
    3d6c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3d6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3d70:	3501      	adds	r5, #1
    3d72:	7014      	strb	r4, [r2, #0]
    3d74:	e07e      	b.n	3e74 <_dtoa_r+0xb5c>
    3d76:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3d78:	3501      	adds	r5, #1
    3d7a:	950c      	str	r5, [sp, #48]	; 0x30
    3d7c:	9d08      	ldr	r5, [sp, #32]
    3d7e:	2d00      	cmp	r5, #0
    3d80:	dd0c      	ble.n	3d9c <_dtoa_r+0xa84>
    3d82:	2c39      	cmp	r4, #57	; 0x39
    3d84:	d105      	bne.n	3d92 <_dtoa_r+0xa7a>
    3d86:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3d88:	9c09      	ldr	r4, [sp, #36]	; 0x24
    3d8a:	2339      	movs	r3, #57	; 0x39
    3d8c:	3501      	adds	r5, #1
    3d8e:	7023      	strb	r3, [r4, #0]
    3d90:	e05b      	b.n	3e4a <_dtoa_r+0xb32>
    3d92:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    3d94:	3401      	adds	r4, #1
    3d96:	9809      	ldr	r0, [sp, #36]	; 0x24
    3d98:	7004      	strb	r4, [r0, #0]
    3d9a:	e06b      	b.n	3e74 <_dtoa_r+0xb5c>
    3d9c:	9909      	ldr	r1, [sp, #36]	; 0x24
    3d9e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3da0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    3da2:	700c      	strb	r4, [r1, #0]
    3da4:	4291      	cmp	r1, r2
    3da6:	d03d      	beq.n	3e24 <_dtoa_r+0xb0c>
    3da8:	990a      	ldr	r1, [sp, #40]	; 0x28
    3daa:	220a      	movs	r2, #10
    3dac:	2300      	movs	r3, #0
    3dae:	9807      	ldr	r0, [sp, #28]
    3db0:	f000 fac2 	bl	4338 <__multadd>
    3db4:	9c02      	ldr	r4, [sp, #8]
    3db6:	900a      	str	r0, [sp, #40]	; 0x28
    3db8:	1c31      	adds	r1, r6, #0
    3dba:	9807      	ldr	r0, [sp, #28]
    3dbc:	220a      	movs	r2, #10
    3dbe:	2300      	movs	r3, #0
    3dc0:	42a6      	cmp	r6, r4
    3dc2:	d104      	bne.n	3dce <_dtoa_r+0xab6>
    3dc4:	f000 fab8 	bl	4338 <__multadd>
    3dc8:	1c06      	adds	r6, r0, #0
    3dca:	9002      	str	r0, [sp, #8]
    3dcc:	e009      	b.n	3de2 <_dtoa_r+0xaca>
    3dce:	f000 fab3 	bl	4338 <__multadd>
    3dd2:	9902      	ldr	r1, [sp, #8]
    3dd4:	1c06      	adds	r6, r0, #0
    3dd6:	220a      	movs	r2, #10
    3dd8:	9807      	ldr	r0, [sp, #28]
    3dda:	2300      	movs	r3, #0
    3ddc:	f000 faac 	bl	4338 <__multadd>
    3de0:	9002      	str	r0, [sp, #8]
    3de2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    3de4:	9509      	str	r5, [sp, #36]	; 0x24
    3de6:	e75e      	b.n	3ca6 <_dtoa_r+0x98e>
    3de8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3dea:	1c39      	adds	r1, r7, #0
    3dec:	980a      	ldr	r0, [sp, #40]	; 0x28
    3dee:	f7ff fa07 	bl	3200 <quorem>
    3df2:	1c04      	adds	r4, r0, #0
    3df4:	3430      	adds	r4, #48	; 0x30
    3df6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3df8:	9908      	ldr	r1, [sp, #32]
    3dfa:	702c      	strb	r4, [r5, #0]
    3dfc:	3501      	adds	r5, #1
    3dfe:	1a2b      	subs	r3, r5, r0
    3e00:	428b      	cmp	r3, r1
    3e02:	db07      	blt.n	3e14 <_dtoa_r+0xafc>
    3e04:	1e0b      	subs	r3, r1, #0
    3e06:	dc00      	bgt.n	3e0a <_dtoa_r+0xaf2>
    3e08:	2301      	movs	r3, #1
    3e0a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3e0c:	9602      	str	r6, [sp, #8]
    3e0e:	18d5      	adds	r5, r2, r3
    3e10:	2600      	movs	r6, #0
    3e12:	e007      	b.n	3e24 <_dtoa_r+0xb0c>
    3e14:	9807      	ldr	r0, [sp, #28]
    3e16:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e18:	220a      	movs	r2, #10
    3e1a:	2300      	movs	r3, #0
    3e1c:	f000 fa8c 	bl	4338 <__multadd>
    3e20:	900a      	str	r0, [sp, #40]	; 0x28
    3e22:	e7e2      	b.n	3dea <_dtoa_r+0xad2>
    3e24:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e26:	9807      	ldr	r0, [sp, #28]
    3e28:	2201      	movs	r2, #1
    3e2a:	f000 fbf7 	bl	461c <__lshift>
    3e2e:	1c39      	adds	r1, r7, #0
    3e30:	900a      	str	r0, [sp, #40]	; 0x28
    3e32:	f000 fc45 	bl	46c0 <__mcmp>
    3e36:	2800      	cmp	r0, #0
    3e38:	dc07      	bgt.n	3e4a <_dtoa_r+0xb32>
    3e3a:	d115      	bne.n	3e68 <_dtoa_r+0xb50>
    3e3c:	07e3      	lsls	r3, r4, #31
    3e3e:	d404      	bmi.n	3e4a <_dtoa_r+0xb32>
    3e40:	e012      	b.n	3e68 <_dtoa_r+0xb50>
    3e42:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3e44:	42a3      	cmp	r3, r4
    3e46:	d005      	beq.n	3e54 <_dtoa_r+0xb3c>
    3e48:	1c1d      	adds	r5, r3, #0
    3e4a:	1e6b      	subs	r3, r5, #1
    3e4c:	781a      	ldrb	r2, [r3, #0]
    3e4e:	2a39      	cmp	r2, #57	; 0x39
    3e50:	d0f7      	beq.n	3e42 <_dtoa_r+0xb2a>
    3e52:	e006      	b.n	3e62 <_dtoa_r+0xb4a>
    3e54:	9c06      	ldr	r4, [sp, #24]
    3e56:	2331      	movs	r3, #49	; 0x31
    3e58:	3401      	adds	r4, #1
    3e5a:	9406      	str	r4, [sp, #24]
    3e5c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3e5e:	7023      	strb	r3, [r4, #0]
    3e60:	e008      	b.n	3e74 <_dtoa_r+0xb5c>
    3e62:	3201      	adds	r2, #1
    3e64:	701a      	strb	r2, [r3, #0]
    3e66:	e005      	b.n	3e74 <_dtoa_r+0xb5c>
    3e68:	1e6b      	subs	r3, r5, #1
    3e6a:	781a      	ldrb	r2, [r3, #0]
    3e6c:	2a30      	cmp	r2, #48	; 0x30
    3e6e:	d101      	bne.n	3e74 <_dtoa_r+0xb5c>
    3e70:	1c1d      	adds	r5, r3, #0
    3e72:	e7f9      	b.n	3e68 <_dtoa_r+0xb50>
    3e74:	9807      	ldr	r0, [sp, #28]
    3e76:	1c39      	adds	r1, r7, #0
    3e78:	f000 fa45 	bl	4306 <_Bfree>
    3e7c:	9c02      	ldr	r4, [sp, #8]
    3e7e:	2c00      	cmp	r4, #0
    3e80:	d00e      	beq.n	3ea0 <_dtoa_r+0xb88>
    3e82:	2e00      	cmp	r6, #0
    3e84:	d005      	beq.n	3e92 <_dtoa_r+0xb7a>
    3e86:	42a6      	cmp	r6, r4
    3e88:	d003      	beq.n	3e92 <_dtoa_r+0xb7a>
    3e8a:	9807      	ldr	r0, [sp, #28]
    3e8c:	1c31      	adds	r1, r6, #0
    3e8e:	f000 fa3a 	bl	4306 <_Bfree>
    3e92:	9807      	ldr	r0, [sp, #28]
    3e94:	9902      	ldr	r1, [sp, #8]
    3e96:	f000 fa36 	bl	4306 <_Bfree>
    3e9a:	e001      	b.n	3ea0 <_dtoa_r+0xb88>
    3e9c:	9c11      	ldr	r4, [sp, #68]	; 0x44
    3e9e:	9406      	str	r4, [sp, #24]
    3ea0:	9807      	ldr	r0, [sp, #28]
    3ea2:	990a      	ldr	r1, [sp, #40]	; 0x28
    3ea4:	f000 fa2f 	bl	4306 <_Bfree>
    3ea8:	2300      	movs	r3, #0
    3eaa:	702b      	strb	r3, [r5, #0]
    3eac:	9b06      	ldr	r3, [sp, #24]
    3eae:	9c22      	ldr	r4, [sp, #136]	; 0x88
    3eb0:	3301      	adds	r3, #1
    3eb2:	6023      	str	r3, [r4, #0]
    3eb4:	9c24      	ldr	r4, [sp, #144]	; 0x90
    3eb6:	2c00      	cmp	r4, #0
    3eb8:	d003      	beq.n	3ec2 <_dtoa_r+0xbaa>
    3eba:	6025      	str	r5, [r4, #0]
    3ebc:	e001      	b.n	3ec2 <_dtoa_r+0xbaa>
    3ebe:	4802      	ldr	r0, [pc, #8]	; (3ec8 <_dtoa_r+0xbb0>)
    3ec0:	e000      	b.n	3ec4 <_dtoa_r+0xbac>
    3ec2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3ec4:	b01b      	add	sp, #108	; 0x6c
    3ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ec8:	00006f8d 	.word	0x00006f8d
    3ecc:	46c0      	nop			; (mov r8, r8)
    3ece:	46c0      	nop			; (mov r8, r8)

00003ed0 <__sflush_r>:
    3ed0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3ed2:	898b      	ldrh	r3, [r1, #12]
    3ed4:	1c05      	adds	r5, r0, #0
    3ed6:	1c0c      	adds	r4, r1, #0
    3ed8:	0719      	lsls	r1, r3, #28
    3eda:	d45e      	bmi.n	3f9a <__sflush_r+0xca>
    3edc:	6862      	ldr	r2, [r4, #4]
    3ede:	2a00      	cmp	r2, #0
    3ee0:	dc02      	bgt.n	3ee8 <__sflush_r+0x18>
    3ee2:	6c27      	ldr	r7, [r4, #64]	; 0x40
    3ee4:	2f00      	cmp	r7, #0
    3ee6:	dd1a      	ble.n	3f1e <__sflush_r+0x4e>
    3ee8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3eea:	2f00      	cmp	r7, #0
    3eec:	d017      	beq.n	3f1e <__sflush_r+0x4e>
    3eee:	2200      	movs	r2, #0
    3ef0:	682e      	ldr	r6, [r5, #0]
    3ef2:	602a      	str	r2, [r5, #0]
    3ef4:	2280      	movs	r2, #128	; 0x80
    3ef6:	0152      	lsls	r2, r2, #5
    3ef8:	401a      	ands	r2, r3
    3efa:	d001      	beq.n	3f00 <__sflush_r+0x30>
    3efc:	6d62      	ldr	r2, [r4, #84]	; 0x54
    3efe:	e015      	b.n	3f2c <__sflush_r+0x5c>
    3f00:	1c28      	adds	r0, r5, #0
    3f02:	6a21      	ldr	r1, [r4, #32]
    3f04:	2301      	movs	r3, #1
    3f06:	47b8      	blx	r7
    3f08:	1c02      	adds	r2, r0, #0
    3f0a:	1c41      	adds	r1, r0, #1
    3f0c:	d10e      	bne.n	3f2c <__sflush_r+0x5c>
    3f0e:	682b      	ldr	r3, [r5, #0]
    3f10:	2b00      	cmp	r3, #0
    3f12:	d00b      	beq.n	3f2c <__sflush_r+0x5c>
    3f14:	2b1d      	cmp	r3, #29
    3f16:	d001      	beq.n	3f1c <__sflush_r+0x4c>
    3f18:	2b16      	cmp	r3, #22
    3f1a:	d102      	bne.n	3f22 <__sflush_r+0x52>
    3f1c:	602e      	str	r6, [r5, #0]
    3f1e:	2000      	movs	r0, #0
    3f20:	e05e      	b.n	3fe0 <__sflush_r+0x110>
    3f22:	89a3      	ldrh	r3, [r4, #12]
    3f24:	2140      	movs	r1, #64	; 0x40
    3f26:	430b      	orrs	r3, r1
    3f28:	81a3      	strh	r3, [r4, #12]
    3f2a:	e059      	b.n	3fe0 <__sflush_r+0x110>
    3f2c:	89a3      	ldrh	r3, [r4, #12]
    3f2e:	075f      	lsls	r7, r3, #29
    3f30:	d506      	bpl.n	3f40 <__sflush_r+0x70>
    3f32:	6861      	ldr	r1, [r4, #4]
    3f34:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3f36:	1a52      	subs	r2, r2, r1
    3f38:	2b00      	cmp	r3, #0
    3f3a:	d001      	beq.n	3f40 <__sflush_r+0x70>
    3f3c:	6c27      	ldr	r7, [r4, #64]	; 0x40
    3f3e:	1bd2      	subs	r2, r2, r7
    3f40:	1c28      	adds	r0, r5, #0
    3f42:	6a21      	ldr	r1, [r4, #32]
    3f44:	2300      	movs	r3, #0
    3f46:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3f48:	47b8      	blx	r7
    3f4a:	89a2      	ldrh	r2, [r4, #12]
    3f4c:	1c41      	adds	r1, r0, #1
    3f4e:	d106      	bne.n	3f5e <__sflush_r+0x8e>
    3f50:	682b      	ldr	r3, [r5, #0]
    3f52:	2b00      	cmp	r3, #0
    3f54:	d003      	beq.n	3f5e <__sflush_r+0x8e>
    3f56:	2b1d      	cmp	r3, #29
    3f58:	d001      	beq.n	3f5e <__sflush_r+0x8e>
    3f5a:	2b16      	cmp	r3, #22
    3f5c:	d119      	bne.n	3f92 <__sflush_r+0xc2>
    3f5e:	2300      	movs	r3, #0
    3f60:	6063      	str	r3, [r4, #4]
    3f62:	6923      	ldr	r3, [r4, #16]
    3f64:	6023      	str	r3, [r4, #0]
    3f66:	04d7      	lsls	r7, r2, #19
    3f68:	d505      	bpl.n	3f76 <__sflush_r+0xa6>
    3f6a:	1c41      	adds	r1, r0, #1
    3f6c:	d102      	bne.n	3f74 <__sflush_r+0xa4>
    3f6e:	682a      	ldr	r2, [r5, #0]
    3f70:	2a00      	cmp	r2, #0
    3f72:	d100      	bne.n	3f76 <__sflush_r+0xa6>
    3f74:	6560      	str	r0, [r4, #84]	; 0x54
    3f76:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3f78:	602e      	str	r6, [r5, #0]
    3f7a:	2900      	cmp	r1, #0
    3f7c:	d0cf      	beq.n	3f1e <__sflush_r+0x4e>
    3f7e:	1c23      	adds	r3, r4, #0
    3f80:	3344      	adds	r3, #68	; 0x44
    3f82:	4299      	cmp	r1, r3
    3f84:	d002      	beq.n	3f8c <__sflush_r+0xbc>
    3f86:	1c28      	adds	r0, r5, #0
    3f88:	f000 fc82 	bl	4890 <_free_r>
    3f8c:	2000      	movs	r0, #0
    3f8e:	6360      	str	r0, [r4, #52]	; 0x34
    3f90:	e026      	b.n	3fe0 <__sflush_r+0x110>
    3f92:	2340      	movs	r3, #64	; 0x40
    3f94:	431a      	orrs	r2, r3
    3f96:	81a2      	strh	r2, [r4, #12]
    3f98:	e022      	b.n	3fe0 <__sflush_r+0x110>
    3f9a:	6926      	ldr	r6, [r4, #16]
    3f9c:	2e00      	cmp	r6, #0
    3f9e:	d0be      	beq.n	3f1e <__sflush_r+0x4e>
    3fa0:	6827      	ldr	r7, [r4, #0]
    3fa2:	2200      	movs	r2, #0
    3fa4:	1bbf      	subs	r7, r7, r6
    3fa6:	9701      	str	r7, [sp, #4]
    3fa8:	6026      	str	r6, [r4, #0]
    3faa:	0799      	lsls	r1, r3, #30
    3fac:	d100      	bne.n	3fb0 <__sflush_r+0xe0>
    3fae:	6962      	ldr	r2, [r4, #20]
    3fb0:	60a2      	str	r2, [r4, #8]
    3fb2:	9f01      	ldr	r7, [sp, #4]
    3fb4:	2f00      	cmp	r7, #0
    3fb6:	ddb2      	ble.n	3f1e <__sflush_r+0x4e>
    3fb8:	1c28      	adds	r0, r5, #0
    3fba:	6a21      	ldr	r1, [r4, #32]
    3fbc:	1c32      	adds	r2, r6, #0
    3fbe:	9b01      	ldr	r3, [sp, #4]
    3fc0:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    3fc2:	47b8      	blx	r7
    3fc4:	2800      	cmp	r0, #0
    3fc6:	dc06      	bgt.n	3fd6 <__sflush_r+0x106>
    3fc8:	89a3      	ldrh	r3, [r4, #12]
    3fca:	2240      	movs	r2, #64	; 0x40
    3fcc:	4313      	orrs	r3, r2
    3fce:	2001      	movs	r0, #1
    3fd0:	81a3      	strh	r3, [r4, #12]
    3fd2:	4240      	negs	r0, r0
    3fd4:	e004      	b.n	3fe0 <__sflush_r+0x110>
    3fd6:	9f01      	ldr	r7, [sp, #4]
    3fd8:	1836      	adds	r6, r6, r0
    3fda:	1a3f      	subs	r7, r7, r0
    3fdc:	9701      	str	r7, [sp, #4]
    3fde:	e7e8      	b.n	3fb2 <__sflush_r+0xe2>
    3fe0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00003fe4 <_fflush_r>:
    3fe4:	690a      	ldr	r2, [r1, #16]
    3fe6:	b538      	push	{r3, r4, r5, lr}
    3fe8:	1c05      	adds	r5, r0, #0
    3fea:	1c0c      	adds	r4, r1, #0
    3fec:	2a00      	cmp	r2, #0
    3fee:	d101      	bne.n	3ff4 <_fflush_r+0x10>
    3ff0:	2000      	movs	r0, #0
    3ff2:	e01c      	b.n	402e <_fflush_r+0x4a>
    3ff4:	2800      	cmp	r0, #0
    3ff6:	d004      	beq.n	4002 <_fflush_r+0x1e>
    3ff8:	6983      	ldr	r3, [r0, #24]
    3ffa:	2b00      	cmp	r3, #0
    3ffc:	d101      	bne.n	4002 <_fflush_r+0x1e>
    3ffe:	f000 f871 	bl	40e4 <__sinit>
    4002:	4b0b      	ldr	r3, [pc, #44]	; (4030 <_fflush_r+0x4c>)
    4004:	429c      	cmp	r4, r3
    4006:	d101      	bne.n	400c <_fflush_r+0x28>
    4008:	686c      	ldr	r4, [r5, #4]
    400a:	e008      	b.n	401e <_fflush_r+0x3a>
    400c:	4b09      	ldr	r3, [pc, #36]	; (4034 <_fflush_r+0x50>)
    400e:	429c      	cmp	r4, r3
    4010:	d101      	bne.n	4016 <_fflush_r+0x32>
    4012:	68ac      	ldr	r4, [r5, #8]
    4014:	e003      	b.n	401e <_fflush_r+0x3a>
    4016:	4b08      	ldr	r3, [pc, #32]	; (4038 <_fflush_r+0x54>)
    4018:	429c      	cmp	r4, r3
    401a:	d100      	bne.n	401e <_fflush_r+0x3a>
    401c:	68ec      	ldr	r4, [r5, #12]
    401e:	220c      	movs	r2, #12
    4020:	5ea3      	ldrsh	r3, [r4, r2]
    4022:	2b00      	cmp	r3, #0
    4024:	d0e4      	beq.n	3ff0 <_fflush_r+0xc>
    4026:	1c28      	adds	r0, r5, #0
    4028:	1c21      	adds	r1, r4, #0
    402a:	f7ff ff51 	bl	3ed0 <__sflush_r>
    402e:	bd38      	pop	{r3, r4, r5, pc}
    4030:	00006fc0 	.word	0x00006fc0
    4034:	00006fe0 	.word	0x00006fe0
    4038:	00007000 	.word	0x00007000

0000403c <_cleanup_r>:
    403c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    403e:	1c04      	adds	r4, r0, #0
    4040:	1c07      	adds	r7, r0, #0
    4042:	3448      	adds	r4, #72	; 0x48
    4044:	2c00      	cmp	r4, #0
    4046:	d012      	beq.n	406e <_cleanup_r+0x32>
    4048:	68a5      	ldr	r5, [r4, #8]
    404a:	6866      	ldr	r6, [r4, #4]
    404c:	3e01      	subs	r6, #1
    404e:	d40c      	bmi.n	406a <_cleanup_r+0x2e>
    4050:	89ab      	ldrh	r3, [r5, #12]
    4052:	2b01      	cmp	r3, #1
    4054:	d907      	bls.n	4066 <_cleanup_r+0x2a>
    4056:	220e      	movs	r2, #14
    4058:	5eab      	ldrsh	r3, [r5, r2]
    405a:	3301      	adds	r3, #1
    405c:	d003      	beq.n	4066 <_cleanup_r+0x2a>
    405e:	1c38      	adds	r0, r7, #0
    4060:	1c29      	adds	r1, r5, #0
    4062:	f7ff ffbf 	bl	3fe4 <_fflush_r>
    4066:	3568      	adds	r5, #104	; 0x68
    4068:	e7f0      	b.n	404c <_cleanup_r+0x10>
    406a:	6824      	ldr	r4, [r4, #0]
    406c:	e7ea      	b.n	4044 <_cleanup_r+0x8>
    406e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00004070 <std.isra.0>:
    4070:	2300      	movs	r3, #0
    4072:	b510      	push	{r4, lr}
    4074:	1c04      	adds	r4, r0, #0
    4076:	6003      	str	r3, [r0, #0]
    4078:	6043      	str	r3, [r0, #4]
    407a:	6083      	str	r3, [r0, #8]
    407c:	8181      	strh	r1, [r0, #12]
    407e:	6643      	str	r3, [r0, #100]	; 0x64
    4080:	81c2      	strh	r2, [r0, #14]
    4082:	6103      	str	r3, [r0, #16]
    4084:	6143      	str	r3, [r0, #20]
    4086:	6183      	str	r3, [r0, #24]
    4088:	1c19      	adds	r1, r3, #0
    408a:	2208      	movs	r2, #8
    408c:	305c      	adds	r0, #92	; 0x5c
    408e:	f7fe f9b2 	bl	23f6 <memset>
    4092:	4b05      	ldr	r3, [pc, #20]	; (40a8 <std.isra.0+0x38>)
    4094:	6224      	str	r4, [r4, #32]
    4096:	6263      	str	r3, [r4, #36]	; 0x24
    4098:	4b04      	ldr	r3, [pc, #16]	; (40ac <std.isra.0+0x3c>)
    409a:	62a3      	str	r3, [r4, #40]	; 0x28
    409c:	4b04      	ldr	r3, [pc, #16]	; (40b0 <std.isra.0+0x40>)
    409e:	62e3      	str	r3, [r4, #44]	; 0x2c
    40a0:	4b04      	ldr	r3, [pc, #16]	; (40b4 <std.isra.0+0x44>)
    40a2:	6323      	str	r3, [r4, #48]	; 0x30
    40a4:	bd10      	pop	{r4, pc}
    40a6:	46c0      	nop			; (mov r8, r8)
    40a8:	00004a41 	.word	0x00004a41
    40ac:	00004a69 	.word	0x00004a69
    40b0:	00004aa1 	.word	0x00004aa1
    40b4:	00004acd 	.word	0x00004acd

000040b8 <__sfmoreglue>:
    40b8:	b570      	push	{r4, r5, r6, lr}
    40ba:	1e4b      	subs	r3, r1, #1
    40bc:	2568      	movs	r5, #104	; 0x68
    40be:	435d      	muls	r5, r3
    40c0:	1c0e      	adds	r6, r1, #0
    40c2:	1c29      	adds	r1, r5, #0
    40c4:	3174      	adds	r1, #116	; 0x74
    40c6:	f000 fc2b 	bl	4920 <_malloc_r>
    40ca:	1e04      	subs	r4, r0, #0
    40cc:	d008      	beq.n	40e0 <__sfmoreglue+0x28>
    40ce:	2100      	movs	r1, #0
    40d0:	6001      	str	r1, [r0, #0]
    40d2:	6046      	str	r6, [r0, #4]
    40d4:	1c2a      	adds	r2, r5, #0
    40d6:	300c      	adds	r0, #12
    40d8:	60a0      	str	r0, [r4, #8]
    40da:	3268      	adds	r2, #104	; 0x68
    40dc:	f7fe f98b 	bl	23f6 <memset>
    40e0:	1c20      	adds	r0, r4, #0
    40e2:	bd70      	pop	{r4, r5, r6, pc}

000040e4 <__sinit>:
    40e4:	6983      	ldr	r3, [r0, #24]
    40e6:	b513      	push	{r0, r1, r4, lr}
    40e8:	1c04      	adds	r4, r0, #0
    40ea:	2b00      	cmp	r3, #0
    40ec:	d127      	bne.n	413e <__sinit+0x5a>
    40ee:	6483      	str	r3, [r0, #72]	; 0x48
    40f0:	64c3      	str	r3, [r0, #76]	; 0x4c
    40f2:	6503      	str	r3, [r0, #80]	; 0x50
    40f4:	4b12      	ldr	r3, [pc, #72]	; (4140 <__sinit+0x5c>)
    40f6:	4a13      	ldr	r2, [pc, #76]	; (4144 <__sinit+0x60>)
    40f8:	681b      	ldr	r3, [r3, #0]
    40fa:	6282      	str	r2, [r0, #40]	; 0x28
    40fc:	4298      	cmp	r0, r3
    40fe:	d101      	bne.n	4104 <__sinit+0x20>
    4100:	2301      	movs	r3, #1
    4102:	6183      	str	r3, [r0, #24]
    4104:	1c20      	adds	r0, r4, #0
    4106:	f000 f81f 	bl	4148 <__sfp>
    410a:	6060      	str	r0, [r4, #4]
    410c:	1c20      	adds	r0, r4, #0
    410e:	f000 f81b 	bl	4148 <__sfp>
    4112:	60a0      	str	r0, [r4, #8]
    4114:	1c20      	adds	r0, r4, #0
    4116:	f000 f817 	bl	4148 <__sfp>
    411a:	2104      	movs	r1, #4
    411c:	60e0      	str	r0, [r4, #12]
    411e:	2200      	movs	r2, #0
    4120:	6860      	ldr	r0, [r4, #4]
    4122:	f7ff ffa5 	bl	4070 <std.isra.0>
    4126:	68a0      	ldr	r0, [r4, #8]
    4128:	2109      	movs	r1, #9
    412a:	2201      	movs	r2, #1
    412c:	f7ff ffa0 	bl	4070 <std.isra.0>
    4130:	68e0      	ldr	r0, [r4, #12]
    4132:	2112      	movs	r1, #18
    4134:	2202      	movs	r2, #2
    4136:	f7ff ff9b 	bl	4070 <std.isra.0>
    413a:	2301      	movs	r3, #1
    413c:	61a3      	str	r3, [r4, #24]
    413e:	bd13      	pop	{r0, r1, r4, pc}
    4140:	00006f68 	.word	0x00006f68
    4144:	0000403d 	.word	0x0000403d

00004148 <__sfp>:
    4148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    414a:	4b1d      	ldr	r3, [pc, #116]	; (41c0 <__sfp+0x78>)
    414c:	1c07      	adds	r7, r0, #0
    414e:	681e      	ldr	r6, [r3, #0]
    4150:	69b2      	ldr	r2, [r6, #24]
    4152:	2a00      	cmp	r2, #0
    4154:	d102      	bne.n	415c <__sfp+0x14>
    4156:	1c30      	adds	r0, r6, #0
    4158:	f7ff ffc4 	bl	40e4 <__sinit>
    415c:	3648      	adds	r6, #72	; 0x48
    415e:	68b4      	ldr	r4, [r6, #8]
    4160:	6873      	ldr	r3, [r6, #4]
    4162:	3b01      	subs	r3, #1
    4164:	d405      	bmi.n	4172 <__sfp+0x2a>
    4166:	220c      	movs	r2, #12
    4168:	5ea5      	ldrsh	r5, [r4, r2]
    416a:	2d00      	cmp	r5, #0
    416c:	d010      	beq.n	4190 <__sfp+0x48>
    416e:	3468      	adds	r4, #104	; 0x68
    4170:	e7f7      	b.n	4162 <__sfp+0x1a>
    4172:	6833      	ldr	r3, [r6, #0]
    4174:	2b00      	cmp	r3, #0
    4176:	d106      	bne.n	4186 <__sfp+0x3e>
    4178:	1c38      	adds	r0, r7, #0
    417a:	2104      	movs	r1, #4
    417c:	f7ff ff9c 	bl	40b8 <__sfmoreglue>
    4180:	6030      	str	r0, [r6, #0]
    4182:	2800      	cmp	r0, #0
    4184:	d001      	beq.n	418a <__sfp+0x42>
    4186:	6836      	ldr	r6, [r6, #0]
    4188:	e7e9      	b.n	415e <__sfp+0x16>
    418a:	230c      	movs	r3, #12
    418c:	603b      	str	r3, [r7, #0]
    418e:	e016      	b.n	41be <__sfp+0x76>
    4190:	2301      	movs	r3, #1
    4192:	425b      	negs	r3, r3
    4194:	81e3      	strh	r3, [r4, #14]
    4196:	1c20      	adds	r0, r4, #0
    4198:	2301      	movs	r3, #1
    419a:	81a3      	strh	r3, [r4, #12]
    419c:	6665      	str	r5, [r4, #100]	; 0x64
    419e:	6025      	str	r5, [r4, #0]
    41a0:	60a5      	str	r5, [r4, #8]
    41a2:	6065      	str	r5, [r4, #4]
    41a4:	6125      	str	r5, [r4, #16]
    41a6:	6165      	str	r5, [r4, #20]
    41a8:	61a5      	str	r5, [r4, #24]
    41aa:	305c      	adds	r0, #92	; 0x5c
    41ac:	1c29      	adds	r1, r5, #0
    41ae:	2208      	movs	r2, #8
    41b0:	f7fe f921 	bl	23f6 <memset>
    41b4:	6365      	str	r5, [r4, #52]	; 0x34
    41b6:	63a5      	str	r5, [r4, #56]	; 0x38
    41b8:	64a5      	str	r5, [r4, #72]	; 0x48
    41ba:	64e5      	str	r5, [r4, #76]	; 0x4c
    41bc:	1c20      	adds	r0, r4, #0
    41be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    41c0:	00006f68 	.word	0x00006f68

000041c4 <_localeconv_r>:
    41c4:	4800      	ldr	r0, [pc, #0]	; (41c8 <_localeconv_r+0x4>)
    41c6:	4770      	bx	lr
    41c8:	20000070 	.word	0x20000070

000041cc <__smakebuf_r>:
    41cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    41ce:	898b      	ldrh	r3, [r1, #12]
    41d0:	b091      	sub	sp, #68	; 0x44
    41d2:	1c05      	adds	r5, r0, #0
    41d4:	1c0c      	adds	r4, r1, #0
    41d6:	079a      	lsls	r2, r3, #30
    41d8:	d425      	bmi.n	4226 <__smakebuf_r+0x5a>
    41da:	230e      	movs	r3, #14
    41dc:	5ec9      	ldrsh	r1, [r1, r3]
    41de:	2900      	cmp	r1, #0
    41e0:	da06      	bge.n	41f0 <__smakebuf_r+0x24>
    41e2:	89a7      	ldrh	r7, [r4, #12]
    41e4:	2380      	movs	r3, #128	; 0x80
    41e6:	401f      	ands	r7, r3
    41e8:	d00f      	beq.n	420a <__smakebuf_r+0x3e>
    41ea:	2700      	movs	r7, #0
    41ec:	2640      	movs	r6, #64	; 0x40
    41ee:	e00e      	b.n	420e <__smakebuf_r+0x42>
    41f0:	aa01      	add	r2, sp, #4
    41f2:	f000 fc9f 	bl	4b34 <_fstat_r>
    41f6:	2800      	cmp	r0, #0
    41f8:	dbf3      	blt.n	41e2 <__smakebuf_r+0x16>
    41fa:	9b02      	ldr	r3, [sp, #8]
    41fc:	27f0      	movs	r7, #240	; 0xf0
    41fe:	023f      	lsls	r7, r7, #8
    4200:	4a18      	ldr	r2, [pc, #96]	; (4264 <__smakebuf_r+0x98>)
    4202:	401f      	ands	r7, r3
    4204:	18bf      	adds	r7, r7, r2
    4206:	427b      	negs	r3, r7
    4208:	415f      	adcs	r7, r3
    420a:	2680      	movs	r6, #128	; 0x80
    420c:	00f6      	lsls	r6, r6, #3
    420e:	1c28      	adds	r0, r5, #0
    4210:	1c31      	adds	r1, r6, #0
    4212:	f000 fb85 	bl	4920 <_malloc_r>
    4216:	2800      	cmp	r0, #0
    4218:	d10c      	bne.n	4234 <__smakebuf_r+0x68>
    421a:	89a3      	ldrh	r3, [r4, #12]
    421c:	059a      	lsls	r2, r3, #22
    421e:	d41f      	bmi.n	4260 <__smakebuf_r+0x94>
    4220:	2202      	movs	r2, #2
    4222:	4313      	orrs	r3, r2
    4224:	81a3      	strh	r3, [r4, #12]
    4226:	1c23      	adds	r3, r4, #0
    4228:	3347      	adds	r3, #71	; 0x47
    422a:	6023      	str	r3, [r4, #0]
    422c:	6123      	str	r3, [r4, #16]
    422e:	2301      	movs	r3, #1
    4230:	6163      	str	r3, [r4, #20]
    4232:	e015      	b.n	4260 <__smakebuf_r+0x94>
    4234:	4b0c      	ldr	r3, [pc, #48]	; (4268 <__smakebuf_r+0x9c>)
    4236:	2280      	movs	r2, #128	; 0x80
    4238:	62ab      	str	r3, [r5, #40]	; 0x28
    423a:	89a3      	ldrh	r3, [r4, #12]
    423c:	6020      	str	r0, [r4, #0]
    423e:	4313      	orrs	r3, r2
    4240:	81a3      	strh	r3, [r4, #12]
    4242:	6120      	str	r0, [r4, #16]
    4244:	6166      	str	r6, [r4, #20]
    4246:	2f00      	cmp	r7, #0
    4248:	d00a      	beq.n	4260 <__smakebuf_r+0x94>
    424a:	230e      	movs	r3, #14
    424c:	5ee1      	ldrsh	r1, [r4, r3]
    424e:	1c28      	adds	r0, r5, #0
    4250:	f000 fc82 	bl	4b58 <_isatty_r>
    4254:	2800      	cmp	r0, #0
    4256:	d003      	beq.n	4260 <__smakebuf_r+0x94>
    4258:	89a3      	ldrh	r3, [r4, #12]
    425a:	2201      	movs	r2, #1
    425c:	4313      	orrs	r3, r2
    425e:	81a3      	strh	r3, [r4, #12]
    4260:	b011      	add	sp, #68	; 0x44
    4262:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4264:	ffffe000 	.word	0xffffe000
    4268:	0000403d 	.word	0x0000403d

0000426c <malloc>:
    426c:	b508      	push	{r3, lr}
    426e:	4b03      	ldr	r3, [pc, #12]	; (427c <malloc+0x10>)
    4270:	1c01      	adds	r1, r0, #0
    4272:	6818      	ldr	r0, [r3, #0]
    4274:	f000 fb54 	bl	4920 <_malloc_r>
    4278:	bd08      	pop	{r3, pc}
    427a:	46c0      	nop			; (mov r8, r8)
    427c:	2000006c 	.word	0x2000006c

00004280 <memchr>:
    4280:	b2c9      	uxtb	r1, r1
    4282:	1882      	adds	r2, r0, r2
    4284:	4290      	cmp	r0, r2
    4286:	d004      	beq.n	4292 <memchr+0x12>
    4288:	7803      	ldrb	r3, [r0, #0]
    428a:	428b      	cmp	r3, r1
    428c:	d002      	beq.n	4294 <memchr+0x14>
    428e:	3001      	adds	r0, #1
    4290:	e7f8      	b.n	4284 <memchr+0x4>
    4292:	2000      	movs	r0, #0
    4294:	4770      	bx	lr

00004296 <_Balloc>:
    4296:	b570      	push	{r4, r5, r6, lr}
    4298:	6a45      	ldr	r5, [r0, #36]	; 0x24
    429a:	1c04      	adds	r4, r0, #0
    429c:	1c0e      	adds	r6, r1, #0
    429e:	2d00      	cmp	r5, #0
    42a0:	d107      	bne.n	42b2 <_Balloc+0x1c>
    42a2:	2010      	movs	r0, #16
    42a4:	f7ff ffe2 	bl	426c <malloc>
    42a8:	6260      	str	r0, [r4, #36]	; 0x24
    42aa:	6045      	str	r5, [r0, #4]
    42ac:	6085      	str	r5, [r0, #8]
    42ae:	6005      	str	r5, [r0, #0]
    42b0:	60c5      	str	r5, [r0, #12]
    42b2:	6a65      	ldr	r5, [r4, #36]	; 0x24
    42b4:	68eb      	ldr	r3, [r5, #12]
    42b6:	2b00      	cmp	r3, #0
    42b8:	d009      	beq.n	42ce <_Balloc+0x38>
    42ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
    42bc:	00b2      	lsls	r2, r6, #2
    42be:	68db      	ldr	r3, [r3, #12]
    42c0:	189a      	adds	r2, r3, r2
    42c2:	6810      	ldr	r0, [r2, #0]
    42c4:	2800      	cmp	r0, #0
    42c6:	d00e      	beq.n	42e6 <_Balloc+0x50>
    42c8:	6803      	ldr	r3, [r0, #0]
    42ca:	6013      	str	r3, [r2, #0]
    42cc:	e017      	b.n	42fe <_Balloc+0x68>
    42ce:	1c20      	adds	r0, r4, #0
    42d0:	2104      	movs	r1, #4
    42d2:	2221      	movs	r2, #33	; 0x21
    42d4:	f000 face 	bl	4874 <_calloc_r>
    42d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    42da:	60e8      	str	r0, [r5, #12]
    42dc:	68db      	ldr	r3, [r3, #12]
    42de:	2b00      	cmp	r3, #0
    42e0:	d1eb      	bne.n	42ba <_Balloc+0x24>
    42e2:	2000      	movs	r0, #0
    42e4:	e00e      	b.n	4304 <_Balloc+0x6e>
    42e6:	2101      	movs	r1, #1
    42e8:	1c0d      	adds	r5, r1, #0
    42ea:	40b5      	lsls	r5, r6
    42ec:	1d6a      	adds	r2, r5, #5
    42ee:	0092      	lsls	r2, r2, #2
    42f0:	1c20      	adds	r0, r4, #0
    42f2:	f000 fabf 	bl	4874 <_calloc_r>
    42f6:	2800      	cmp	r0, #0
    42f8:	d0f3      	beq.n	42e2 <_Balloc+0x4c>
    42fa:	6046      	str	r6, [r0, #4]
    42fc:	6085      	str	r5, [r0, #8]
    42fe:	2200      	movs	r2, #0
    4300:	6102      	str	r2, [r0, #16]
    4302:	60c2      	str	r2, [r0, #12]
    4304:	bd70      	pop	{r4, r5, r6, pc}

00004306 <_Bfree>:
    4306:	b570      	push	{r4, r5, r6, lr}
    4308:	6a44      	ldr	r4, [r0, #36]	; 0x24
    430a:	1c06      	adds	r6, r0, #0
    430c:	1c0d      	adds	r5, r1, #0
    430e:	2c00      	cmp	r4, #0
    4310:	d107      	bne.n	4322 <_Bfree+0x1c>
    4312:	2010      	movs	r0, #16
    4314:	f7ff ffaa 	bl	426c <malloc>
    4318:	6270      	str	r0, [r6, #36]	; 0x24
    431a:	6044      	str	r4, [r0, #4]
    431c:	6084      	str	r4, [r0, #8]
    431e:	6004      	str	r4, [r0, #0]
    4320:	60c4      	str	r4, [r0, #12]
    4322:	2d00      	cmp	r5, #0
    4324:	d007      	beq.n	4336 <_Bfree+0x30>
    4326:	6a72      	ldr	r2, [r6, #36]	; 0x24
    4328:	6869      	ldr	r1, [r5, #4]
    432a:	68d2      	ldr	r2, [r2, #12]
    432c:	008b      	lsls	r3, r1, #2
    432e:	18d3      	adds	r3, r2, r3
    4330:	681a      	ldr	r2, [r3, #0]
    4332:	602a      	str	r2, [r5, #0]
    4334:	601d      	str	r5, [r3, #0]
    4336:	bd70      	pop	{r4, r5, r6, pc}

00004338 <__multadd>:
    4338:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    433a:	1c0c      	adds	r4, r1, #0
    433c:	1c1e      	adds	r6, r3, #0
    433e:	690d      	ldr	r5, [r1, #16]
    4340:	1c07      	adds	r7, r0, #0
    4342:	3114      	adds	r1, #20
    4344:	2300      	movs	r3, #0
    4346:	6808      	ldr	r0, [r1, #0]
    4348:	3301      	adds	r3, #1
    434a:	b280      	uxth	r0, r0
    434c:	4350      	muls	r0, r2
    434e:	1980      	adds	r0, r0, r6
    4350:	4684      	mov	ip, r0
    4352:	0c06      	lsrs	r6, r0, #16
    4354:	6808      	ldr	r0, [r1, #0]
    4356:	0c00      	lsrs	r0, r0, #16
    4358:	4350      	muls	r0, r2
    435a:	1830      	adds	r0, r6, r0
    435c:	0c06      	lsrs	r6, r0, #16
    435e:	0400      	lsls	r0, r0, #16
    4360:	9001      	str	r0, [sp, #4]
    4362:	4660      	mov	r0, ip
    4364:	b280      	uxth	r0, r0
    4366:	4684      	mov	ip, r0
    4368:	9801      	ldr	r0, [sp, #4]
    436a:	4484      	add	ip, r0
    436c:	4660      	mov	r0, ip
    436e:	c101      	stmia	r1!, {r0}
    4370:	42ab      	cmp	r3, r5
    4372:	dbe8      	blt.n	4346 <__multadd+0xe>
    4374:	2e00      	cmp	r6, #0
    4376:	d01b      	beq.n	43b0 <__multadd+0x78>
    4378:	68a3      	ldr	r3, [r4, #8]
    437a:	429d      	cmp	r5, r3
    437c:	db12      	blt.n	43a4 <__multadd+0x6c>
    437e:	6861      	ldr	r1, [r4, #4]
    4380:	1c38      	adds	r0, r7, #0
    4382:	3101      	adds	r1, #1
    4384:	f7ff ff87 	bl	4296 <_Balloc>
    4388:	6922      	ldr	r2, [r4, #16]
    438a:	1c21      	adds	r1, r4, #0
    438c:	3202      	adds	r2, #2
    438e:	9001      	str	r0, [sp, #4]
    4390:	310c      	adds	r1, #12
    4392:	0092      	lsls	r2, r2, #2
    4394:	300c      	adds	r0, #12
    4396:	f7fe f825 	bl	23e4 <memcpy>
    439a:	1c21      	adds	r1, r4, #0
    439c:	1c38      	adds	r0, r7, #0
    439e:	f7ff ffb2 	bl	4306 <_Bfree>
    43a2:	9c01      	ldr	r4, [sp, #4]
    43a4:	1d2b      	adds	r3, r5, #4
    43a6:	009b      	lsls	r3, r3, #2
    43a8:	18e3      	adds	r3, r4, r3
    43aa:	3501      	adds	r5, #1
    43ac:	605e      	str	r6, [r3, #4]
    43ae:	6125      	str	r5, [r4, #16]
    43b0:	1c20      	adds	r0, r4, #0
    43b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

000043b4 <__hi0bits>:
    43b4:	2200      	movs	r2, #0
    43b6:	1c03      	adds	r3, r0, #0
    43b8:	0c01      	lsrs	r1, r0, #16
    43ba:	4291      	cmp	r1, r2
    43bc:	d101      	bne.n	43c2 <__hi0bits+0xe>
    43be:	0403      	lsls	r3, r0, #16
    43c0:	2210      	movs	r2, #16
    43c2:	0e19      	lsrs	r1, r3, #24
    43c4:	d101      	bne.n	43ca <__hi0bits+0x16>
    43c6:	3208      	adds	r2, #8
    43c8:	021b      	lsls	r3, r3, #8
    43ca:	0f19      	lsrs	r1, r3, #28
    43cc:	d101      	bne.n	43d2 <__hi0bits+0x1e>
    43ce:	3204      	adds	r2, #4
    43d0:	011b      	lsls	r3, r3, #4
    43d2:	0f99      	lsrs	r1, r3, #30
    43d4:	d101      	bne.n	43da <__hi0bits+0x26>
    43d6:	3202      	adds	r2, #2
    43d8:	009b      	lsls	r3, r3, #2
    43da:	2b00      	cmp	r3, #0
    43dc:	db04      	blt.n	43e8 <__hi0bits+0x34>
    43de:	2020      	movs	r0, #32
    43e0:	0059      	lsls	r1, r3, #1
    43e2:	d502      	bpl.n	43ea <__hi0bits+0x36>
    43e4:	1c50      	adds	r0, r2, #1
    43e6:	e000      	b.n	43ea <__hi0bits+0x36>
    43e8:	1c10      	adds	r0, r2, #0
    43ea:	4770      	bx	lr

000043ec <__lo0bits>:
    43ec:	6803      	ldr	r3, [r0, #0]
    43ee:	2207      	movs	r2, #7
    43f0:	1c01      	adds	r1, r0, #0
    43f2:	401a      	ands	r2, r3
    43f4:	d00b      	beq.n	440e <__lo0bits+0x22>
    43f6:	2201      	movs	r2, #1
    43f8:	2000      	movs	r0, #0
    43fa:	4213      	tst	r3, r2
    43fc:	d122      	bne.n	4444 <__lo0bits+0x58>
    43fe:	2002      	movs	r0, #2
    4400:	4203      	tst	r3, r0
    4402:	d001      	beq.n	4408 <__lo0bits+0x1c>
    4404:	40d3      	lsrs	r3, r2
    4406:	e01b      	b.n	4440 <__lo0bits+0x54>
    4408:	089b      	lsrs	r3, r3, #2
    440a:	600b      	str	r3, [r1, #0]
    440c:	e01a      	b.n	4444 <__lo0bits+0x58>
    440e:	b298      	uxth	r0, r3
    4410:	2800      	cmp	r0, #0
    4412:	d101      	bne.n	4418 <__lo0bits+0x2c>
    4414:	0c1b      	lsrs	r3, r3, #16
    4416:	2210      	movs	r2, #16
    4418:	b2d8      	uxtb	r0, r3
    441a:	2800      	cmp	r0, #0
    441c:	d101      	bne.n	4422 <__lo0bits+0x36>
    441e:	3208      	adds	r2, #8
    4420:	0a1b      	lsrs	r3, r3, #8
    4422:	0718      	lsls	r0, r3, #28
    4424:	d101      	bne.n	442a <__lo0bits+0x3e>
    4426:	3204      	adds	r2, #4
    4428:	091b      	lsrs	r3, r3, #4
    442a:	0798      	lsls	r0, r3, #30
    442c:	d101      	bne.n	4432 <__lo0bits+0x46>
    442e:	3202      	adds	r2, #2
    4430:	089b      	lsrs	r3, r3, #2
    4432:	07d8      	lsls	r0, r3, #31
    4434:	d404      	bmi.n	4440 <__lo0bits+0x54>
    4436:	085b      	lsrs	r3, r3, #1
    4438:	2020      	movs	r0, #32
    443a:	2b00      	cmp	r3, #0
    443c:	d002      	beq.n	4444 <__lo0bits+0x58>
    443e:	3201      	adds	r2, #1
    4440:	600b      	str	r3, [r1, #0]
    4442:	1c10      	adds	r0, r2, #0
    4444:	4770      	bx	lr

00004446 <__i2b>:
    4446:	b510      	push	{r4, lr}
    4448:	1c0c      	adds	r4, r1, #0
    444a:	2101      	movs	r1, #1
    444c:	f7ff ff23 	bl	4296 <_Balloc>
    4450:	2301      	movs	r3, #1
    4452:	6144      	str	r4, [r0, #20]
    4454:	6103      	str	r3, [r0, #16]
    4456:	bd10      	pop	{r4, pc}

00004458 <__multiply>:
    4458:	b5f0      	push	{r4, r5, r6, r7, lr}
    445a:	1c0c      	adds	r4, r1, #0
    445c:	1c15      	adds	r5, r2, #0
    445e:	6909      	ldr	r1, [r1, #16]
    4460:	6912      	ldr	r2, [r2, #16]
    4462:	b08b      	sub	sp, #44	; 0x2c
    4464:	4291      	cmp	r1, r2
    4466:	da02      	bge.n	446e <__multiply+0x16>
    4468:	1c23      	adds	r3, r4, #0
    446a:	1c2c      	adds	r4, r5, #0
    446c:	1c1d      	adds	r5, r3, #0
    446e:	6927      	ldr	r7, [r4, #16]
    4470:	692e      	ldr	r6, [r5, #16]
    4472:	68a2      	ldr	r2, [r4, #8]
    4474:	19bb      	adds	r3, r7, r6
    4476:	6861      	ldr	r1, [r4, #4]
    4478:	9302      	str	r3, [sp, #8]
    447a:	4293      	cmp	r3, r2
    447c:	dd00      	ble.n	4480 <__multiply+0x28>
    447e:	3101      	adds	r1, #1
    4480:	f7ff ff09 	bl	4296 <_Balloc>
    4484:	1c03      	adds	r3, r0, #0
    4486:	9003      	str	r0, [sp, #12]
    4488:	9802      	ldr	r0, [sp, #8]
    448a:	3314      	adds	r3, #20
    448c:	0082      	lsls	r2, r0, #2
    448e:	189a      	adds	r2, r3, r2
    4490:	1c19      	adds	r1, r3, #0
    4492:	4291      	cmp	r1, r2
    4494:	d202      	bcs.n	449c <__multiply+0x44>
    4496:	2000      	movs	r0, #0
    4498:	c101      	stmia	r1!, {r0}
    449a:	e7fa      	b.n	4492 <__multiply+0x3a>
    449c:	3514      	adds	r5, #20
    449e:	3414      	adds	r4, #20
    44a0:	00bf      	lsls	r7, r7, #2
    44a2:	46ac      	mov	ip, r5
    44a4:	00b6      	lsls	r6, r6, #2
    44a6:	19e7      	adds	r7, r4, r7
    44a8:	4466      	add	r6, ip
    44aa:	9404      	str	r4, [sp, #16]
    44ac:	9707      	str	r7, [sp, #28]
    44ae:	9609      	str	r6, [sp, #36]	; 0x24
    44b0:	9e09      	ldr	r6, [sp, #36]	; 0x24
    44b2:	45b4      	cmp	ip, r6
    44b4:	d256      	bcs.n	4564 <__multiply+0x10c>
    44b6:	4665      	mov	r5, ip
    44b8:	882d      	ldrh	r5, [r5, #0]
    44ba:	9505      	str	r5, [sp, #20]
    44bc:	2d00      	cmp	r5, #0
    44be:	d01f      	beq.n	4500 <__multiply+0xa8>
    44c0:	9c04      	ldr	r4, [sp, #16]
    44c2:	1c19      	adds	r1, r3, #0
    44c4:	2000      	movs	r0, #0
    44c6:	680f      	ldr	r7, [r1, #0]
    44c8:	cc40      	ldmia	r4!, {r6}
    44ca:	b2bf      	uxth	r7, r7
    44cc:	9d05      	ldr	r5, [sp, #20]
    44ce:	9706      	str	r7, [sp, #24]
    44d0:	b2b7      	uxth	r7, r6
    44d2:	436f      	muls	r7, r5
    44d4:	9d06      	ldr	r5, [sp, #24]
    44d6:	0c36      	lsrs	r6, r6, #16
    44d8:	19ef      	adds	r7, r5, r7
    44da:	183f      	adds	r7, r7, r0
    44dc:	6808      	ldr	r0, [r1, #0]
    44de:	9108      	str	r1, [sp, #32]
    44e0:	0c05      	lsrs	r5, r0, #16
    44e2:	9805      	ldr	r0, [sp, #20]
    44e4:	4346      	muls	r6, r0
    44e6:	0c38      	lsrs	r0, r7, #16
    44e8:	19ad      	adds	r5, r5, r6
    44ea:	182d      	adds	r5, r5, r0
    44ec:	0c28      	lsrs	r0, r5, #16
    44ee:	b2bf      	uxth	r7, r7
    44f0:	042d      	lsls	r5, r5, #16
    44f2:	433d      	orrs	r5, r7
    44f4:	c120      	stmia	r1!, {r5}
    44f6:	9d07      	ldr	r5, [sp, #28]
    44f8:	42ac      	cmp	r4, r5
    44fa:	d3e4      	bcc.n	44c6 <__multiply+0x6e>
    44fc:	9e08      	ldr	r6, [sp, #32]
    44fe:	6070      	str	r0, [r6, #4]
    4500:	4667      	mov	r7, ip
    4502:	887d      	ldrh	r5, [r7, #2]
    4504:	2d00      	cmp	r5, #0
    4506:	d022      	beq.n	454e <__multiply+0xf6>
    4508:	2600      	movs	r6, #0
    450a:	6818      	ldr	r0, [r3, #0]
    450c:	9c04      	ldr	r4, [sp, #16]
    450e:	1c19      	adds	r1, r3, #0
    4510:	9601      	str	r6, [sp, #4]
    4512:	8827      	ldrh	r7, [r4, #0]
    4514:	b280      	uxth	r0, r0
    4516:	436f      	muls	r7, r5
    4518:	9706      	str	r7, [sp, #24]
    451a:	9e06      	ldr	r6, [sp, #24]
    451c:	884f      	ldrh	r7, [r1, #2]
    451e:	9105      	str	r1, [sp, #20]
    4520:	19f6      	adds	r6, r6, r7
    4522:	9f01      	ldr	r7, [sp, #4]
    4524:	19f7      	adds	r7, r6, r7
    4526:	9706      	str	r7, [sp, #24]
    4528:	043f      	lsls	r7, r7, #16
    452a:	4338      	orrs	r0, r7
    452c:	6008      	str	r0, [r1, #0]
    452e:	cc01      	ldmia	r4!, {r0}
    4530:	888f      	ldrh	r7, [r1, #4]
    4532:	0c00      	lsrs	r0, r0, #16
    4534:	4368      	muls	r0, r5
    4536:	19c0      	adds	r0, r0, r7
    4538:	9f06      	ldr	r7, [sp, #24]
    453a:	3104      	adds	r1, #4
    453c:	0c3e      	lsrs	r6, r7, #16
    453e:	1980      	adds	r0, r0, r6
    4540:	9f07      	ldr	r7, [sp, #28]
    4542:	0c06      	lsrs	r6, r0, #16
    4544:	9601      	str	r6, [sp, #4]
    4546:	42a7      	cmp	r7, r4
    4548:	d8e3      	bhi.n	4512 <__multiply+0xba>
    454a:	9905      	ldr	r1, [sp, #20]
    454c:	6048      	str	r0, [r1, #4]
    454e:	2504      	movs	r5, #4
    4550:	44ac      	add	ip, r5
    4552:	195b      	adds	r3, r3, r5
    4554:	e7ac      	b.n	44b0 <__multiply+0x58>
    4556:	3a04      	subs	r2, #4
    4558:	6810      	ldr	r0, [r2, #0]
    455a:	2800      	cmp	r0, #0
    455c:	d105      	bne.n	456a <__multiply+0x112>
    455e:	9f02      	ldr	r7, [sp, #8]
    4560:	3f01      	subs	r7, #1
    4562:	9702      	str	r7, [sp, #8]
    4564:	9d02      	ldr	r5, [sp, #8]
    4566:	2d00      	cmp	r5, #0
    4568:	dcf5      	bgt.n	4556 <__multiply+0xfe>
    456a:	9f03      	ldr	r7, [sp, #12]
    456c:	9e02      	ldr	r6, [sp, #8]
    456e:	1c38      	adds	r0, r7, #0
    4570:	613e      	str	r6, [r7, #16]
    4572:	b00b      	add	sp, #44	; 0x2c
    4574:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00004578 <__pow5mult>:
    4578:	2303      	movs	r3, #3
    457a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    457c:	4013      	ands	r3, r2
    457e:	1c05      	adds	r5, r0, #0
    4580:	1c0e      	adds	r6, r1, #0
    4582:	1c14      	adds	r4, r2, #0
    4584:	2b00      	cmp	r3, #0
    4586:	d007      	beq.n	4598 <__pow5mult+0x20>
    4588:	4a22      	ldr	r2, [pc, #136]	; (4614 <__pow5mult+0x9c>)
    458a:	3b01      	subs	r3, #1
    458c:	009b      	lsls	r3, r3, #2
    458e:	589a      	ldr	r2, [r3, r2]
    4590:	2300      	movs	r3, #0
    4592:	f7ff fed1 	bl	4338 <__multadd>
    4596:	1c06      	adds	r6, r0, #0
    4598:	10a4      	asrs	r4, r4, #2
    459a:	9401      	str	r4, [sp, #4]
    459c:	d037      	beq.n	460e <__pow5mult+0x96>
    459e:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    45a0:	2c00      	cmp	r4, #0
    45a2:	d107      	bne.n	45b4 <__pow5mult+0x3c>
    45a4:	2010      	movs	r0, #16
    45a6:	f7ff fe61 	bl	426c <malloc>
    45aa:	6268      	str	r0, [r5, #36]	; 0x24
    45ac:	6044      	str	r4, [r0, #4]
    45ae:	6084      	str	r4, [r0, #8]
    45b0:	6004      	str	r4, [r0, #0]
    45b2:	60c4      	str	r4, [r0, #12]
    45b4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    45b6:	68bc      	ldr	r4, [r7, #8]
    45b8:	2c00      	cmp	r4, #0
    45ba:	d110      	bne.n	45de <__pow5mult+0x66>
    45bc:	1c28      	adds	r0, r5, #0
    45be:	4916      	ldr	r1, [pc, #88]	; (4618 <__pow5mult+0xa0>)
    45c0:	f7ff ff41 	bl	4446 <__i2b>
    45c4:	2300      	movs	r3, #0
    45c6:	60b8      	str	r0, [r7, #8]
    45c8:	1c04      	adds	r4, r0, #0
    45ca:	6003      	str	r3, [r0, #0]
    45cc:	e007      	b.n	45de <__pow5mult+0x66>
    45ce:	9b01      	ldr	r3, [sp, #4]
    45d0:	105b      	asrs	r3, r3, #1
    45d2:	9301      	str	r3, [sp, #4]
    45d4:	d01b      	beq.n	460e <__pow5mult+0x96>
    45d6:	6820      	ldr	r0, [r4, #0]
    45d8:	2800      	cmp	r0, #0
    45da:	d00f      	beq.n	45fc <__pow5mult+0x84>
    45dc:	1c04      	adds	r4, r0, #0
    45de:	9b01      	ldr	r3, [sp, #4]
    45e0:	07db      	lsls	r3, r3, #31
    45e2:	d5f4      	bpl.n	45ce <__pow5mult+0x56>
    45e4:	1c31      	adds	r1, r6, #0
    45e6:	1c22      	adds	r2, r4, #0
    45e8:	1c28      	adds	r0, r5, #0
    45ea:	f7ff ff35 	bl	4458 <__multiply>
    45ee:	1c31      	adds	r1, r6, #0
    45f0:	1c07      	adds	r7, r0, #0
    45f2:	1c28      	adds	r0, r5, #0
    45f4:	f7ff fe87 	bl	4306 <_Bfree>
    45f8:	1c3e      	adds	r6, r7, #0
    45fa:	e7e8      	b.n	45ce <__pow5mult+0x56>
    45fc:	1c28      	adds	r0, r5, #0
    45fe:	1c21      	adds	r1, r4, #0
    4600:	1c22      	adds	r2, r4, #0
    4602:	f7ff ff29 	bl	4458 <__multiply>
    4606:	2300      	movs	r3, #0
    4608:	6020      	str	r0, [r4, #0]
    460a:	6003      	str	r3, [r0, #0]
    460c:	e7e6      	b.n	45dc <__pow5mult+0x64>
    460e:	1c30      	adds	r0, r6, #0
    4610:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4612:	46c0      	nop			; (mov r8, r8)
    4614:	00007118 	.word	0x00007118
    4618:	00000271 	.word	0x00000271

0000461c <__lshift>:
    461c:	b5f0      	push	{r4, r5, r6, r7, lr}
    461e:	1c0c      	adds	r4, r1, #0
    4620:	b085      	sub	sp, #20
    4622:	9003      	str	r0, [sp, #12]
    4624:	6920      	ldr	r0, [r4, #16]
    4626:	1155      	asrs	r5, r2, #5
    4628:	1828      	adds	r0, r5, r0
    462a:	9002      	str	r0, [sp, #8]
    462c:	6849      	ldr	r1, [r1, #4]
    462e:	3001      	adds	r0, #1
    4630:	68a3      	ldr	r3, [r4, #8]
    4632:	1c17      	adds	r7, r2, #0
    4634:	9000      	str	r0, [sp, #0]
    4636:	9a00      	ldr	r2, [sp, #0]
    4638:	429a      	cmp	r2, r3
    463a:	dd02      	ble.n	4642 <__lshift+0x26>
    463c:	3101      	adds	r1, #1
    463e:	005b      	lsls	r3, r3, #1
    4640:	e7f9      	b.n	4636 <__lshift+0x1a>
    4642:	9803      	ldr	r0, [sp, #12]
    4644:	f7ff fe27 	bl	4296 <_Balloc>
    4648:	1c02      	adds	r2, r0, #0
    464a:	1c06      	adds	r6, r0, #0
    464c:	3214      	adds	r2, #20
    464e:	2300      	movs	r3, #0
    4650:	42ab      	cmp	r3, r5
    4652:	da04      	bge.n	465e <__lshift+0x42>
    4654:	0099      	lsls	r1, r3, #2
    4656:	2000      	movs	r0, #0
    4658:	5050      	str	r0, [r2, r1]
    465a:	3301      	adds	r3, #1
    465c:	e7f8      	b.n	4650 <__lshift+0x34>
    465e:	43eb      	mvns	r3, r5
    4660:	17db      	asrs	r3, r3, #31
    4662:	401d      	ands	r5, r3
    4664:	00ad      	lsls	r5, r5, #2
    4666:	6920      	ldr	r0, [r4, #16]
    4668:	1955      	adds	r5, r2, r5
    466a:	1c22      	adds	r2, r4, #0
    466c:	3214      	adds	r2, #20
    466e:	0083      	lsls	r3, r0, #2
    4670:	189b      	adds	r3, r3, r2
    4672:	469c      	mov	ip, r3
    4674:	231f      	movs	r3, #31
    4676:	401f      	ands	r7, r3
    4678:	d014      	beq.n	46a4 <__lshift+0x88>
    467a:	2320      	movs	r3, #32
    467c:	1bdb      	subs	r3, r3, r7
    467e:	9301      	str	r3, [sp, #4]
    4680:	2300      	movs	r3, #0
    4682:	6810      	ldr	r0, [r2, #0]
    4684:	1c29      	adds	r1, r5, #0
    4686:	40b8      	lsls	r0, r7
    4688:	4303      	orrs	r3, r0
    468a:	c508      	stmia	r5!, {r3}
    468c:	ca08      	ldmia	r2!, {r3}
    468e:	9801      	ldr	r0, [sp, #4]
    4690:	40c3      	lsrs	r3, r0
    4692:	4594      	cmp	ip, r2
    4694:	d8f5      	bhi.n	4682 <__lshift+0x66>
    4696:	604b      	str	r3, [r1, #4]
    4698:	2b00      	cmp	r3, #0
    469a:	d007      	beq.n	46ac <__lshift+0x90>
    469c:	9902      	ldr	r1, [sp, #8]
    469e:	3102      	adds	r1, #2
    46a0:	9100      	str	r1, [sp, #0]
    46a2:	e003      	b.n	46ac <__lshift+0x90>
    46a4:	ca08      	ldmia	r2!, {r3}
    46a6:	c508      	stmia	r5!, {r3}
    46a8:	4594      	cmp	ip, r2
    46aa:	d8fb      	bhi.n	46a4 <__lshift+0x88>
    46ac:	9b00      	ldr	r3, [sp, #0]
    46ae:	9803      	ldr	r0, [sp, #12]
    46b0:	3b01      	subs	r3, #1
    46b2:	6133      	str	r3, [r6, #16]
    46b4:	1c21      	adds	r1, r4, #0
    46b6:	f7ff fe26 	bl	4306 <_Bfree>
    46ba:	1c30      	adds	r0, r6, #0
    46bc:	b005      	add	sp, #20
    46be:	bdf0      	pop	{r4, r5, r6, r7, pc}

000046c0 <__mcmp>:
    46c0:	b510      	push	{r4, lr}
    46c2:	6902      	ldr	r2, [r0, #16]
    46c4:	690c      	ldr	r4, [r1, #16]
    46c6:	1c03      	adds	r3, r0, #0
    46c8:	1b10      	subs	r0, r2, r4
    46ca:	d113      	bne.n	46f4 <__mcmp+0x34>
    46cc:	1c1a      	adds	r2, r3, #0
    46ce:	00a0      	lsls	r0, r4, #2
    46d0:	3214      	adds	r2, #20
    46d2:	3114      	adds	r1, #20
    46d4:	1813      	adds	r3, r2, r0
    46d6:	1809      	adds	r1, r1, r0
    46d8:	3b04      	subs	r3, #4
    46da:	3904      	subs	r1, #4
    46dc:	681c      	ldr	r4, [r3, #0]
    46de:	6808      	ldr	r0, [r1, #0]
    46e0:	4284      	cmp	r4, r0
    46e2:	d004      	beq.n	46ee <__mcmp+0x2e>
    46e4:	4284      	cmp	r4, r0
    46e6:	4180      	sbcs	r0, r0
    46e8:	2301      	movs	r3, #1
    46ea:	4318      	orrs	r0, r3
    46ec:	e002      	b.n	46f4 <__mcmp+0x34>
    46ee:	4293      	cmp	r3, r2
    46f0:	d8f2      	bhi.n	46d8 <__mcmp+0x18>
    46f2:	2000      	movs	r0, #0
    46f4:	bd10      	pop	{r4, pc}

000046f6 <__mdiff>:
    46f6:	b5f0      	push	{r4, r5, r6, r7, lr}
    46f8:	1c07      	adds	r7, r0, #0
    46fa:	b085      	sub	sp, #20
    46fc:	1c08      	adds	r0, r1, #0
    46fe:	1c0d      	adds	r5, r1, #0
    4700:	1c11      	adds	r1, r2, #0
    4702:	1c14      	adds	r4, r2, #0
    4704:	f7ff ffdc 	bl	46c0 <__mcmp>
    4708:	1e06      	subs	r6, r0, #0
    470a:	d107      	bne.n	471c <__mdiff+0x26>
    470c:	1c38      	adds	r0, r7, #0
    470e:	1c31      	adds	r1, r6, #0
    4710:	f7ff fdc1 	bl	4296 <_Balloc>
    4714:	2301      	movs	r3, #1
    4716:	6103      	str	r3, [r0, #16]
    4718:	6146      	str	r6, [r0, #20]
    471a:	e050      	b.n	47be <__mdiff+0xc8>
    471c:	2800      	cmp	r0, #0
    471e:	db01      	blt.n	4724 <__mdiff+0x2e>
    4720:	2600      	movs	r6, #0
    4722:	e003      	b.n	472c <__mdiff+0x36>
    4724:	1c2b      	adds	r3, r5, #0
    4726:	2601      	movs	r6, #1
    4728:	1c25      	adds	r5, r4, #0
    472a:	1c1c      	adds	r4, r3, #0
    472c:	6869      	ldr	r1, [r5, #4]
    472e:	1c38      	adds	r0, r7, #0
    4730:	f7ff fdb1 	bl	4296 <_Balloc>
    4734:	692a      	ldr	r2, [r5, #16]
    4736:	1c2b      	adds	r3, r5, #0
    4738:	3314      	adds	r3, #20
    473a:	0091      	lsls	r1, r2, #2
    473c:	1859      	adds	r1, r3, r1
    473e:	9102      	str	r1, [sp, #8]
    4740:	6921      	ldr	r1, [r4, #16]
    4742:	1c25      	adds	r5, r4, #0
    4744:	3514      	adds	r5, #20
    4746:	0089      	lsls	r1, r1, #2
    4748:	1869      	adds	r1, r5, r1
    474a:	1c04      	adds	r4, r0, #0
    474c:	9103      	str	r1, [sp, #12]
    474e:	60c6      	str	r6, [r0, #12]
    4750:	3414      	adds	r4, #20
    4752:	2100      	movs	r1, #0
    4754:	cb40      	ldmia	r3!, {r6}
    4756:	cd80      	ldmia	r5!, {r7}
    4758:	46b4      	mov	ip, r6
    475a:	b2b6      	uxth	r6, r6
    475c:	1871      	adds	r1, r6, r1
    475e:	b2be      	uxth	r6, r7
    4760:	1b8e      	subs	r6, r1, r6
    4762:	4661      	mov	r1, ip
    4764:	9601      	str	r6, [sp, #4]
    4766:	0c3f      	lsrs	r7, r7, #16
    4768:	0c0e      	lsrs	r6, r1, #16
    476a:	1bf7      	subs	r7, r6, r7
    476c:	9e01      	ldr	r6, [sp, #4]
    476e:	3404      	adds	r4, #4
    4770:	1431      	asrs	r1, r6, #16
    4772:	187f      	adds	r7, r7, r1
    4774:	1439      	asrs	r1, r7, #16
    4776:	043f      	lsls	r7, r7, #16
    4778:	9700      	str	r7, [sp, #0]
    477a:	9f01      	ldr	r7, [sp, #4]
    477c:	1f26      	subs	r6, r4, #4
    477e:	46b4      	mov	ip, r6
    4780:	b2be      	uxth	r6, r7
    4782:	9f00      	ldr	r7, [sp, #0]
    4784:	4337      	orrs	r7, r6
    4786:	4666      	mov	r6, ip
    4788:	6037      	str	r7, [r6, #0]
    478a:	9f03      	ldr	r7, [sp, #12]
    478c:	42bd      	cmp	r5, r7
    478e:	d3e1      	bcc.n	4754 <__mdiff+0x5e>
    4790:	9e02      	ldr	r6, [sp, #8]
    4792:	1c25      	adds	r5, r4, #0
    4794:	42b3      	cmp	r3, r6
    4796:	d20b      	bcs.n	47b0 <__mdiff+0xba>
    4798:	cb80      	ldmia	r3!, {r7}
    479a:	b2bd      	uxth	r5, r7
    479c:	186d      	adds	r5, r5, r1
    479e:	142e      	asrs	r6, r5, #16
    47a0:	0c3f      	lsrs	r7, r7, #16
    47a2:	19f6      	adds	r6, r6, r7
    47a4:	1431      	asrs	r1, r6, #16
    47a6:	b2ad      	uxth	r5, r5
    47a8:	0436      	lsls	r6, r6, #16
    47aa:	4335      	orrs	r5, r6
    47ac:	c420      	stmia	r4!, {r5}
    47ae:	e7ef      	b.n	4790 <__mdiff+0x9a>
    47b0:	3d04      	subs	r5, #4
    47b2:	682f      	ldr	r7, [r5, #0]
    47b4:	2f00      	cmp	r7, #0
    47b6:	d101      	bne.n	47bc <__mdiff+0xc6>
    47b8:	3a01      	subs	r2, #1
    47ba:	e7f9      	b.n	47b0 <__mdiff+0xba>
    47bc:	6102      	str	r2, [r0, #16]
    47be:	b005      	add	sp, #20
    47c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

000047c4 <__d2b>:
    47c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    47c6:	2101      	movs	r1, #1
    47c8:	1c1d      	adds	r5, r3, #0
    47ca:	1c14      	adds	r4, r2, #0
    47cc:	f7ff fd63 	bl	4296 <_Balloc>
    47d0:	006f      	lsls	r7, r5, #1
    47d2:	032b      	lsls	r3, r5, #12
    47d4:	1c06      	adds	r6, r0, #0
    47d6:	0b1b      	lsrs	r3, r3, #12
    47d8:	0d7f      	lsrs	r7, r7, #21
    47da:	d002      	beq.n	47e2 <__d2b+0x1e>
    47dc:	2280      	movs	r2, #128	; 0x80
    47de:	0352      	lsls	r2, r2, #13
    47e0:	4313      	orrs	r3, r2
    47e2:	9301      	str	r3, [sp, #4]
    47e4:	2c00      	cmp	r4, #0
    47e6:	d019      	beq.n	481c <__d2b+0x58>
    47e8:	4668      	mov	r0, sp
    47ea:	9400      	str	r4, [sp, #0]
    47ec:	f7ff fdfe 	bl	43ec <__lo0bits>
    47f0:	9a00      	ldr	r2, [sp, #0]
    47f2:	2800      	cmp	r0, #0
    47f4:	d009      	beq.n	480a <__d2b+0x46>
    47f6:	9b01      	ldr	r3, [sp, #4]
    47f8:	2120      	movs	r1, #32
    47fa:	1c1c      	adds	r4, r3, #0
    47fc:	1a09      	subs	r1, r1, r0
    47fe:	408c      	lsls	r4, r1
    4800:	4322      	orrs	r2, r4
    4802:	40c3      	lsrs	r3, r0
    4804:	6172      	str	r2, [r6, #20]
    4806:	9301      	str	r3, [sp, #4]
    4808:	e000      	b.n	480c <__d2b+0x48>
    480a:	6172      	str	r2, [r6, #20]
    480c:	9c01      	ldr	r4, [sp, #4]
    480e:	61b4      	str	r4, [r6, #24]
    4810:	4263      	negs	r3, r4
    4812:	4163      	adcs	r3, r4
    4814:	2402      	movs	r4, #2
    4816:	1ae4      	subs	r4, r4, r3
    4818:	6134      	str	r4, [r6, #16]
    481a:	e007      	b.n	482c <__d2b+0x68>
    481c:	a801      	add	r0, sp, #4
    481e:	f7ff fde5 	bl	43ec <__lo0bits>
    4822:	9901      	ldr	r1, [sp, #4]
    4824:	2401      	movs	r4, #1
    4826:	6171      	str	r1, [r6, #20]
    4828:	6134      	str	r4, [r6, #16]
    482a:	3020      	adds	r0, #32
    482c:	2f00      	cmp	r7, #0
    482e:	d009      	beq.n	4844 <__d2b+0x80>
    4830:	4a0d      	ldr	r2, [pc, #52]	; (4868 <__d2b+0xa4>)
    4832:	9c08      	ldr	r4, [sp, #32]
    4834:	18bf      	adds	r7, r7, r2
    4836:	183f      	adds	r7, r7, r0
    4838:	6027      	str	r7, [r4, #0]
    483a:	2335      	movs	r3, #53	; 0x35
    483c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    483e:	1a18      	subs	r0, r3, r0
    4840:	6020      	str	r0, [r4, #0]
    4842:	e00e      	b.n	4862 <__d2b+0x9e>
    4844:	4909      	ldr	r1, [pc, #36]	; (486c <__d2b+0xa8>)
    4846:	9a08      	ldr	r2, [sp, #32]
    4848:	1840      	adds	r0, r0, r1
    484a:	4909      	ldr	r1, [pc, #36]	; (4870 <__d2b+0xac>)
    484c:	6010      	str	r0, [r2, #0]
    484e:	1863      	adds	r3, r4, r1
    4850:	009b      	lsls	r3, r3, #2
    4852:	18f3      	adds	r3, r6, r3
    4854:	6958      	ldr	r0, [r3, #20]
    4856:	f7ff fdad 	bl	43b4 <__hi0bits>
    485a:	0164      	lsls	r4, r4, #5
    485c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    485e:	1a24      	subs	r4, r4, r0
    4860:	6014      	str	r4, [r2, #0]
    4862:	1c30      	adds	r0, r6, #0
    4864:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4866:	46c0      	nop			; (mov r8, r8)
    4868:	fffffbcd 	.word	0xfffffbcd
    486c:	fffffbce 	.word	0xfffffbce
    4870:	3fffffff 	.word	0x3fffffff

00004874 <_calloc_r>:
    4874:	b538      	push	{r3, r4, r5, lr}
    4876:	1c15      	adds	r5, r2, #0
    4878:	434d      	muls	r5, r1
    487a:	1c29      	adds	r1, r5, #0
    487c:	f000 f850 	bl	4920 <_malloc_r>
    4880:	1e04      	subs	r4, r0, #0
    4882:	d003      	beq.n	488c <_calloc_r+0x18>
    4884:	2100      	movs	r1, #0
    4886:	1c2a      	adds	r2, r5, #0
    4888:	f7fd fdb5 	bl	23f6 <memset>
    488c:	1c20      	adds	r0, r4, #0
    488e:	bd38      	pop	{r3, r4, r5, pc}

00004890 <_free_r>:
    4890:	b530      	push	{r4, r5, lr}
    4892:	2900      	cmp	r1, #0
    4894:	d040      	beq.n	4918 <_free_r+0x88>
    4896:	3904      	subs	r1, #4
    4898:	680b      	ldr	r3, [r1, #0]
    489a:	2b00      	cmp	r3, #0
    489c:	da00      	bge.n	48a0 <_free_r+0x10>
    489e:	18c9      	adds	r1, r1, r3
    48a0:	4a1e      	ldr	r2, [pc, #120]	; (491c <_free_r+0x8c>)
    48a2:	6813      	ldr	r3, [r2, #0]
    48a4:	1c14      	adds	r4, r2, #0
    48a6:	2b00      	cmp	r3, #0
    48a8:	d102      	bne.n	48b0 <_free_r+0x20>
    48aa:	604b      	str	r3, [r1, #4]
    48ac:	6011      	str	r1, [r2, #0]
    48ae:	e033      	b.n	4918 <_free_r+0x88>
    48b0:	4299      	cmp	r1, r3
    48b2:	d20f      	bcs.n	48d4 <_free_r+0x44>
    48b4:	6808      	ldr	r0, [r1, #0]
    48b6:	180a      	adds	r2, r1, r0
    48b8:	429a      	cmp	r2, r3
    48ba:	d105      	bne.n	48c8 <_free_r+0x38>
    48bc:	6813      	ldr	r3, [r2, #0]
    48be:	6852      	ldr	r2, [r2, #4]
    48c0:	18c0      	adds	r0, r0, r3
    48c2:	6008      	str	r0, [r1, #0]
    48c4:	604a      	str	r2, [r1, #4]
    48c6:	e000      	b.n	48ca <_free_r+0x3a>
    48c8:	604b      	str	r3, [r1, #4]
    48ca:	6021      	str	r1, [r4, #0]
    48cc:	e024      	b.n	4918 <_free_r+0x88>
    48ce:	428a      	cmp	r2, r1
    48d0:	d803      	bhi.n	48da <_free_r+0x4a>
    48d2:	1c13      	adds	r3, r2, #0
    48d4:	685a      	ldr	r2, [r3, #4]
    48d6:	2a00      	cmp	r2, #0
    48d8:	d1f9      	bne.n	48ce <_free_r+0x3e>
    48da:	681d      	ldr	r5, [r3, #0]
    48dc:	195c      	adds	r4, r3, r5
    48de:	428c      	cmp	r4, r1
    48e0:	d10b      	bne.n	48fa <_free_r+0x6a>
    48e2:	6809      	ldr	r1, [r1, #0]
    48e4:	1869      	adds	r1, r5, r1
    48e6:	1858      	adds	r0, r3, r1
    48e8:	6019      	str	r1, [r3, #0]
    48ea:	4290      	cmp	r0, r2
    48ec:	d114      	bne.n	4918 <_free_r+0x88>
    48ee:	6814      	ldr	r4, [r2, #0]
    48f0:	6852      	ldr	r2, [r2, #4]
    48f2:	1909      	adds	r1, r1, r4
    48f4:	6019      	str	r1, [r3, #0]
    48f6:	605a      	str	r2, [r3, #4]
    48f8:	e00e      	b.n	4918 <_free_r+0x88>
    48fa:	428c      	cmp	r4, r1
    48fc:	d902      	bls.n	4904 <_free_r+0x74>
    48fe:	230c      	movs	r3, #12
    4900:	6003      	str	r3, [r0, #0]
    4902:	e009      	b.n	4918 <_free_r+0x88>
    4904:	6808      	ldr	r0, [r1, #0]
    4906:	180c      	adds	r4, r1, r0
    4908:	4294      	cmp	r4, r2
    490a:	d103      	bne.n	4914 <_free_r+0x84>
    490c:	6814      	ldr	r4, [r2, #0]
    490e:	6852      	ldr	r2, [r2, #4]
    4910:	1900      	adds	r0, r0, r4
    4912:	6008      	str	r0, [r1, #0]
    4914:	604a      	str	r2, [r1, #4]
    4916:	6059      	str	r1, [r3, #4]
    4918:	bd30      	pop	{r4, r5, pc}
    491a:	46c0      	nop			; (mov r8, r8)
    491c:	20000108 	.word	0x20000108

00004920 <_malloc_r>:
    4920:	b570      	push	{r4, r5, r6, lr}
    4922:	2303      	movs	r3, #3
    4924:	1ccd      	adds	r5, r1, #3
    4926:	439d      	bics	r5, r3
    4928:	3508      	adds	r5, #8
    492a:	1c06      	adds	r6, r0, #0
    492c:	2d0c      	cmp	r5, #12
    492e:	d201      	bcs.n	4934 <_malloc_r+0x14>
    4930:	250c      	movs	r5, #12
    4932:	e001      	b.n	4938 <_malloc_r+0x18>
    4934:	2d00      	cmp	r5, #0
    4936:	db3f      	blt.n	49b8 <_malloc_r+0x98>
    4938:	428d      	cmp	r5, r1
    493a:	d33d      	bcc.n	49b8 <_malloc_r+0x98>
    493c:	4b20      	ldr	r3, [pc, #128]	; (49c0 <_malloc_r+0xa0>)
    493e:	681c      	ldr	r4, [r3, #0]
    4940:	1c1a      	adds	r2, r3, #0
    4942:	1c21      	adds	r1, r4, #0
    4944:	2900      	cmp	r1, #0
    4946:	d013      	beq.n	4970 <_malloc_r+0x50>
    4948:	6808      	ldr	r0, [r1, #0]
    494a:	1b43      	subs	r3, r0, r5
    494c:	d40d      	bmi.n	496a <_malloc_r+0x4a>
    494e:	2b0b      	cmp	r3, #11
    4950:	d902      	bls.n	4958 <_malloc_r+0x38>
    4952:	600b      	str	r3, [r1, #0]
    4954:	18cc      	adds	r4, r1, r3
    4956:	e01e      	b.n	4996 <_malloc_r+0x76>
    4958:	428c      	cmp	r4, r1
    495a:	d102      	bne.n	4962 <_malloc_r+0x42>
    495c:	6863      	ldr	r3, [r4, #4]
    495e:	6013      	str	r3, [r2, #0]
    4960:	e01a      	b.n	4998 <_malloc_r+0x78>
    4962:	6848      	ldr	r0, [r1, #4]
    4964:	6060      	str	r0, [r4, #4]
    4966:	1c0c      	adds	r4, r1, #0
    4968:	e016      	b.n	4998 <_malloc_r+0x78>
    496a:	1c0c      	adds	r4, r1, #0
    496c:	6849      	ldr	r1, [r1, #4]
    496e:	e7e9      	b.n	4944 <_malloc_r+0x24>
    4970:	4c14      	ldr	r4, [pc, #80]	; (49c4 <_malloc_r+0xa4>)
    4972:	6820      	ldr	r0, [r4, #0]
    4974:	2800      	cmp	r0, #0
    4976:	d103      	bne.n	4980 <_malloc_r+0x60>
    4978:	1c30      	adds	r0, r6, #0
    497a:	f000 f84f 	bl	4a1c <_sbrk_r>
    497e:	6020      	str	r0, [r4, #0]
    4980:	1c30      	adds	r0, r6, #0
    4982:	1c29      	adds	r1, r5, #0
    4984:	f000 f84a 	bl	4a1c <_sbrk_r>
    4988:	1c43      	adds	r3, r0, #1
    498a:	d015      	beq.n	49b8 <_malloc_r+0x98>
    498c:	1cc4      	adds	r4, r0, #3
    498e:	2303      	movs	r3, #3
    4990:	439c      	bics	r4, r3
    4992:	4284      	cmp	r4, r0
    4994:	d10a      	bne.n	49ac <_malloc_r+0x8c>
    4996:	6025      	str	r5, [r4, #0]
    4998:	1c20      	adds	r0, r4, #0
    499a:	300b      	adds	r0, #11
    499c:	2207      	movs	r2, #7
    499e:	1d23      	adds	r3, r4, #4
    49a0:	4390      	bics	r0, r2
    49a2:	1ac3      	subs	r3, r0, r3
    49a4:	d00b      	beq.n	49be <_malloc_r+0x9e>
    49a6:	425a      	negs	r2, r3
    49a8:	50e2      	str	r2, [r4, r3]
    49aa:	e008      	b.n	49be <_malloc_r+0x9e>
    49ac:	1a21      	subs	r1, r4, r0
    49ae:	1c30      	adds	r0, r6, #0
    49b0:	f000 f834 	bl	4a1c <_sbrk_r>
    49b4:	3001      	adds	r0, #1
    49b6:	d1ee      	bne.n	4996 <_malloc_r+0x76>
    49b8:	230c      	movs	r3, #12
    49ba:	6033      	str	r3, [r6, #0]
    49bc:	2000      	movs	r0, #0
    49be:	bd70      	pop	{r4, r5, r6, pc}
    49c0:	20000108 	.word	0x20000108
    49c4:	20000104 	.word	0x20000104

000049c8 <__fpclassifyd>:
    49c8:	b530      	push	{r4, r5, lr}
    49ca:	1c0b      	adds	r3, r1, #0
    49cc:	1c04      	adds	r4, r0, #0
    49ce:	1c02      	adds	r2, r0, #0
    49d0:	431c      	orrs	r4, r3
    49d2:	2002      	movs	r0, #2
    49d4:	2c00      	cmp	r4, #0
    49d6:	d017      	beq.n	4a08 <__fpclassifyd+0x40>
    49d8:	2480      	movs	r4, #128	; 0x80
    49da:	0624      	lsls	r4, r4, #24
    49dc:	42a3      	cmp	r3, r4
    49de:	d101      	bne.n	49e4 <__fpclassifyd+0x1c>
    49e0:	2a00      	cmp	r2, #0
    49e2:	d011      	beq.n	4a08 <__fpclassifyd+0x40>
    49e4:	4809      	ldr	r0, [pc, #36]	; (4a0c <__fpclassifyd+0x44>)
    49e6:	0059      	lsls	r1, r3, #1
    49e8:	0849      	lsrs	r1, r1, #1
    49ea:	4c09      	ldr	r4, [pc, #36]	; (4a10 <__fpclassifyd+0x48>)
    49ec:	180d      	adds	r5, r1, r0
    49ee:	2004      	movs	r0, #4
    49f0:	42a5      	cmp	r5, r4
    49f2:	d909      	bls.n	4a08 <__fpclassifyd+0x40>
    49f4:	4c07      	ldr	r4, [pc, #28]	; (4a14 <__fpclassifyd+0x4c>)
    49f6:	2003      	movs	r0, #3
    49f8:	42a1      	cmp	r1, r4
    49fa:	d905      	bls.n	4a08 <__fpclassifyd+0x40>
    49fc:	4c06      	ldr	r4, [pc, #24]	; (4a18 <__fpclassifyd+0x50>)
    49fe:	2000      	movs	r0, #0
    4a00:	42a1      	cmp	r1, r4
    4a02:	d101      	bne.n	4a08 <__fpclassifyd+0x40>
    4a04:	4250      	negs	r0, r2
    4a06:	4150      	adcs	r0, r2
    4a08:	bd30      	pop	{r4, r5, pc}
    4a0a:	46c0      	nop			; (mov r8, r8)
    4a0c:	fff00000 	.word	0xfff00000
    4a10:	7fdfffff 	.word	0x7fdfffff
    4a14:	000fffff 	.word	0x000fffff
    4a18:	7ff00000 	.word	0x7ff00000

00004a1c <_sbrk_r>:
    4a1c:	b538      	push	{r3, r4, r5, lr}
    4a1e:	4c07      	ldr	r4, [pc, #28]	; (4a3c <_sbrk_r+0x20>)
    4a20:	2300      	movs	r3, #0
    4a22:	1c05      	adds	r5, r0, #0
    4a24:	1c08      	adds	r0, r1, #0
    4a26:	6023      	str	r3, [r4, #0]
    4a28:	f7fd fa7a 	bl	1f20 <_sbrk>
    4a2c:	1c43      	adds	r3, r0, #1
    4a2e:	d103      	bne.n	4a38 <_sbrk_r+0x1c>
    4a30:	6823      	ldr	r3, [r4, #0]
    4a32:	2b00      	cmp	r3, #0
    4a34:	d000      	beq.n	4a38 <_sbrk_r+0x1c>
    4a36:	602b      	str	r3, [r5, #0]
    4a38:	bd38      	pop	{r3, r4, r5, pc}
    4a3a:	46c0      	nop			; (mov r8, r8)
    4a3c:	200001cc 	.word	0x200001cc

00004a40 <__sread>:
    4a40:	b538      	push	{r3, r4, r5, lr}
    4a42:	1c0c      	adds	r4, r1, #0
    4a44:	250e      	movs	r5, #14
    4a46:	5f49      	ldrsh	r1, [r1, r5]
    4a48:	f000 f8ac 	bl	4ba4 <_read_r>
    4a4c:	2800      	cmp	r0, #0
    4a4e:	db03      	blt.n	4a58 <__sread+0x18>
    4a50:	6d62      	ldr	r2, [r4, #84]	; 0x54
    4a52:	1813      	adds	r3, r2, r0
    4a54:	6563      	str	r3, [r4, #84]	; 0x54
    4a56:	e003      	b.n	4a60 <__sread+0x20>
    4a58:	89a2      	ldrh	r2, [r4, #12]
    4a5a:	4b02      	ldr	r3, [pc, #8]	; (4a64 <__sread+0x24>)
    4a5c:	4013      	ands	r3, r2
    4a5e:	81a3      	strh	r3, [r4, #12]
    4a60:	bd38      	pop	{r3, r4, r5, pc}
    4a62:	46c0      	nop			; (mov r8, r8)
    4a64:	ffffefff 	.word	0xffffefff

00004a68 <__swrite>:
    4a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4a6a:	1c1e      	adds	r6, r3, #0
    4a6c:	898b      	ldrh	r3, [r1, #12]
    4a6e:	1c05      	adds	r5, r0, #0
    4a70:	1c0c      	adds	r4, r1, #0
    4a72:	1c17      	adds	r7, r2, #0
    4a74:	05da      	lsls	r2, r3, #23
    4a76:	d505      	bpl.n	4a84 <__swrite+0x1c>
    4a78:	230e      	movs	r3, #14
    4a7a:	5ec9      	ldrsh	r1, [r1, r3]
    4a7c:	2200      	movs	r2, #0
    4a7e:	2302      	movs	r3, #2
    4a80:	f000 f87c 	bl	4b7c <_lseek_r>
    4a84:	89a2      	ldrh	r2, [r4, #12]
    4a86:	4b05      	ldr	r3, [pc, #20]	; (4a9c <__swrite+0x34>)
    4a88:	1c28      	adds	r0, r5, #0
    4a8a:	4013      	ands	r3, r2
    4a8c:	81a3      	strh	r3, [r4, #12]
    4a8e:	220e      	movs	r2, #14
    4a90:	5ea1      	ldrsh	r1, [r4, r2]
    4a92:	1c33      	adds	r3, r6, #0
    4a94:	1c3a      	adds	r2, r7, #0
    4a96:	f000 f827 	bl	4ae8 <_write_r>
    4a9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4a9c:	ffffefff 	.word	0xffffefff

00004aa0 <__sseek>:
    4aa0:	b538      	push	{r3, r4, r5, lr}
    4aa2:	1c0c      	adds	r4, r1, #0
    4aa4:	250e      	movs	r5, #14
    4aa6:	5f49      	ldrsh	r1, [r1, r5]
    4aa8:	f000 f868 	bl	4b7c <_lseek_r>
    4aac:	89a3      	ldrh	r3, [r4, #12]
    4aae:	1c42      	adds	r2, r0, #1
    4ab0:	d103      	bne.n	4aba <__sseek+0x1a>
    4ab2:	4a05      	ldr	r2, [pc, #20]	; (4ac8 <__sseek+0x28>)
    4ab4:	4013      	ands	r3, r2
    4ab6:	81a3      	strh	r3, [r4, #12]
    4ab8:	e004      	b.n	4ac4 <__sseek+0x24>
    4aba:	2280      	movs	r2, #128	; 0x80
    4abc:	0152      	lsls	r2, r2, #5
    4abe:	4313      	orrs	r3, r2
    4ac0:	81a3      	strh	r3, [r4, #12]
    4ac2:	6560      	str	r0, [r4, #84]	; 0x54
    4ac4:	bd38      	pop	{r3, r4, r5, pc}
    4ac6:	46c0      	nop			; (mov r8, r8)
    4ac8:	ffffefff 	.word	0xffffefff

00004acc <__sclose>:
    4acc:	b508      	push	{r3, lr}
    4ace:	230e      	movs	r3, #14
    4ad0:	5ec9      	ldrsh	r1, [r1, r3]
    4ad2:	f000 f81d 	bl	4b10 <_close_r>
    4ad6:	bd08      	pop	{r3, pc}

00004ad8 <strlen>:
    4ad8:	2300      	movs	r3, #0
    4ada:	5cc2      	ldrb	r2, [r0, r3]
    4adc:	3301      	adds	r3, #1
    4ade:	2a00      	cmp	r2, #0
    4ae0:	d1fb      	bne.n	4ada <strlen+0x2>
    4ae2:	1e58      	subs	r0, r3, #1
    4ae4:	4770      	bx	lr
	...

00004ae8 <_write_r>:
    4ae8:	b538      	push	{r3, r4, r5, lr}
    4aea:	4c08      	ldr	r4, [pc, #32]	; (4b0c <_write_r+0x24>)
    4aec:	1c05      	adds	r5, r0, #0
    4aee:	2000      	movs	r0, #0
    4af0:	6020      	str	r0, [r4, #0]
    4af2:	1c08      	adds	r0, r1, #0
    4af4:	1c11      	adds	r1, r2, #0
    4af6:	1c1a      	adds	r2, r3, #0
    4af8:	f7fd f9e8 	bl	1ecc <_write>
    4afc:	1c43      	adds	r3, r0, #1
    4afe:	d103      	bne.n	4b08 <_write_r+0x20>
    4b00:	6823      	ldr	r3, [r4, #0]
    4b02:	2b00      	cmp	r3, #0
    4b04:	d000      	beq.n	4b08 <_write_r+0x20>
    4b06:	602b      	str	r3, [r5, #0]
    4b08:	bd38      	pop	{r3, r4, r5, pc}
    4b0a:	46c0      	nop			; (mov r8, r8)
    4b0c:	200001cc 	.word	0x200001cc

00004b10 <_close_r>:
    4b10:	b538      	push	{r3, r4, r5, lr}
    4b12:	4c07      	ldr	r4, [pc, #28]	; (4b30 <_close_r+0x20>)
    4b14:	2300      	movs	r3, #0
    4b16:	1c05      	adds	r5, r0, #0
    4b18:	1c08      	adds	r0, r1, #0
    4b1a:	6023      	str	r3, [r4, #0]
    4b1c:	f7fd fa12 	bl	1f44 <_close>
    4b20:	1c43      	adds	r3, r0, #1
    4b22:	d103      	bne.n	4b2c <_close_r+0x1c>
    4b24:	6823      	ldr	r3, [r4, #0]
    4b26:	2b00      	cmp	r3, #0
    4b28:	d000      	beq.n	4b2c <_close_r+0x1c>
    4b2a:	602b      	str	r3, [r5, #0]
    4b2c:	bd38      	pop	{r3, r4, r5, pc}
    4b2e:	46c0      	nop			; (mov r8, r8)
    4b30:	200001cc 	.word	0x200001cc

00004b34 <_fstat_r>:
    4b34:	b538      	push	{r3, r4, r5, lr}
    4b36:	4c07      	ldr	r4, [pc, #28]	; (4b54 <_fstat_r+0x20>)
    4b38:	2300      	movs	r3, #0
    4b3a:	1c05      	adds	r5, r0, #0
    4b3c:	1c08      	adds	r0, r1, #0
    4b3e:	1c11      	adds	r1, r2, #0
    4b40:	6023      	str	r3, [r4, #0]
    4b42:	f7fd fa03 	bl	1f4c <_fstat>
    4b46:	1c43      	adds	r3, r0, #1
    4b48:	d103      	bne.n	4b52 <_fstat_r+0x1e>
    4b4a:	6823      	ldr	r3, [r4, #0]
    4b4c:	2b00      	cmp	r3, #0
    4b4e:	d000      	beq.n	4b52 <_fstat_r+0x1e>
    4b50:	602b      	str	r3, [r5, #0]
    4b52:	bd38      	pop	{r3, r4, r5, pc}
    4b54:	200001cc 	.word	0x200001cc

00004b58 <_isatty_r>:
    4b58:	b538      	push	{r3, r4, r5, lr}
    4b5a:	4c07      	ldr	r4, [pc, #28]	; (4b78 <_isatty_r+0x20>)
    4b5c:	2300      	movs	r3, #0
    4b5e:	1c05      	adds	r5, r0, #0
    4b60:	1c08      	adds	r0, r1, #0
    4b62:	6023      	str	r3, [r4, #0]
    4b64:	f7fd f9f8 	bl	1f58 <_isatty>
    4b68:	1c43      	adds	r3, r0, #1
    4b6a:	d103      	bne.n	4b74 <_isatty_r+0x1c>
    4b6c:	6823      	ldr	r3, [r4, #0]
    4b6e:	2b00      	cmp	r3, #0
    4b70:	d000      	beq.n	4b74 <_isatty_r+0x1c>
    4b72:	602b      	str	r3, [r5, #0]
    4b74:	bd38      	pop	{r3, r4, r5, pc}
    4b76:	46c0      	nop			; (mov r8, r8)
    4b78:	200001cc 	.word	0x200001cc

00004b7c <_lseek_r>:
    4b7c:	b538      	push	{r3, r4, r5, lr}
    4b7e:	4c08      	ldr	r4, [pc, #32]	; (4ba0 <_lseek_r+0x24>)
    4b80:	1c05      	adds	r5, r0, #0
    4b82:	2000      	movs	r0, #0
    4b84:	6020      	str	r0, [r4, #0]
    4b86:	1c08      	adds	r0, r1, #0
    4b88:	1c11      	adds	r1, r2, #0
    4b8a:	1c1a      	adds	r2, r3, #0
    4b8c:	f7fd f9e6 	bl	1f5c <_lseek>
    4b90:	1c43      	adds	r3, r0, #1
    4b92:	d103      	bne.n	4b9c <_lseek_r+0x20>
    4b94:	6823      	ldr	r3, [r4, #0]
    4b96:	2b00      	cmp	r3, #0
    4b98:	d000      	beq.n	4b9c <_lseek_r+0x20>
    4b9a:	602b      	str	r3, [r5, #0]
    4b9c:	bd38      	pop	{r3, r4, r5, pc}
    4b9e:	46c0      	nop			; (mov r8, r8)
    4ba0:	200001cc 	.word	0x200001cc

00004ba4 <_read_r>:
    4ba4:	b538      	push	{r3, r4, r5, lr}
    4ba6:	4c08      	ldr	r4, [pc, #32]	; (4bc8 <_read_r+0x24>)
    4ba8:	1c05      	adds	r5, r0, #0
    4baa:	2000      	movs	r0, #0
    4bac:	6020      	str	r0, [r4, #0]
    4bae:	1c08      	adds	r0, r1, #0
    4bb0:	1c11      	adds	r1, r2, #0
    4bb2:	1c1a      	adds	r2, r3, #0
    4bb4:	f7fd f968 	bl	1e88 <_read>
    4bb8:	1c43      	adds	r3, r0, #1
    4bba:	d103      	bne.n	4bc4 <_read_r+0x20>
    4bbc:	6823      	ldr	r3, [r4, #0]
    4bbe:	2b00      	cmp	r3, #0
    4bc0:	d000      	beq.n	4bc4 <_read_r+0x20>
    4bc2:	602b      	str	r3, [r5, #0]
    4bc4:	bd38      	pop	{r3, r4, r5, pc}
    4bc6:	46c0      	nop			; (mov r8, r8)
    4bc8:	200001cc 	.word	0x200001cc

00004bcc <__gnu_thumb1_case_uqi>:
    4bcc:	b402      	push	{r1}
    4bce:	4671      	mov	r1, lr
    4bd0:	0849      	lsrs	r1, r1, #1
    4bd2:	0049      	lsls	r1, r1, #1
    4bd4:	5c09      	ldrb	r1, [r1, r0]
    4bd6:	0049      	lsls	r1, r1, #1
    4bd8:	448e      	add	lr, r1
    4bda:	bc02      	pop	{r1}
    4bdc:	4770      	bx	lr
    4bde:	46c0      	nop			; (mov r8, r8)

00004be0 <__aeabi_uidiv>:
    4be0:	2900      	cmp	r1, #0
    4be2:	d034      	beq.n	4c4e <.udivsi3_skip_div0_test+0x6a>

00004be4 <.udivsi3_skip_div0_test>:
    4be4:	2301      	movs	r3, #1
    4be6:	2200      	movs	r2, #0
    4be8:	b410      	push	{r4}
    4bea:	4288      	cmp	r0, r1
    4bec:	d32c      	bcc.n	4c48 <.udivsi3_skip_div0_test+0x64>
    4bee:	2401      	movs	r4, #1
    4bf0:	0724      	lsls	r4, r4, #28
    4bf2:	42a1      	cmp	r1, r4
    4bf4:	d204      	bcs.n	4c00 <.udivsi3_skip_div0_test+0x1c>
    4bf6:	4281      	cmp	r1, r0
    4bf8:	d202      	bcs.n	4c00 <.udivsi3_skip_div0_test+0x1c>
    4bfa:	0109      	lsls	r1, r1, #4
    4bfc:	011b      	lsls	r3, r3, #4
    4bfe:	e7f8      	b.n	4bf2 <.udivsi3_skip_div0_test+0xe>
    4c00:	00e4      	lsls	r4, r4, #3
    4c02:	42a1      	cmp	r1, r4
    4c04:	d204      	bcs.n	4c10 <.udivsi3_skip_div0_test+0x2c>
    4c06:	4281      	cmp	r1, r0
    4c08:	d202      	bcs.n	4c10 <.udivsi3_skip_div0_test+0x2c>
    4c0a:	0049      	lsls	r1, r1, #1
    4c0c:	005b      	lsls	r3, r3, #1
    4c0e:	e7f8      	b.n	4c02 <.udivsi3_skip_div0_test+0x1e>
    4c10:	4288      	cmp	r0, r1
    4c12:	d301      	bcc.n	4c18 <.udivsi3_skip_div0_test+0x34>
    4c14:	1a40      	subs	r0, r0, r1
    4c16:	431a      	orrs	r2, r3
    4c18:	084c      	lsrs	r4, r1, #1
    4c1a:	42a0      	cmp	r0, r4
    4c1c:	d302      	bcc.n	4c24 <.udivsi3_skip_div0_test+0x40>
    4c1e:	1b00      	subs	r0, r0, r4
    4c20:	085c      	lsrs	r4, r3, #1
    4c22:	4322      	orrs	r2, r4
    4c24:	088c      	lsrs	r4, r1, #2
    4c26:	42a0      	cmp	r0, r4
    4c28:	d302      	bcc.n	4c30 <.udivsi3_skip_div0_test+0x4c>
    4c2a:	1b00      	subs	r0, r0, r4
    4c2c:	089c      	lsrs	r4, r3, #2
    4c2e:	4322      	orrs	r2, r4
    4c30:	08cc      	lsrs	r4, r1, #3
    4c32:	42a0      	cmp	r0, r4
    4c34:	d302      	bcc.n	4c3c <.udivsi3_skip_div0_test+0x58>
    4c36:	1b00      	subs	r0, r0, r4
    4c38:	08dc      	lsrs	r4, r3, #3
    4c3a:	4322      	orrs	r2, r4
    4c3c:	2800      	cmp	r0, #0
    4c3e:	d003      	beq.n	4c48 <.udivsi3_skip_div0_test+0x64>
    4c40:	091b      	lsrs	r3, r3, #4
    4c42:	d001      	beq.n	4c48 <.udivsi3_skip_div0_test+0x64>
    4c44:	0909      	lsrs	r1, r1, #4
    4c46:	e7e3      	b.n	4c10 <.udivsi3_skip_div0_test+0x2c>
    4c48:	1c10      	adds	r0, r2, #0
    4c4a:	bc10      	pop	{r4}
    4c4c:	4770      	bx	lr
    4c4e:	2800      	cmp	r0, #0
    4c50:	d001      	beq.n	4c56 <.udivsi3_skip_div0_test+0x72>
    4c52:	2000      	movs	r0, #0
    4c54:	43c0      	mvns	r0, r0
    4c56:	b407      	push	{r0, r1, r2}
    4c58:	4802      	ldr	r0, [pc, #8]	; (4c64 <.udivsi3_skip_div0_test+0x80>)
    4c5a:	a102      	add	r1, pc, #8	; (adr r1, 4c64 <.udivsi3_skip_div0_test+0x80>)
    4c5c:	1840      	adds	r0, r0, r1
    4c5e:	9002      	str	r0, [sp, #8]
    4c60:	bd03      	pop	{r0, r1, pc}
    4c62:	46c0      	nop			; (mov r8, r8)
    4c64:	000000d9 	.word	0x000000d9

00004c68 <__aeabi_uidivmod>:
    4c68:	2900      	cmp	r1, #0
    4c6a:	d0f0      	beq.n	4c4e <.udivsi3_skip_div0_test+0x6a>
    4c6c:	b503      	push	{r0, r1, lr}
    4c6e:	f7ff ffb9 	bl	4be4 <.udivsi3_skip_div0_test>
    4c72:	bc0e      	pop	{r1, r2, r3}
    4c74:	4342      	muls	r2, r0
    4c76:	1a89      	subs	r1, r1, r2
    4c78:	4718      	bx	r3
    4c7a:	46c0      	nop			; (mov r8, r8)

00004c7c <__aeabi_idiv>:
    4c7c:	2900      	cmp	r1, #0
    4c7e:	d041      	beq.n	4d04 <.divsi3_skip_div0_test+0x84>

00004c80 <.divsi3_skip_div0_test>:
    4c80:	b410      	push	{r4}
    4c82:	1c04      	adds	r4, r0, #0
    4c84:	404c      	eors	r4, r1
    4c86:	46a4      	mov	ip, r4
    4c88:	2301      	movs	r3, #1
    4c8a:	2200      	movs	r2, #0
    4c8c:	2900      	cmp	r1, #0
    4c8e:	d500      	bpl.n	4c92 <.divsi3_skip_div0_test+0x12>
    4c90:	4249      	negs	r1, r1
    4c92:	2800      	cmp	r0, #0
    4c94:	d500      	bpl.n	4c98 <.divsi3_skip_div0_test+0x18>
    4c96:	4240      	negs	r0, r0
    4c98:	4288      	cmp	r0, r1
    4c9a:	d32c      	bcc.n	4cf6 <.divsi3_skip_div0_test+0x76>
    4c9c:	2401      	movs	r4, #1
    4c9e:	0724      	lsls	r4, r4, #28
    4ca0:	42a1      	cmp	r1, r4
    4ca2:	d204      	bcs.n	4cae <.divsi3_skip_div0_test+0x2e>
    4ca4:	4281      	cmp	r1, r0
    4ca6:	d202      	bcs.n	4cae <.divsi3_skip_div0_test+0x2e>
    4ca8:	0109      	lsls	r1, r1, #4
    4caa:	011b      	lsls	r3, r3, #4
    4cac:	e7f8      	b.n	4ca0 <.divsi3_skip_div0_test+0x20>
    4cae:	00e4      	lsls	r4, r4, #3
    4cb0:	42a1      	cmp	r1, r4
    4cb2:	d204      	bcs.n	4cbe <.divsi3_skip_div0_test+0x3e>
    4cb4:	4281      	cmp	r1, r0
    4cb6:	d202      	bcs.n	4cbe <.divsi3_skip_div0_test+0x3e>
    4cb8:	0049      	lsls	r1, r1, #1
    4cba:	005b      	lsls	r3, r3, #1
    4cbc:	e7f8      	b.n	4cb0 <.divsi3_skip_div0_test+0x30>
    4cbe:	4288      	cmp	r0, r1
    4cc0:	d301      	bcc.n	4cc6 <.divsi3_skip_div0_test+0x46>
    4cc2:	1a40      	subs	r0, r0, r1
    4cc4:	431a      	orrs	r2, r3
    4cc6:	084c      	lsrs	r4, r1, #1
    4cc8:	42a0      	cmp	r0, r4
    4cca:	d302      	bcc.n	4cd2 <.divsi3_skip_div0_test+0x52>
    4ccc:	1b00      	subs	r0, r0, r4
    4cce:	085c      	lsrs	r4, r3, #1
    4cd0:	4322      	orrs	r2, r4
    4cd2:	088c      	lsrs	r4, r1, #2
    4cd4:	42a0      	cmp	r0, r4
    4cd6:	d302      	bcc.n	4cde <.divsi3_skip_div0_test+0x5e>
    4cd8:	1b00      	subs	r0, r0, r4
    4cda:	089c      	lsrs	r4, r3, #2
    4cdc:	4322      	orrs	r2, r4
    4cde:	08cc      	lsrs	r4, r1, #3
    4ce0:	42a0      	cmp	r0, r4
    4ce2:	d302      	bcc.n	4cea <.divsi3_skip_div0_test+0x6a>
    4ce4:	1b00      	subs	r0, r0, r4
    4ce6:	08dc      	lsrs	r4, r3, #3
    4ce8:	4322      	orrs	r2, r4
    4cea:	2800      	cmp	r0, #0
    4cec:	d003      	beq.n	4cf6 <.divsi3_skip_div0_test+0x76>
    4cee:	091b      	lsrs	r3, r3, #4
    4cf0:	d001      	beq.n	4cf6 <.divsi3_skip_div0_test+0x76>
    4cf2:	0909      	lsrs	r1, r1, #4
    4cf4:	e7e3      	b.n	4cbe <.divsi3_skip_div0_test+0x3e>
    4cf6:	1c10      	adds	r0, r2, #0
    4cf8:	4664      	mov	r4, ip
    4cfa:	2c00      	cmp	r4, #0
    4cfc:	d500      	bpl.n	4d00 <.divsi3_skip_div0_test+0x80>
    4cfe:	4240      	negs	r0, r0
    4d00:	bc10      	pop	{r4}
    4d02:	4770      	bx	lr
    4d04:	2800      	cmp	r0, #0
    4d06:	d006      	beq.n	4d16 <.divsi3_skip_div0_test+0x96>
    4d08:	db03      	blt.n	4d12 <.divsi3_skip_div0_test+0x92>
    4d0a:	2000      	movs	r0, #0
    4d0c:	43c0      	mvns	r0, r0
    4d0e:	0840      	lsrs	r0, r0, #1
    4d10:	e001      	b.n	4d16 <.divsi3_skip_div0_test+0x96>
    4d12:	2080      	movs	r0, #128	; 0x80
    4d14:	0600      	lsls	r0, r0, #24
    4d16:	b407      	push	{r0, r1, r2}
    4d18:	4802      	ldr	r0, [pc, #8]	; (4d24 <.divsi3_skip_div0_test+0xa4>)
    4d1a:	a102      	add	r1, pc, #8	; (adr r1, 4d24 <.divsi3_skip_div0_test+0xa4>)
    4d1c:	1840      	adds	r0, r0, r1
    4d1e:	9002      	str	r0, [sp, #8]
    4d20:	bd03      	pop	{r0, r1, pc}
    4d22:	46c0      	nop			; (mov r8, r8)
    4d24:	00000019 	.word	0x00000019

00004d28 <__aeabi_idivmod>:
    4d28:	2900      	cmp	r1, #0
    4d2a:	d0eb      	beq.n	4d04 <.divsi3_skip_div0_test+0x84>
    4d2c:	b503      	push	{r0, r1, lr}
    4d2e:	f7ff ffa7 	bl	4c80 <.divsi3_skip_div0_test>
    4d32:	bc0e      	pop	{r1, r2, r3}
    4d34:	4342      	muls	r2, r0
    4d36:	1a89      	subs	r1, r1, r2
    4d38:	4718      	bx	r3
    4d3a:	46c0      	nop			; (mov r8, r8)

00004d3c <__aeabi_idiv0>:
    4d3c:	4770      	bx	lr
    4d3e:	46c0      	nop			; (mov r8, r8)

00004d40 <__aeabi_cdrcmple>:
    4d40:	4684      	mov	ip, r0
    4d42:	1c10      	adds	r0, r2, #0
    4d44:	4662      	mov	r2, ip
    4d46:	468c      	mov	ip, r1
    4d48:	1c19      	adds	r1, r3, #0
    4d4a:	4663      	mov	r3, ip
    4d4c:	e000      	b.n	4d50 <__aeabi_cdcmpeq>
    4d4e:	46c0      	nop			; (mov r8, r8)

00004d50 <__aeabi_cdcmpeq>:
    4d50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    4d52:	f001 f8d9 	bl	5f08 <__ledf2>
    4d56:	2800      	cmp	r0, #0
    4d58:	d401      	bmi.n	4d5e <__aeabi_cdcmpeq+0xe>
    4d5a:	2100      	movs	r1, #0
    4d5c:	42c8      	cmn	r0, r1
    4d5e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00004d60 <__aeabi_dcmpeq>:
    4d60:	b510      	push	{r4, lr}
    4d62:	f001 f809 	bl	5d78 <__eqdf2>
    4d66:	4240      	negs	r0, r0
    4d68:	3001      	adds	r0, #1
    4d6a:	bd10      	pop	{r4, pc}

00004d6c <__aeabi_dcmplt>:
    4d6c:	b510      	push	{r4, lr}
    4d6e:	f001 f8cb 	bl	5f08 <__ledf2>
    4d72:	2800      	cmp	r0, #0
    4d74:	db01      	blt.n	4d7a <__aeabi_dcmplt+0xe>
    4d76:	2000      	movs	r0, #0
    4d78:	bd10      	pop	{r4, pc}
    4d7a:	2001      	movs	r0, #1
    4d7c:	bd10      	pop	{r4, pc}
    4d7e:	46c0      	nop			; (mov r8, r8)

00004d80 <__aeabi_dcmple>:
    4d80:	b510      	push	{r4, lr}
    4d82:	f001 f8c1 	bl	5f08 <__ledf2>
    4d86:	2800      	cmp	r0, #0
    4d88:	dd01      	ble.n	4d8e <__aeabi_dcmple+0xe>
    4d8a:	2000      	movs	r0, #0
    4d8c:	bd10      	pop	{r4, pc}
    4d8e:	2001      	movs	r0, #1
    4d90:	bd10      	pop	{r4, pc}
    4d92:	46c0      	nop			; (mov r8, r8)

00004d94 <__aeabi_dcmpgt>:
    4d94:	b510      	push	{r4, lr}
    4d96:	f001 f839 	bl	5e0c <__gedf2>
    4d9a:	2800      	cmp	r0, #0
    4d9c:	dc01      	bgt.n	4da2 <__aeabi_dcmpgt+0xe>
    4d9e:	2000      	movs	r0, #0
    4da0:	bd10      	pop	{r4, pc}
    4da2:	2001      	movs	r0, #1
    4da4:	bd10      	pop	{r4, pc}
    4da6:	46c0      	nop			; (mov r8, r8)

00004da8 <__aeabi_dcmpge>:
    4da8:	b510      	push	{r4, lr}
    4daa:	f001 f82f 	bl	5e0c <__gedf2>
    4dae:	2800      	cmp	r0, #0
    4db0:	da01      	bge.n	4db6 <__aeabi_dcmpge+0xe>
    4db2:	2000      	movs	r0, #0
    4db4:	bd10      	pop	{r4, pc}
    4db6:	2001      	movs	r0, #1
    4db8:	bd10      	pop	{r4, pc}
    4dba:	46c0      	nop			; (mov r8, r8)

00004dbc <__aeabi_lmul>:
    4dbc:	469c      	mov	ip, r3
    4dbe:	0403      	lsls	r3, r0, #16
    4dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4dc2:	0c1b      	lsrs	r3, r3, #16
    4dc4:	0417      	lsls	r7, r2, #16
    4dc6:	0c3f      	lsrs	r7, r7, #16
    4dc8:	0c15      	lsrs	r5, r2, #16
    4dca:	1c1e      	adds	r6, r3, #0
    4dcc:	1c04      	adds	r4, r0, #0
    4dce:	0c00      	lsrs	r0, r0, #16
    4dd0:	437e      	muls	r6, r7
    4dd2:	436b      	muls	r3, r5
    4dd4:	4347      	muls	r7, r0
    4dd6:	4345      	muls	r5, r0
    4dd8:	18fb      	adds	r3, r7, r3
    4dda:	0c30      	lsrs	r0, r6, #16
    4ddc:	1818      	adds	r0, r3, r0
    4dde:	4287      	cmp	r7, r0
    4de0:	d902      	bls.n	4de8 <__aeabi_lmul+0x2c>
    4de2:	2380      	movs	r3, #128	; 0x80
    4de4:	025b      	lsls	r3, r3, #9
    4de6:	18ed      	adds	r5, r5, r3
    4de8:	0c03      	lsrs	r3, r0, #16
    4dea:	18ed      	adds	r5, r5, r3
    4dec:	4663      	mov	r3, ip
    4dee:	435c      	muls	r4, r3
    4df0:	434a      	muls	r2, r1
    4df2:	0436      	lsls	r6, r6, #16
    4df4:	0c36      	lsrs	r6, r6, #16
    4df6:	18a1      	adds	r1, r4, r2
    4df8:	0400      	lsls	r0, r0, #16
    4dfa:	1980      	adds	r0, r0, r6
    4dfc:	1949      	adds	r1, r1, r5
    4dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004e00 <__aeabi_fdiv>:
    4e00:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e02:	465f      	mov	r7, fp
    4e04:	4656      	mov	r6, sl
    4e06:	464d      	mov	r5, r9
    4e08:	4644      	mov	r4, r8
    4e0a:	b4f0      	push	{r4, r5, r6, r7}
    4e0c:	0246      	lsls	r6, r0, #9
    4e0e:	0045      	lsls	r5, r0, #1
    4e10:	0fc0      	lsrs	r0, r0, #31
    4e12:	b085      	sub	sp, #20
    4e14:	1c0f      	adds	r7, r1, #0
    4e16:	0a76      	lsrs	r6, r6, #9
    4e18:	0e2d      	lsrs	r5, r5, #24
    4e1a:	4680      	mov	r8, r0
    4e1c:	d041      	beq.n	4ea2 <__aeabi_fdiv+0xa2>
    4e1e:	2dff      	cmp	r5, #255	; 0xff
    4e20:	d026      	beq.n	4e70 <__aeabi_fdiv+0x70>
    4e22:	2480      	movs	r4, #128	; 0x80
    4e24:	0424      	lsls	r4, r4, #16
    4e26:	2100      	movs	r1, #0
    4e28:	4326      	orrs	r6, r4
    4e2a:	00f6      	lsls	r6, r6, #3
    4e2c:	3d7f      	subs	r5, #127	; 0x7f
    4e2e:	4689      	mov	r9, r1
    4e30:	468b      	mov	fp, r1
    4e32:	0ff9      	lsrs	r1, r7, #31
    4e34:	027c      	lsls	r4, r7, #9
    4e36:	0078      	lsls	r0, r7, #1
    4e38:	0a64      	lsrs	r4, r4, #9
    4e3a:	0e00      	lsrs	r0, r0, #24
    4e3c:	9100      	str	r1, [sp, #0]
    4e3e:	468a      	mov	sl, r1
    4e40:	d03c      	beq.n	4ebc <__aeabi_fdiv+0xbc>
    4e42:	28ff      	cmp	r0, #255	; 0xff
    4e44:	d034      	beq.n	4eb0 <__aeabi_fdiv+0xb0>
    4e46:	2380      	movs	r3, #128	; 0x80
    4e48:	041b      	lsls	r3, r3, #16
    4e4a:	431c      	orrs	r4, r3
    4e4c:	2300      	movs	r3, #0
    4e4e:	00e4      	lsls	r4, r4, #3
    4e50:	387f      	subs	r0, #127	; 0x7f
    4e52:	9301      	str	r3, [sp, #4]
    4e54:	9f00      	ldr	r7, [sp, #0]
    4e56:	4643      	mov	r3, r8
    4e58:	9a01      	ldr	r2, [sp, #4]
    4e5a:	407b      	eors	r3, r7
    4e5c:	4649      	mov	r1, r9
    4e5e:	469c      	mov	ip, r3
    4e60:	4311      	orrs	r1, r2
    4e62:	290f      	cmp	r1, #15
    4e64:	d900      	bls.n	4e68 <__aeabi_fdiv+0x68>
    4e66:	e071      	b.n	4f4c <__aeabi_fdiv+0x14c>
    4e68:	4f76      	ldr	r7, [pc, #472]	; (5044 <__aeabi_fdiv+0x244>)
    4e6a:	0089      	lsls	r1, r1, #2
    4e6c:	587f      	ldr	r7, [r7, r1]
    4e6e:	46bf      	mov	pc, r7
    4e70:	2e00      	cmp	r6, #0
    4e72:	d13e      	bne.n	4ef2 <__aeabi_fdiv+0xf2>
    4e74:	2208      	movs	r2, #8
    4e76:	2302      	movs	r3, #2
    4e78:	4691      	mov	r9, r2
    4e7a:	469b      	mov	fp, r3
    4e7c:	e7d9      	b.n	4e32 <__aeabi_fdiv+0x32>
    4e7e:	465a      	mov	r2, fp
    4e80:	1c34      	adds	r4, r6, #0
    4e82:	46c2      	mov	sl, r8
    4e84:	9201      	str	r2, [sp, #4]
    4e86:	9901      	ldr	r1, [sp, #4]
    4e88:	2902      	cmp	r1, #2
    4e8a:	d037      	beq.n	4efc <__aeabi_fdiv+0xfc>
    4e8c:	2903      	cmp	r1, #3
    4e8e:	d100      	bne.n	4e92 <__aeabi_fdiv+0x92>
    4e90:	e0cf      	b.n	5032 <__aeabi_fdiv+0x232>
    4e92:	2901      	cmp	r1, #1
    4e94:	d000      	beq.n	4e98 <__aeabi_fdiv+0x98>
    4e96:	e0ab      	b.n	4ff0 <__aeabi_fdiv+0x1f0>
    4e98:	4653      	mov	r3, sl
    4e9a:	400b      	ands	r3, r1
    4e9c:	2200      	movs	r2, #0
    4e9e:	2600      	movs	r6, #0
    4ea0:	e032      	b.n	4f08 <__aeabi_fdiv+0x108>
    4ea2:	2e00      	cmp	r6, #0
    4ea4:	d119      	bne.n	4eda <__aeabi_fdiv+0xda>
    4ea6:	2104      	movs	r1, #4
    4ea8:	2201      	movs	r2, #1
    4eaa:	4689      	mov	r9, r1
    4eac:	4693      	mov	fp, r2
    4eae:	e7c0      	b.n	4e32 <__aeabi_fdiv+0x32>
    4eb0:	1c22      	adds	r2, r4, #0
    4eb2:	1e53      	subs	r3, r2, #1
    4eb4:	419a      	sbcs	r2, r3
    4eb6:	3202      	adds	r2, #2
    4eb8:	9201      	str	r2, [sp, #4]
    4eba:	e7cb      	b.n	4e54 <__aeabi_fdiv+0x54>
    4ebc:	2701      	movs	r7, #1
    4ebe:	9701      	str	r7, [sp, #4]
    4ec0:	2c00      	cmp	r4, #0
    4ec2:	d0c7      	beq.n	4e54 <__aeabi_fdiv+0x54>
    4ec4:	1c20      	adds	r0, r4, #0
    4ec6:	f001 ff59 	bl	6d7c <__clzsi2>
    4eca:	1f43      	subs	r3, r0, #5
    4ecc:	409c      	lsls	r4, r3
    4ece:	2376      	movs	r3, #118	; 0x76
    4ed0:	425b      	negs	r3, r3
    4ed2:	2100      	movs	r1, #0
    4ed4:	1a18      	subs	r0, r3, r0
    4ed6:	9101      	str	r1, [sp, #4]
    4ed8:	e7bc      	b.n	4e54 <__aeabi_fdiv+0x54>
    4eda:	1c30      	adds	r0, r6, #0
    4edc:	f001 ff4e 	bl	6d7c <__clzsi2>
    4ee0:	2576      	movs	r5, #118	; 0x76
    4ee2:	1f43      	subs	r3, r0, #5
    4ee4:	409e      	lsls	r6, r3
    4ee6:	426d      	negs	r5, r5
    4ee8:	2300      	movs	r3, #0
    4eea:	1a2d      	subs	r5, r5, r0
    4eec:	4699      	mov	r9, r3
    4eee:	469b      	mov	fp, r3
    4ef0:	e79f      	b.n	4e32 <__aeabi_fdiv+0x32>
    4ef2:	230c      	movs	r3, #12
    4ef4:	2103      	movs	r1, #3
    4ef6:	4699      	mov	r9, r3
    4ef8:	468b      	mov	fp, r1
    4efa:	e79a      	b.n	4e32 <__aeabi_fdiv+0x32>
    4efc:	46d4      	mov	ip, sl
    4efe:	2301      	movs	r3, #1
    4f00:	4667      	mov	r7, ip
    4f02:	403b      	ands	r3, r7
    4f04:	22ff      	movs	r2, #255	; 0xff
    4f06:	2600      	movs	r6, #0
    4f08:	0276      	lsls	r6, r6, #9
    4f0a:	05d2      	lsls	r2, r2, #23
    4f0c:	0a70      	lsrs	r0, r6, #9
    4f0e:	07db      	lsls	r3, r3, #31
    4f10:	4310      	orrs	r0, r2
    4f12:	4318      	orrs	r0, r3
    4f14:	b005      	add	sp, #20
    4f16:	bc3c      	pop	{r2, r3, r4, r5}
    4f18:	4690      	mov	r8, r2
    4f1a:	4699      	mov	r9, r3
    4f1c:	46a2      	mov	sl, r4
    4f1e:	46ab      	mov	fp, r5
    4f20:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f22:	2680      	movs	r6, #128	; 0x80
    4f24:	2300      	movs	r3, #0
    4f26:	03f6      	lsls	r6, r6, #15
    4f28:	22ff      	movs	r2, #255	; 0xff
    4f2a:	e7ed      	b.n	4f08 <__aeabi_fdiv+0x108>
    4f2c:	2200      	movs	r2, #0
    4f2e:	2600      	movs	r6, #0
    4f30:	e7ea      	b.n	4f08 <__aeabi_fdiv+0x108>
    4f32:	2080      	movs	r0, #128	; 0x80
    4f34:	03c0      	lsls	r0, r0, #15
    4f36:	4206      	tst	r6, r0
    4f38:	d03b      	beq.n	4fb2 <__aeabi_fdiv+0x1b2>
    4f3a:	4204      	tst	r4, r0
    4f3c:	d139      	bne.n	4fb2 <__aeabi_fdiv+0x1b2>
    4f3e:	1c06      	adds	r6, r0, #0
    4f40:	4326      	orrs	r6, r4
    4f42:	0276      	lsls	r6, r6, #9
    4f44:	0a76      	lsrs	r6, r6, #9
    4f46:	9b00      	ldr	r3, [sp, #0]
    4f48:	22ff      	movs	r2, #255	; 0xff
    4f4a:	e7dd      	b.n	4f08 <__aeabi_fdiv+0x108>
    4f4c:	1a28      	subs	r0, r5, r0
    4f4e:	9003      	str	r0, [sp, #12]
    4f50:	0176      	lsls	r6, r6, #5
    4f52:	0164      	lsls	r4, r4, #5
    4f54:	42a6      	cmp	r6, r4
    4f56:	d339      	bcc.n	4fcc <__aeabi_fdiv+0x1cc>
    4f58:	1b36      	subs	r6, r6, r4
    4f5a:	221a      	movs	r2, #26
    4f5c:	2301      	movs	r3, #1
    4f5e:	2001      	movs	r0, #1
    4f60:	1c31      	adds	r1, r6, #0
    4f62:	005b      	lsls	r3, r3, #1
    4f64:	0076      	lsls	r6, r6, #1
    4f66:	2900      	cmp	r1, #0
    4f68:	db01      	blt.n	4f6e <__aeabi_fdiv+0x16e>
    4f6a:	42b4      	cmp	r4, r6
    4f6c:	d801      	bhi.n	4f72 <__aeabi_fdiv+0x172>
    4f6e:	1b36      	subs	r6, r6, r4
    4f70:	4303      	orrs	r3, r0
    4f72:	3a01      	subs	r2, #1
    4f74:	2a00      	cmp	r2, #0
    4f76:	dcf3      	bgt.n	4f60 <__aeabi_fdiv+0x160>
    4f78:	1e74      	subs	r4, r6, #1
    4f7a:	41a6      	sbcs	r6, r4
    4f7c:	1c34      	adds	r4, r6, #0
    4f7e:	431c      	orrs	r4, r3
    4f80:	9a03      	ldr	r2, [sp, #12]
    4f82:	327f      	adds	r2, #127	; 0x7f
    4f84:	2a00      	cmp	r2, #0
    4f86:	dd27      	ble.n	4fd8 <__aeabi_fdiv+0x1d8>
    4f88:	0763      	lsls	r3, r4, #29
    4f8a:	d004      	beq.n	4f96 <__aeabi_fdiv+0x196>
    4f8c:	230f      	movs	r3, #15
    4f8e:	4023      	ands	r3, r4
    4f90:	2b04      	cmp	r3, #4
    4f92:	d000      	beq.n	4f96 <__aeabi_fdiv+0x196>
    4f94:	3404      	adds	r4, #4
    4f96:	0127      	lsls	r7, r4, #4
    4f98:	d503      	bpl.n	4fa2 <__aeabi_fdiv+0x1a2>
    4f9a:	4b2b      	ldr	r3, [pc, #172]	; (5048 <__aeabi_fdiv+0x248>)
    4f9c:	9a03      	ldr	r2, [sp, #12]
    4f9e:	401c      	ands	r4, r3
    4fa0:	3280      	adds	r2, #128	; 0x80
    4fa2:	2afe      	cmp	r2, #254	; 0xfe
    4fa4:	dd0b      	ble.n	4fbe <__aeabi_fdiv+0x1be>
    4fa6:	2301      	movs	r3, #1
    4fa8:	4661      	mov	r1, ip
    4faa:	400b      	ands	r3, r1
    4fac:	22ff      	movs	r2, #255	; 0xff
    4fae:	2600      	movs	r6, #0
    4fb0:	e7aa      	b.n	4f08 <__aeabi_fdiv+0x108>
    4fb2:	4306      	orrs	r6, r0
    4fb4:	0276      	lsls	r6, r6, #9
    4fb6:	0a76      	lsrs	r6, r6, #9
    4fb8:	4643      	mov	r3, r8
    4fba:	22ff      	movs	r2, #255	; 0xff
    4fbc:	e7a4      	b.n	4f08 <__aeabi_fdiv+0x108>
    4fbe:	01a4      	lsls	r4, r4, #6
    4fc0:	2301      	movs	r3, #1
    4fc2:	4667      	mov	r7, ip
    4fc4:	0a66      	lsrs	r6, r4, #9
    4fc6:	b2d2      	uxtb	r2, r2
    4fc8:	403b      	ands	r3, r7
    4fca:	e79d      	b.n	4f08 <__aeabi_fdiv+0x108>
    4fcc:	9f03      	ldr	r7, [sp, #12]
    4fce:	221b      	movs	r2, #27
    4fd0:	3f01      	subs	r7, #1
    4fd2:	9703      	str	r7, [sp, #12]
    4fd4:	2300      	movs	r3, #0
    4fd6:	e7c2      	b.n	4f5e <__aeabi_fdiv+0x15e>
    4fd8:	237e      	movs	r3, #126	; 0x7e
    4fda:	9f03      	ldr	r7, [sp, #12]
    4fdc:	425b      	negs	r3, r3
    4fde:	1bdb      	subs	r3, r3, r7
    4fe0:	2b1b      	cmp	r3, #27
    4fe2:	dd07      	ble.n	4ff4 <__aeabi_fdiv+0x1f4>
    4fe4:	2301      	movs	r3, #1
    4fe6:	4661      	mov	r1, ip
    4fe8:	400b      	ands	r3, r1
    4fea:	2200      	movs	r2, #0
    4fec:	2600      	movs	r6, #0
    4fee:	e78b      	b.n	4f08 <__aeabi_fdiv+0x108>
    4ff0:	46d4      	mov	ip, sl
    4ff2:	e7c5      	b.n	4f80 <__aeabi_fdiv+0x180>
    4ff4:	1c22      	adds	r2, r4, #0
    4ff6:	40da      	lsrs	r2, r3
    4ff8:	9b03      	ldr	r3, [sp, #12]
    4ffa:	339e      	adds	r3, #158	; 0x9e
    4ffc:	409c      	lsls	r4, r3
    4ffe:	1c23      	adds	r3, r4, #0
    5000:	1e5c      	subs	r4, r3, #1
    5002:	41a3      	sbcs	r3, r4
    5004:	4313      	orrs	r3, r2
    5006:	075a      	lsls	r2, r3, #29
    5008:	d004      	beq.n	5014 <__aeabi_fdiv+0x214>
    500a:	220f      	movs	r2, #15
    500c:	401a      	ands	r2, r3
    500e:	2a04      	cmp	r2, #4
    5010:	d000      	beq.n	5014 <__aeabi_fdiv+0x214>
    5012:	3304      	adds	r3, #4
    5014:	015f      	lsls	r7, r3, #5
    5016:	d505      	bpl.n	5024 <__aeabi_fdiv+0x224>
    5018:	2301      	movs	r3, #1
    501a:	4661      	mov	r1, ip
    501c:	400b      	ands	r3, r1
    501e:	2201      	movs	r2, #1
    5020:	2600      	movs	r6, #0
    5022:	e771      	b.n	4f08 <__aeabi_fdiv+0x108>
    5024:	019e      	lsls	r6, r3, #6
    5026:	4662      	mov	r2, ip
    5028:	2301      	movs	r3, #1
    502a:	4013      	ands	r3, r2
    502c:	0a76      	lsrs	r6, r6, #9
    502e:	2200      	movs	r2, #0
    5030:	e76a      	b.n	4f08 <__aeabi_fdiv+0x108>
    5032:	2680      	movs	r6, #128	; 0x80
    5034:	03f6      	lsls	r6, r6, #15
    5036:	4326      	orrs	r6, r4
    5038:	0276      	lsls	r6, r6, #9
    503a:	0a76      	lsrs	r6, r6, #9
    503c:	4653      	mov	r3, sl
    503e:	22ff      	movs	r2, #255	; 0xff
    5040:	e762      	b.n	4f08 <__aeabi_fdiv+0x108>
    5042:	46c0      	nop			; (mov r8, r8)
    5044:	00007124 	.word	0x00007124
    5048:	f7ffffff 	.word	0xf7ffffff

0000504c <__aeabi_ui2f>:
    504c:	b510      	push	{r4, lr}
    504e:	1e04      	subs	r4, r0, #0
    5050:	d033      	beq.n	50ba <__aeabi_ui2f+0x6e>
    5052:	f001 fe93 	bl	6d7c <__clzsi2>
    5056:	239e      	movs	r3, #158	; 0x9e
    5058:	1a1b      	subs	r3, r3, r0
    505a:	2b96      	cmp	r3, #150	; 0x96
    505c:	dc09      	bgt.n	5072 <__aeabi_ui2f+0x26>
    505e:	3808      	subs	r0, #8
    5060:	4084      	lsls	r4, r0
    5062:	0264      	lsls	r4, r4, #9
    5064:	0a64      	lsrs	r4, r4, #9
    5066:	b2db      	uxtb	r3, r3
    5068:	0264      	lsls	r4, r4, #9
    506a:	05db      	lsls	r3, r3, #23
    506c:	0a60      	lsrs	r0, r4, #9
    506e:	4318      	orrs	r0, r3
    5070:	bd10      	pop	{r4, pc}
    5072:	2b99      	cmp	r3, #153	; 0x99
    5074:	dd0a      	ble.n	508c <__aeabi_ui2f+0x40>
    5076:	2205      	movs	r2, #5
    5078:	1a12      	subs	r2, r2, r0
    507a:	1c21      	adds	r1, r4, #0
    507c:	40d1      	lsrs	r1, r2
    507e:	1c0a      	adds	r2, r1, #0
    5080:	1c01      	adds	r1, r0, #0
    5082:	311b      	adds	r1, #27
    5084:	408c      	lsls	r4, r1
    5086:	1e61      	subs	r1, r4, #1
    5088:	418c      	sbcs	r4, r1
    508a:	4314      	orrs	r4, r2
    508c:	2805      	cmp	r0, #5
    508e:	dd01      	ble.n	5094 <__aeabi_ui2f+0x48>
    5090:	1f42      	subs	r2, r0, #5
    5092:	4094      	lsls	r4, r2
    5094:	4a14      	ldr	r2, [pc, #80]	; (50e8 <__aeabi_ui2f+0x9c>)
    5096:	4022      	ands	r2, r4
    5098:	0761      	lsls	r1, r4, #29
    509a:	d004      	beq.n	50a6 <__aeabi_ui2f+0x5a>
    509c:	210f      	movs	r1, #15
    509e:	400c      	ands	r4, r1
    50a0:	2c04      	cmp	r4, #4
    50a2:	d000      	beq.n	50a6 <__aeabi_ui2f+0x5a>
    50a4:	3204      	adds	r2, #4
    50a6:	0151      	lsls	r1, r2, #5
    50a8:	d50a      	bpl.n	50c0 <__aeabi_ui2f+0x74>
    50aa:	239f      	movs	r3, #159	; 0x9f
    50ac:	1a18      	subs	r0, r3, r0
    50ae:	28ff      	cmp	r0, #255	; 0xff
    50b0:	d016      	beq.n	50e0 <__aeabi_ui2f+0x94>
    50b2:	0194      	lsls	r4, r2, #6
    50b4:	0a64      	lsrs	r4, r4, #9
    50b6:	b2c3      	uxtb	r3, r0
    50b8:	e7d6      	b.n	5068 <__aeabi_ui2f+0x1c>
    50ba:	2300      	movs	r3, #0
    50bc:	2400      	movs	r4, #0
    50be:	e7d3      	b.n	5068 <__aeabi_ui2f+0x1c>
    50c0:	08d2      	lsrs	r2, r2, #3
    50c2:	2bff      	cmp	r3, #255	; 0xff
    50c4:	d003      	beq.n	50ce <__aeabi_ui2f+0x82>
    50c6:	0254      	lsls	r4, r2, #9
    50c8:	0a64      	lsrs	r4, r4, #9
    50ca:	b2db      	uxtb	r3, r3
    50cc:	e7cc      	b.n	5068 <__aeabi_ui2f+0x1c>
    50ce:	2a00      	cmp	r2, #0
    50d0:	d006      	beq.n	50e0 <__aeabi_ui2f+0x94>
    50d2:	2480      	movs	r4, #128	; 0x80
    50d4:	03e4      	lsls	r4, r4, #15
    50d6:	4314      	orrs	r4, r2
    50d8:	0264      	lsls	r4, r4, #9
    50da:	0a64      	lsrs	r4, r4, #9
    50dc:	23ff      	movs	r3, #255	; 0xff
    50de:	e7c3      	b.n	5068 <__aeabi_ui2f+0x1c>
    50e0:	23ff      	movs	r3, #255	; 0xff
    50e2:	2400      	movs	r4, #0
    50e4:	e7c0      	b.n	5068 <__aeabi_ui2f+0x1c>
    50e6:	46c0      	nop			; (mov r8, r8)
    50e8:	fbffffff 	.word	0xfbffffff

000050ec <__aeabi_dadd>:
    50ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    50ee:	465f      	mov	r7, fp
    50f0:	4656      	mov	r6, sl
    50f2:	4644      	mov	r4, r8
    50f4:	464d      	mov	r5, r9
    50f6:	b4f0      	push	{r4, r5, r6, r7}
    50f8:	030c      	lsls	r4, r1, #12
    50fa:	004d      	lsls	r5, r1, #1
    50fc:	0fce      	lsrs	r6, r1, #31
    50fe:	0a61      	lsrs	r1, r4, #9
    5100:	0f44      	lsrs	r4, r0, #29
    5102:	4321      	orrs	r1, r4
    5104:	00c4      	lsls	r4, r0, #3
    5106:	0318      	lsls	r0, r3, #12
    5108:	4680      	mov	r8, r0
    510a:	0058      	lsls	r0, r3, #1
    510c:	0d40      	lsrs	r0, r0, #21
    510e:	4682      	mov	sl, r0
    5110:	0fd8      	lsrs	r0, r3, #31
    5112:	4684      	mov	ip, r0
    5114:	4640      	mov	r0, r8
    5116:	0a40      	lsrs	r0, r0, #9
    5118:	0f53      	lsrs	r3, r2, #29
    511a:	4303      	orrs	r3, r0
    511c:	00d0      	lsls	r0, r2, #3
    511e:	0d6d      	lsrs	r5, r5, #21
    5120:	1c37      	adds	r7, r6, #0
    5122:	4683      	mov	fp, r0
    5124:	4652      	mov	r2, sl
    5126:	4566      	cmp	r6, ip
    5128:	d100      	bne.n	512c <__aeabi_dadd+0x40>
    512a:	e0a4      	b.n	5276 <__aeabi_dadd+0x18a>
    512c:	1aaf      	subs	r7, r5, r2
    512e:	2f00      	cmp	r7, #0
    5130:	dc00      	bgt.n	5134 <__aeabi_dadd+0x48>
    5132:	e109      	b.n	5348 <__aeabi_dadd+0x25c>
    5134:	2a00      	cmp	r2, #0
    5136:	d13b      	bne.n	51b0 <__aeabi_dadd+0xc4>
    5138:	4318      	orrs	r0, r3
    513a:	d000      	beq.n	513e <__aeabi_dadd+0x52>
    513c:	e0ea      	b.n	5314 <__aeabi_dadd+0x228>
    513e:	0763      	lsls	r3, r4, #29
    5140:	d100      	bne.n	5144 <__aeabi_dadd+0x58>
    5142:	e087      	b.n	5254 <__aeabi_dadd+0x168>
    5144:	230f      	movs	r3, #15
    5146:	4023      	ands	r3, r4
    5148:	2b04      	cmp	r3, #4
    514a:	d100      	bne.n	514e <__aeabi_dadd+0x62>
    514c:	e082      	b.n	5254 <__aeabi_dadd+0x168>
    514e:	1d22      	adds	r2, r4, #4
    5150:	42a2      	cmp	r2, r4
    5152:	41a4      	sbcs	r4, r4
    5154:	4264      	negs	r4, r4
    5156:	2380      	movs	r3, #128	; 0x80
    5158:	1909      	adds	r1, r1, r4
    515a:	041b      	lsls	r3, r3, #16
    515c:	400b      	ands	r3, r1
    515e:	1c37      	adds	r7, r6, #0
    5160:	1c14      	adds	r4, r2, #0
    5162:	2b00      	cmp	r3, #0
    5164:	d100      	bne.n	5168 <__aeabi_dadd+0x7c>
    5166:	e07c      	b.n	5262 <__aeabi_dadd+0x176>
    5168:	4bce      	ldr	r3, [pc, #824]	; (54a4 <__aeabi_dadd+0x3b8>)
    516a:	3501      	adds	r5, #1
    516c:	429d      	cmp	r5, r3
    516e:	d100      	bne.n	5172 <__aeabi_dadd+0x86>
    5170:	e105      	b.n	537e <__aeabi_dadd+0x292>
    5172:	4bcd      	ldr	r3, [pc, #820]	; (54a8 <__aeabi_dadd+0x3bc>)
    5174:	08e4      	lsrs	r4, r4, #3
    5176:	4019      	ands	r1, r3
    5178:	0748      	lsls	r0, r1, #29
    517a:	0249      	lsls	r1, r1, #9
    517c:	4304      	orrs	r4, r0
    517e:	0b0b      	lsrs	r3, r1, #12
    5180:	2000      	movs	r0, #0
    5182:	2100      	movs	r1, #0
    5184:	031b      	lsls	r3, r3, #12
    5186:	0b1a      	lsrs	r2, r3, #12
    5188:	0d0b      	lsrs	r3, r1, #20
    518a:	056d      	lsls	r5, r5, #21
    518c:	051b      	lsls	r3, r3, #20
    518e:	4313      	orrs	r3, r2
    5190:	086a      	lsrs	r2, r5, #1
    5192:	4dc6      	ldr	r5, [pc, #792]	; (54ac <__aeabi_dadd+0x3c0>)
    5194:	07ff      	lsls	r7, r7, #31
    5196:	401d      	ands	r5, r3
    5198:	4315      	orrs	r5, r2
    519a:	006d      	lsls	r5, r5, #1
    519c:	086d      	lsrs	r5, r5, #1
    519e:	1c29      	adds	r1, r5, #0
    51a0:	4339      	orrs	r1, r7
    51a2:	1c20      	adds	r0, r4, #0
    51a4:	bc3c      	pop	{r2, r3, r4, r5}
    51a6:	4690      	mov	r8, r2
    51a8:	4699      	mov	r9, r3
    51aa:	46a2      	mov	sl, r4
    51ac:	46ab      	mov	fp, r5
    51ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    51b0:	48bc      	ldr	r0, [pc, #752]	; (54a4 <__aeabi_dadd+0x3b8>)
    51b2:	4285      	cmp	r5, r0
    51b4:	d0c3      	beq.n	513e <__aeabi_dadd+0x52>
    51b6:	2080      	movs	r0, #128	; 0x80
    51b8:	0400      	lsls	r0, r0, #16
    51ba:	4303      	orrs	r3, r0
    51bc:	2f38      	cmp	r7, #56	; 0x38
    51be:	dd00      	ble.n	51c2 <__aeabi_dadd+0xd6>
    51c0:	e0f0      	b.n	53a4 <__aeabi_dadd+0x2b8>
    51c2:	2f1f      	cmp	r7, #31
    51c4:	dd00      	ble.n	51c8 <__aeabi_dadd+0xdc>
    51c6:	e124      	b.n	5412 <__aeabi_dadd+0x326>
    51c8:	2020      	movs	r0, #32
    51ca:	1bc0      	subs	r0, r0, r7
    51cc:	1c1a      	adds	r2, r3, #0
    51ce:	4681      	mov	r9, r0
    51d0:	4082      	lsls	r2, r0
    51d2:	4658      	mov	r0, fp
    51d4:	40f8      	lsrs	r0, r7
    51d6:	4302      	orrs	r2, r0
    51d8:	4694      	mov	ip, r2
    51da:	4658      	mov	r0, fp
    51dc:	464a      	mov	r2, r9
    51de:	4090      	lsls	r0, r2
    51e0:	1e42      	subs	r2, r0, #1
    51e2:	4190      	sbcs	r0, r2
    51e4:	40fb      	lsrs	r3, r7
    51e6:	4662      	mov	r2, ip
    51e8:	4302      	orrs	r2, r0
    51ea:	1c1f      	adds	r7, r3, #0
    51ec:	1aa2      	subs	r2, r4, r2
    51ee:	4294      	cmp	r4, r2
    51f0:	41a4      	sbcs	r4, r4
    51f2:	4264      	negs	r4, r4
    51f4:	1bc9      	subs	r1, r1, r7
    51f6:	1b09      	subs	r1, r1, r4
    51f8:	1c14      	adds	r4, r2, #0
    51fa:	020b      	lsls	r3, r1, #8
    51fc:	d59f      	bpl.n	513e <__aeabi_dadd+0x52>
    51fe:	0249      	lsls	r1, r1, #9
    5200:	0a4f      	lsrs	r7, r1, #9
    5202:	2f00      	cmp	r7, #0
    5204:	d100      	bne.n	5208 <__aeabi_dadd+0x11c>
    5206:	e0c8      	b.n	539a <__aeabi_dadd+0x2ae>
    5208:	1c38      	adds	r0, r7, #0
    520a:	f001 fdb7 	bl	6d7c <__clzsi2>
    520e:	1c02      	adds	r2, r0, #0
    5210:	3a08      	subs	r2, #8
    5212:	2a1f      	cmp	r2, #31
    5214:	dd00      	ble.n	5218 <__aeabi_dadd+0x12c>
    5216:	e0b5      	b.n	5384 <__aeabi_dadd+0x298>
    5218:	2128      	movs	r1, #40	; 0x28
    521a:	1a09      	subs	r1, r1, r0
    521c:	1c20      	adds	r0, r4, #0
    521e:	4097      	lsls	r7, r2
    5220:	40c8      	lsrs	r0, r1
    5222:	4307      	orrs	r7, r0
    5224:	4094      	lsls	r4, r2
    5226:	4295      	cmp	r5, r2
    5228:	dd00      	ble.n	522c <__aeabi_dadd+0x140>
    522a:	e0b2      	b.n	5392 <__aeabi_dadd+0x2a6>
    522c:	1b55      	subs	r5, r2, r5
    522e:	1c69      	adds	r1, r5, #1
    5230:	291f      	cmp	r1, #31
    5232:	dd00      	ble.n	5236 <__aeabi_dadd+0x14a>
    5234:	e0dc      	b.n	53f0 <__aeabi_dadd+0x304>
    5236:	221f      	movs	r2, #31
    5238:	1b55      	subs	r5, r2, r5
    523a:	1c3b      	adds	r3, r7, #0
    523c:	1c22      	adds	r2, r4, #0
    523e:	40ab      	lsls	r3, r5
    5240:	40ca      	lsrs	r2, r1
    5242:	40ac      	lsls	r4, r5
    5244:	1e65      	subs	r5, r4, #1
    5246:	41ac      	sbcs	r4, r5
    5248:	4313      	orrs	r3, r2
    524a:	40cf      	lsrs	r7, r1
    524c:	431c      	orrs	r4, r3
    524e:	1c39      	adds	r1, r7, #0
    5250:	2500      	movs	r5, #0
    5252:	e774      	b.n	513e <__aeabi_dadd+0x52>
    5254:	2380      	movs	r3, #128	; 0x80
    5256:	041b      	lsls	r3, r3, #16
    5258:	400b      	ands	r3, r1
    525a:	1c37      	adds	r7, r6, #0
    525c:	2b00      	cmp	r3, #0
    525e:	d000      	beq.n	5262 <__aeabi_dadd+0x176>
    5260:	e782      	b.n	5168 <__aeabi_dadd+0x7c>
    5262:	4b90      	ldr	r3, [pc, #576]	; (54a4 <__aeabi_dadd+0x3b8>)
    5264:	0748      	lsls	r0, r1, #29
    5266:	08e4      	lsrs	r4, r4, #3
    5268:	4304      	orrs	r4, r0
    526a:	08c9      	lsrs	r1, r1, #3
    526c:	429d      	cmp	r5, r3
    526e:	d048      	beq.n	5302 <__aeabi_dadd+0x216>
    5270:	0309      	lsls	r1, r1, #12
    5272:	0b0b      	lsrs	r3, r1, #12
    5274:	e784      	b.n	5180 <__aeabi_dadd+0x94>
    5276:	1aaa      	subs	r2, r5, r2
    5278:	4694      	mov	ip, r2
    527a:	2a00      	cmp	r2, #0
    527c:	dc00      	bgt.n	5280 <__aeabi_dadd+0x194>
    527e:	e098      	b.n	53b2 <__aeabi_dadd+0x2c6>
    5280:	4650      	mov	r0, sl
    5282:	2800      	cmp	r0, #0
    5284:	d052      	beq.n	532c <__aeabi_dadd+0x240>
    5286:	4887      	ldr	r0, [pc, #540]	; (54a4 <__aeabi_dadd+0x3b8>)
    5288:	4285      	cmp	r5, r0
    528a:	d100      	bne.n	528e <__aeabi_dadd+0x1a2>
    528c:	e757      	b.n	513e <__aeabi_dadd+0x52>
    528e:	2080      	movs	r0, #128	; 0x80
    5290:	0400      	lsls	r0, r0, #16
    5292:	4303      	orrs	r3, r0
    5294:	4662      	mov	r2, ip
    5296:	2a38      	cmp	r2, #56	; 0x38
    5298:	dd00      	ble.n	529c <__aeabi_dadd+0x1b0>
    529a:	e0fc      	b.n	5496 <__aeabi_dadd+0x3aa>
    529c:	2a1f      	cmp	r2, #31
    529e:	dd00      	ble.n	52a2 <__aeabi_dadd+0x1b6>
    52a0:	e14a      	b.n	5538 <__aeabi_dadd+0x44c>
    52a2:	2220      	movs	r2, #32
    52a4:	4660      	mov	r0, ip
    52a6:	1a10      	subs	r0, r2, r0
    52a8:	1c1a      	adds	r2, r3, #0
    52aa:	4082      	lsls	r2, r0
    52ac:	4682      	mov	sl, r0
    52ae:	4691      	mov	r9, r2
    52b0:	4658      	mov	r0, fp
    52b2:	4662      	mov	r2, ip
    52b4:	40d0      	lsrs	r0, r2
    52b6:	464a      	mov	r2, r9
    52b8:	4302      	orrs	r2, r0
    52ba:	4690      	mov	r8, r2
    52bc:	4658      	mov	r0, fp
    52be:	4652      	mov	r2, sl
    52c0:	4090      	lsls	r0, r2
    52c2:	1e42      	subs	r2, r0, #1
    52c4:	4190      	sbcs	r0, r2
    52c6:	4642      	mov	r2, r8
    52c8:	4302      	orrs	r2, r0
    52ca:	4660      	mov	r0, ip
    52cc:	40c3      	lsrs	r3, r0
    52ce:	1912      	adds	r2, r2, r4
    52d0:	42a2      	cmp	r2, r4
    52d2:	41a4      	sbcs	r4, r4
    52d4:	4264      	negs	r4, r4
    52d6:	1859      	adds	r1, r3, r1
    52d8:	1909      	adds	r1, r1, r4
    52da:	1c14      	adds	r4, r2, #0
    52dc:	0208      	lsls	r0, r1, #8
    52de:	d400      	bmi.n	52e2 <__aeabi_dadd+0x1f6>
    52e0:	e72d      	b.n	513e <__aeabi_dadd+0x52>
    52e2:	4b70      	ldr	r3, [pc, #448]	; (54a4 <__aeabi_dadd+0x3b8>)
    52e4:	3501      	adds	r5, #1
    52e6:	429d      	cmp	r5, r3
    52e8:	d100      	bne.n	52ec <__aeabi_dadd+0x200>
    52ea:	e122      	b.n	5532 <__aeabi_dadd+0x446>
    52ec:	4b6e      	ldr	r3, [pc, #440]	; (54a8 <__aeabi_dadd+0x3bc>)
    52ee:	0860      	lsrs	r0, r4, #1
    52f0:	4019      	ands	r1, r3
    52f2:	2301      	movs	r3, #1
    52f4:	4023      	ands	r3, r4
    52f6:	1c1c      	adds	r4, r3, #0
    52f8:	4304      	orrs	r4, r0
    52fa:	07cb      	lsls	r3, r1, #31
    52fc:	431c      	orrs	r4, r3
    52fe:	0849      	lsrs	r1, r1, #1
    5300:	e71d      	b.n	513e <__aeabi_dadd+0x52>
    5302:	1c23      	adds	r3, r4, #0
    5304:	430b      	orrs	r3, r1
    5306:	d03a      	beq.n	537e <__aeabi_dadd+0x292>
    5308:	2380      	movs	r3, #128	; 0x80
    530a:	031b      	lsls	r3, r3, #12
    530c:	430b      	orrs	r3, r1
    530e:	031b      	lsls	r3, r3, #12
    5310:	0b1b      	lsrs	r3, r3, #12
    5312:	e735      	b.n	5180 <__aeabi_dadd+0x94>
    5314:	3f01      	subs	r7, #1
    5316:	2f00      	cmp	r7, #0
    5318:	d165      	bne.n	53e6 <__aeabi_dadd+0x2fa>
    531a:	4658      	mov	r0, fp
    531c:	1a22      	subs	r2, r4, r0
    531e:	4294      	cmp	r4, r2
    5320:	41a4      	sbcs	r4, r4
    5322:	4264      	negs	r4, r4
    5324:	1ac9      	subs	r1, r1, r3
    5326:	1b09      	subs	r1, r1, r4
    5328:	1c14      	adds	r4, r2, #0
    532a:	e766      	b.n	51fa <__aeabi_dadd+0x10e>
    532c:	4658      	mov	r0, fp
    532e:	4318      	orrs	r0, r3
    5330:	d100      	bne.n	5334 <__aeabi_dadd+0x248>
    5332:	e704      	b.n	513e <__aeabi_dadd+0x52>
    5334:	2201      	movs	r2, #1
    5336:	4252      	negs	r2, r2
    5338:	4494      	add	ip, r2
    533a:	4660      	mov	r0, ip
    533c:	2800      	cmp	r0, #0
    533e:	d000      	beq.n	5342 <__aeabi_dadd+0x256>
    5340:	e0c5      	b.n	54ce <__aeabi_dadd+0x3e2>
    5342:	4658      	mov	r0, fp
    5344:	1902      	adds	r2, r0, r4
    5346:	e7c3      	b.n	52d0 <__aeabi_dadd+0x1e4>
    5348:	2f00      	cmp	r7, #0
    534a:	d173      	bne.n	5434 <__aeabi_dadd+0x348>
    534c:	1c68      	adds	r0, r5, #1
    534e:	0540      	lsls	r0, r0, #21
    5350:	0d40      	lsrs	r0, r0, #21
    5352:	2801      	cmp	r0, #1
    5354:	dc00      	bgt.n	5358 <__aeabi_dadd+0x26c>
    5356:	e0de      	b.n	5516 <__aeabi_dadd+0x42a>
    5358:	465a      	mov	r2, fp
    535a:	1aa2      	subs	r2, r4, r2
    535c:	4294      	cmp	r4, r2
    535e:	41bf      	sbcs	r7, r7
    5360:	1ac8      	subs	r0, r1, r3
    5362:	427f      	negs	r7, r7
    5364:	1bc7      	subs	r7, r0, r7
    5366:	0238      	lsls	r0, r7, #8
    5368:	d400      	bmi.n	536c <__aeabi_dadd+0x280>
    536a:	e089      	b.n	5480 <__aeabi_dadd+0x394>
    536c:	465a      	mov	r2, fp
    536e:	1b14      	subs	r4, r2, r4
    5370:	45a3      	cmp	fp, r4
    5372:	4192      	sbcs	r2, r2
    5374:	1a59      	subs	r1, r3, r1
    5376:	4252      	negs	r2, r2
    5378:	1a8f      	subs	r7, r1, r2
    537a:	4666      	mov	r6, ip
    537c:	e741      	b.n	5202 <__aeabi_dadd+0x116>
    537e:	2300      	movs	r3, #0
    5380:	2400      	movs	r4, #0
    5382:	e6fd      	b.n	5180 <__aeabi_dadd+0x94>
    5384:	1c27      	adds	r7, r4, #0
    5386:	3828      	subs	r0, #40	; 0x28
    5388:	4087      	lsls	r7, r0
    538a:	2400      	movs	r4, #0
    538c:	4295      	cmp	r5, r2
    538e:	dc00      	bgt.n	5392 <__aeabi_dadd+0x2a6>
    5390:	e74c      	b.n	522c <__aeabi_dadd+0x140>
    5392:	4945      	ldr	r1, [pc, #276]	; (54a8 <__aeabi_dadd+0x3bc>)
    5394:	1aad      	subs	r5, r5, r2
    5396:	4039      	ands	r1, r7
    5398:	e6d1      	b.n	513e <__aeabi_dadd+0x52>
    539a:	1c20      	adds	r0, r4, #0
    539c:	f001 fcee 	bl	6d7c <__clzsi2>
    53a0:	3020      	adds	r0, #32
    53a2:	e734      	b.n	520e <__aeabi_dadd+0x122>
    53a4:	465a      	mov	r2, fp
    53a6:	431a      	orrs	r2, r3
    53a8:	1e53      	subs	r3, r2, #1
    53aa:	419a      	sbcs	r2, r3
    53ac:	b2d2      	uxtb	r2, r2
    53ae:	2700      	movs	r7, #0
    53b0:	e71c      	b.n	51ec <__aeabi_dadd+0x100>
    53b2:	2a00      	cmp	r2, #0
    53b4:	d000      	beq.n	53b8 <__aeabi_dadd+0x2cc>
    53b6:	e0dc      	b.n	5572 <__aeabi_dadd+0x486>
    53b8:	1c68      	adds	r0, r5, #1
    53ba:	0542      	lsls	r2, r0, #21
    53bc:	0d52      	lsrs	r2, r2, #21
    53be:	2a01      	cmp	r2, #1
    53c0:	dc00      	bgt.n	53c4 <__aeabi_dadd+0x2d8>
    53c2:	e08d      	b.n	54e0 <__aeabi_dadd+0x3f4>
    53c4:	4d37      	ldr	r5, [pc, #220]	; (54a4 <__aeabi_dadd+0x3b8>)
    53c6:	42a8      	cmp	r0, r5
    53c8:	d100      	bne.n	53cc <__aeabi_dadd+0x2e0>
    53ca:	e0f3      	b.n	55b4 <__aeabi_dadd+0x4c8>
    53cc:	465d      	mov	r5, fp
    53ce:	192a      	adds	r2, r5, r4
    53d0:	42a2      	cmp	r2, r4
    53d2:	41a4      	sbcs	r4, r4
    53d4:	4264      	negs	r4, r4
    53d6:	1859      	adds	r1, r3, r1
    53d8:	1909      	adds	r1, r1, r4
    53da:	07cc      	lsls	r4, r1, #31
    53dc:	0852      	lsrs	r2, r2, #1
    53de:	4314      	orrs	r4, r2
    53e0:	0849      	lsrs	r1, r1, #1
    53e2:	1c05      	adds	r5, r0, #0
    53e4:	e6ab      	b.n	513e <__aeabi_dadd+0x52>
    53e6:	482f      	ldr	r0, [pc, #188]	; (54a4 <__aeabi_dadd+0x3b8>)
    53e8:	4285      	cmp	r5, r0
    53ea:	d000      	beq.n	53ee <__aeabi_dadd+0x302>
    53ec:	e6e6      	b.n	51bc <__aeabi_dadd+0xd0>
    53ee:	e6a6      	b.n	513e <__aeabi_dadd+0x52>
    53f0:	1c2b      	adds	r3, r5, #0
    53f2:	3b1f      	subs	r3, #31
    53f4:	1c3a      	adds	r2, r7, #0
    53f6:	40da      	lsrs	r2, r3
    53f8:	1c13      	adds	r3, r2, #0
    53fa:	2920      	cmp	r1, #32
    53fc:	d06c      	beq.n	54d8 <__aeabi_dadd+0x3ec>
    53fe:	223f      	movs	r2, #63	; 0x3f
    5400:	1b55      	subs	r5, r2, r5
    5402:	40af      	lsls	r7, r5
    5404:	433c      	orrs	r4, r7
    5406:	1e60      	subs	r0, r4, #1
    5408:	4184      	sbcs	r4, r0
    540a:	431c      	orrs	r4, r3
    540c:	2100      	movs	r1, #0
    540e:	2500      	movs	r5, #0
    5410:	e695      	b.n	513e <__aeabi_dadd+0x52>
    5412:	1c38      	adds	r0, r7, #0
    5414:	3820      	subs	r0, #32
    5416:	1c1a      	adds	r2, r3, #0
    5418:	40c2      	lsrs	r2, r0
    541a:	1c10      	adds	r0, r2, #0
    541c:	2f20      	cmp	r7, #32
    541e:	d05d      	beq.n	54dc <__aeabi_dadd+0x3f0>
    5420:	2240      	movs	r2, #64	; 0x40
    5422:	1bd7      	subs	r7, r2, r7
    5424:	40bb      	lsls	r3, r7
    5426:	465a      	mov	r2, fp
    5428:	431a      	orrs	r2, r3
    542a:	1e53      	subs	r3, r2, #1
    542c:	419a      	sbcs	r2, r3
    542e:	4302      	orrs	r2, r0
    5430:	2700      	movs	r7, #0
    5432:	e6db      	b.n	51ec <__aeabi_dadd+0x100>
    5434:	2d00      	cmp	r5, #0
    5436:	d03b      	beq.n	54b0 <__aeabi_dadd+0x3c4>
    5438:	4d1a      	ldr	r5, [pc, #104]	; (54a4 <__aeabi_dadd+0x3b8>)
    543a:	45aa      	cmp	sl, r5
    543c:	d100      	bne.n	5440 <__aeabi_dadd+0x354>
    543e:	e093      	b.n	5568 <__aeabi_dadd+0x47c>
    5440:	2580      	movs	r5, #128	; 0x80
    5442:	042d      	lsls	r5, r5, #16
    5444:	427f      	negs	r7, r7
    5446:	4329      	orrs	r1, r5
    5448:	2f38      	cmp	r7, #56	; 0x38
    544a:	dd00      	ble.n	544e <__aeabi_dadd+0x362>
    544c:	e0ac      	b.n	55a8 <__aeabi_dadd+0x4bc>
    544e:	2f1f      	cmp	r7, #31
    5450:	dd00      	ble.n	5454 <__aeabi_dadd+0x368>
    5452:	e129      	b.n	56a8 <__aeabi_dadd+0x5bc>
    5454:	2520      	movs	r5, #32
    5456:	1bed      	subs	r5, r5, r7
    5458:	1c08      	adds	r0, r1, #0
    545a:	1c26      	adds	r6, r4, #0
    545c:	40a8      	lsls	r0, r5
    545e:	40fe      	lsrs	r6, r7
    5460:	40ac      	lsls	r4, r5
    5462:	4306      	orrs	r6, r0
    5464:	1e65      	subs	r5, r4, #1
    5466:	41ac      	sbcs	r4, r5
    5468:	4334      	orrs	r4, r6
    546a:	40f9      	lsrs	r1, r7
    546c:	465d      	mov	r5, fp
    546e:	1b2c      	subs	r4, r5, r4
    5470:	45a3      	cmp	fp, r4
    5472:	4192      	sbcs	r2, r2
    5474:	1a5b      	subs	r3, r3, r1
    5476:	4252      	negs	r2, r2
    5478:	1a99      	subs	r1, r3, r2
    547a:	4655      	mov	r5, sl
    547c:	4666      	mov	r6, ip
    547e:	e6bc      	b.n	51fa <__aeabi_dadd+0x10e>
    5480:	1c13      	adds	r3, r2, #0
    5482:	433b      	orrs	r3, r7
    5484:	1c14      	adds	r4, r2, #0
    5486:	2b00      	cmp	r3, #0
    5488:	d000      	beq.n	548c <__aeabi_dadd+0x3a0>
    548a:	e6ba      	b.n	5202 <__aeabi_dadd+0x116>
    548c:	2700      	movs	r7, #0
    548e:	2100      	movs	r1, #0
    5490:	2500      	movs	r5, #0
    5492:	2400      	movs	r4, #0
    5494:	e6e5      	b.n	5262 <__aeabi_dadd+0x176>
    5496:	465a      	mov	r2, fp
    5498:	431a      	orrs	r2, r3
    549a:	1e53      	subs	r3, r2, #1
    549c:	419a      	sbcs	r2, r3
    549e:	b2d2      	uxtb	r2, r2
    54a0:	2300      	movs	r3, #0
    54a2:	e714      	b.n	52ce <__aeabi_dadd+0x1e2>
    54a4:	000007ff 	.word	0x000007ff
    54a8:	ff7fffff 	.word	0xff7fffff
    54ac:	800fffff 	.word	0x800fffff
    54b0:	1c0d      	adds	r5, r1, #0
    54b2:	4325      	orrs	r5, r4
    54b4:	d058      	beq.n	5568 <__aeabi_dadd+0x47c>
    54b6:	43ff      	mvns	r7, r7
    54b8:	2f00      	cmp	r7, #0
    54ba:	d151      	bne.n	5560 <__aeabi_dadd+0x474>
    54bc:	1b04      	subs	r4, r0, r4
    54be:	45a3      	cmp	fp, r4
    54c0:	4192      	sbcs	r2, r2
    54c2:	1a59      	subs	r1, r3, r1
    54c4:	4252      	negs	r2, r2
    54c6:	1a89      	subs	r1, r1, r2
    54c8:	4655      	mov	r5, sl
    54ca:	4666      	mov	r6, ip
    54cc:	e695      	b.n	51fa <__aeabi_dadd+0x10e>
    54ce:	4896      	ldr	r0, [pc, #600]	; (5728 <__aeabi_dadd+0x63c>)
    54d0:	4285      	cmp	r5, r0
    54d2:	d000      	beq.n	54d6 <__aeabi_dadd+0x3ea>
    54d4:	e6de      	b.n	5294 <__aeabi_dadd+0x1a8>
    54d6:	e632      	b.n	513e <__aeabi_dadd+0x52>
    54d8:	2700      	movs	r7, #0
    54da:	e793      	b.n	5404 <__aeabi_dadd+0x318>
    54dc:	2300      	movs	r3, #0
    54de:	e7a2      	b.n	5426 <__aeabi_dadd+0x33a>
    54e0:	1c08      	adds	r0, r1, #0
    54e2:	4320      	orrs	r0, r4
    54e4:	2d00      	cmp	r5, #0
    54e6:	d000      	beq.n	54ea <__aeabi_dadd+0x3fe>
    54e8:	e0c4      	b.n	5674 <__aeabi_dadd+0x588>
    54ea:	2800      	cmp	r0, #0
    54ec:	d100      	bne.n	54f0 <__aeabi_dadd+0x404>
    54ee:	e0f7      	b.n	56e0 <__aeabi_dadd+0x5f4>
    54f0:	4658      	mov	r0, fp
    54f2:	4318      	orrs	r0, r3
    54f4:	d100      	bne.n	54f8 <__aeabi_dadd+0x40c>
    54f6:	e622      	b.n	513e <__aeabi_dadd+0x52>
    54f8:	4658      	mov	r0, fp
    54fa:	1902      	adds	r2, r0, r4
    54fc:	42a2      	cmp	r2, r4
    54fe:	41a4      	sbcs	r4, r4
    5500:	4264      	negs	r4, r4
    5502:	1859      	adds	r1, r3, r1
    5504:	1909      	adds	r1, r1, r4
    5506:	1c14      	adds	r4, r2, #0
    5508:	020a      	lsls	r2, r1, #8
    550a:	d400      	bmi.n	550e <__aeabi_dadd+0x422>
    550c:	e617      	b.n	513e <__aeabi_dadd+0x52>
    550e:	4b87      	ldr	r3, [pc, #540]	; (572c <__aeabi_dadd+0x640>)
    5510:	2501      	movs	r5, #1
    5512:	4019      	ands	r1, r3
    5514:	e613      	b.n	513e <__aeabi_dadd+0x52>
    5516:	1c08      	adds	r0, r1, #0
    5518:	4320      	orrs	r0, r4
    551a:	2d00      	cmp	r5, #0
    551c:	d139      	bne.n	5592 <__aeabi_dadd+0x4a6>
    551e:	2800      	cmp	r0, #0
    5520:	d171      	bne.n	5606 <__aeabi_dadd+0x51a>
    5522:	4659      	mov	r1, fp
    5524:	4319      	orrs	r1, r3
    5526:	d003      	beq.n	5530 <__aeabi_dadd+0x444>
    5528:	1c19      	adds	r1, r3, #0
    552a:	465c      	mov	r4, fp
    552c:	4666      	mov	r6, ip
    552e:	e606      	b.n	513e <__aeabi_dadd+0x52>
    5530:	2700      	movs	r7, #0
    5532:	2100      	movs	r1, #0
    5534:	2400      	movs	r4, #0
    5536:	e694      	b.n	5262 <__aeabi_dadd+0x176>
    5538:	4660      	mov	r0, ip
    553a:	3820      	subs	r0, #32
    553c:	1c1a      	adds	r2, r3, #0
    553e:	40c2      	lsrs	r2, r0
    5540:	4660      	mov	r0, ip
    5542:	4691      	mov	r9, r2
    5544:	2820      	cmp	r0, #32
    5546:	d100      	bne.n	554a <__aeabi_dadd+0x45e>
    5548:	e0ac      	b.n	56a4 <__aeabi_dadd+0x5b8>
    554a:	2240      	movs	r2, #64	; 0x40
    554c:	1a12      	subs	r2, r2, r0
    554e:	4093      	lsls	r3, r2
    5550:	465a      	mov	r2, fp
    5552:	431a      	orrs	r2, r3
    5554:	1e53      	subs	r3, r2, #1
    5556:	419a      	sbcs	r2, r3
    5558:	464b      	mov	r3, r9
    555a:	431a      	orrs	r2, r3
    555c:	2300      	movs	r3, #0
    555e:	e6b6      	b.n	52ce <__aeabi_dadd+0x1e2>
    5560:	4d71      	ldr	r5, [pc, #452]	; (5728 <__aeabi_dadd+0x63c>)
    5562:	45aa      	cmp	sl, r5
    5564:	d000      	beq.n	5568 <__aeabi_dadd+0x47c>
    5566:	e76f      	b.n	5448 <__aeabi_dadd+0x35c>
    5568:	1c19      	adds	r1, r3, #0
    556a:	465c      	mov	r4, fp
    556c:	4655      	mov	r5, sl
    556e:	4666      	mov	r6, ip
    5570:	e5e5      	b.n	513e <__aeabi_dadd+0x52>
    5572:	2d00      	cmp	r5, #0
    5574:	d122      	bne.n	55bc <__aeabi_dadd+0x4d0>
    5576:	1c0d      	adds	r5, r1, #0
    5578:	4325      	orrs	r5, r4
    557a:	d077      	beq.n	566c <__aeabi_dadd+0x580>
    557c:	43d5      	mvns	r5, r2
    557e:	2d00      	cmp	r5, #0
    5580:	d171      	bne.n	5666 <__aeabi_dadd+0x57a>
    5582:	445c      	add	r4, fp
    5584:	455c      	cmp	r4, fp
    5586:	4192      	sbcs	r2, r2
    5588:	1859      	adds	r1, r3, r1
    558a:	4252      	negs	r2, r2
    558c:	1889      	adds	r1, r1, r2
    558e:	4655      	mov	r5, sl
    5590:	e6a4      	b.n	52dc <__aeabi_dadd+0x1f0>
    5592:	2800      	cmp	r0, #0
    5594:	d14d      	bne.n	5632 <__aeabi_dadd+0x546>
    5596:	4659      	mov	r1, fp
    5598:	4319      	orrs	r1, r3
    559a:	d100      	bne.n	559e <__aeabi_dadd+0x4b2>
    559c:	e094      	b.n	56c8 <__aeabi_dadd+0x5dc>
    559e:	1c19      	adds	r1, r3, #0
    55a0:	465c      	mov	r4, fp
    55a2:	4666      	mov	r6, ip
    55a4:	4d60      	ldr	r5, [pc, #384]	; (5728 <__aeabi_dadd+0x63c>)
    55a6:	e5ca      	b.n	513e <__aeabi_dadd+0x52>
    55a8:	430c      	orrs	r4, r1
    55aa:	1e61      	subs	r1, r4, #1
    55ac:	418c      	sbcs	r4, r1
    55ae:	b2e4      	uxtb	r4, r4
    55b0:	2100      	movs	r1, #0
    55b2:	e75b      	b.n	546c <__aeabi_dadd+0x380>
    55b4:	1c05      	adds	r5, r0, #0
    55b6:	2100      	movs	r1, #0
    55b8:	2400      	movs	r4, #0
    55ba:	e652      	b.n	5262 <__aeabi_dadd+0x176>
    55bc:	4d5a      	ldr	r5, [pc, #360]	; (5728 <__aeabi_dadd+0x63c>)
    55be:	45aa      	cmp	sl, r5
    55c0:	d054      	beq.n	566c <__aeabi_dadd+0x580>
    55c2:	4255      	negs	r5, r2
    55c4:	2280      	movs	r2, #128	; 0x80
    55c6:	0410      	lsls	r0, r2, #16
    55c8:	4301      	orrs	r1, r0
    55ca:	2d38      	cmp	r5, #56	; 0x38
    55cc:	dd00      	ble.n	55d0 <__aeabi_dadd+0x4e4>
    55ce:	e081      	b.n	56d4 <__aeabi_dadd+0x5e8>
    55d0:	2d1f      	cmp	r5, #31
    55d2:	dd00      	ble.n	55d6 <__aeabi_dadd+0x4ea>
    55d4:	e092      	b.n	56fc <__aeabi_dadd+0x610>
    55d6:	2220      	movs	r2, #32
    55d8:	1b50      	subs	r0, r2, r5
    55da:	1c0a      	adds	r2, r1, #0
    55dc:	4684      	mov	ip, r0
    55de:	4082      	lsls	r2, r0
    55e0:	1c20      	adds	r0, r4, #0
    55e2:	40e8      	lsrs	r0, r5
    55e4:	4302      	orrs	r2, r0
    55e6:	4690      	mov	r8, r2
    55e8:	4662      	mov	r2, ip
    55ea:	4094      	lsls	r4, r2
    55ec:	1e60      	subs	r0, r4, #1
    55ee:	4184      	sbcs	r4, r0
    55f0:	4642      	mov	r2, r8
    55f2:	4314      	orrs	r4, r2
    55f4:	40e9      	lsrs	r1, r5
    55f6:	445c      	add	r4, fp
    55f8:	455c      	cmp	r4, fp
    55fa:	4192      	sbcs	r2, r2
    55fc:	18cb      	adds	r3, r1, r3
    55fe:	4252      	negs	r2, r2
    5600:	1899      	adds	r1, r3, r2
    5602:	4655      	mov	r5, sl
    5604:	e66a      	b.n	52dc <__aeabi_dadd+0x1f0>
    5606:	4658      	mov	r0, fp
    5608:	4318      	orrs	r0, r3
    560a:	d100      	bne.n	560e <__aeabi_dadd+0x522>
    560c:	e597      	b.n	513e <__aeabi_dadd+0x52>
    560e:	4658      	mov	r0, fp
    5610:	1a27      	subs	r7, r4, r0
    5612:	42bc      	cmp	r4, r7
    5614:	4192      	sbcs	r2, r2
    5616:	1ac8      	subs	r0, r1, r3
    5618:	4252      	negs	r2, r2
    561a:	1a80      	subs	r0, r0, r2
    561c:	0202      	lsls	r2, r0, #8
    561e:	d566      	bpl.n	56ee <__aeabi_dadd+0x602>
    5620:	4658      	mov	r0, fp
    5622:	1b04      	subs	r4, r0, r4
    5624:	45a3      	cmp	fp, r4
    5626:	4192      	sbcs	r2, r2
    5628:	1a59      	subs	r1, r3, r1
    562a:	4252      	negs	r2, r2
    562c:	1a89      	subs	r1, r1, r2
    562e:	4666      	mov	r6, ip
    5630:	e585      	b.n	513e <__aeabi_dadd+0x52>
    5632:	4658      	mov	r0, fp
    5634:	4318      	orrs	r0, r3
    5636:	d033      	beq.n	56a0 <__aeabi_dadd+0x5b4>
    5638:	0748      	lsls	r0, r1, #29
    563a:	08e4      	lsrs	r4, r4, #3
    563c:	4304      	orrs	r4, r0
    563e:	2080      	movs	r0, #128	; 0x80
    5640:	08c9      	lsrs	r1, r1, #3
    5642:	0300      	lsls	r0, r0, #12
    5644:	4201      	tst	r1, r0
    5646:	d008      	beq.n	565a <__aeabi_dadd+0x56e>
    5648:	08dd      	lsrs	r5, r3, #3
    564a:	4205      	tst	r5, r0
    564c:	d105      	bne.n	565a <__aeabi_dadd+0x56e>
    564e:	4659      	mov	r1, fp
    5650:	08ca      	lsrs	r2, r1, #3
    5652:	075c      	lsls	r4, r3, #29
    5654:	4314      	orrs	r4, r2
    5656:	1c29      	adds	r1, r5, #0
    5658:	4666      	mov	r6, ip
    565a:	0f63      	lsrs	r3, r4, #29
    565c:	00c9      	lsls	r1, r1, #3
    565e:	4319      	orrs	r1, r3
    5660:	00e4      	lsls	r4, r4, #3
    5662:	4d31      	ldr	r5, [pc, #196]	; (5728 <__aeabi_dadd+0x63c>)
    5664:	e56b      	b.n	513e <__aeabi_dadd+0x52>
    5666:	4a30      	ldr	r2, [pc, #192]	; (5728 <__aeabi_dadd+0x63c>)
    5668:	4592      	cmp	sl, r2
    566a:	d1ae      	bne.n	55ca <__aeabi_dadd+0x4de>
    566c:	1c19      	adds	r1, r3, #0
    566e:	465c      	mov	r4, fp
    5670:	4655      	mov	r5, sl
    5672:	e564      	b.n	513e <__aeabi_dadd+0x52>
    5674:	2800      	cmp	r0, #0
    5676:	d036      	beq.n	56e6 <__aeabi_dadd+0x5fa>
    5678:	4658      	mov	r0, fp
    567a:	4318      	orrs	r0, r3
    567c:	d010      	beq.n	56a0 <__aeabi_dadd+0x5b4>
    567e:	2580      	movs	r5, #128	; 0x80
    5680:	0748      	lsls	r0, r1, #29
    5682:	08e4      	lsrs	r4, r4, #3
    5684:	08c9      	lsrs	r1, r1, #3
    5686:	032d      	lsls	r5, r5, #12
    5688:	4304      	orrs	r4, r0
    568a:	4229      	tst	r1, r5
    568c:	d0e5      	beq.n	565a <__aeabi_dadd+0x56e>
    568e:	08d8      	lsrs	r0, r3, #3
    5690:	4228      	tst	r0, r5
    5692:	d1e2      	bne.n	565a <__aeabi_dadd+0x56e>
    5694:	465d      	mov	r5, fp
    5696:	08ea      	lsrs	r2, r5, #3
    5698:	075c      	lsls	r4, r3, #29
    569a:	4314      	orrs	r4, r2
    569c:	1c01      	adds	r1, r0, #0
    569e:	e7dc      	b.n	565a <__aeabi_dadd+0x56e>
    56a0:	4d21      	ldr	r5, [pc, #132]	; (5728 <__aeabi_dadd+0x63c>)
    56a2:	e54c      	b.n	513e <__aeabi_dadd+0x52>
    56a4:	2300      	movs	r3, #0
    56a6:	e753      	b.n	5550 <__aeabi_dadd+0x464>
    56a8:	1c3d      	adds	r5, r7, #0
    56aa:	3d20      	subs	r5, #32
    56ac:	1c0a      	adds	r2, r1, #0
    56ae:	40ea      	lsrs	r2, r5
    56b0:	1c15      	adds	r5, r2, #0
    56b2:	2f20      	cmp	r7, #32
    56b4:	d034      	beq.n	5720 <__aeabi_dadd+0x634>
    56b6:	2640      	movs	r6, #64	; 0x40
    56b8:	1bf7      	subs	r7, r6, r7
    56ba:	40b9      	lsls	r1, r7
    56bc:	430c      	orrs	r4, r1
    56be:	1e61      	subs	r1, r4, #1
    56c0:	418c      	sbcs	r4, r1
    56c2:	432c      	orrs	r4, r5
    56c4:	2100      	movs	r1, #0
    56c6:	e6d1      	b.n	546c <__aeabi_dadd+0x380>
    56c8:	2180      	movs	r1, #128	; 0x80
    56ca:	2700      	movs	r7, #0
    56cc:	03c9      	lsls	r1, r1, #15
    56ce:	4d16      	ldr	r5, [pc, #88]	; (5728 <__aeabi_dadd+0x63c>)
    56d0:	2400      	movs	r4, #0
    56d2:	e5c6      	b.n	5262 <__aeabi_dadd+0x176>
    56d4:	430c      	orrs	r4, r1
    56d6:	1e61      	subs	r1, r4, #1
    56d8:	418c      	sbcs	r4, r1
    56da:	b2e4      	uxtb	r4, r4
    56dc:	2100      	movs	r1, #0
    56de:	e78a      	b.n	55f6 <__aeabi_dadd+0x50a>
    56e0:	1c19      	adds	r1, r3, #0
    56e2:	465c      	mov	r4, fp
    56e4:	e52b      	b.n	513e <__aeabi_dadd+0x52>
    56e6:	1c19      	adds	r1, r3, #0
    56e8:	465c      	mov	r4, fp
    56ea:	4d0f      	ldr	r5, [pc, #60]	; (5728 <__aeabi_dadd+0x63c>)
    56ec:	e527      	b.n	513e <__aeabi_dadd+0x52>
    56ee:	1c03      	adds	r3, r0, #0
    56f0:	433b      	orrs	r3, r7
    56f2:	d100      	bne.n	56f6 <__aeabi_dadd+0x60a>
    56f4:	e71c      	b.n	5530 <__aeabi_dadd+0x444>
    56f6:	1c01      	adds	r1, r0, #0
    56f8:	1c3c      	adds	r4, r7, #0
    56fa:	e520      	b.n	513e <__aeabi_dadd+0x52>
    56fc:	2020      	movs	r0, #32
    56fe:	4240      	negs	r0, r0
    5700:	1940      	adds	r0, r0, r5
    5702:	1c0a      	adds	r2, r1, #0
    5704:	40c2      	lsrs	r2, r0
    5706:	4690      	mov	r8, r2
    5708:	2d20      	cmp	r5, #32
    570a:	d00b      	beq.n	5724 <__aeabi_dadd+0x638>
    570c:	2040      	movs	r0, #64	; 0x40
    570e:	1b45      	subs	r5, r0, r5
    5710:	40a9      	lsls	r1, r5
    5712:	430c      	orrs	r4, r1
    5714:	1e61      	subs	r1, r4, #1
    5716:	418c      	sbcs	r4, r1
    5718:	4645      	mov	r5, r8
    571a:	432c      	orrs	r4, r5
    571c:	2100      	movs	r1, #0
    571e:	e76a      	b.n	55f6 <__aeabi_dadd+0x50a>
    5720:	2100      	movs	r1, #0
    5722:	e7cb      	b.n	56bc <__aeabi_dadd+0x5d0>
    5724:	2100      	movs	r1, #0
    5726:	e7f4      	b.n	5712 <__aeabi_dadd+0x626>
    5728:	000007ff 	.word	0x000007ff
    572c:	ff7fffff 	.word	0xff7fffff

00005730 <__aeabi_ddiv>:
    5730:	b5f0      	push	{r4, r5, r6, r7, lr}
    5732:	4656      	mov	r6, sl
    5734:	4644      	mov	r4, r8
    5736:	465f      	mov	r7, fp
    5738:	464d      	mov	r5, r9
    573a:	b4f0      	push	{r4, r5, r6, r7}
    573c:	1c1f      	adds	r7, r3, #0
    573e:	030b      	lsls	r3, r1, #12
    5740:	0b1b      	lsrs	r3, r3, #12
    5742:	4698      	mov	r8, r3
    5744:	004b      	lsls	r3, r1, #1
    5746:	b087      	sub	sp, #28
    5748:	1c04      	adds	r4, r0, #0
    574a:	4681      	mov	r9, r0
    574c:	0d5b      	lsrs	r3, r3, #21
    574e:	0fc8      	lsrs	r0, r1, #31
    5750:	1c16      	adds	r6, r2, #0
    5752:	469a      	mov	sl, r3
    5754:	9000      	str	r0, [sp, #0]
    5756:	2b00      	cmp	r3, #0
    5758:	d051      	beq.n	57fe <__aeabi_ddiv+0xce>
    575a:	4b6a      	ldr	r3, [pc, #424]	; (5904 <__aeabi_ddiv+0x1d4>)
    575c:	459a      	cmp	sl, r3
    575e:	d031      	beq.n	57c4 <__aeabi_ddiv+0x94>
    5760:	2280      	movs	r2, #128	; 0x80
    5762:	4641      	mov	r1, r8
    5764:	0352      	lsls	r2, r2, #13
    5766:	430a      	orrs	r2, r1
    5768:	0f63      	lsrs	r3, r4, #29
    576a:	00d2      	lsls	r2, r2, #3
    576c:	431a      	orrs	r2, r3
    576e:	4b66      	ldr	r3, [pc, #408]	; (5908 <__aeabi_ddiv+0x1d8>)
    5770:	4690      	mov	r8, r2
    5772:	2500      	movs	r5, #0
    5774:	00e2      	lsls	r2, r4, #3
    5776:	4691      	mov	r9, r2
    5778:	449a      	add	sl, r3
    577a:	2400      	movs	r4, #0
    577c:	9502      	str	r5, [sp, #8]
    577e:	033b      	lsls	r3, r7, #12
    5780:	0b1b      	lsrs	r3, r3, #12
    5782:	469b      	mov	fp, r3
    5784:	0ffd      	lsrs	r5, r7, #31
    5786:	007b      	lsls	r3, r7, #1
    5788:	1c31      	adds	r1, r6, #0
    578a:	0d5b      	lsrs	r3, r3, #21
    578c:	9501      	str	r5, [sp, #4]
    578e:	d060      	beq.n	5852 <__aeabi_ddiv+0x122>
    5790:	4a5c      	ldr	r2, [pc, #368]	; (5904 <__aeabi_ddiv+0x1d4>)
    5792:	4293      	cmp	r3, r2
    5794:	d054      	beq.n	5840 <__aeabi_ddiv+0x110>
    5796:	2180      	movs	r1, #128	; 0x80
    5798:	4658      	mov	r0, fp
    579a:	0349      	lsls	r1, r1, #13
    579c:	4301      	orrs	r1, r0
    579e:	0f72      	lsrs	r2, r6, #29
    57a0:	00c9      	lsls	r1, r1, #3
    57a2:	4311      	orrs	r1, r2
    57a4:	4a58      	ldr	r2, [pc, #352]	; (5908 <__aeabi_ddiv+0x1d8>)
    57a6:	468b      	mov	fp, r1
    57a8:	189b      	adds	r3, r3, r2
    57aa:	00f1      	lsls	r1, r6, #3
    57ac:	2000      	movs	r0, #0
    57ae:	9a00      	ldr	r2, [sp, #0]
    57b0:	4304      	orrs	r4, r0
    57b2:	406a      	eors	r2, r5
    57b4:	9203      	str	r2, [sp, #12]
    57b6:	2c0f      	cmp	r4, #15
    57b8:	d900      	bls.n	57bc <__aeabi_ddiv+0x8c>
    57ba:	e0ad      	b.n	5918 <__aeabi_ddiv+0x1e8>
    57bc:	4e53      	ldr	r6, [pc, #332]	; (590c <__aeabi_ddiv+0x1dc>)
    57be:	00a4      	lsls	r4, r4, #2
    57c0:	5934      	ldr	r4, [r6, r4]
    57c2:	46a7      	mov	pc, r4
    57c4:	4640      	mov	r0, r8
    57c6:	4304      	orrs	r4, r0
    57c8:	d16e      	bne.n	58a8 <__aeabi_ddiv+0x178>
    57ca:	2100      	movs	r1, #0
    57cc:	2502      	movs	r5, #2
    57ce:	2408      	movs	r4, #8
    57d0:	4688      	mov	r8, r1
    57d2:	4689      	mov	r9, r1
    57d4:	9502      	str	r5, [sp, #8]
    57d6:	e7d2      	b.n	577e <__aeabi_ddiv+0x4e>
    57d8:	9c00      	ldr	r4, [sp, #0]
    57da:	9802      	ldr	r0, [sp, #8]
    57dc:	46c3      	mov	fp, r8
    57de:	4649      	mov	r1, r9
    57e0:	9401      	str	r4, [sp, #4]
    57e2:	2802      	cmp	r0, #2
    57e4:	d064      	beq.n	58b0 <__aeabi_ddiv+0x180>
    57e6:	2803      	cmp	r0, #3
    57e8:	d100      	bne.n	57ec <__aeabi_ddiv+0xbc>
    57ea:	e2ab      	b.n	5d44 <__aeabi_ddiv+0x614>
    57ec:	2801      	cmp	r0, #1
    57ee:	d000      	beq.n	57f2 <__aeabi_ddiv+0xc2>
    57f0:	e238      	b.n	5c64 <__aeabi_ddiv+0x534>
    57f2:	9a01      	ldr	r2, [sp, #4]
    57f4:	2400      	movs	r4, #0
    57f6:	4002      	ands	r2, r0
    57f8:	2500      	movs	r5, #0
    57fa:	46a1      	mov	r9, r4
    57fc:	e060      	b.n	58c0 <__aeabi_ddiv+0x190>
    57fe:	4643      	mov	r3, r8
    5800:	4323      	orrs	r3, r4
    5802:	d04a      	beq.n	589a <__aeabi_ddiv+0x16a>
    5804:	4640      	mov	r0, r8
    5806:	2800      	cmp	r0, #0
    5808:	d100      	bne.n	580c <__aeabi_ddiv+0xdc>
    580a:	e1c0      	b.n	5b8e <__aeabi_ddiv+0x45e>
    580c:	f001 fab6 	bl	6d7c <__clzsi2>
    5810:	1e03      	subs	r3, r0, #0
    5812:	2b27      	cmp	r3, #39	; 0x27
    5814:	dd00      	ble.n	5818 <__aeabi_ddiv+0xe8>
    5816:	e1b3      	b.n	5b80 <__aeabi_ddiv+0x450>
    5818:	2128      	movs	r1, #40	; 0x28
    581a:	1a0d      	subs	r5, r1, r0
    581c:	1c21      	adds	r1, r4, #0
    581e:	3b08      	subs	r3, #8
    5820:	4642      	mov	r2, r8
    5822:	40e9      	lsrs	r1, r5
    5824:	409a      	lsls	r2, r3
    5826:	1c0d      	adds	r5, r1, #0
    5828:	4315      	orrs	r5, r2
    582a:	1c22      	adds	r2, r4, #0
    582c:	409a      	lsls	r2, r3
    582e:	46a8      	mov	r8, r5
    5830:	4691      	mov	r9, r2
    5832:	4b37      	ldr	r3, [pc, #220]	; (5910 <__aeabi_ddiv+0x1e0>)
    5834:	2500      	movs	r5, #0
    5836:	1a1b      	subs	r3, r3, r0
    5838:	469a      	mov	sl, r3
    583a:	2400      	movs	r4, #0
    583c:	9502      	str	r5, [sp, #8]
    583e:	e79e      	b.n	577e <__aeabi_ddiv+0x4e>
    5840:	465a      	mov	r2, fp
    5842:	4316      	orrs	r6, r2
    5844:	2003      	movs	r0, #3
    5846:	2e00      	cmp	r6, #0
    5848:	d1b1      	bne.n	57ae <__aeabi_ddiv+0x7e>
    584a:	46b3      	mov	fp, r6
    584c:	2100      	movs	r1, #0
    584e:	2002      	movs	r0, #2
    5850:	e7ad      	b.n	57ae <__aeabi_ddiv+0x7e>
    5852:	465a      	mov	r2, fp
    5854:	4332      	orrs	r2, r6
    5856:	d01b      	beq.n	5890 <__aeabi_ddiv+0x160>
    5858:	465b      	mov	r3, fp
    585a:	2b00      	cmp	r3, #0
    585c:	d100      	bne.n	5860 <__aeabi_ddiv+0x130>
    585e:	e18a      	b.n	5b76 <__aeabi_ddiv+0x446>
    5860:	4658      	mov	r0, fp
    5862:	f001 fa8b 	bl	6d7c <__clzsi2>
    5866:	2827      	cmp	r0, #39	; 0x27
    5868:	dd00      	ble.n	586c <__aeabi_ddiv+0x13c>
    586a:	e17d      	b.n	5b68 <__aeabi_ddiv+0x438>
    586c:	2228      	movs	r2, #40	; 0x28
    586e:	1a17      	subs	r7, r2, r0
    5870:	1c01      	adds	r1, r0, #0
    5872:	1c32      	adds	r2, r6, #0
    5874:	3908      	subs	r1, #8
    5876:	465b      	mov	r3, fp
    5878:	40fa      	lsrs	r2, r7
    587a:	408b      	lsls	r3, r1
    587c:	1c17      	adds	r7, r2, #0
    587e:	431f      	orrs	r7, r3
    5880:	1c33      	adds	r3, r6, #0
    5882:	408b      	lsls	r3, r1
    5884:	46bb      	mov	fp, r7
    5886:	1c19      	adds	r1, r3, #0
    5888:	4b21      	ldr	r3, [pc, #132]	; (5910 <__aeabi_ddiv+0x1e0>)
    588a:	1a1b      	subs	r3, r3, r0
    588c:	2000      	movs	r0, #0
    588e:	e78e      	b.n	57ae <__aeabi_ddiv+0x7e>
    5890:	2700      	movs	r7, #0
    5892:	46bb      	mov	fp, r7
    5894:	2100      	movs	r1, #0
    5896:	2001      	movs	r0, #1
    5898:	e789      	b.n	57ae <__aeabi_ddiv+0x7e>
    589a:	2000      	movs	r0, #0
    589c:	2501      	movs	r5, #1
    589e:	2404      	movs	r4, #4
    58a0:	4680      	mov	r8, r0
    58a2:	4681      	mov	r9, r0
    58a4:	9502      	str	r5, [sp, #8]
    58a6:	e76a      	b.n	577e <__aeabi_ddiv+0x4e>
    58a8:	2503      	movs	r5, #3
    58aa:	240c      	movs	r4, #12
    58ac:	9502      	str	r5, [sp, #8]
    58ae:	e766      	b.n	577e <__aeabi_ddiv+0x4e>
    58b0:	9c01      	ldr	r4, [sp, #4]
    58b2:	9403      	str	r4, [sp, #12]
    58b4:	9d03      	ldr	r5, [sp, #12]
    58b6:	2201      	movs	r2, #1
    58b8:	402a      	ands	r2, r5
    58ba:	2400      	movs	r4, #0
    58bc:	4d11      	ldr	r5, [pc, #68]	; (5904 <__aeabi_ddiv+0x1d4>)
    58be:	46a1      	mov	r9, r4
    58c0:	2000      	movs	r0, #0
    58c2:	2100      	movs	r1, #0
    58c4:	0324      	lsls	r4, r4, #12
    58c6:	0b26      	lsrs	r6, r4, #12
    58c8:	0d0c      	lsrs	r4, r1, #20
    58ca:	0524      	lsls	r4, r4, #20
    58cc:	4b11      	ldr	r3, [pc, #68]	; (5914 <__aeabi_ddiv+0x1e4>)
    58ce:	4334      	orrs	r4, r6
    58d0:	052d      	lsls	r5, r5, #20
    58d2:	4023      	ands	r3, r4
    58d4:	432b      	orrs	r3, r5
    58d6:	005b      	lsls	r3, r3, #1
    58d8:	085b      	lsrs	r3, r3, #1
    58da:	07d2      	lsls	r2, r2, #31
    58dc:	1c19      	adds	r1, r3, #0
    58de:	4648      	mov	r0, r9
    58e0:	4311      	orrs	r1, r2
    58e2:	b007      	add	sp, #28
    58e4:	bc3c      	pop	{r2, r3, r4, r5}
    58e6:	4690      	mov	r8, r2
    58e8:	4699      	mov	r9, r3
    58ea:	46a2      	mov	sl, r4
    58ec:	46ab      	mov	fp, r5
    58ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    58f0:	2200      	movs	r2, #0
    58f2:	2480      	movs	r4, #128	; 0x80
    58f4:	0324      	lsls	r4, r4, #12
    58f6:	4691      	mov	r9, r2
    58f8:	4d02      	ldr	r5, [pc, #8]	; (5904 <__aeabi_ddiv+0x1d4>)
    58fa:	e7e1      	b.n	58c0 <__aeabi_ddiv+0x190>
    58fc:	2400      	movs	r4, #0
    58fe:	2500      	movs	r5, #0
    5900:	46a1      	mov	r9, r4
    5902:	e7dd      	b.n	58c0 <__aeabi_ddiv+0x190>
    5904:	000007ff 	.word	0x000007ff
    5908:	fffffc01 	.word	0xfffffc01
    590c:	00007164 	.word	0x00007164
    5910:	fffffc0d 	.word	0xfffffc0d
    5914:	800fffff 	.word	0x800fffff
    5918:	4655      	mov	r5, sl
    591a:	1aed      	subs	r5, r5, r3
    591c:	9504      	str	r5, [sp, #16]
    591e:	45d8      	cmp	r8, fp
    5920:	d900      	bls.n	5924 <__aeabi_ddiv+0x1f4>
    5922:	e153      	b.n	5bcc <__aeabi_ddiv+0x49c>
    5924:	d100      	bne.n	5928 <__aeabi_ddiv+0x1f8>
    5926:	e14e      	b.n	5bc6 <__aeabi_ddiv+0x496>
    5928:	9c04      	ldr	r4, [sp, #16]
    592a:	2500      	movs	r5, #0
    592c:	3c01      	subs	r4, #1
    592e:	464e      	mov	r6, r9
    5930:	9404      	str	r4, [sp, #16]
    5932:	4647      	mov	r7, r8
    5934:	46a9      	mov	r9, r5
    5936:	4658      	mov	r0, fp
    5938:	0203      	lsls	r3, r0, #8
    593a:	0e0c      	lsrs	r4, r1, #24
    593c:	431c      	orrs	r4, r3
    593e:	0209      	lsls	r1, r1, #8
    5940:	0c25      	lsrs	r5, r4, #16
    5942:	0423      	lsls	r3, r4, #16
    5944:	0c1b      	lsrs	r3, r3, #16
    5946:	9100      	str	r1, [sp, #0]
    5948:	1c38      	adds	r0, r7, #0
    594a:	1c29      	adds	r1, r5, #0
    594c:	9301      	str	r3, [sp, #4]
    594e:	f7ff f947 	bl	4be0 <__aeabi_uidiv>
    5952:	9901      	ldr	r1, [sp, #4]
    5954:	4683      	mov	fp, r0
    5956:	4341      	muls	r1, r0
    5958:	1c38      	adds	r0, r7, #0
    595a:	468a      	mov	sl, r1
    595c:	1c29      	adds	r1, r5, #0
    595e:	f7ff f983 	bl	4c68 <__aeabi_uidivmod>
    5962:	0c33      	lsrs	r3, r6, #16
    5964:	0409      	lsls	r1, r1, #16
    5966:	4319      	orrs	r1, r3
    5968:	458a      	cmp	sl, r1
    596a:	d90c      	bls.n	5986 <__aeabi_ddiv+0x256>
    596c:	465b      	mov	r3, fp
    596e:	1909      	adds	r1, r1, r4
    5970:	3b01      	subs	r3, #1
    5972:	428c      	cmp	r4, r1
    5974:	d900      	bls.n	5978 <__aeabi_ddiv+0x248>
    5976:	e147      	b.n	5c08 <__aeabi_ddiv+0x4d8>
    5978:	458a      	cmp	sl, r1
    597a:	d800      	bhi.n	597e <__aeabi_ddiv+0x24e>
    597c:	e144      	b.n	5c08 <__aeabi_ddiv+0x4d8>
    597e:	2202      	movs	r2, #2
    5980:	4252      	negs	r2, r2
    5982:	4493      	add	fp, r2
    5984:	1909      	adds	r1, r1, r4
    5986:	4653      	mov	r3, sl
    5988:	1acb      	subs	r3, r1, r3
    598a:	1c18      	adds	r0, r3, #0
    598c:	1c29      	adds	r1, r5, #0
    598e:	4698      	mov	r8, r3
    5990:	f7ff f926 	bl	4be0 <__aeabi_uidiv>
    5994:	1c07      	adds	r7, r0, #0
    5996:	9801      	ldr	r0, [sp, #4]
    5998:	1c29      	adds	r1, r5, #0
    599a:	4378      	muls	r0, r7
    599c:	4682      	mov	sl, r0
    599e:	4640      	mov	r0, r8
    59a0:	f7ff f962 	bl	4c68 <__aeabi_uidivmod>
    59a4:	0436      	lsls	r6, r6, #16
    59a6:	040b      	lsls	r3, r1, #16
    59a8:	0c36      	lsrs	r6, r6, #16
    59aa:	4333      	orrs	r3, r6
    59ac:	459a      	cmp	sl, r3
    59ae:	d909      	bls.n	59c4 <__aeabi_ddiv+0x294>
    59b0:	191b      	adds	r3, r3, r4
    59b2:	1e7a      	subs	r2, r7, #1
    59b4:	429c      	cmp	r4, r3
    59b6:	d900      	bls.n	59ba <__aeabi_ddiv+0x28a>
    59b8:	e124      	b.n	5c04 <__aeabi_ddiv+0x4d4>
    59ba:	459a      	cmp	sl, r3
    59bc:	d800      	bhi.n	59c0 <__aeabi_ddiv+0x290>
    59be:	e121      	b.n	5c04 <__aeabi_ddiv+0x4d4>
    59c0:	3f02      	subs	r7, #2
    59c2:	191b      	adds	r3, r3, r4
    59c4:	465e      	mov	r6, fp
    59c6:	0432      	lsls	r2, r6, #16
    59c8:	4317      	orrs	r7, r2
    59ca:	0c38      	lsrs	r0, r7, #16
    59cc:	46bb      	mov	fp, r7
    59ce:	9e00      	ldr	r6, [sp, #0]
    59d0:	9f00      	ldr	r7, [sp, #0]
    59d2:	4651      	mov	r1, sl
    59d4:	0c3f      	lsrs	r7, r7, #16
    59d6:	0432      	lsls	r2, r6, #16
    59d8:	1a5b      	subs	r3, r3, r1
    59da:	4659      	mov	r1, fp
    59dc:	46ba      	mov	sl, r7
    59de:	0c12      	lsrs	r2, r2, #16
    59e0:	040f      	lsls	r7, r1, #16
    59e2:	0c3f      	lsrs	r7, r7, #16
    59e4:	4690      	mov	r8, r2
    59e6:	4651      	mov	r1, sl
    59e8:	437a      	muls	r2, r7
    59ea:	434f      	muls	r7, r1
    59ec:	4641      	mov	r1, r8
    59ee:	4341      	muls	r1, r0
    59f0:	4656      	mov	r6, sl
    59f2:	4370      	muls	r0, r6
    59f4:	19cf      	adds	r7, r1, r7
    59f6:	0c16      	lsrs	r6, r2, #16
    59f8:	19be      	adds	r6, r7, r6
    59fa:	42b1      	cmp	r1, r6
    59fc:	d902      	bls.n	5a04 <__aeabi_ddiv+0x2d4>
    59fe:	2780      	movs	r7, #128	; 0x80
    5a00:	027f      	lsls	r7, r7, #9
    5a02:	19c0      	adds	r0, r0, r7
    5a04:	0c31      	lsrs	r1, r6, #16
    5a06:	0412      	lsls	r2, r2, #16
    5a08:	0436      	lsls	r6, r6, #16
    5a0a:	0c12      	lsrs	r2, r2, #16
    5a0c:	1840      	adds	r0, r0, r1
    5a0e:	18b6      	adds	r6, r6, r2
    5a10:	4283      	cmp	r3, r0
    5a12:	d200      	bcs.n	5a16 <__aeabi_ddiv+0x2e6>
    5a14:	e0c4      	b.n	5ba0 <__aeabi_ddiv+0x470>
    5a16:	d100      	bne.n	5a1a <__aeabi_ddiv+0x2ea>
    5a18:	e0be      	b.n	5b98 <__aeabi_ddiv+0x468>
    5a1a:	1a19      	subs	r1, r3, r0
    5a1c:	4648      	mov	r0, r9
    5a1e:	1b86      	subs	r6, r0, r6
    5a20:	45b1      	cmp	r9, r6
    5a22:	41bf      	sbcs	r7, r7
    5a24:	427f      	negs	r7, r7
    5a26:	1bcf      	subs	r7, r1, r7
    5a28:	42a7      	cmp	r7, r4
    5a2a:	d100      	bne.n	5a2e <__aeabi_ddiv+0x2fe>
    5a2c:	e113      	b.n	5c56 <__aeabi_ddiv+0x526>
    5a2e:	1c29      	adds	r1, r5, #0
    5a30:	1c38      	adds	r0, r7, #0
    5a32:	f7ff f8d5 	bl	4be0 <__aeabi_uidiv>
    5a36:	9901      	ldr	r1, [sp, #4]
    5a38:	9002      	str	r0, [sp, #8]
    5a3a:	4341      	muls	r1, r0
    5a3c:	1c38      	adds	r0, r7, #0
    5a3e:	4689      	mov	r9, r1
    5a40:	1c29      	adds	r1, r5, #0
    5a42:	f7ff f911 	bl	4c68 <__aeabi_uidivmod>
    5a46:	0c33      	lsrs	r3, r6, #16
    5a48:	0409      	lsls	r1, r1, #16
    5a4a:	4319      	orrs	r1, r3
    5a4c:	4589      	cmp	r9, r1
    5a4e:	d90c      	bls.n	5a6a <__aeabi_ddiv+0x33a>
    5a50:	9b02      	ldr	r3, [sp, #8]
    5a52:	1909      	adds	r1, r1, r4
    5a54:	3b01      	subs	r3, #1
    5a56:	428c      	cmp	r4, r1
    5a58:	d900      	bls.n	5a5c <__aeabi_ddiv+0x32c>
    5a5a:	e0ff      	b.n	5c5c <__aeabi_ddiv+0x52c>
    5a5c:	4589      	cmp	r9, r1
    5a5e:	d800      	bhi.n	5a62 <__aeabi_ddiv+0x332>
    5a60:	e0fc      	b.n	5c5c <__aeabi_ddiv+0x52c>
    5a62:	9f02      	ldr	r7, [sp, #8]
    5a64:	1909      	adds	r1, r1, r4
    5a66:	3f02      	subs	r7, #2
    5a68:	9702      	str	r7, [sp, #8]
    5a6a:	464f      	mov	r7, r9
    5a6c:	1bcf      	subs	r7, r1, r7
    5a6e:	1c38      	adds	r0, r7, #0
    5a70:	1c29      	adds	r1, r5, #0
    5a72:	9705      	str	r7, [sp, #20]
    5a74:	f7ff f8b4 	bl	4be0 <__aeabi_uidiv>
    5a78:	1c07      	adds	r7, r0, #0
    5a7a:	9801      	ldr	r0, [sp, #4]
    5a7c:	1c29      	adds	r1, r5, #0
    5a7e:	4378      	muls	r0, r7
    5a80:	4681      	mov	r9, r0
    5a82:	9805      	ldr	r0, [sp, #20]
    5a84:	f7ff f8f0 	bl	4c68 <__aeabi_uidivmod>
    5a88:	0436      	lsls	r6, r6, #16
    5a8a:	0409      	lsls	r1, r1, #16
    5a8c:	0c36      	lsrs	r6, r6, #16
    5a8e:	430e      	orrs	r6, r1
    5a90:	45b1      	cmp	r9, r6
    5a92:	d909      	bls.n	5aa8 <__aeabi_ddiv+0x378>
    5a94:	1936      	adds	r6, r6, r4
    5a96:	1e7b      	subs	r3, r7, #1
    5a98:	42b4      	cmp	r4, r6
    5a9a:	d900      	bls.n	5a9e <__aeabi_ddiv+0x36e>
    5a9c:	e0e0      	b.n	5c60 <__aeabi_ddiv+0x530>
    5a9e:	45b1      	cmp	r9, r6
    5aa0:	d800      	bhi.n	5aa4 <__aeabi_ddiv+0x374>
    5aa2:	e0dd      	b.n	5c60 <__aeabi_ddiv+0x530>
    5aa4:	3f02      	subs	r7, #2
    5aa6:	1936      	adds	r6, r6, r4
    5aa8:	9d02      	ldr	r5, [sp, #8]
    5aaa:	4649      	mov	r1, r9
    5aac:	1a76      	subs	r6, r6, r1
    5aae:	0429      	lsls	r1, r5, #16
    5ab0:	4339      	orrs	r1, r7
    5ab2:	040b      	lsls	r3, r1, #16
    5ab4:	4657      	mov	r7, sl
    5ab6:	0c0a      	lsrs	r2, r1, #16
    5ab8:	0c1b      	lsrs	r3, r3, #16
    5aba:	4640      	mov	r0, r8
    5abc:	4645      	mov	r5, r8
    5abe:	4358      	muls	r0, r3
    5ac0:	4355      	muls	r5, r2
    5ac2:	437b      	muls	r3, r7
    5ac4:	437a      	muls	r2, r7
    5ac6:	18eb      	adds	r3, r5, r3
    5ac8:	0c07      	lsrs	r7, r0, #16
    5aca:	19db      	adds	r3, r3, r7
    5acc:	429d      	cmp	r5, r3
    5ace:	d902      	bls.n	5ad6 <__aeabi_ddiv+0x3a6>
    5ad0:	2580      	movs	r5, #128	; 0x80
    5ad2:	026d      	lsls	r5, r5, #9
    5ad4:	1952      	adds	r2, r2, r5
    5ad6:	0c1d      	lsrs	r5, r3, #16
    5ad8:	0400      	lsls	r0, r0, #16
    5ada:	041b      	lsls	r3, r3, #16
    5adc:	0c00      	lsrs	r0, r0, #16
    5ade:	1952      	adds	r2, r2, r5
    5ae0:	181b      	adds	r3, r3, r0
    5ae2:	4296      	cmp	r6, r2
    5ae4:	d335      	bcc.n	5b52 <__aeabi_ddiv+0x422>
    5ae6:	d100      	bne.n	5aea <__aeabi_ddiv+0x3ba>
    5ae8:	e0fc      	b.n	5ce4 <__aeabi_ddiv+0x5b4>
    5aea:	2301      	movs	r3, #1
    5aec:	4319      	orrs	r1, r3
    5aee:	9e04      	ldr	r6, [sp, #16]
    5af0:	4f99      	ldr	r7, [pc, #612]	; (5d58 <__aeabi_ddiv+0x628>)
    5af2:	19f5      	adds	r5, r6, r7
    5af4:	2d00      	cmp	r5, #0
    5af6:	dc00      	bgt.n	5afa <__aeabi_ddiv+0x3ca>
    5af8:	e0a1      	b.n	5c3e <__aeabi_ddiv+0x50e>
    5afa:	0748      	lsls	r0, r1, #29
    5afc:	d009      	beq.n	5b12 <__aeabi_ddiv+0x3e2>
    5afe:	230f      	movs	r3, #15
    5b00:	400b      	ands	r3, r1
    5b02:	2b04      	cmp	r3, #4
    5b04:	d005      	beq.n	5b12 <__aeabi_ddiv+0x3e2>
    5b06:	1d0b      	adds	r3, r1, #4
    5b08:	428b      	cmp	r3, r1
    5b0a:	4189      	sbcs	r1, r1
    5b0c:	4249      	negs	r1, r1
    5b0e:	448b      	add	fp, r1
    5b10:	1c19      	adds	r1, r3, #0
    5b12:	465a      	mov	r2, fp
    5b14:	01d2      	lsls	r2, r2, #7
    5b16:	d507      	bpl.n	5b28 <__aeabi_ddiv+0x3f8>
    5b18:	4b90      	ldr	r3, [pc, #576]	; (5d5c <__aeabi_ddiv+0x62c>)
    5b1a:	465c      	mov	r4, fp
    5b1c:	9e04      	ldr	r6, [sp, #16]
    5b1e:	2780      	movs	r7, #128	; 0x80
    5b20:	401c      	ands	r4, r3
    5b22:	00ff      	lsls	r7, r7, #3
    5b24:	46a3      	mov	fp, r4
    5b26:	19f5      	adds	r5, r6, r7
    5b28:	4b8d      	ldr	r3, [pc, #564]	; (5d60 <__aeabi_ddiv+0x630>)
    5b2a:	429d      	cmp	r5, r3
    5b2c:	dd7a      	ble.n	5c24 <__aeabi_ddiv+0x4f4>
    5b2e:	9c03      	ldr	r4, [sp, #12]
    5b30:	2201      	movs	r2, #1
    5b32:	4022      	ands	r2, r4
    5b34:	2400      	movs	r4, #0
    5b36:	4d8b      	ldr	r5, [pc, #556]	; (5d64 <__aeabi_ddiv+0x634>)
    5b38:	46a1      	mov	r9, r4
    5b3a:	e6c1      	b.n	58c0 <__aeabi_ddiv+0x190>
    5b3c:	2480      	movs	r4, #128	; 0x80
    5b3e:	0324      	lsls	r4, r4, #12
    5b40:	4647      	mov	r7, r8
    5b42:	4227      	tst	r7, r4
    5b44:	d14c      	bne.n	5be0 <__aeabi_ddiv+0x4b0>
    5b46:	433c      	orrs	r4, r7
    5b48:	0324      	lsls	r4, r4, #12
    5b4a:	0b24      	lsrs	r4, r4, #12
    5b4c:	9a00      	ldr	r2, [sp, #0]
    5b4e:	4d85      	ldr	r5, [pc, #532]	; (5d64 <__aeabi_ddiv+0x634>)
    5b50:	e6b6      	b.n	58c0 <__aeabi_ddiv+0x190>
    5b52:	1936      	adds	r6, r6, r4
    5b54:	1e48      	subs	r0, r1, #1
    5b56:	42b4      	cmp	r4, r6
    5b58:	d95e      	bls.n	5c18 <__aeabi_ddiv+0x4e8>
    5b5a:	1c01      	adds	r1, r0, #0
    5b5c:	4296      	cmp	r6, r2
    5b5e:	d1c4      	bne.n	5aea <__aeabi_ddiv+0x3ba>
    5b60:	9e00      	ldr	r6, [sp, #0]
    5b62:	429e      	cmp	r6, r3
    5b64:	d1c1      	bne.n	5aea <__aeabi_ddiv+0x3ba>
    5b66:	e7c2      	b.n	5aee <__aeabi_ddiv+0x3be>
    5b68:	1c03      	adds	r3, r0, #0
    5b6a:	3b28      	subs	r3, #40	; 0x28
    5b6c:	1c31      	adds	r1, r6, #0
    5b6e:	4099      	lsls	r1, r3
    5b70:	468b      	mov	fp, r1
    5b72:	2100      	movs	r1, #0
    5b74:	e688      	b.n	5888 <__aeabi_ddiv+0x158>
    5b76:	1c30      	adds	r0, r6, #0
    5b78:	f001 f900 	bl	6d7c <__clzsi2>
    5b7c:	3020      	adds	r0, #32
    5b7e:	e672      	b.n	5866 <__aeabi_ddiv+0x136>
    5b80:	3b28      	subs	r3, #40	; 0x28
    5b82:	1c21      	adds	r1, r4, #0
    5b84:	4099      	lsls	r1, r3
    5b86:	2200      	movs	r2, #0
    5b88:	4688      	mov	r8, r1
    5b8a:	4691      	mov	r9, r2
    5b8c:	e651      	b.n	5832 <__aeabi_ddiv+0x102>
    5b8e:	1c20      	adds	r0, r4, #0
    5b90:	f001 f8f4 	bl	6d7c <__clzsi2>
    5b94:	3020      	adds	r0, #32
    5b96:	e63b      	b.n	5810 <__aeabi_ddiv+0xe0>
    5b98:	2100      	movs	r1, #0
    5b9a:	45b1      	cmp	r9, r6
    5b9c:	d300      	bcc.n	5ba0 <__aeabi_ddiv+0x470>
    5b9e:	e73d      	b.n	5a1c <__aeabi_ddiv+0x2ec>
    5ba0:	9f00      	ldr	r7, [sp, #0]
    5ba2:	465a      	mov	r2, fp
    5ba4:	44b9      	add	r9, r7
    5ba6:	45b9      	cmp	r9, r7
    5ba8:	41bf      	sbcs	r7, r7
    5baa:	427f      	negs	r7, r7
    5bac:	193f      	adds	r7, r7, r4
    5bae:	18fb      	adds	r3, r7, r3
    5bb0:	3a01      	subs	r2, #1
    5bb2:	429c      	cmp	r4, r3
    5bb4:	d21e      	bcs.n	5bf4 <__aeabi_ddiv+0x4c4>
    5bb6:	4298      	cmp	r0, r3
    5bb8:	d900      	bls.n	5bbc <__aeabi_ddiv+0x48c>
    5bba:	e07e      	b.n	5cba <__aeabi_ddiv+0x58a>
    5bbc:	d100      	bne.n	5bc0 <__aeabi_ddiv+0x490>
    5bbe:	e0b5      	b.n	5d2c <__aeabi_ddiv+0x5fc>
    5bc0:	1a19      	subs	r1, r3, r0
    5bc2:	4693      	mov	fp, r2
    5bc4:	e72a      	b.n	5a1c <__aeabi_ddiv+0x2ec>
    5bc6:	4589      	cmp	r9, r1
    5bc8:	d800      	bhi.n	5bcc <__aeabi_ddiv+0x49c>
    5bca:	e6ad      	b.n	5928 <__aeabi_ddiv+0x1f8>
    5bcc:	4648      	mov	r0, r9
    5bce:	4646      	mov	r6, r8
    5bd0:	4642      	mov	r2, r8
    5bd2:	0877      	lsrs	r7, r6, #1
    5bd4:	07d3      	lsls	r3, r2, #31
    5bd6:	0846      	lsrs	r6, r0, #1
    5bd8:	07c0      	lsls	r0, r0, #31
    5bda:	431e      	orrs	r6, r3
    5bdc:	4681      	mov	r9, r0
    5bde:	e6aa      	b.n	5936 <__aeabi_ddiv+0x206>
    5be0:	4658      	mov	r0, fp
    5be2:	4220      	tst	r0, r4
    5be4:	d112      	bne.n	5c0c <__aeabi_ddiv+0x4dc>
    5be6:	4304      	orrs	r4, r0
    5be8:	0324      	lsls	r4, r4, #12
    5bea:	1c2a      	adds	r2, r5, #0
    5bec:	0b24      	lsrs	r4, r4, #12
    5bee:	4689      	mov	r9, r1
    5bf0:	4d5c      	ldr	r5, [pc, #368]	; (5d64 <__aeabi_ddiv+0x634>)
    5bf2:	e665      	b.n	58c0 <__aeabi_ddiv+0x190>
    5bf4:	42a3      	cmp	r3, r4
    5bf6:	d1e3      	bne.n	5bc0 <__aeabi_ddiv+0x490>
    5bf8:	9f00      	ldr	r7, [sp, #0]
    5bfa:	454f      	cmp	r7, r9
    5bfc:	d9db      	bls.n	5bb6 <__aeabi_ddiv+0x486>
    5bfe:	1a21      	subs	r1, r4, r0
    5c00:	4693      	mov	fp, r2
    5c02:	e70b      	b.n	5a1c <__aeabi_ddiv+0x2ec>
    5c04:	1c17      	adds	r7, r2, #0
    5c06:	e6dd      	b.n	59c4 <__aeabi_ddiv+0x294>
    5c08:	469b      	mov	fp, r3
    5c0a:	e6bc      	b.n	5986 <__aeabi_ddiv+0x256>
    5c0c:	433c      	orrs	r4, r7
    5c0e:	0324      	lsls	r4, r4, #12
    5c10:	0b24      	lsrs	r4, r4, #12
    5c12:	9a00      	ldr	r2, [sp, #0]
    5c14:	4d53      	ldr	r5, [pc, #332]	; (5d64 <__aeabi_ddiv+0x634>)
    5c16:	e653      	b.n	58c0 <__aeabi_ddiv+0x190>
    5c18:	42b2      	cmp	r2, r6
    5c1a:	d859      	bhi.n	5cd0 <__aeabi_ddiv+0x5a0>
    5c1c:	d100      	bne.n	5c20 <__aeabi_ddiv+0x4f0>
    5c1e:	e08a      	b.n	5d36 <__aeabi_ddiv+0x606>
    5c20:	1c01      	adds	r1, r0, #0
    5c22:	e762      	b.n	5aea <__aeabi_ddiv+0x3ba>
    5c24:	465f      	mov	r7, fp
    5c26:	08c9      	lsrs	r1, r1, #3
    5c28:	077b      	lsls	r3, r7, #29
    5c2a:	9e03      	ldr	r6, [sp, #12]
    5c2c:	430b      	orrs	r3, r1
    5c2e:	027c      	lsls	r4, r7, #9
    5c30:	056d      	lsls	r5, r5, #21
    5c32:	2201      	movs	r2, #1
    5c34:	4699      	mov	r9, r3
    5c36:	0b24      	lsrs	r4, r4, #12
    5c38:	0d6d      	lsrs	r5, r5, #21
    5c3a:	4032      	ands	r2, r6
    5c3c:	e640      	b.n	58c0 <__aeabi_ddiv+0x190>
    5c3e:	4b4a      	ldr	r3, [pc, #296]	; (5d68 <__aeabi_ddiv+0x638>)
    5c40:	9f04      	ldr	r7, [sp, #16]
    5c42:	1bdb      	subs	r3, r3, r7
    5c44:	2b38      	cmp	r3, #56	; 0x38
    5c46:	dd10      	ble.n	5c6a <__aeabi_ddiv+0x53a>
    5c48:	9c03      	ldr	r4, [sp, #12]
    5c4a:	2201      	movs	r2, #1
    5c4c:	4022      	ands	r2, r4
    5c4e:	2400      	movs	r4, #0
    5c50:	2500      	movs	r5, #0
    5c52:	46a1      	mov	r9, r4
    5c54:	e634      	b.n	58c0 <__aeabi_ddiv+0x190>
    5c56:	2101      	movs	r1, #1
    5c58:	4249      	negs	r1, r1
    5c5a:	e748      	b.n	5aee <__aeabi_ddiv+0x3be>
    5c5c:	9302      	str	r3, [sp, #8]
    5c5e:	e704      	b.n	5a6a <__aeabi_ddiv+0x33a>
    5c60:	1c1f      	adds	r7, r3, #0
    5c62:	e721      	b.n	5aa8 <__aeabi_ddiv+0x378>
    5c64:	9c01      	ldr	r4, [sp, #4]
    5c66:	9403      	str	r4, [sp, #12]
    5c68:	e741      	b.n	5aee <__aeabi_ddiv+0x3be>
    5c6a:	2b1f      	cmp	r3, #31
    5c6c:	dc40      	bgt.n	5cf0 <__aeabi_ddiv+0x5c0>
    5c6e:	483f      	ldr	r0, [pc, #252]	; (5d6c <__aeabi_ddiv+0x63c>)
    5c70:	9f04      	ldr	r7, [sp, #16]
    5c72:	1c0c      	adds	r4, r1, #0
    5c74:	183a      	adds	r2, r7, r0
    5c76:	4658      	mov	r0, fp
    5c78:	4091      	lsls	r1, r2
    5c7a:	40dc      	lsrs	r4, r3
    5c7c:	4090      	lsls	r0, r2
    5c7e:	4320      	orrs	r0, r4
    5c80:	1c0a      	adds	r2, r1, #0
    5c82:	1e51      	subs	r1, r2, #1
    5c84:	418a      	sbcs	r2, r1
    5c86:	1c01      	adds	r1, r0, #0
    5c88:	4311      	orrs	r1, r2
    5c8a:	465a      	mov	r2, fp
    5c8c:	40da      	lsrs	r2, r3
    5c8e:	1c13      	adds	r3, r2, #0
    5c90:	0748      	lsls	r0, r1, #29
    5c92:	d009      	beq.n	5ca8 <__aeabi_ddiv+0x578>
    5c94:	220f      	movs	r2, #15
    5c96:	400a      	ands	r2, r1
    5c98:	2a04      	cmp	r2, #4
    5c9a:	d005      	beq.n	5ca8 <__aeabi_ddiv+0x578>
    5c9c:	1d0a      	adds	r2, r1, #4
    5c9e:	428a      	cmp	r2, r1
    5ca0:	4189      	sbcs	r1, r1
    5ca2:	4249      	negs	r1, r1
    5ca4:	185b      	adds	r3, r3, r1
    5ca6:	1c11      	adds	r1, r2, #0
    5ca8:	021a      	lsls	r2, r3, #8
    5caa:	d534      	bpl.n	5d16 <__aeabi_ddiv+0x5e6>
    5cac:	9c03      	ldr	r4, [sp, #12]
    5cae:	2201      	movs	r2, #1
    5cb0:	4022      	ands	r2, r4
    5cb2:	2400      	movs	r4, #0
    5cb4:	2501      	movs	r5, #1
    5cb6:	46a1      	mov	r9, r4
    5cb8:	e602      	b.n	58c0 <__aeabi_ddiv+0x190>
    5cba:	9f00      	ldr	r7, [sp, #0]
    5cbc:	2102      	movs	r1, #2
    5cbe:	4249      	negs	r1, r1
    5cc0:	44b9      	add	r9, r7
    5cc2:	448b      	add	fp, r1
    5cc4:	45b9      	cmp	r9, r7
    5cc6:	4189      	sbcs	r1, r1
    5cc8:	4249      	negs	r1, r1
    5cca:	1909      	adds	r1, r1, r4
    5ccc:	18cb      	adds	r3, r1, r3
    5cce:	e6a4      	b.n	5a1a <__aeabi_ddiv+0x2ea>
    5cd0:	9d00      	ldr	r5, [sp, #0]
    5cd2:	1e88      	subs	r0, r1, #2
    5cd4:	0069      	lsls	r1, r5, #1
    5cd6:	42a9      	cmp	r1, r5
    5cd8:	41ad      	sbcs	r5, r5
    5cda:	426d      	negs	r5, r5
    5cdc:	192c      	adds	r4, r5, r4
    5cde:	1936      	adds	r6, r6, r4
    5ce0:	9100      	str	r1, [sp, #0]
    5ce2:	e73a      	b.n	5b5a <__aeabi_ddiv+0x42a>
    5ce4:	2b00      	cmp	r3, #0
    5ce6:	d000      	beq.n	5cea <__aeabi_ddiv+0x5ba>
    5ce8:	e733      	b.n	5b52 <__aeabi_ddiv+0x422>
    5cea:	2400      	movs	r4, #0
    5cec:	9400      	str	r4, [sp, #0]
    5cee:	e737      	b.n	5b60 <__aeabi_ddiv+0x430>
    5cf0:	4a1f      	ldr	r2, [pc, #124]	; (5d70 <__aeabi_ddiv+0x640>)
    5cf2:	9c04      	ldr	r4, [sp, #16]
    5cf4:	465d      	mov	r5, fp
    5cf6:	1b12      	subs	r2, r2, r4
    5cf8:	40d5      	lsrs	r5, r2
    5cfa:	1c2a      	adds	r2, r5, #0
    5cfc:	2b20      	cmp	r3, #32
    5cfe:	d01f      	beq.n	5d40 <__aeabi_ddiv+0x610>
    5d00:	4e1c      	ldr	r6, [pc, #112]	; (5d74 <__aeabi_ddiv+0x644>)
    5d02:	465f      	mov	r7, fp
    5d04:	19a3      	adds	r3, r4, r6
    5d06:	409f      	lsls	r7, r3
    5d08:	1c3b      	adds	r3, r7, #0
    5d0a:	4319      	orrs	r1, r3
    5d0c:	1e4b      	subs	r3, r1, #1
    5d0e:	4199      	sbcs	r1, r3
    5d10:	4311      	orrs	r1, r2
    5d12:	2300      	movs	r3, #0
    5d14:	e7bc      	b.n	5c90 <__aeabi_ddiv+0x560>
    5d16:	075a      	lsls	r2, r3, #29
    5d18:	08c9      	lsrs	r1, r1, #3
    5d1a:	430a      	orrs	r2, r1
    5d1c:	9f03      	ldr	r7, [sp, #12]
    5d1e:	4691      	mov	r9, r2
    5d20:	025b      	lsls	r3, r3, #9
    5d22:	2201      	movs	r2, #1
    5d24:	0b1c      	lsrs	r4, r3, #12
    5d26:	403a      	ands	r2, r7
    5d28:	2500      	movs	r5, #0
    5d2a:	e5c9      	b.n	58c0 <__aeabi_ddiv+0x190>
    5d2c:	454e      	cmp	r6, r9
    5d2e:	d8c4      	bhi.n	5cba <__aeabi_ddiv+0x58a>
    5d30:	4693      	mov	fp, r2
    5d32:	2100      	movs	r1, #0
    5d34:	e672      	b.n	5a1c <__aeabi_ddiv+0x2ec>
    5d36:	9f00      	ldr	r7, [sp, #0]
    5d38:	429f      	cmp	r7, r3
    5d3a:	d3c9      	bcc.n	5cd0 <__aeabi_ddiv+0x5a0>
    5d3c:	1c01      	adds	r1, r0, #0
    5d3e:	e70f      	b.n	5b60 <__aeabi_ddiv+0x430>
    5d40:	2300      	movs	r3, #0
    5d42:	e7e2      	b.n	5d0a <__aeabi_ddiv+0x5da>
    5d44:	2480      	movs	r4, #128	; 0x80
    5d46:	0324      	lsls	r4, r4, #12
    5d48:	465f      	mov	r7, fp
    5d4a:	433c      	orrs	r4, r7
    5d4c:	0324      	lsls	r4, r4, #12
    5d4e:	0b24      	lsrs	r4, r4, #12
    5d50:	9a01      	ldr	r2, [sp, #4]
    5d52:	4689      	mov	r9, r1
    5d54:	4d03      	ldr	r5, [pc, #12]	; (5d64 <__aeabi_ddiv+0x634>)
    5d56:	e5b3      	b.n	58c0 <__aeabi_ddiv+0x190>
    5d58:	000003ff 	.word	0x000003ff
    5d5c:	feffffff 	.word	0xfeffffff
    5d60:	000007fe 	.word	0x000007fe
    5d64:	000007ff 	.word	0x000007ff
    5d68:	fffffc02 	.word	0xfffffc02
    5d6c:	0000041e 	.word	0x0000041e
    5d70:	fffffbe2 	.word	0xfffffbe2
    5d74:	0000043e 	.word	0x0000043e

00005d78 <__eqdf2>:
    5d78:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d7a:	465f      	mov	r7, fp
    5d7c:	4656      	mov	r6, sl
    5d7e:	464d      	mov	r5, r9
    5d80:	4644      	mov	r4, r8
    5d82:	b4f0      	push	{r4, r5, r6, r7}
    5d84:	1c0d      	adds	r5, r1, #0
    5d86:	1c04      	adds	r4, r0, #0
    5d88:	4680      	mov	r8, r0
    5d8a:	0fe8      	lsrs	r0, r5, #31
    5d8c:	4681      	mov	r9, r0
    5d8e:	0318      	lsls	r0, r3, #12
    5d90:	030f      	lsls	r7, r1, #12
    5d92:	0b00      	lsrs	r0, r0, #12
    5d94:	0b3f      	lsrs	r7, r7, #12
    5d96:	b083      	sub	sp, #12
    5d98:	4684      	mov	ip, r0
    5d9a:	481b      	ldr	r0, [pc, #108]	; (5e08 <__eqdf2+0x90>)
    5d9c:	9700      	str	r7, [sp, #0]
    5d9e:	0049      	lsls	r1, r1, #1
    5da0:	005e      	lsls	r6, r3, #1
    5da2:	0fdf      	lsrs	r7, r3, #31
    5da4:	0d49      	lsrs	r1, r1, #21
    5da6:	4692      	mov	sl, r2
    5da8:	0d76      	lsrs	r6, r6, #21
    5daa:	46bb      	mov	fp, r7
    5dac:	4281      	cmp	r1, r0
    5dae:	d00c      	beq.n	5dca <__eqdf2+0x52>
    5db0:	4815      	ldr	r0, [pc, #84]	; (5e08 <__eqdf2+0x90>)
    5db2:	4286      	cmp	r6, r0
    5db4:	d010      	beq.n	5dd8 <__eqdf2+0x60>
    5db6:	2001      	movs	r0, #1
    5db8:	42b1      	cmp	r1, r6
    5dba:	d015      	beq.n	5de8 <__eqdf2+0x70>
    5dbc:	b003      	add	sp, #12
    5dbe:	bc3c      	pop	{r2, r3, r4, r5}
    5dc0:	4690      	mov	r8, r2
    5dc2:	4699      	mov	r9, r3
    5dc4:	46a2      	mov	sl, r4
    5dc6:	46ab      	mov	fp, r5
    5dc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5dca:	9f00      	ldr	r7, [sp, #0]
    5dcc:	2001      	movs	r0, #1
    5dce:	4327      	orrs	r7, r4
    5dd0:	d1f4      	bne.n	5dbc <__eqdf2+0x44>
    5dd2:	480d      	ldr	r0, [pc, #52]	; (5e08 <__eqdf2+0x90>)
    5dd4:	4286      	cmp	r6, r0
    5dd6:	d1ee      	bne.n	5db6 <__eqdf2+0x3e>
    5dd8:	4660      	mov	r0, ip
    5dda:	4302      	orrs	r2, r0
    5ddc:	2001      	movs	r0, #1
    5dde:	2a00      	cmp	r2, #0
    5de0:	d1ec      	bne.n	5dbc <__eqdf2+0x44>
    5de2:	2001      	movs	r0, #1
    5de4:	42b1      	cmp	r1, r6
    5de6:	d1e9      	bne.n	5dbc <__eqdf2+0x44>
    5de8:	9b00      	ldr	r3, [sp, #0]
    5dea:	4563      	cmp	r3, ip
    5dec:	d1e6      	bne.n	5dbc <__eqdf2+0x44>
    5dee:	45d0      	cmp	r8, sl
    5df0:	d1e4      	bne.n	5dbc <__eqdf2+0x44>
    5df2:	45d9      	cmp	r9, fp
    5df4:	d006      	beq.n	5e04 <__eqdf2+0x8c>
    5df6:	2900      	cmp	r1, #0
    5df8:	d1e0      	bne.n	5dbc <__eqdf2+0x44>
    5dfa:	431c      	orrs	r4, r3
    5dfc:	1c20      	adds	r0, r4, #0
    5dfe:	1e44      	subs	r4, r0, #1
    5e00:	41a0      	sbcs	r0, r4
    5e02:	e7db      	b.n	5dbc <__eqdf2+0x44>
    5e04:	2000      	movs	r0, #0
    5e06:	e7d9      	b.n	5dbc <__eqdf2+0x44>
    5e08:	000007ff 	.word	0x000007ff

00005e0c <__gedf2>:
    5e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e0e:	465f      	mov	r7, fp
    5e10:	4656      	mov	r6, sl
    5e12:	464d      	mov	r5, r9
    5e14:	4644      	mov	r4, r8
    5e16:	b4f0      	push	{r4, r5, r6, r7}
    5e18:	0fcd      	lsrs	r5, r1, #31
    5e1a:	0fde      	lsrs	r6, r3, #31
    5e1c:	46ac      	mov	ip, r5
    5e1e:	031d      	lsls	r5, r3, #12
    5e20:	0b2d      	lsrs	r5, r5, #12
    5e22:	46b1      	mov	r9, r6
    5e24:	4e37      	ldr	r6, [pc, #220]	; (5f04 <__gedf2+0xf8>)
    5e26:	030f      	lsls	r7, r1, #12
    5e28:	004c      	lsls	r4, r1, #1
    5e2a:	46ab      	mov	fp, r5
    5e2c:	005d      	lsls	r5, r3, #1
    5e2e:	4680      	mov	r8, r0
    5e30:	0b3f      	lsrs	r7, r7, #12
    5e32:	0d64      	lsrs	r4, r4, #21
    5e34:	4692      	mov	sl, r2
    5e36:	0d6d      	lsrs	r5, r5, #21
    5e38:	42b4      	cmp	r4, r6
    5e3a:	d032      	beq.n	5ea2 <__gedf2+0x96>
    5e3c:	4e31      	ldr	r6, [pc, #196]	; (5f04 <__gedf2+0xf8>)
    5e3e:	42b5      	cmp	r5, r6
    5e40:	d035      	beq.n	5eae <__gedf2+0xa2>
    5e42:	2c00      	cmp	r4, #0
    5e44:	d10e      	bne.n	5e64 <__gedf2+0x58>
    5e46:	4338      	orrs	r0, r7
    5e48:	4241      	negs	r1, r0
    5e4a:	4141      	adcs	r1, r0
    5e4c:	1c08      	adds	r0, r1, #0
    5e4e:	2d00      	cmp	r5, #0
    5e50:	d00b      	beq.n	5e6a <__gedf2+0x5e>
    5e52:	2900      	cmp	r1, #0
    5e54:	d119      	bne.n	5e8a <__gedf2+0x7e>
    5e56:	45cc      	cmp	ip, r9
    5e58:	d02d      	beq.n	5eb6 <__gedf2+0xaa>
    5e5a:	4665      	mov	r5, ip
    5e5c:	4268      	negs	r0, r5
    5e5e:	2301      	movs	r3, #1
    5e60:	4318      	orrs	r0, r3
    5e62:	e018      	b.n	5e96 <__gedf2+0x8a>
    5e64:	2d00      	cmp	r5, #0
    5e66:	d1f6      	bne.n	5e56 <__gedf2+0x4a>
    5e68:	1c28      	adds	r0, r5, #0
    5e6a:	4659      	mov	r1, fp
    5e6c:	430a      	orrs	r2, r1
    5e6e:	4253      	negs	r3, r2
    5e70:	4153      	adcs	r3, r2
    5e72:	2800      	cmp	r0, #0
    5e74:	d106      	bne.n	5e84 <__gedf2+0x78>
    5e76:	2b00      	cmp	r3, #0
    5e78:	d0ed      	beq.n	5e56 <__gedf2+0x4a>
    5e7a:	4663      	mov	r3, ip
    5e7c:	4258      	negs	r0, r3
    5e7e:	2301      	movs	r3, #1
    5e80:	4318      	orrs	r0, r3
    5e82:	e008      	b.n	5e96 <__gedf2+0x8a>
    5e84:	2000      	movs	r0, #0
    5e86:	2b00      	cmp	r3, #0
    5e88:	d105      	bne.n	5e96 <__gedf2+0x8a>
    5e8a:	464a      	mov	r2, r9
    5e8c:	4250      	negs	r0, r2
    5e8e:	4150      	adcs	r0, r2
    5e90:	4240      	negs	r0, r0
    5e92:	2301      	movs	r3, #1
    5e94:	4318      	orrs	r0, r3
    5e96:	bc3c      	pop	{r2, r3, r4, r5}
    5e98:	4690      	mov	r8, r2
    5e9a:	4699      	mov	r9, r3
    5e9c:	46a2      	mov	sl, r4
    5e9e:	46ab      	mov	fp, r5
    5ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5ea2:	1c3e      	adds	r6, r7, #0
    5ea4:	4306      	orrs	r6, r0
    5ea6:	d0c9      	beq.n	5e3c <__gedf2+0x30>
    5ea8:	2002      	movs	r0, #2
    5eaa:	4240      	negs	r0, r0
    5eac:	e7f3      	b.n	5e96 <__gedf2+0x8a>
    5eae:	465e      	mov	r6, fp
    5eb0:	4316      	orrs	r6, r2
    5eb2:	d0c6      	beq.n	5e42 <__gedf2+0x36>
    5eb4:	e7f8      	b.n	5ea8 <__gedf2+0x9c>
    5eb6:	42ac      	cmp	r4, r5
    5eb8:	dc07      	bgt.n	5eca <__gedf2+0xbe>
    5eba:	da0b      	bge.n	5ed4 <__gedf2+0xc8>
    5ebc:	4661      	mov	r1, ip
    5ebe:	4248      	negs	r0, r1
    5ec0:	4148      	adcs	r0, r1
    5ec2:	4240      	negs	r0, r0
    5ec4:	2301      	movs	r3, #1
    5ec6:	4318      	orrs	r0, r3
    5ec8:	e7e5      	b.n	5e96 <__gedf2+0x8a>
    5eca:	4666      	mov	r6, ip
    5ecc:	4270      	negs	r0, r6
    5ece:	2301      	movs	r3, #1
    5ed0:	4318      	orrs	r0, r3
    5ed2:	e7e0      	b.n	5e96 <__gedf2+0x8a>
    5ed4:	455f      	cmp	r7, fp
    5ed6:	d80a      	bhi.n	5eee <__gedf2+0xe2>
    5ed8:	d00e      	beq.n	5ef8 <__gedf2+0xec>
    5eda:	2000      	movs	r0, #0
    5edc:	455f      	cmp	r7, fp
    5ede:	d2da      	bcs.n	5e96 <__gedf2+0x8a>
    5ee0:	4665      	mov	r5, ip
    5ee2:	4268      	negs	r0, r5
    5ee4:	4168      	adcs	r0, r5
    5ee6:	4240      	negs	r0, r0
    5ee8:	2301      	movs	r3, #1
    5eea:	4318      	orrs	r0, r3
    5eec:	e7d3      	b.n	5e96 <__gedf2+0x8a>
    5eee:	4662      	mov	r2, ip
    5ef0:	4250      	negs	r0, r2
    5ef2:	2301      	movs	r3, #1
    5ef4:	4318      	orrs	r0, r3
    5ef6:	e7ce      	b.n	5e96 <__gedf2+0x8a>
    5ef8:	45d0      	cmp	r8, sl
    5efa:	d8f8      	bhi.n	5eee <__gedf2+0xe2>
    5efc:	2000      	movs	r0, #0
    5efe:	45d0      	cmp	r8, sl
    5f00:	d3ee      	bcc.n	5ee0 <__gedf2+0xd4>
    5f02:	e7c8      	b.n	5e96 <__gedf2+0x8a>
    5f04:	000007ff 	.word	0x000007ff

00005f08 <__ledf2>:
    5f08:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f0a:	4656      	mov	r6, sl
    5f0c:	464d      	mov	r5, r9
    5f0e:	4644      	mov	r4, r8
    5f10:	465f      	mov	r7, fp
    5f12:	b4f0      	push	{r4, r5, r6, r7}
    5f14:	1c0d      	adds	r5, r1, #0
    5f16:	b083      	sub	sp, #12
    5f18:	1c04      	adds	r4, r0, #0
    5f1a:	9001      	str	r0, [sp, #4]
    5f1c:	0fe8      	lsrs	r0, r5, #31
    5f1e:	4681      	mov	r9, r0
    5f20:	0318      	lsls	r0, r3, #12
    5f22:	030f      	lsls	r7, r1, #12
    5f24:	0b00      	lsrs	r0, r0, #12
    5f26:	0b3f      	lsrs	r7, r7, #12
    5f28:	4684      	mov	ip, r0
    5f2a:	4835      	ldr	r0, [pc, #212]	; (6000 <__ledf2+0xf8>)
    5f2c:	9700      	str	r7, [sp, #0]
    5f2e:	0049      	lsls	r1, r1, #1
    5f30:	005e      	lsls	r6, r3, #1
    5f32:	0fdf      	lsrs	r7, r3, #31
    5f34:	0d49      	lsrs	r1, r1, #21
    5f36:	4692      	mov	sl, r2
    5f38:	0d76      	lsrs	r6, r6, #21
    5f3a:	46b8      	mov	r8, r7
    5f3c:	4281      	cmp	r1, r0
    5f3e:	d034      	beq.n	5faa <__ledf2+0xa2>
    5f40:	482f      	ldr	r0, [pc, #188]	; (6000 <__ledf2+0xf8>)
    5f42:	4286      	cmp	r6, r0
    5f44:	d036      	beq.n	5fb4 <__ledf2+0xac>
    5f46:	2900      	cmp	r1, #0
    5f48:	d018      	beq.n	5f7c <__ledf2+0x74>
    5f4a:	2e00      	cmp	r6, #0
    5f4c:	d11f      	bne.n	5f8e <__ledf2+0x86>
    5f4e:	1c34      	adds	r4, r6, #0
    5f50:	4667      	mov	r7, ip
    5f52:	433a      	orrs	r2, r7
    5f54:	4253      	negs	r3, r2
    5f56:	4153      	adcs	r3, r2
    5f58:	2c00      	cmp	r4, #0
    5f5a:	d01f      	beq.n	5f9c <__ledf2+0x94>
    5f5c:	2000      	movs	r0, #0
    5f5e:	2b00      	cmp	r3, #0
    5f60:	d105      	bne.n	5f6e <__ledf2+0x66>
    5f62:	4642      	mov	r2, r8
    5f64:	4250      	negs	r0, r2
    5f66:	4150      	adcs	r0, r2
    5f68:	4240      	negs	r0, r0
    5f6a:	2301      	movs	r3, #1
    5f6c:	4318      	orrs	r0, r3
    5f6e:	b003      	add	sp, #12
    5f70:	bc3c      	pop	{r2, r3, r4, r5}
    5f72:	4690      	mov	r8, r2
    5f74:	4699      	mov	r9, r3
    5f76:	46a2      	mov	sl, r4
    5f78:	46ab      	mov	fp, r5
    5f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5f7c:	9800      	ldr	r0, [sp, #0]
    5f7e:	4304      	orrs	r4, r0
    5f80:	4260      	negs	r0, r4
    5f82:	4160      	adcs	r0, r4
    5f84:	1c04      	adds	r4, r0, #0
    5f86:	2e00      	cmp	r6, #0
    5f88:	d0e2      	beq.n	5f50 <__ledf2+0x48>
    5f8a:	2800      	cmp	r0, #0
    5f8c:	d1e9      	bne.n	5f62 <__ledf2+0x5a>
    5f8e:	45c1      	cmp	r9, r8
    5f90:	d015      	beq.n	5fbe <__ledf2+0xb6>
    5f92:	464f      	mov	r7, r9
    5f94:	4278      	negs	r0, r7
    5f96:	2301      	movs	r3, #1
    5f98:	4318      	orrs	r0, r3
    5f9a:	e7e8      	b.n	5f6e <__ledf2+0x66>
    5f9c:	2b00      	cmp	r3, #0
    5f9e:	d0f6      	beq.n	5f8e <__ledf2+0x86>
    5fa0:	464b      	mov	r3, r9
    5fa2:	4258      	negs	r0, r3
    5fa4:	2301      	movs	r3, #1
    5fa6:	4318      	orrs	r0, r3
    5fa8:	e7e1      	b.n	5f6e <__ledf2+0x66>
    5faa:	9f00      	ldr	r7, [sp, #0]
    5fac:	2002      	movs	r0, #2
    5fae:	4327      	orrs	r7, r4
    5fb0:	d1dd      	bne.n	5f6e <__ledf2+0x66>
    5fb2:	e7c5      	b.n	5f40 <__ledf2+0x38>
    5fb4:	4667      	mov	r7, ip
    5fb6:	2002      	movs	r0, #2
    5fb8:	4317      	orrs	r7, r2
    5fba:	d1d8      	bne.n	5f6e <__ledf2+0x66>
    5fbc:	e7c3      	b.n	5f46 <__ledf2+0x3e>
    5fbe:	42b1      	cmp	r1, r6
    5fc0:	dd04      	ble.n	5fcc <__ledf2+0xc4>
    5fc2:	464a      	mov	r2, r9
    5fc4:	4250      	negs	r0, r2
    5fc6:	2301      	movs	r3, #1
    5fc8:	4318      	orrs	r0, r3
    5fca:	e7d0      	b.n	5f6e <__ledf2+0x66>
    5fcc:	42b1      	cmp	r1, r6
    5fce:	db07      	blt.n	5fe0 <__ledf2+0xd8>
    5fd0:	9800      	ldr	r0, [sp, #0]
    5fd2:	4560      	cmp	r0, ip
    5fd4:	d8e4      	bhi.n	5fa0 <__ledf2+0x98>
    5fd6:	d00a      	beq.n	5fee <__ledf2+0xe6>
    5fd8:	9f00      	ldr	r7, [sp, #0]
    5fda:	2000      	movs	r0, #0
    5fdc:	4567      	cmp	r7, ip
    5fde:	d2c6      	bcs.n	5f6e <__ledf2+0x66>
    5fe0:	464f      	mov	r7, r9
    5fe2:	4278      	negs	r0, r7
    5fe4:	4178      	adcs	r0, r7
    5fe6:	4240      	negs	r0, r0
    5fe8:	2301      	movs	r3, #1
    5fea:	4318      	orrs	r0, r3
    5fec:	e7bf      	b.n	5f6e <__ledf2+0x66>
    5fee:	9a01      	ldr	r2, [sp, #4]
    5ff0:	4552      	cmp	r2, sl
    5ff2:	d8d5      	bhi.n	5fa0 <__ledf2+0x98>
    5ff4:	9a01      	ldr	r2, [sp, #4]
    5ff6:	2000      	movs	r0, #0
    5ff8:	4552      	cmp	r2, sl
    5ffa:	d3f1      	bcc.n	5fe0 <__ledf2+0xd8>
    5ffc:	e7b7      	b.n	5f6e <__ledf2+0x66>
    5ffe:	46c0      	nop			; (mov r8, r8)
    6000:	000007ff 	.word	0x000007ff

00006004 <__aeabi_dmul>:
    6004:	b5f0      	push	{r4, r5, r6, r7, lr}
    6006:	4656      	mov	r6, sl
    6008:	4644      	mov	r4, r8
    600a:	465f      	mov	r7, fp
    600c:	464d      	mov	r5, r9
    600e:	b4f0      	push	{r4, r5, r6, r7}
    6010:	1c1f      	adds	r7, r3, #0
    6012:	030b      	lsls	r3, r1, #12
    6014:	0b1b      	lsrs	r3, r3, #12
    6016:	469a      	mov	sl, r3
    6018:	004b      	lsls	r3, r1, #1
    601a:	b087      	sub	sp, #28
    601c:	1c04      	adds	r4, r0, #0
    601e:	4680      	mov	r8, r0
    6020:	0d5b      	lsrs	r3, r3, #21
    6022:	0fc8      	lsrs	r0, r1, #31
    6024:	1c16      	adds	r6, r2, #0
    6026:	9302      	str	r3, [sp, #8]
    6028:	4681      	mov	r9, r0
    602a:	2b00      	cmp	r3, #0
    602c:	d068      	beq.n	6100 <__aeabi_dmul+0xfc>
    602e:	4b69      	ldr	r3, [pc, #420]	; (61d4 <__aeabi_dmul+0x1d0>)
    6030:	9902      	ldr	r1, [sp, #8]
    6032:	4299      	cmp	r1, r3
    6034:	d032      	beq.n	609c <__aeabi_dmul+0x98>
    6036:	2280      	movs	r2, #128	; 0x80
    6038:	4653      	mov	r3, sl
    603a:	0352      	lsls	r2, r2, #13
    603c:	431a      	orrs	r2, r3
    603e:	00d2      	lsls	r2, r2, #3
    6040:	0f63      	lsrs	r3, r4, #29
    6042:	431a      	orrs	r2, r3
    6044:	4692      	mov	sl, r2
    6046:	4a64      	ldr	r2, [pc, #400]	; (61d8 <__aeabi_dmul+0x1d4>)
    6048:	00e0      	lsls	r0, r4, #3
    604a:	1889      	adds	r1, r1, r2
    604c:	4680      	mov	r8, r0
    604e:	9102      	str	r1, [sp, #8]
    6050:	2400      	movs	r4, #0
    6052:	2500      	movs	r5, #0
    6054:	033b      	lsls	r3, r7, #12
    6056:	0b1b      	lsrs	r3, r3, #12
    6058:	469b      	mov	fp, r3
    605a:	0078      	lsls	r0, r7, #1
    605c:	0ffb      	lsrs	r3, r7, #31
    605e:	1c32      	adds	r2, r6, #0
    6060:	0d40      	lsrs	r0, r0, #21
    6062:	9303      	str	r3, [sp, #12]
    6064:	d100      	bne.n	6068 <__aeabi_dmul+0x64>
    6066:	e075      	b.n	6154 <__aeabi_dmul+0x150>
    6068:	4b5a      	ldr	r3, [pc, #360]	; (61d4 <__aeabi_dmul+0x1d0>)
    606a:	4298      	cmp	r0, r3
    606c:	d069      	beq.n	6142 <__aeabi_dmul+0x13e>
    606e:	2280      	movs	r2, #128	; 0x80
    6070:	4659      	mov	r1, fp
    6072:	0352      	lsls	r2, r2, #13
    6074:	430a      	orrs	r2, r1
    6076:	0f73      	lsrs	r3, r6, #29
    6078:	00d2      	lsls	r2, r2, #3
    607a:	431a      	orrs	r2, r3
    607c:	4b56      	ldr	r3, [pc, #344]	; (61d8 <__aeabi_dmul+0x1d4>)
    607e:	4693      	mov	fp, r2
    6080:	18c0      	adds	r0, r0, r3
    6082:	00f2      	lsls	r2, r6, #3
    6084:	2300      	movs	r3, #0
    6086:	9903      	ldr	r1, [sp, #12]
    6088:	464e      	mov	r6, r9
    608a:	4071      	eors	r1, r6
    608c:	431c      	orrs	r4, r3
    608e:	2c0f      	cmp	r4, #15
    6090:	d900      	bls.n	6094 <__aeabi_dmul+0x90>
    6092:	e0a9      	b.n	61e8 <__aeabi_dmul+0x1e4>
    6094:	4e51      	ldr	r6, [pc, #324]	; (61dc <__aeabi_dmul+0x1d8>)
    6096:	00a4      	lsls	r4, r4, #2
    6098:	5934      	ldr	r4, [r6, r4]
    609a:	46a7      	mov	pc, r4
    609c:	4653      	mov	r3, sl
    609e:	431c      	orrs	r4, r3
    60a0:	d000      	beq.n	60a4 <__aeabi_dmul+0xa0>
    60a2:	e087      	b.n	61b4 <__aeabi_dmul+0x1b0>
    60a4:	2500      	movs	r5, #0
    60a6:	46aa      	mov	sl, r5
    60a8:	46a8      	mov	r8, r5
    60aa:	2408      	movs	r4, #8
    60ac:	2502      	movs	r5, #2
    60ae:	e7d1      	b.n	6054 <__aeabi_dmul+0x50>
    60b0:	4649      	mov	r1, r9
    60b2:	2d02      	cmp	r5, #2
    60b4:	d06c      	beq.n	6190 <__aeabi_dmul+0x18c>
    60b6:	2d03      	cmp	r5, #3
    60b8:	d100      	bne.n	60bc <__aeabi_dmul+0xb8>
    60ba:	e217      	b.n	64ec <__aeabi_dmul+0x4e8>
    60bc:	2d01      	cmp	r5, #1
    60be:	d000      	beq.n	60c2 <__aeabi_dmul+0xbe>
    60c0:	e158      	b.n	6374 <__aeabi_dmul+0x370>
    60c2:	400d      	ands	r5, r1
    60c4:	b2ed      	uxtb	r5, r5
    60c6:	2400      	movs	r4, #0
    60c8:	46a9      	mov	r9, r5
    60ca:	2300      	movs	r3, #0
    60cc:	46a0      	mov	r8, r4
    60ce:	2000      	movs	r0, #0
    60d0:	2100      	movs	r1, #0
    60d2:	0325      	lsls	r5, r4, #12
    60d4:	0d0a      	lsrs	r2, r1, #20
    60d6:	051c      	lsls	r4, r3, #20
    60d8:	0b2d      	lsrs	r5, r5, #12
    60da:	0512      	lsls	r2, r2, #20
    60dc:	4b40      	ldr	r3, [pc, #256]	; (61e0 <__aeabi_dmul+0x1dc>)
    60de:	432a      	orrs	r2, r5
    60e0:	4013      	ands	r3, r2
    60e2:	4323      	orrs	r3, r4
    60e4:	005b      	lsls	r3, r3, #1
    60e6:	464c      	mov	r4, r9
    60e8:	085b      	lsrs	r3, r3, #1
    60ea:	07e2      	lsls	r2, r4, #31
    60ec:	1c19      	adds	r1, r3, #0
    60ee:	4640      	mov	r0, r8
    60f0:	4311      	orrs	r1, r2
    60f2:	b007      	add	sp, #28
    60f4:	bc3c      	pop	{r2, r3, r4, r5}
    60f6:	4690      	mov	r8, r2
    60f8:	4699      	mov	r9, r3
    60fa:	46a2      	mov	sl, r4
    60fc:	46ab      	mov	fp, r5
    60fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6100:	4653      	mov	r3, sl
    6102:	4323      	orrs	r3, r4
    6104:	d050      	beq.n	61a8 <__aeabi_dmul+0x1a4>
    6106:	4653      	mov	r3, sl
    6108:	2b00      	cmp	r3, #0
    610a:	d100      	bne.n	610e <__aeabi_dmul+0x10a>
    610c:	e184      	b.n	6418 <__aeabi_dmul+0x414>
    610e:	4650      	mov	r0, sl
    6110:	f000 fe34 	bl	6d7c <__clzsi2>
    6114:	1e03      	subs	r3, r0, #0
    6116:	2b27      	cmp	r3, #39	; 0x27
    6118:	dd00      	ble.n	611c <__aeabi_dmul+0x118>
    611a:	e176      	b.n	640a <__aeabi_dmul+0x406>
    611c:	2128      	movs	r1, #40	; 0x28
    611e:	1a0d      	subs	r5, r1, r0
    6120:	1c21      	adds	r1, r4, #0
    6122:	3b08      	subs	r3, #8
    6124:	4652      	mov	r2, sl
    6126:	40e9      	lsrs	r1, r5
    6128:	409a      	lsls	r2, r3
    612a:	1c0d      	adds	r5, r1, #0
    612c:	4315      	orrs	r5, r2
    612e:	1c22      	adds	r2, r4, #0
    6130:	409a      	lsls	r2, r3
    6132:	46aa      	mov	sl, r5
    6134:	4690      	mov	r8, r2
    6136:	4b2b      	ldr	r3, [pc, #172]	; (61e4 <__aeabi_dmul+0x1e0>)
    6138:	2400      	movs	r4, #0
    613a:	1a1b      	subs	r3, r3, r0
    613c:	9302      	str	r3, [sp, #8]
    613e:	2500      	movs	r5, #0
    6140:	e788      	b.n	6054 <__aeabi_dmul+0x50>
    6142:	465b      	mov	r3, fp
    6144:	431e      	orrs	r6, r3
    6146:	2303      	movs	r3, #3
    6148:	2e00      	cmp	r6, #0
    614a:	d19c      	bne.n	6086 <__aeabi_dmul+0x82>
    614c:	46b3      	mov	fp, r6
    614e:	2200      	movs	r2, #0
    6150:	2302      	movs	r3, #2
    6152:	e798      	b.n	6086 <__aeabi_dmul+0x82>
    6154:	465b      	mov	r3, fp
    6156:	4333      	orrs	r3, r6
    6158:	d021      	beq.n	619e <__aeabi_dmul+0x19a>
    615a:	4658      	mov	r0, fp
    615c:	2800      	cmp	r0, #0
    615e:	d100      	bne.n	6162 <__aeabi_dmul+0x15e>
    6160:	e14e      	b.n	6400 <__aeabi_dmul+0x3fc>
    6162:	f000 fe0b 	bl	6d7c <__clzsi2>
    6166:	2827      	cmp	r0, #39	; 0x27
    6168:	dd00      	ble.n	616c <__aeabi_dmul+0x168>
    616a:	e142      	b.n	63f2 <__aeabi_dmul+0x3ee>
    616c:	2128      	movs	r1, #40	; 0x28
    616e:	1a0f      	subs	r7, r1, r0
    6170:	1c02      	adds	r2, r0, #0
    6172:	1c31      	adds	r1, r6, #0
    6174:	3a08      	subs	r2, #8
    6176:	465b      	mov	r3, fp
    6178:	40f9      	lsrs	r1, r7
    617a:	4093      	lsls	r3, r2
    617c:	1c0f      	adds	r7, r1, #0
    617e:	431f      	orrs	r7, r3
    6180:	1c33      	adds	r3, r6, #0
    6182:	4093      	lsls	r3, r2
    6184:	46bb      	mov	fp, r7
    6186:	1c1a      	adds	r2, r3, #0
    6188:	4b16      	ldr	r3, [pc, #88]	; (61e4 <__aeabi_dmul+0x1e0>)
    618a:	1a18      	subs	r0, r3, r0
    618c:	2300      	movs	r3, #0
    618e:	e77a      	b.n	6086 <__aeabi_dmul+0x82>
    6190:	2301      	movs	r3, #1
    6192:	400b      	ands	r3, r1
    6194:	2400      	movs	r4, #0
    6196:	4699      	mov	r9, r3
    6198:	46a0      	mov	r8, r4
    619a:	4b0e      	ldr	r3, [pc, #56]	; (61d4 <__aeabi_dmul+0x1d0>)
    619c:	e797      	b.n	60ce <__aeabi_dmul+0xca>
    619e:	2700      	movs	r7, #0
    61a0:	46bb      	mov	fp, r7
    61a2:	2200      	movs	r2, #0
    61a4:	2301      	movs	r3, #1
    61a6:	e76e      	b.n	6086 <__aeabi_dmul+0x82>
    61a8:	2100      	movs	r1, #0
    61aa:	2404      	movs	r4, #4
    61ac:	468a      	mov	sl, r1
    61ae:	4688      	mov	r8, r1
    61b0:	2501      	movs	r5, #1
    61b2:	e74f      	b.n	6054 <__aeabi_dmul+0x50>
    61b4:	240c      	movs	r4, #12
    61b6:	2503      	movs	r5, #3
    61b8:	e74c      	b.n	6054 <__aeabi_dmul+0x50>
    61ba:	2500      	movs	r5, #0
    61bc:	2480      	movs	r4, #128	; 0x80
    61be:	46a9      	mov	r9, r5
    61c0:	0324      	lsls	r4, r4, #12
    61c2:	46a8      	mov	r8, r5
    61c4:	4b03      	ldr	r3, [pc, #12]	; (61d4 <__aeabi_dmul+0x1d0>)
    61c6:	e782      	b.n	60ce <__aeabi_dmul+0xca>
    61c8:	46da      	mov	sl, fp
    61ca:	4690      	mov	r8, r2
    61cc:	9903      	ldr	r1, [sp, #12]
    61ce:	1c1d      	adds	r5, r3, #0
    61d0:	e76f      	b.n	60b2 <__aeabi_dmul+0xae>
    61d2:	46c0      	nop			; (mov r8, r8)
    61d4:	000007ff 	.word	0x000007ff
    61d8:	fffffc01 	.word	0xfffffc01
    61dc:	000071a4 	.word	0x000071a4
    61e0:	800fffff 	.word	0x800fffff
    61e4:	fffffc0d 	.word	0xfffffc0d
    61e8:	9f02      	ldr	r7, [sp, #8]
    61ea:	0c16      	lsrs	r6, r2, #16
    61ec:	1838      	adds	r0, r7, r0
    61ee:	9004      	str	r0, [sp, #16]
    61f0:	4640      	mov	r0, r8
    61f2:	0c07      	lsrs	r7, r0, #16
    61f4:	0400      	lsls	r0, r0, #16
    61f6:	0c00      	lsrs	r0, r0, #16
    61f8:	0412      	lsls	r2, r2, #16
    61fa:	0c12      	lsrs	r2, r2, #16
    61fc:	1c03      	adds	r3, r0, #0
    61fe:	4353      	muls	r3, r2
    6200:	1c04      	adds	r4, r0, #0
    6202:	1c3d      	adds	r5, r7, #0
    6204:	4374      	muls	r4, r6
    6206:	4355      	muls	r5, r2
    6208:	4698      	mov	r8, r3
    620a:	1c3b      	adds	r3, r7, #0
    620c:	4373      	muls	r3, r6
    620e:	1964      	adds	r4, r4, r5
    6210:	46a4      	mov	ip, r4
    6212:	4644      	mov	r4, r8
    6214:	9302      	str	r3, [sp, #8]
    6216:	0c23      	lsrs	r3, r4, #16
    6218:	4463      	add	r3, ip
    621a:	429d      	cmp	r5, r3
    621c:	d904      	bls.n	6228 <__aeabi_dmul+0x224>
    621e:	9d02      	ldr	r5, [sp, #8]
    6220:	2480      	movs	r4, #128	; 0x80
    6222:	0264      	lsls	r4, r4, #9
    6224:	192d      	adds	r5, r5, r4
    6226:	9502      	str	r5, [sp, #8]
    6228:	0c1d      	lsrs	r5, r3, #16
    622a:	9503      	str	r5, [sp, #12]
    622c:	4645      	mov	r5, r8
    622e:	042c      	lsls	r4, r5, #16
    6230:	041b      	lsls	r3, r3, #16
    6232:	0c24      	lsrs	r4, r4, #16
    6234:	191c      	adds	r4, r3, r4
    6236:	9405      	str	r4, [sp, #20]
    6238:	465c      	mov	r4, fp
    623a:	0c23      	lsrs	r3, r4, #16
    623c:	1c05      	adds	r5, r0, #0
    623e:	4358      	muls	r0, r3
    6240:	0424      	lsls	r4, r4, #16
    6242:	0c24      	lsrs	r4, r4, #16
    6244:	4684      	mov	ip, r0
    6246:	1c38      	adds	r0, r7, #0
    6248:	4360      	muls	r0, r4
    624a:	4365      	muls	r5, r4
    624c:	435f      	muls	r7, r3
    624e:	4681      	mov	r9, r0
    6250:	44cc      	add	ip, r9
    6252:	0c28      	lsrs	r0, r5, #16
    6254:	4460      	add	r0, ip
    6256:	46bb      	mov	fp, r7
    6258:	4581      	cmp	r9, r0
    625a:	d902      	bls.n	6262 <__aeabi_dmul+0x25e>
    625c:	2780      	movs	r7, #128	; 0x80
    625e:	027f      	lsls	r7, r7, #9
    6260:	44bb      	add	fp, r7
    6262:	042d      	lsls	r5, r5, #16
    6264:	0c07      	lsrs	r7, r0, #16
    6266:	0c2d      	lsrs	r5, r5, #16
    6268:	0400      	lsls	r0, r0, #16
    626a:	1940      	adds	r0, r0, r5
    626c:	4655      	mov	r5, sl
    626e:	46bc      	mov	ip, r7
    6270:	042f      	lsls	r7, r5, #16
    6272:	44e3      	add	fp, ip
    6274:	4684      	mov	ip, r0
    6276:	0c28      	lsrs	r0, r5, #16
    6278:	0c3d      	lsrs	r5, r7, #16
    627a:	1c2f      	adds	r7, r5, #0
    627c:	4357      	muls	r7, r2
    627e:	46b8      	mov	r8, r7
    6280:	1c2f      	adds	r7, r5, #0
    6282:	4377      	muls	r7, r6
    6284:	4342      	muls	r2, r0
    6286:	46b9      	mov	r9, r7
    6288:	4647      	mov	r7, r8
    628a:	0c3f      	lsrs	r7, r7, #16
    628c:	4491      	add	r9, r2
    628e:	46ba      	mov	sl, r7
    6290:	44d1      	add	r9, sl
    6292:	4346      	muls	r6, r0
    6294:	454a      	cmp	r2, r9
    6296:	d902      	bls.n	629e <__aeabi_dmul+0x29a>
    6298:	2280      	movs	r2, #128	; 0x80
    629a:	0252      	lsls	r2, r2, #9
    629c:	18b6      	adds	r6, r6, r2
    629e:	464f      	mov	r7, r9
    62a0:	0c3a      	lsrs	r2, r7, #16
    62a2:	18b6      	adds	r6, r6, r2
    62a4:	043a      	lsls	r2, r7, #16
    62a6:	4647      	mov	r7, r8
    62a8:	043f      	lsls	r7, r7, #16
    62aa:	0c3f      	lsrs	r7, r7, #16
    62ac:	46b8      	mov	r8, r7
    62ae:	1c2f      	adds	r7, r5, #0
    62b0:	4367      	muls	r7, r4
    62b2:	435d      	muls	r5, r3
    62b4:	4344      	muls	r4, r0
    62b6:	4358      	muls	r0, r3
    62b8:	1965      	adds	r5, r4, r5
    62ba:	9001      	str	r0, [sp, #4]
    62bc:	0c38      	lsrs	r0, r7, #16
    62be:	182d      	adds	r5, r5, r0
    62c0:	4442      	add	r2, r8
    62c2:	46b8      	mov	r8, r7
    62c4:	42ac      	cmp	r4, r5
    62c6:	d904      	bls.n	62d2 <__aeabi_dmul+0x2ce>
    62c8:	9801      	ldr	r0, [sp, #4]
    62ca:	2380      	movs	r3, #128	; 0x80
    62cc:	025b      	lsls	r3, r3, #9
    62ce:	18c0      	adds	r0, r0, r3
    62d0:	9001      	str	r0, [sp, #4]
    62d2:	9c03      	ldr	r4, [sp, #12]
    62d4:	9f02      	ldr	r7, [sp, #8]
    62d6:	1c20      	adds	r0, r4, #0
    62d8:	4460      	add	r0, ip
    62da:	19c0      	adds	r0, r0, r7
    62dc:	4560      	cmp	r0, ip
    62de:	41a4      	sbcs	r4, r4
    62e0:	4647      	mov	r7, r8
    62e2:	4264      	negs	r4, r4
    62e4:	46a4      	mov	ip, r4
    62e6:	042b      	lsls	r3, r5, #16
    62e8:	043c      	lsls	r4, r7, #16
    62ea:	4699      	mov	r9, r3
    62ec:	0c24      	lsrs	r4, r4, #16
    62ee:	444c      	add	r4, r9
    62f0:	46a0      	mov	r8, r4
    62f2:	44d8      	add	r8, fp
    62f4:	1880      	adds	r0, r0, r2
    62f6:	46c2      	mov	sl, r8
    62f8:	44e2      	add	sl, ip
    62fa:	4290      	cmp	r0, r2
    62fc:	4192      	sbcs	r2, r2
    62fe:	4657      	mov	r7, sl
    6300:	4252      	negs	r2, r2
    6302:	4691      	mov	r9, r2
    6304:	19f2      	adds	r2, r6, r7
    6306:	45e2      	cmp	sl, ip
    6308:	41bf      	sbcs	r7, r7
    630a:	427f      	negs	r7, r7
    630c:	464b      	mov	r3, r9
    630e:	46bc      	mov	ip, r7
    6310:	45d8      	cmp	r8, fp
    6312:	41bf      	sbcs	r7, r7
    6314:	18d4      	adds	r4, r2, r3
    6316:	427f      	negs	r7, r7
    6318:	4663      	mov	r3, ip
    631a:	431f      	orrs	r7, r3
    631c:	0c2d      	lsrs	r5, r5, #16
    631e:	197f      	adds	r7, r7, r5
    6320:	42b2      	cmp	r2, r6
    6322:	4192      	sbcs	r2, r2
    6324:	454c      	cmp	r4, r9
    6326:	41ad      	sbcs	r5, r5
    6328:	4252      	negs	r2, r2
    632a:	426d      	negs	r5, r5
    632c:	4315      	orrs	r5, r2
    632e:	9e01      	ldr	r6, [sp, #4]
    6330:	197d      	adds	r5, r7, r5
    6332:	19ab      	adds	r3, r5, r6
    6334:	0de2      	lsrs	r2, r4, #23
    6336:	025b      	lsls	r3, r3, #9
    6338:	9f05      	ldr	r7, [sp, #20]
    633a:	4313      	orrs	r3, r2
    633c:	0242      	lsls	r2, r0, #9
    633e:	433a      	orrs	r2, r7
    6340:	469a      	mov	sl, r3
    6342:	1e53      	subs	r3, r2, #1
    6344:	419a      	sbcs	r2, r3
    6346:	0dc3      	lsrs	r3, r0, #23
    6348:	1c10      	adds	r0, r2, #0
    634a:	4318      	orrs	r0, r3
    634c:	0264      	lsls	r4, r4, #9
    634e:	4320      	orrs	r0, r4
    6350:	4680      	mov	r8, r0
    6352:	4650      	mov	r0, sl
    6354:	01c0      	lsls	r0, r0, #7
    6356:	d50d      	bpl.n	6374 <__aeabi_dmul+0x370>
    6358:	4645      	mov	r5, r8
    635a:	2201      	movs	r2, #1
    635c:	4656      	mov	r6, sl
    635e:	9c04      	ldr	r4, [sp, #16]
    6360:	086b      	lsrs	r3, r5, #1
    6362:	402a      	ands	r2, r5
    6364:	431a      	orrs	r2, r3
    6366:	07f3      	lsls	r3, r6, #31
    6368:	3401      	adds	r4, #1
    636a:	431a      	orrs	r2, r3
    636c:	0876      	lsrs	r6, r6, #1
    636e:	9404      	str	r4, [sp, #16]
    6370:	4690      	mov	r8, r2
    6372:	46b2      	mov	sl, r6
    6374:	9e04      	ldr	r6, [sp, #16]
    6376:	4f63      	ldr	r7, [pc, #396]	; (6504 <__aeabi_dmul+0x500>)
    6378:	19f3      	adds	r3, r6, r7
    637a:	2b00      	cmp	r3, #0
    637c:	dd61      	ble.n	6442 <__aeabi_dmul+0x43e>
    637e:	4640      	mov	r0, r8
    6380:	0740      	lsls	r0, r0, #29
    6382:	d00b      	beq.n	639c <__aeabi_dmul+0x398>
    6384:	220f      	movs	r2, #15
    6386:	4644      	mov	r4, r8
    6388:	4022      	ands	r2, r4
    638a:	2a04      	cmp	r2, #4
    638c:	d006      	beq.n	639c <__aeabi_dmul+0x398>
    638e:	4642      	mov	r2, r8
    6390:	3204      	adds	r2, #4
    6392:	4542      	cmp	r2, r8
    6394:	4180      	sbcs	r0, r0
    6396:	4240      	negs	r0, r0
    6398:	4482      	add	sl, r0
    639a:	4690      	mov	r8, r2
    639c:	4655      	mov	r5, sl
    639e:	01ed      	lsls	r5, r5, #7
    63a0:	d507      	bpl.n	63b2 <__aeabi_dmul+0x3ae>
    63a2:	4b59      	ldr	r3, [pc, #356]	; (6508 <__aeabi_dmul+0x504>)
    63a4:	4656      	mov	r6, sl
    63a6:	9f04      	ldr	r7, [sp, #16]
    63a8:	2080      	movs	r0, #128	; 0x80
    63aa:	401e      	ands	r6, r3
    63ac:	00c0      	lsls	r0, r0, #3
    63ae:	46b2      	mov	sl, r6
    63b0:	183b      	adds	r3, r7, r0
    63b2:	4a56      	ldr	r2, [pc, #344]	; (650c <__aeabi_dmul+0x508>)
    63b4:	4293      	cmp	r3, r2
    63b6:	dd00      	ble.n	63ba <__aeabi_dmul+0x3b6>
    63b8:	e6ea      	b.n	6190 <__aeabi_dmul+0x18c>
    63ba:	4644      	mov	r4, r8
    63bc:	4655      	mov	r5, sl
    63be:	08e2      	lsrs	r2, r4, #3
    63c0:	0768      	lsls	r0, r5, #29
    63c2:	4310      	orrs	r0, r2
    63c4:	2201      	movs	r2, #1
    63c6:	026c      	lsls	r4, r5, #9
    63c8:	055b      	lsls	r3, r3, #21
    63ca:	400a      	ands	r2, r1
    63cc:	4680      	mov	r8, r0
    63ce:	0b24      	lsrs	r4, r4, #12
    63d0:	0d5b      	lsrs	r3, r3, #21
    63d2:	4691      	mov	r9, r2
    63d4:	e67b      	b.n	60ce <__aeabi_dmul+0xca>
    63d6:	46da      	mov	sl, fp
    63d8:	4690      	mov	r8, r2
    63da:	1c1d      	adds	r5, r3, #0
    63dc:	e669      	b.n	60b2 <__aeabi_dmul+0xae>
    63de:	2480      	movs	r4, #128	; 0x80
    63e0:	0324      	lsls	r4, r4, #12
    63e2:	4657      	mov	r7, sl
    63e4:	4227      	tst	r7, r4
    63e6:	d11c      	bne.n	6422 <__aeabi_dmul+0x41e>
    63e8:	433c      	orrs	r4, r7
    63ea:	0324      	lsls	r4, r4, #12
    63ec:	0b24      	lsrs	r4, r4, #12
    63ee:	4b48      	ldr	r3, [pc, #288]	; (6510 <__aeabi_dmul+0x50c>)
    63f0:	e66d      	b.n	60ce <__aeabi_dmul+0xca>
    63f2:	1c03      	adds	r3, r0, #0
    63f4:	3b28      	subs	r3, #40	; 0x28
    63f6:	1c31      	adds	r1, r6, #0
    63f8:	4099      	lsls	r1, r3
    63fa:	468b      	mov	fp, r1
    63fc:	2200      	movs	r2, #0
    63fe:	e6c3      	b.n	6188 <__aeabi_dmul+0x184>
    6400:	1c30      	adds	r0, r6, #0
    6402:	f000 fcbb 	bl	6d7c <__clzsi2>
    6406:	3020      	adds	r0, #32
    6408:	e6ad      	b.n	6166 <__aeabi_dmul+0x162>
    640a:	3b28      	subs	r3, #40	; 0x28
    640c:	1c21      	adds	r1, r4, #0
    640e:	4099      	lsls	r1, r3
    6410:	2200      	movs	r2, #0
    6412:	468a      	mov	sl, r1
    6414:	4690      	mov	r8, r2
    6416:	e68e      	b.n	6136 <__aeabi_dmul+0x132>
    6418:	1c20      	adds	r0, r4, #0
    641a:	f000 fcaf 	bl	6d7c <__clzsi2>
    641e:	3020      	adds	r0, #32
    6420:	e678      	b.n	6114 <__aeabi_dmul+0x110>
    6422:	4658      	mov	r0, fp
    6424:	4220      	tst	r0, r4
    6426:	d107      	bne.n	6438 <__aeabi_dmul+0x434>
    6428:	4304      	orrs	r4, r0
    642a:	9903      	ldr	r1, [sp, #12]
    642c:	0324      	lsls	r4, r4, #12
    642e:	0b24      	lsrs	r4, r4, #12
    6430:	4689      	mov	r9, r1
    6432:	4690      	mov	r8, r2
    6434:	4b36      	ldr	r3, [pc, #216]	; (6510 <__aeabi_dmul+0x50c>)
    6436:	e64a      	b.n	60ce <__aeabi_dmul+0xca>
    6438:	433c      	orrs	r4, r7
    643a:	0324      	lsls	r4, r4, #12
    643c:	0b24      	lsrs	r4, r4, #12
    643e:	4b34      	ldr	r3, [pc, #208]	; (6510 <__aeabi_dmul+0x50c>)
    6440:	e645      	b.n	60ce <__aeabi_dmul+0xca>
    6442:	4b34      	ldr	r3, [pc, #208]	; (6514 <__aeabi_dmul+0x510>)
    6444:	9e04      	ldr	r6, [sp, #16]
    6446:	1b9b      	subs	r3, r3, r6
    6448:	2b38      	cmp	r3, #56	; 0x38
    644a:	dd06      	ble.n	645a <__aeabi_dmul+0x456>
    644c:	2301      	movs	r3, #1
    644e:	400b      	ands	r3, r1
    6450:	2400      	movs	r4, #0
    6452:	4699      	mov	r9, r3
    6454:	46a0      	mov	r8, r4
    6456:	2300      	movs	r3, #0
    6458:	e639      	b.n	60ce <__aeabi_dmul+0xca>
    645a:	2b1f      	cmp	r3, #31
    645c:	dc25      	bgt.n	64aa <__aeabi_dmul+0x4a6>
    645e:	9c04      	ldr	r4, [sp, #16]
    6460:	4d2d      	ldr	r5, [pc, #180]	; (6518 <__aeabi_dmul+0x514>)
    6462:	4646      	mov	r6, r8
    6464:	1960      	adds	r0, r4, r5
    6466:	4652      	mov	r2, sl
    6468:	4644      	mov	r4, r8
    646a:	4086      	lsls	r6, r0
    646c:	40dc      	lsrs	r4, r3
    646e:	4082      	lsls	r2, r0
    6470:	4657      	mov	r7, sl
    6472:	1c30      	adds	r0, r6, #0
    6474:	4322      	orrs	r2, r4
    6476:	40df      	lsrs	r7, r3
    6478:	1e44      	subs	r4, r0, #1
    647a:	41a0      	sbcs	r0, r4
    647c:	4302      	orrs	r2, r0
    647e:	1c3b      	adds	r3, r7, #0
    6480:	0754      	lsls	r4, r2, #29
    6482:	d009      	beq.n	6498 <__aeabi_dmul+0x494>
    6484:	200f      	movs	r0, #15
    6486:	4010      	ands	r0, r2
    6488:	2804      	cmp	r0, #4
    648a:	d005      	beq.n	6498 <__aeabi_dmul+0x494>
    648c:	1d10      	adds	r0, r2, #4
    648e:	4290      	cmp	r0, r2
    6490:	4192      	sbcs	r2, r2
    6492:	4252      	negs	r2, r2
    6494:	189b      	adds	r3, r3, r2
    6496:	1c02      	adds	r2, r0, #0
    6498:	021d      	lsls	r5, r3, #8
    649a:	d51a      	bpl.n	64d2 <__aeabi_dmul+0x4ce>
    649c:	2301      	movs	r3, #1
    649e:	400b      	ands	r3, r1
    64a0:	2400      	movs	r4, #0
    64a2:	4699      	mov	r9, r3
    64a4:	46a0      	mov	r8, r4
    64a6:	2301      	movs	r3, #1
    64a8:	e611      	b.n	60ce <__aeabi_dmul+0xca>
    64aa:	481c      	ldr	r0, [pc, #112]	; (651c <__aeabi_dmul+0x518>)
    64ac:	9c04      	ldr	r4, [sp, #16]
    64ae:	4655      	mov	r5, sl
    64b0:	1b00      	subs	r0, r0, r4
    64b2:	40c5      	lsrs	r5, r0
    64b4:	1c28      	adds	r0, r5, #0
    64b6:	2b20      	cmp	r3, #32
    64b8:	d016      	beq.n	64e8 <__aeabi_dmul+0x4e4>
    64ba:	4e19      	ldr	r6, [pc, #100]	; (6520 <__aeabi_dmul+0x51c>)
    64bc:	4657      	mov	r7, sl
    64be:	19a2      	adds	r2, r4, r6
    64c0:	4097      	lsls	r7, r2
    64c2:	1c3a      	adds	r2, r7, #0
    64c4:	4643      	mov	r3, r8
    64c6:	431a      	orrs	r2, r3
    64c8:	1e53      	subs	r3, r2, #1
    64ca:	419a      	sbcs	r2, r3
    64cc:	4302      	orrs	r2, r0
    64ce:	2300      	movs	r3, #0
    64d0:	e7d6      	b.n	6480 <__aeabi_dmul+0x47c>
    64d2:	0758      	lsls	r0, r3, #29
    64d4:	025b      	lsls	r3, r3, #9
    64d6:	08d2      	lsrs	r2, r2, #3
    64d8:	0b1c      	lsrs	r4, r3, #12
    64da:	2301      	movs	r3, #1
    64dc:	400b      	ands	r3, r1
    64de:	4310      	orrs	r0, r2
    64e0:	4699      	mov	r9, r3
    64e2:	4680      	mov	r8, r0
    64e4:	2300      	movs	r3, #0
    64e6:	e5f2      	b.n	60ce <__aeabi_dmul+0xca>
    64e8:	2200      	movs	r2, #0
    64ea:	e7eb      	b.n	64c4 <__aeabi_dmul+0x4c0>
    64ec:	2480      	movs	r4, #128	; 0x80
    64ee:	0324      	lsls	r4, r4, #12
    64f0:	4650      	mov	r0, sl
    64f2:	2301      	movs	r3, #1
    64f4:	4304      	orrs	r4, r0
    64f6:	4019      	ands	r1, r3
    64f8:	0324      	lsls	r4, r4, #12
    64fa:	0b24      	lsrs	r4, r4, #12
    64fc:	4689      	mov	r9, r1
    64fe:	4b04      	ldr	r3, [pc, #16]	; (6510 <__aeabi_dmul+0x50c>)
    6500:	e5e5      	b.n	60ce <__aeabi_dmul+0xca>
    6502:	46c0      	nop			; (mov r8, r8)
    6504:	000003ff 	.word	0x000003ff
    6508:	feffffff 	.word	0xfeffffff
    650c:	000007fe 	.word	0x000007fe
    6510:	000007ff 	.word	0x000007ff
    6514:	fffffc02 	.word	0xfffffc02
    6518:	0000041e 	.word	0x0000041e
    651c:	fffffbe2 	.word	0xfffffbe2
    6520:	0000043e 	.word	0x0000043e

00006524 <__aeabi_dsub>:
    6524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6526:	465f      	mov	r7, fp
    6528:	4656      	mov	r6, sl
    652a:	4644      	mov	r4, r8
    652c:	464d      	mov	r5, r9
    652e:	b4f0      	push	{r4, r5, r6, r7}
    6530:	030c      	lsls	r4, r1, #12
    6532:	004d      	lsls	r5, r1, #1
    6534:	0fcf      	lsrs	r7, r1, #31
    6536:	0a61      	lsrs	r1, r4, #9
    6538:	0f44      	lsrs	r4, r0, #29
    653a:	4321      	orrs	r1, r4
    653c:	00c4      	lsls	r4, r0, #3
    653e:	0318      	lsls	r0, r3, #12
    6540:	0fde      	lsrs	r6, r3, #31
    6542:	4680      	mov	r8, r0
    6544:	46b4      	mov	ip, r6
    6546:	4646      	mov	r6, r8
    6548:	0058      	lsls	r0, r3, #1
    654a:	0a76      	lsrs	r6, r6, #9
    654c:	0f53      	lsrs	r3, r2, #29
    654e:	4333      	orrs	r3, r6
    6550:	00d6      	lsls	r6, r2, #3
    6552:	4ad1      	ldr	r2, [pc, #836]	; (6898 <__aeabi_dsub+0x374>)
    6554:	0d6d      	lsrs	r5, r5, #21
    6556:	46ba      	mov	sl, r7
    6558:	0d40      	lsrs	r0, r0, #21
    655a:	46b3      	mov	fp, r6
    655c:	4290      	cmp	r0, r2
    655e:	d100      	bne.n	6562 <__aeabi_dsub+0x3e>
    6560:	e0f5      	b.n	674e <__aeabi_dsub+0x22a>
    6562:	4662      	mov	r2, ip
    6564:	2601      	movs	r6, #1
    6566:	4072      	eors	r2, r6
    6568:	4694      	mov	ip, r2
    656a:	4567      	cmp	r7, ip
    656c:	d100      	bne.n	6570 <__aeabi_dsub+0x4c>
    656e:	e0ab      	b.n	66c8 <__aeabi_dsub+0x1a4>
    6570:	1a2f      	subs	r7, r5, r0
    6572:	2f00      	cmp	r7, #0
    6574:	dc00      	bgt.n	6578 <__aeabi_dsub+0x54>
    6576:	e111      	b.n	679c <__aeabi_dsub+0x278>
    6578:	2800      	cmp	r0, #0
    657a:	d13e      	bne.n	65fa <__aeabi_dsub+0xd6>
    657c:	4658      	mov	r0, fp
    657e:	4318      	orrs	r0, r3
    6580:	d000      	beq.n	6584 <__aeabi_dsub+0x60>
    6582:	e0f1      	b.n	6768 <__aeabi_dsub+0x244>
    6584:	0760      	lsls	r0, r4, #29
    6586:	d100      	bne.n	658a <__aeabi_dsub+0x66>
    6588:	e097      	b.n	66ba <__aeabi_dsub+0x196>
    658a:	230f      	movs	r3, #15
    658c:	4023      	ands	r3, r4
    658e:	2b04      	cmp	r3, #4
    6590:	d100      	bne.n	6594 <__aeabi_dsub+0x70>
    6592:	e122      	b.n	67da <__aeabi_dsub+0x2b6>
    6594:	1d22      	adds	r2, r4, #4
    6596:	42a2      	cmp	r2, r4
    6598:	41a4      	sbcs	r4, r4
    659a:	4264      	negs	r4, r4
    659c:	2380      	movs	r3, #128	; 0x80
    659e:	1909      	adds	r1, r1, r4
    65a0:	041b      	lsls	r3, r3, #16
    65a2:	2701      	movs	r7, #1
    65a4:	4650      	mov	r0, sl
    65a6:	400b      	ands	r3, r1
    65a8:	4007      	ands	r7, r0
    65aa:	1c14      	adds	r4, r2, #0
    65ac:	2b00      	cmp	r3, #0
    65ae:	d100      	bne.n	65b2 <__aeabi_dsub+0x8e>
    65b0:	e079      	b.n	66a6 <__aeabi_dsub+0x182>
    65b2:	4bb9      	ldr	r3, [pc, #740]	; (6898 <__aeabi_dsub+0x374>)
    65b4:	3501      	adds	r5, #1
    65b6:	429d      	cmp	r5, r3
    65b8:	d100      	bne.n	65bc <__aeabi_dsub+0x98>
    65ba:	e10b      	b.n	67d4 <__aeabi_dsub+0x2b0>
    65bc:	4bb7      	ldr	r3, [pc, #732]	; (689c <__aeabi_dsub+0x378>)
    65be:	08e4      	lsrs	r4, r4, #3
    65c0:	4019      	ands	r1, r3
    65c2:	0748      	lsls	r0, r1, #29
    65c4:	0249      	lsls	r1, r1, #9
    65c6:	4304      	orrs	r4, r0
    65c8:	0b0b      	lsrs	r3, r1, #12
    65ca:	2000      	movs	r0, #0
    65cc:	2100      	movs	r1, #0
    65ce:	031b      	lsls	r3, r3, #12
    65d0:	0b1a      	lsrs	r2, r3, #12
    65d2:	0d0b      	lsrs	r3, r1, #20
    65d4:	056d      	lsls	r5, r5, #21
    65d6:	051b      	lsls	r3, r3, #20
    65d8:	4313      	orrs	r3, r2
    65da:	086a      	lsrs	r2, r5, #1
    65dc:	4db0      	ldr	r5, [pc, #704]	; (68a0 <__aeabi_dsub+0x37c>)
    65de:	07ff      	lsls	r7, r7, #31
    65e0:	401d      	ands	r5, r3
    65e2:	4315      	orrs	r5, r2
    65e4:	006d      	lsls	r5, r5, #1
    65e6:	086d      	lsrs	r5, r5, #1
    65e8:	1c29      	adds	r1, r5, #0
    65ea:	4339      	orrs	r1, r7
    65ec:	1c20      	adds	r0, r4, #0
    65ee:	bc3c      	pop	{r2, r3, r4, r5}
    65f0:	4690      	mov	r8, r2
    65f2:	4699      	mov	r9, r3
    65f4:	46a2      	mov	sl, r4
    65f6:	46ab      	mov	fp, r5
    65f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    65fa:	48a7      	ldr	r0, [pc, #668]	; (6898 <__aeabi_dsub+0x374>)
    65fc:	4285      	cmp	r5, r0
    65fe:	d0c1      	beq.n	6584 <__aeabi_dsub+0x60>
    6600:	2080      	movs	r0, #128	; 0x80
    6602:	0400      	lsls	r0, r0, #16
    6604:	4303      	orrs	r3, r0
    6606:	2f38      	cmp	r7, #56	; 0x38
    6608:	dd00      	ble.n	660c <__aeabi_dsub+0xe8>
    660a:	e0fd      	b.n	6808 <__aeabi_dsub+0x2e4>
    660c:	2f1f      	cmp	r7, #31
    660e:	dd00      	ble.n	6612 <__aeabi_dsub+0xee>
    6610:	e131      	b.n	6876 <__aeabi_dsub+0x352>
    6612:	2020      	movs	r0, #32
    6614:	1bc0      	subs	r0, r0, r7
    6616:	1c1a      	adds	r2, r3, #0
    6618:	465e      	mov	r6, fp
    661a:	4082      	lsls	r2, r0
    661c:	40fe      	lsrs	r6, r7
    661e:	4332      	orrs	r2, r6
    6620:	4694      	mov	ip, r2
    6622:	465a      	mov	r2, fp
    6624:	4082      	lsls	r2, r0
    6626:	1c10      	adds	r0, r2, #0
    6628:	1e42      	subs	r2, r0, #1
    662a:	4190      	sbcs	r0, r2
    662c:	40fb      	lsrs	r3, r7
    662e:	4662      	mov	r2, ip
    6630:	4302      	orrs	r2, r0
    6632:	1c1f      	adds	r7, r3, #0
    6634:	1aa2      	subs	r2, r4, r2
    6636:	4294      	cmp	r4, r2
    6638:	41a4      	sbcs	r4, r4
    663a:	4264      	negs	r4, r4
    663c:	1bc9      	subs	r1, r1, r7
    663e:	1b09      	subs	r1, r1, r4
    6640:	1c14      	adds	r4, r2, #0
    6642:	020a      	lsls	r2, r1, #8
    6644:	d59e      	bpl.n	6584 <__aeabi_dsub+0x60>
    6646:	0249      	lsls	r1, r1, #9
    6648:	0a4f      	lsrs	r7, r1, #9
    664a:	2f00      	cmp	r7, #0
    664c:	d100      	bne.n	6650 <__aeabi_dsub+0x12c>
    664e:	e0d6      	b.n	67fe <__aeabi_dsub+0x2da>
    6650:	1c38      	adds	r0, r7, #0
    6652:	f000 fb93 	bl	6d7c <__clzsi2>
    6656:	1c02      	adds	r2, r0, #0
    6658:	3a08      	subs	r2, #8
    665a:	2a1f      	cmp	r2, #31
    665c:	dd00      	ble.n	6660 <__aeabi_dsub+0x13c>
    665e:	e0c3      	b.n	67e8 <__aeabi_dsub+0x2c4>
    6660:	2128      	movs	r1, #40	; 0x28
    6662:	1c23      	adds	r3, r4, #0
    6664:	1a09      	subs	r1, r1, r0
    6666:	4097      	lsls	r7, r2
    6668:	40cb      	lsrs	r3, r1
    666a:	431f      	orrs	r7, r3
    666c:	4094      	lsls	r4, r2
    666e:	4295      	cmp	r5, r2
    6670:	dd00      	ble.n	6674 <__aeabi_dsub+0x150>
    6672:	e0c0      	b.n	67f6 <__aeabi_dsub+0x2d2>
    6674:	1b55      	subs	r5, r2, r5
    6676:	1c69      	adds	r1, r5, #1
    6678:	291f      	cmp	r1, #31
    667a:	dd00      	ble.n	667e <__aeabi_dsub+0x15a>
    667c:	e0ea      	b.n	6854 <__aeabi_dsub+0x330>
    667e:	221f      	movs	r2, #31
    6680:	1b55      	subs	r5, r2, r5
    6682:	1c3b      	adds	r3, r7, #0
    6684:	1c22      	adds	r2, r4, #0
    6686:	40ab      	lsls	r3, r5
    6688:	40ca      	lsrs	r2, r1
    668a:	40ac      	lsls	r4, r5
    668c:	1e65      	subs	r5, r4, #1
    668e:	41ac      	sbcs	r4, r5
    6690:	4313      	orrs	r3, r2
    6692:	40cf      	lsrs	r7, r1
    6694:	431c      	orrs	r4, r3
    6696:	1c39      	adds	r1, r7, #0
    6698:	2500      	movs	r5, #0
    669a:	e773      	b.n	6584 <__aeabi_dsub+0x60>
    669c:	2180      	movs	r1, #128	; 0x80
    669e:	4d7e      	ldr	r5, [pc, #504]	; (6898 <__aeabi_dsub+0x374>)
    66a0:	2700      	movs	r7, #0
    66a2:	03c9      	lsls	r1, r1, #15
    66a4:	2400      	movs	r4, #0
    66a6:	4b7c      	ldr	r3, [pc, #496]	; (6898 <__aeabi_dsub+0x374>)
    66a8:	0748      	lsls	r0, r1, #29
    66aa:	08e4      	lsrs	r4, r4, #3
    66ac:	4304      	orrs	r4, r0
    66ae:	08c9      	lsrs	r1, r1, #3
    66b0:	429d      	cmp	r5, r3
    66b2:	d050      	beq.n	6756 <__aeabi_dsub+0x232>
    66b4:	0309      	lsls	r1, r1, #12
    66b6:	0b0b      	lsrs	r3, r1, #12
    66b8:	e787      	b.n	65ca <__aeabi_dsub+0xa6>
    66ba:	2380      	movs	r3, #128	; 0x80
    66bc:	041b      	lsls	r3, r3, #16
    66be:	2701      	movs	r7, #1
    66c0:	4652      	mov	r2, sl
    66c2:	400b      	ands	r3, r1
    66c4:	4017      	ands	r7, r2
    66c6:	e771      	b.n	65ac <__aeabi_dsub+0x88>
    66c8:	1a2a      	subs	r2, r5, r0
    66ca:	4694      	mov	ip, r2
    66cc:	2a00      	cmp	r2, #0
    66ce:	dc00      	bgt.n	66d2 <__aeabi_dsub+0x1ae>
    66d0:	e0a1      	b.n	6816 <__aeabi_dsub+0x2f2>
    66d2:	2800      	cmp	r0, #0
    66d4:	d054      	beq.n	6780 <__aeabi_dsub+0x25c>
    66d6:	4870      	ldr	r0, [pc, #448]	; (6898 <__aeabi_dsub+0x374>)
    66d8:	4285      	cmp	r5, r0
    66da:	d100      	bne.n	66de <__aeabi_dsub+0x1ba>
    66dc:	e752      	b.n	6584 <__aeabi_dsub+0x60>
    66de:	2080      	movs	r0, #128	; 0x80
    66e0:	0400      	lsls	r0, r0, #16
    66e2:	4303      	orrs	r3, r0
    66e4:	4660      	mov	r0, ip
    66e6:	2838      	cmp	r0, #56	; 0x38
    66e8:	dd00      	ble.n	66ec <__aeabi_dsub+0x1c8>
    66ea:	e10e      	b.n	690a <__aeabi_dsub+0x3e6>
    66ec:	281f      	cmp	r0, #31
    66ee:	dd00      	ble.n	66f2 <__aeabi_dsub+0x1ce>
    66f0:	e157      	b.n	69a2 <__aeabi_dsub+0x47e>
    66f2:	4662      	mov	r2, ip
    66f4:	2020      	movs	r0, #32
    66f6:	1a80      	subs	r0, r0, r2
    66f8:	1c1e      	adds	r6, r3, #0
    66fa:	4086      	lsls	r6, r0
    66fc:	46b1      	mov	r9, r6
    66fe:	465e      	mov	r6, fp
    6700:	40d6      	lsrs	r6, r2
    6702:	464a      	mov	r2, r9
    6704:	4332      	orrs	r2, r6
    6706:	465e      	mov	r6, fp
    6708:	4086      	lsls	r6, r0
    670a:	4690      	mov	r8, r2
    670c:	1c30      	adds	r0, r6, #0
    670e:	1e42      	subs	r2, r0, #1
    6710:	4190      	sbcs	r0, r2
    6712:	4642      	mov	r2, r8
    6714:	4302      	orrs	r2, r0
    6716:	4660      	mov	r0, ip
    6718:	40c3      	lsrs	r3, r0
    671a:	1912      	adds	r2, r2, r4
    671c:	42a2      	cmp	r2, r4
    671e:	41a4      	sbcs	r4, r4
    6720:	4264      	negs	r4, r4
    6722:	1859      	adds	r1, r3, r1
    6724:	1909      	adds	r1, r1, r4
    6726:	1c14      	adds	r4, r2, #0
    6728:	0208      	lsls	r0, r1, #8
    672a:	d400      	bmi.n	672e <__aeabi_dsub+0x20a>
    672c:	e72a      	b.n	6584 <__aeabi_dsub+0x60>
    672e:	4b5a      	ldr	r3, [pc, #360]	; (6898 <__aeabi_dsub+0x374>)
    6730:	3501      	adds	r5, #1
    6732:	429d      	cmp	r5, r3
    6734:	d100      	bne.n	6738 <__aeabi_dsub+0x214>
    6736:	e131      	b.n	699c <__aeabi_dsub+0x478>
    6738:	4b58      	ldr	r3, [pc, #352]	; (689c <__aeabi_dsub+0x378>)
    673a:	0860      	lsrs	r0, r4, #1
    673c:	4019      	ands	r1, r3
    673e:	2301      	movs	r3, #1
    6740:	4023      	ands	r3, r4
    6742:	1c1c      	adds	r4, r3, #0
    6744:	4304      	orrs	r4, r0
    6746:	07cb      	lsls	r3, r1, #31
    6748:	431c      	orrs	r4, r3
    674a:	0849      	lsrs	r1, r1, #1
    674c:	e71a      	b.n	6584 <__aeabi_dsub+0x60>
    674e:	431e      	orrs	r6, r3
    6750:	d000      	beq.n	6754 <__aeabi_dsub+0x230>
    6752:	e70a      	b.n	656a <__aeabi_dsub+0x46>
    6754:	e705      	b.n	6562 <__aeabi_dsub+0x3e>
    6756:	1c23      	adds	r3, r4, #0
    6758:	430b      	orrs	r3, r1
    675a:	d03b      	beq.n	67d4 <__aeabi_dsub+0x2b0>
    675c:	2380      	movs	r3, #128	; 0x80
    675e:	031b      	lsls	r3, r3, #12
    6760:	430b      	orrs	r3, r1
    6762:	031b      	lsls	r3, r3, #12
    6764:	0b1b      	lsrs	r3, r3, #12
    6766:	e730      	b.n	65ca <__aeabi_dsub+0xa6>
    6768:	3f01      	subs	r7, #1
    676a:	2f00      	cmp	r7, #0
    676c:	d16d      	bne.n	684a <__aeabi_dsub+0x326>
    676e:	465e      	mov	r6, fp
    6770:	1ba2      	subs	r2, r4, r6
    6772:	4294      	cmp	r4, r2
    6774:	41a4      	sbcs	r4, r4
    6776:	4264      	negs	r4, r4
    6778:	1ac9      	subs	r1, r1, r3
    677a:	1b09      	subs	r1, r1, r4
    677c:	1c14      	adds	r4, r2, #0
    677e:	e760      	b.n	6642 <__aeabi_dsub+0x11e>
    6780:	4658      	mov	r0, fp
    6782:	4318      	orrs	r0, r3
    6784:	d100      	bne.n	6788 <__aeabi_dsub+0x264>
    6786:	e6fd      	b.n	6584 <__aeabi_dsub+0x60>
    6788:	2601      	movs	r6, #1
    678a:	4276      	negs	r6, r6
    678c:	44b4      	add	ip, r6
    678e:	4660      	mov	r0, ip
    6790:	2800      	cmp	r0, #0
    6792:	d000      	beq.n	6796 <__aeabi_dsub+0x272>
    6794:	e0d0      	b.n	6938 <__aeabi_dsub+0x414>
    6796:	465e      	mov	r6, fp
    6798:	1932      	adds	r2, r6, r4
    679a:	e7bf      	b.n	671c <__aeabi_dsub+0x1f8>
    679c:	2f00      	cmp	r7, #0
    679e:	d000      	beq.n	67a2 <__aeabi_dsub+0x27e>
    67a0:	e080      	b.n	68a4 <__aeabi_dsub+0x380>
    67a2:	1c68      	adds	r0, r5, #1
    67a4:	0540      	lsls	r0, r0, #21
    67a6:	0d40      	lsrs	r0, r0, #21
    67a8:	2801      	cmp	r0, #1
    67aa:	dc00      	bgt.n	67ae <__aeabi_dsub+0x28a>
    67ac:	e0e8      	b.n	6980 <__aeabi_dsub+0x45c>
    67ae:	465a      	mov	r2, fp
    67b0:	1aa2      	subs	r2, r4, r2
    67b2:	4294      	cmp	r4, r2
    67b4:	41bf      	sbcs	r7, r7
    67b6:	1ac8      	subs	r0, r1, r3
    67b8:	427f      	negs	r7, r7
    67ba:	1bc7      	subs	r7, r0, r7
    67bc:	023e      	lsls	r6, r7, #8
    67be:	d400      	bmi.n	67c2 <__aeabi_dsub+0x29e>
    67c0:	e098      	b.n	68f4 <__aeabi_dsub+0x3d0>
    67c2:	4658      	mov	r0, fp
    67c4:	1b04      	subs	r4, r0, r4
    67c6:	45a3      	cmp	fp, r4
    67c8:	4192      	sbcs	r2, r2
    67ca:	1a59      	subs	r1, r3, r1
    67cc:	4252      	negs	r2, r2
    67ce:	1a8f      	subs	r7, r1, r2
    67d0:	46e2      	mov	sl, ip
    67d2:	e73a      	b.n	664a <__aeabi_dsub+0x126>
    67d4:	2300      	movs	r3, #0
    67d6:	2400      	movs	r4, #0
    67d8:	e6f7      	b.n	65ca <__aeabi_dsub+0xa6>
    67da:	2380      	movs	r3, #128	; 0x80
    67dc:	041b      	lsls	r3, r3, #16
    67de:	2701      	movs	r7, #1
    67e0:	4656      	mov	r6, sl
    67e2:	400b      	ands	r3, r1
    67e4:	4037      	ands	r7, r6
    67e6:	e6e1      	b.n	65ac <__aeabi_dsub+0x88>
    67e8:	1c27      	adds	r7, r4, #0
    67ea:	3828      	subs	r0, #40	; 0x28
    67ec:	4087      	lsls	r7, r0
    67ee:	2400      	movs	r4, #0
    67f0:	4295      	cmp	r5, r2
    67f2:	dc00      	bgt.n	67f6 <__aeabi_dsub+0x2d2>
    67f4:	e73e      	b.n	6674 <__aeabi_dsub+0x150>
    67f6:	4929      	ldr	r1, [pc, #164]	; (689c <__aeabi_dsub+0x378>)
    67f8:	1aad      	subs	r5, r5, r2
    67fa:	4039      	ands	r1, r7
    67fc:	e6c2      	b.n	6584 <__aeabi_dsub+0x60>
    67fe:	1c20      	adds	r0, r4, #0
    6800:	f000 fabc 	bl	6d7c <__clzsi2>
    6804:	3020      	adds	r0, #32
    6806:	e726      	b.n	6656 <__aeabi_dsub+0x132>
    6808:	465a      	mov	r2, fp
    680a:	431a      	orrs	r2, r3
    680c:	1e53      	subs	r3, r2, #1
    680e:	419a      	sbcs	r2, r3
    6810:	b2d2      	uxtb	r2, r2
    6812:	2700      	movs	r7, #0
    6814:	e70e      	b.n	6634 <__aeabi_dsub+0x110>
    6816:	2a00      	cmp	r2, #0
    6818:	d000      	beq.n	681c <__aeabi_dsub+0x2f8>
    681a:	e0de      	b.n	69da <__aeabi_dsub+0x4b6>
    681c:	1c68      	adds	r0, r5, #1
    681e:	0546      	lsls	r6, r0, #21
    6820:	0d76      	lsrs	r6, r6, #21
    6822:	2e01      	cmp	r6, #1
    6824:	dc00      	bgt.n	6828 <__aeabi_dsub+0x304>
    6826:	e090      	b.n	694a <__aeabi_dsub+0x426>
    6828:	4d1b      	ldr	r5, [pc, #108]	; (6898 <__aeabi_dsub+0x374>)
    682a:	42a8      	cmp	r0, r5
    682c:	d100      	bne.n	6830 <__aeabi_dsub+0x30c>
    682e:	e0f5      	b.n	6a1c <__aeabi_dsub+0x4f8>
    6830:	465e      	mov	r6, fp
    6832:	1932      	adds	r2, r6, r4
    6834:	42a2      	cmp	r2, r4
    6836:	41a4      	sbcs	r4, r4
    6838:	4264      	negs	r4, r4
    683a:	1859      	adds	r1, r3, r1
    683c:	1909      	adds	r1, r1, r4
    683e:	07cc      	lsls	r4, r1, #31
    6840:	0852      	lsrs	r2, r2, #1
    6842:	4314      	orrs	r4, r2
    6844:	0849      	lsrs	r1, r1, #1
    6846:	1c05      	adds	r5, r0, #0
    6848:	e69c      	b.n	6584 <__aeabi_dsub+0x60>
    684a:	4813      	ldr	r0, [pc, #76]	; (6898 <__aeabi_dsub+0x374>)
    684c:	4285      	cmp	r5, r0
    684e:	d000      	beq.n	6852 <__aeabi_dsub+0x32e>
    6850:	e6d9      	b.n	6606 <__aeabi_dsub+0xe2>
    6852:	e697      	b.n	6584 <__aeabi_dsub+0x60>
    6854:	1c2b      	adds	r3, r5, #0
    6856:	3b1f      	subs	r3, #31
    6858:	1c3e      	adds	r6, r7, #0
    685a:	40de      	lsrs	r6, r3
    685c:	1c33      	adds	r3, r6, #0
    685e:	2920      	cmp	r1, #32
    6860:	d06f      	beq.n	6942 <__aeabi_dsub+0x41e>
    6862:	223f      	movs	r2, #63	; 0x3f
    6864:	1b55      	subs	r5, r2, r5
    6866:	40af      	lsls	r7, r5
    6868:	433c      	orrs	r4, r7
    686a:	1e60      	subs	r0, r4, #1
    686c:	4184      	sbcs	r4, r0
    686e:	431c      	orrs	r4, r3
    6870:	2100      	movs	r1, #0
    6872:	2500      	movs	r5, #0
    6874:	e686      	b.n	6584 <__aeabi_dsub+0x60>
    6876:	1c38      	adds	r0, r7, #0
    6878:	3820      	subs	r0, #32
    687a:	1c1e      	adds	r6, r3, #0
    687c:	40c6      	lsrs	r6, r0
    687e:	1c30      	adds	r0, r6, #0
    6880:	2f20      	cmp	r7, #32
    6882:	d060      	beq.n	6946 <__aeabi_dsub+0x422>
    6884:	2240      	movs	r2, #64	; 0x40
    6886:	1bd7      	subs	r7, r2, r7
    6888:	40bb      	lsls	r3, r7
    688a:	465a      	mov	r2, fp
    688c:	431a      	orrs	r2, r3
    688e:	1e53      	subs	r3, r2, #1
    6890:	419a      	sbcs	r2, r3
    6892:	4302      	orrs	r2, r0
    6894:	2700      	movs	r7, #0
    6896:	e6cd      	b.n	6634 <__aeabi_dsub+0x110>
    6898:	000007ff 	.word	0x000007ff
    689c:	ff7fffff 	.word	0xff7fffff
    68a0:	800fffff 	.word	0x800fffff
    68a4:	2d00      	cmp	r5, #0
    68a6:	d037      	beq.n	6918 <__aeabi_dsub+0x3f4>
    68a8:	4db6      	ldr	r5, [pc, #728]	; (6b84 <__aeabi_dsub+0x660>)
    68aa:	42a8      	cmp	r0, r5
    68ac:	d100      	bne.n	68b0 <__aeabi_dsub+0x38c>
    68ae:	e08f      	b.n	69d0 <__aeabi_dsub+0x4ac>
    68b0:	2580      	movs	r5, #128	; 0x80
    68b2:	042d      	lsls	r5, r5, #16
    68b4:	427f      	negs	r7, r7
    68b6:	4329      	orrs	r1, r5
    68b8:	2f38      	cmp	r7, #56	; 0x38
    68ba:	dd00      	ble.n	68be <__aeabi_dsub+0x39a>
    68bc:	e0a8      	b.n	6a10 <__aeabi_dsub+0x4ec>
    68be:	2f1f      	cmp	r7, #31
    68c0:	dd00      	ble.n	68c4 <__aeabi_dsub+0x3a0>
    68c2:	e124      	b.n	6b0e <__aeabi_dsub+0x5ea>
    68c4:	2520      	movs	r5, #32
    68c6:	1bed      	subs	r5, r5, r7
    68c8:	1c0e      	adds	r6, r1, #0
    68ca:	40ae      	lsls	r6, r5
    68cc:	46b0      	mov	r8, r6
    68ce:	1c26      	adds	r6, r4, #0
    68d0:	40fe      	lsrs	r6, r7
    68d2:	4642      	mov	r2, r8
    68d4:	40ac      	lsls	r4, r5
    68d6:	4316      	orrs	r6, r2
    68d8:	1e65      	subs	r5, r4, #1
    68da:	41ac      	sbcs	r4, r5
    68dc:	4334      	orrs	r4, r6
    68de:	40f9      	lsrs	r1, r7
    68e0:	465a      	mov	r2, fp
    68e2:	1b14      	subs	r4, r2, r4
    68e4:	45a3      	cmp	fp, r4
    68e6:	4192      	sbcs	r2, r2
    68e8:	1a5b      	subs	r3, r3, r1
    68ea:	4252      	negs	r2, r2
    68ec:	1a99      	subs	r1, r3, r2
    68ee:	1c05      	adds	r5, r0, #0
    68f0:	46e2      	mov	sl, ip
    68f2:	e6a6      	b.n	6642 <__aeabi_dsub+0x11e>
    68f4:	1c13      	adds	r3, r2, #0
    68f6:	433b      	orrs	r3, r7
    68f8:	1c14      	adds	r4, r2, #0
    68fa:	2b00      	cmp	r3, #0
    68fc:	d000      	beq.n	6900 <__aeabi_dsub+0x3dc>
    68fe:	e6a4      	b.n	664a <__aeabi_dsub+0x126>
    6900:	2700      	movs	r7, #0
    6902:	2100      	movs	r1, #0
    6904:	2500      	movs	r5, #0
    6906:	2400      	movs	r4, #0
    6908:	e6cd      	b.n	66a6 <__aeabi_dsub+0x182>
    690a:	465a      	mov	r2, fp
    690c:	431a      	orrs	r2, r3
    690e:	1e53      	subs	r3, r2, #1
    6910:	419a      	sbcs	r2, r3
    6912:	b2d2      	uxtb	r2, r2
    6914:	2300      	movs	r3, #0
    6916:	e700      	b.n	671a <__aeabi_dsub+0x1f6>
    6918:	1c0d      	adds	r5, r1, #0
    691a:	4325      	orrs	r5, r4
    691c:	d058      	beq.n	69d0 <__aeabi_dsub+0x4ac>
    691e:	43ff      	mvns	r7, r7
    6920:	2f00      	cmp	r7, #0
    6922:	d151      	bne.n	69c8 <__aeabi_dsub+0x4a4>
    6924:	465a      	mov	r2, fp
    6926:	1b14      	subs	r4, r2, r4
    6928:	45a3      	cmp	fp, r4
    692a:	4192      	sbcs	r2, r2
    692c:	1a59      	subs	r1, r3, r1
    692e:	4252      	negs	r2, r2
    6930:	1a89      	subs	r1, r1, r2
    6932:	1c05      	adds	r5, r0, #0
    6934:	46e2      	mov	sl, ip
    6936:	e684      	b.n	6642 <__aeabi_dsub+0x11e>
    6938:	4892      	ldr	r0, [pc, #584]	; (6b84 <__aeabi_dsub+0x660>)
    693a:	4285      	cmp	r5, r0
    693c:	d000      	beq.n	6940 <__aeabi_dsub+0x41c>
    693e:	e6d1      	b.n	66e4 <__aeabi_dsub+0x1c0>
    6940:	e620      	b.n	6584 <__aeabi_dsub+0x60>
    6942:	2700      	movs	r7, #0
    6944:	e790      	b.n	6868 <__aeabi_dsub+0x344>
    6946:	2300      	movs	r3, #0
    6948:	e79f      	b.n	688a <__aeabi_dsub+0x366>
    694a:	1c08      	adds	r0, r1, #0
    694c:	4320      	orrs	r0, r4
    694e:	2d00      	cmp	r5, #0
    6950:	d000      	beq.n	6954 <__aeabi_dsub+0x430>
    6952:	e0c2      	b.n	6ada <__aeabi_dsub+0x5b6>
    6954:	2800      	cmp	r0, #0
    6956:	d100      	bne.n	695a <__aeabi_dsub+0x436>
    6958:	e0ef      	b.n	6b3a <__aeabi_dsub+0x616>
    695a:	4658      	mov	r0, fp
    695c:	4318      	orrs	r0, r3
    695e:	d100      	bne.n	6962 <__aeabi_dsub+0x43e>
    6960:	e610      	b.n	6584 <__aeabi_dsub+0x60>
    6962:	4658      	mov	r0, fp
    6964:	1902      	adds	r2, r0, r4
    6966:	42a2      	cmp	r2, r4
    6968:	41a4      	sbcs	r4, r4
    696a:	4264      	negs	r4, r4
    696c:	1859      	adds	r1, r3, r1
    696e:	1909      	adds	r1, r1, r4
    6970:	1c14      	adds	r4, r2, #0
    6972:	020a      	lsls	r2, r1, #8
    6974:	d400      	bmi.n	6978 <__aeabi_dsub+0x454>
    6976:	e605      	b.n	6584 <__aeabi_dsub+0x60>
    6978:	4b83      	ldr	r3, [pc, #524]	; (6b88 <__aeabi_dsub+0x664>)
    697a:	2501      	movs	r5, #1
    697c:	4019      	ands	r1, r3
    697e:	e601      	b.n	6584 <__aeabi_dsub+0x60>
    6980:	1c08      	adds	r0, r1, #0
    6982:	4320      	orrs	r0, r4
    6984:	2d00      	cmp	r5, #0
    6986:	d138      	bne.n	69fa <__aeabi_dsub+0x4d6>
    6988:	2800      	cmp	r0, #0
    698a:	d16f      	bne.n	6a6c <__aeabi_dsub+0x548>
    698c:	4659      	mov	r1, fp
    698e:	4319      	orrs	r1, r3
    6990:	d003      	beq.n	699a <__aeabi_dsub+0x476>
    6992:	1c19      	adds	r1, r3, #0
    6994:	465c      	mov	r4, fp
    6996:	46e2      	mov	sl, ip
    6998:	e5f4      	b.n	6584 <__aeabi_dsub+0x60>
    699a:	2700      	movs	r7, #0
    699c:	2100      	movs	r1, #0
    699e:	2400      	movs	r4, #0
    69a0:	e681      	b.n	66a6 <__aeabi_dsub+0x182>
    69a2:	4660      	mov	r0, ip
    69a4:	3820      	subs	r0, #32
    69a6:	1c1a      	adds	r2, r3, #0
    69a8:	40c2      	lsrs	r2, r0
    69aa:	4666      	mov	r6, ip
    69ac:	1c10      	adds	r0, r2, #0
    69ae:	2e20      	cmp	r6, #32
    69b0:	d100      	bne.n	69b4 <__aeabi_dsub+0x490>
    69b2:	e0aa      	b.n	6b0a <__aeabi_dsub+0x5e6>
    69b4:	2240      	movs	r2, #64	; 0x40
    69b6:	1b92      	subs	r2, r2, r6
    69b8:	4093      	lsls	r3, r2
    69ba:	465a      	mov	r2, fp
    69bc:	431a      	orrs	r2, r3
    69be:	1e53      	subs	r3, r2, #1
    69c0:	419a      	sbcs	r2, r3
    69c2:	4302      	orrs	r2, r0
    69c4:	2300      	movs	r3, #0
    69c6:	e6a8      	b.n	671a <__aeabi_dsub+0x1f6>
    69c8:	4d6e      	ldr	r5, [pc, #440]	; (6b84 <__aeabi_dsub+0x660>)
    69ca:	42a8      	cmp	r0, r5
    69cc:	d000      	beq.n	69d0 <__aeabi_dsub+0x4ac>
    69ce:	e773      	b.n	68b8 <__aeabi_dsub+0x394>
    69d0:	1c19      	adds	r1, r3, #0
    69d2:	465c      	mov	r4, fp
    69d4:	1c05      	adds	r5, r0, #0
    69d6:	46e2      	mov	sl, ip
    69d8:	e5d4      	b.n	6584 <__aeabi_dsub+0x60>
    69da:	2d00      	cmp	r5, #0
    69dc:	d122      	bne.n	6a24 <__aeabi_dsub+0x500>
    69de:	1c0d      	adds	r5, r1, #0
    69e0:	4325      	orrs	r5, r4
    69e2:	d076      	beq.n	6ad2 <__aeabi_dsub+0x5ae>
    69e4:	43d5      	mvns	r5, r2
    69e6:	2d00      	cmp	r5, #0
    69e8:	d170      	bne.n	6acc <__aeabi_dsub+0x5a8>
    69ea:	445c      	add	r4, fp
    69ec:	455c      	cmp	r4, fp
    69ee:	4192      	sbcs	r2, r2
    69f0:	1859      	adds	r1, r3, r1
    69f2:	4252      	negs	r2, r2
    69f4:	1889      	adds	r1, r1, r2
    69f6:	1c05      	adds	r5, r0, #0
    69f8:	e696      	b.n	6728 <__aeabi_dsub+0x204>
    69fa:	2800      	cmp	r0, #0
    69fc:	d14c      	bne.n	6a98 <__aeabi_dsub+0x574>
    69fe:	4659      	mov	r1, fp
    6a00:	4319      	orrs	r1, r3
    6a02:	d100      	bne.n	6a06 <__aeabi_dsub+0x4e2>
    6a04:	e64a      	b.n	669c <__aeabi_dsub+0x178>
    6a06:	1c19      	adds	r1, r3, #0
    6a08:	465c      	mov	r4, fp
    6a0a:	46e2      	mov	sl, ip
    6a0c:	4d5d      	ldr	r5, [pc, #372]	; (6b84 <__aeabi_dsub+0x660>)
    6a0e:	e5b9      	b.n	6584 <__aeabi_dsub+0x60>
    6a10:	430c      	orrs	r4, r1
    6a12:	1e61      	subs	r1, r4, #1
    6a14:	418c      	sbcs	r4, r1
    6a16:	b2e4      	uxtb	r4, r4
    6a18:	2100      	movs	r1, #0
    6a1a:	e761      	b.n	68e0 <__aeabi_dsub+0x3bc>
    6a1c:	1c05      	adds	r5, r0, #0
    6a1e:	2100      	movs	r1, #0
    6a20:	2400      	movs	r4, #0
    6a22:	e640      	b.n	66a6 <__aeabi_dsub+0x182>
    6a24:	4d57      	ldr	r5, [pc, #348]	; (6b84 <__aeabi_dsub+0x660>)
    6a26:	42a8      	cmp	r0, r5
    6a28:	d053      	beq.n	6ad2 <__aeabi_dsub+0x5ae>
    6a2a:	4255      	negs	r5, r2
    6a2c:	2280      	movs	r2, #128	; 0x80
    6a2e:	0416      	lsls	r6, r2, #16
    6a30:	4331      	orrs	r1, r6
    6a32:	2d38      	cmp	r5, #56	; 0x38
    6a34:	dc7b      	bgt.n	6b2e <__aeabi_dsub+0x60a>
    6a36:	2d1f      	cmp	r5, #31
    6a38:	dd00      	ble.n	6a3c <__aeabi_dsub+0x518>
    6a3a:	e08c      	b.n	6b56 <__aeabi_dsub+0x632>
    6a3c:	2220      	movs	r2, #32
    6a3e:	1b56      	subs	r6, r2, r5
    6a40:	1c0a      	adds	r2, r1, #0
    6a42:	46b4      	mov	ip, r6
    6a44:	40b2      	lsls	r2, r6
    6a46:	1c26      	adds	r6, r4, #0
    6a48:	40ee      	lsrs	r6, r5
    6a4a:	4332      	orrs	r2, r6
    6a4c:	4690      	mov	r8, r2
    6a4e:	4662      	mov	r2, ip
    6a50:	4094      	lsls	r4, r2
    6a52:	1e66      	subs	r6, r4, #1
    6a54:	41b4      	sbcs	r4, r6
    6a56:	4642      	mov	r2, r8
    6a58:	4314      	orrs	r4, r2
    6a5a:	40e9      	lsrs	r1, r5
    6a5c:	445c      	add	r4, fp
    6a5e:	455c      	cmp	r4, fp
    6a60:	4192      	sbcs	r2, r2
    6a62:	18cb      	adds	r3, r1, r3
    6a64:	4252      	negs	r2, r2
    6a66:	1899      	adds	r1, r3, r2
    6a68:	1c05      	adds	r5, r0, #0
    6a6a:	e65d      	b.n	6728 <__aeabi_dsub+0x204>
    6a6c:	4658      	mov	r0, fp
    6a6e:	4318      	orrs	r0, r3
    6a70:	d100      	bne.n	6a74 <__aeabi_dsub+0x550>
    6a72:	e587      	b.n	6584 <__aeabi_dsub+0x60>
    6a74:	465e      	mov	r6, fp
    6a76:	1ba7      	subs	r7, r4, r6
    6a78:	42bc      	cmp	r4, r7
    6a7a:	4192      	sbcs	r2, r2
    6a7c:	1ac8      	subs	r0, r1, r3
    6a7e:	4252      	negs	r2, r2
    6a80:	1a80      	subs	r0, r0, r2
    6a82:	0206      	lsls	r6, r0, #8
    6a84:	d560      	bpl.n	6b48 <__aeabi_dsub+0x624>
    6a86:	4658      	mov	r0, fp
    6a88:	1b04      	subs	r4, r0, r4
    6a8a:	45a3      	cmp	fp, r4
    6a8c:	4192      	sbcs	r2, r2
    6a8e:	1a59      	subs	r1, r3, r1
    6a90:	4252      	negs	r2, r2
    6a92:	1a89      	subs	r1, r1, r2
    6a94:	46e2      	mov	sl, ip
    6a96:	e575      	b.n	6584 <__aeabi_dsub+0x60>
    6a98:	4658      	mov	r0, fp
    6a9a:	4318      	orrs	r0, r3
    6a9c:	d033      	beq.n	6b06 <__aeabi_dsub+0x5e2>
    6a9e:	0748      	lsls	r0, r1, #29
    6aa0:	08e4      	lsrs	r4, r4, #3
    6aa2:	4304      	orrs	r4, r0
    6aa4:	2080      	movs	r0, #128	; 0x80
    6aa6:	08c9      	lsrs	r1, r1, #3
    6aa8:	0300      	lsls	r0, r0, #12
    6aaa:	4201      	tst	r1, r0
    6aac:	d008      	beq.n	6ac0 <__aeabi_dsub+0x59c>
    6aae:	08dd      	lsrs	r5, r3, #3
    6ab0:	4205      	tst	r5, r0
    6ab2:	d105      	bne.n	6ac0 <__aeabi_dsub+0x59c>
    6ab4:	4659      	mov	r1, fp
    6ab6:	08ca      	lsrs	r2, r1, #3
    6ab8:	075c      	lsls	r4, r3, #29
    6aba:	4314      	orrs	r4, r2
    6abc:	1c29      	adds	r1, r5, #0
    6abe:	46e2      	mov	sl, ip
    6ac0:	0f63      	lsrs	r3, r4, #29
    6ac2:	00c9      	lsls	r1, r1, #3
    6ac4:	4319      	orrs	r1, r3
    6ac6:	00e4      	lsls	r4, r4, #3
    6ac8:	4d2e      	ldr	r5, [pc, #184]	; (6b84 <__aeabi_dsub+0x660>)
    6aca:	e55b      	b.n	6584 <__aeabi_dsub+0x60>
    6acc:	4a2d      	ldr	r2, [pc, #180]	; (6b84 <__aeabi_dsub+0x660>)
    6ace:	4290      	cmp	r0, r2
    6ad0:	d1af      	bne.n	6a32 <__aeabi_dsub+0x50e>
    6ad2:	1c19      	adds	r1, r3, #0
    6ad4:	465c      	mov	r4, fp
    6ad6:	1c05      	adds	r5, r0, #0
    6ad8:	e554      	b.n	6584 <__aeabi_dsub+0x60>
    6ada:	2800      	cmp	r0, #0
    6adc:	d030      	beq.n	6b40 <__aeabi_dsub+0x61c>
    6ade:	4658      	mov	r0, fp
    6ae0:	4318      	orrs	r0, r3
    6ae2:	d010      	beq.n	6b06 <__aeabi_dsub+0x5e2>
    6ae4:	2580      	movs	r5, #128	; 0x80
    6ae6:	0748      	lsls	r0, r1, #29
    6ae8:	08e4      	lsrs	r4, r4, #3
    6aea:	08c9      	lsrs	r1, r1, #3
    6aec:	032d      	lsls	r5, r5, #12
    6aee:	4304      	orrs	r4, r0
    6af0:	4229      	tst	r1, r5
    6af2:	d0e5      	beq.n	6ac0 <__aeabi_dsub+0x59c>
    6af4:	08d8      	lsrs	r0, r3, #3
    6af6:	4228      	tst	r0, r5
    6af8:	d1e2      	bne.n	6ac0 <__aeabi_dsub+0x59c>
    6afa:	465d      	mov	r5, fp
    6afc:	08ea      	lsrs	r2, r5, #3
    6afe:	075c      	lsls	r4, r3, #29
    6b00:	4314      	orrs	r4, r2
    6b02:	1c01      	adds	r1, r0, #0
    6b04:	e7dc      	b.n	6ac0 <__aeabi_dsub+0x59c>
    6b06:	4d1f      	ldr	r5, [pc, #124]	; (6b84 <__aeabi_dsub+0x660>)
    6b08:	e53c      	b.n	6584 <__aeabi_dsub+0x60>
    6b0a:	2300      	movs	r3, #0
    6b0c:	e755      	b.n	69ba <__aeabi_dsub+0x496>
    6b0e:	1c3d      	adds	r5, r7, #0
    6b10:	3d20      	subs	r5, #32
    6b12:	1c0e      	adds	r6, r1, #0
    6b14:	40ee      	lsrs	r6, r5
    6b16:	1c35      	adds	r5, r6, #0
    6b18:	2f20      	cmp	r7, #32
    6b1a:	d02e      	beq.n	6b7a <__aeabi_dsub+0x656>
    6b1c:	2640      	movs	r6, #64	; 0x40
    6b1e:	1bf7      	subs	r7, r6, r7
    6b20:	40b9      	lsls	r1, r7
    6b22:	430c      	orrs	r4, r1
    6b24:	1e61      	subs	r1, r4, #1
    6b26:	418c      	sbcs	r4, r1
    6b28:	432c      	orrs	r4, r5
    6b2a:	2100      	movs	r1, #0
    6b2c:	e6d8      	b.n	68e0 <__aeabi_dsub+0x3bc>
    6b2e:	430c      	orrs	r4, r1
    6b30:	1e61      	subs	r1, r4, #1
    6b32:	418c      	sbcs	r4, r1
    6b34:	b2e4      	uxtb	r4, r4
    6b36:	2100      	movs	r1, #0
    6b38:	e790      	b.n	6a5c <__aeabi_dsub+0x538>
    6b3a:	1c19      	adds	r1, r3, #0
    6b3c:	465c      	mov	r4, fp
    6b3e:	e521      	b.n	6584 <__aeabi_dsub+0x60>
    6b40:	1c19      	adds	r1, r3, #0
    6b42:	465c      	mov	r4, fp
    6b44:	4d0f      	ldr	r5, [pc, #60]	; (6b84 <__aeabi_dsub+0x660>)
    6b46:	e51d      	b.n	6584 <__aeabi_dsub+0x60>
    6b48:	1c03      	adds	r3, r0, #0
    6b4a:	433b      	orrs	r3, r7
    6b4c:	d100      	bne.n	6b50 <__aeabi_dsub+0x62c>
    6b4e:	e724      	b.n	699a <__aeabi_dsub+0x476>
    6b50:	1c01      	adds	r1, r0, #0
    6b52:	1c3c      	adds	r4, r7, #0
    6b54:	e516      	b.n	6584 <__aeabi_dsub+0x60>
    6b56:	2620      	movs	r6, #32
    6b58:	4276      	negs	r6, r6
    6b5a:	1976      	adds	r6, r6, r5
    6b5c:	1c0a      	adds	r2, r1, #0
    6b5e:	40f2      	lsrs	r2, r6
    6b60:	4690      	mov	r8, r2
    6b62:	2d20      	cmp	r5, #32
    6b64:	d00b      	beq.n	6b7e <__aeabi_dsub+0x65a>
    6b66:	2640      	movs	r6, #64	; 0x40
    6b68:	1b75      	subs	r5, r6, r5
    6b6a:	40a9      	lsls	r1, r5
    6b6c:	430c      	orrs	r4, r1
    6b6e:	1e61      	subs	r1, r4, #1
    6b70:	418c      	sbcs	r4, r1
    6b72:	4645      	mov	r5, r8
    6b74:	432c      	orrs	r4, r5
    6b76:	2100      	movs	r1, #0
    6b78:	e770      	b.n	6a5c <__aeabi_dsub+0x538>
    6b7a:	2100      	movs	r1, #0
    6b7c:	e7d1      	b.n	6b22 <__aeabi_dsub+0x5fe>
    6b7e:	2100      	movs	r1, #0
    6b80:	e7f4      	b.n	6b6c <__aeabi_dsub+0x648>
    6b82:	46c0      	nop			; (mov r8, r8)
    6b84:	000007ff 	.word	0x000007ff
    6b88:	ff7fffff 	.word	0xff7fffff

00006b8c <__aeabi_d2iz>:
    6b8c:	b570      	push	{r4, r5, r6, lr}
    6b8e:	1c0b      	adds	r3, r1, #0
    6b90:	4c12      	ldr	r4, [pc, #72]	; (6bdc <__aeabi_d2iz+0x50>)
    6b92:	0309      	lsls	r1, r1, #12
    6b94:	0b0e      	lsrs	r6, r1, #12
    6b96:	0059      	lsls	r1, r3, #1
    6b98:	1c02      	adds	r2, r0, #0
    6b9a:	0d49      	lsrs	r1, r1, #21
    6b9c:	0fdd      	lsrs	r5, r3, #31
    6b9e:	2000      	movs	r0, #0
    6ba0:	42a1      	cmp	r1, r4
    6ba2:	dd11      	ble.n	6bc8 <__aeabi_d2iz+0x3c>
    6ba4:	480e      	ldr	r0, [pc, #56]	; (6be0 <__aeabi_d2iz+0x54>)
    6ba6:	4281      	cmp	r1, r0
    6ba8:	dc0f      	bgt.n	6bca <__aeabi_d2iz+0x3e>
    6baa:	2080      	movs	r0, #128	; 0x80
    6bac:	0340      	lsls	r0, r0, #13
    6bae:	4306      	orrs	r6, r0
    6bb0:	480c      	ldr	r0, [pc, #48]	; (6be4 <__aeabi_d2iz+0x58>)
    6bb2:	1a40      	subs	r0, r0, r1
    6bb4:	281f      	cmp	r0, #31
    6bb6:	dd0b      	ble.n	6bd0 <__aeabi_d2iz+0x44>
    6bb8:	4a0b      	ldr	r2, [pc, #44]	; (6be8 <__aeabi_d2iz+0x5c>)
    6bba:	1a52      	subs	r2, r2, r1
    6bbc:	40d6      	lsrs	r6, r2
    6bbe:	1c32      	adds	r2, r6, #0
    6bc0:	4250      	negs	r0, r2
    6bc2:	2d00      	cmp	r5, #0
    6bc4:	d100      	bne.n	6bc8 <__aeabi_d2iz+0x3c>
    6bc6:	1c10      	adds	r0, r2, #0
    6bc8:	bd70      	pop	{r4, r5, r6, pc}
    6bca:	4b08      	ldr	r3, [pc, #32]	; (6bec <__aeabi_d2iz+0x60>)
    6bcc:	18e8      	adds	r0, r5, r3
    6bce:	e7fb      	b.n	6bc8 <__aeabi_d2iz+0x3c>
    6bd0:	4b07      	ldr	r3, [pc, #28]	; (6bf0 <__aeabi_d2iz+0x64>)
    6bd2:	40c2      	lsrs	r2, r0
    6bd4:	18c9      	adds	r1, r1, r3
    6bd6:	408e      	lsls	r6, r1
    6bd8:	4332      	orrs	r2, r6
    6bda:	e7f1      	b.n	6bc0 <__aeabi_d2iz+0x34>
    6bdc:	000003fe 	.word	0x000003fe
    6be0:	0000041d 	.word	0x0000041d
    6be4:	00000433 	.word	0x00000433
    6be8:	00000413 	.word	0x00000413
    6bec:	7fffffff 	.word	0x7fffffff
    6bf0:	fffffbed 	.word	0xfffffbed

00006bf4 <__aeabi_i2d>:
    6bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6bf6:	1e04      	subs	r4, r0, #0
    6bf8:	d031      	beq.n	6c5e <__aeabi_i2d+0x6a>
    6bfa:	0fc7      	lsrs	r7, r0, #31
    6bfc:	d000      	beq.n	6c00 <__aeabi_i2d+0xc>
    6bfe:	4244      	negs	r4, r0
    6c00:	1c20      	adds	r0, r4, #0
    6c02:	f000 f8bb 	bl	6d7c <__clzsi2>
    6c06:	4d18      	ldr	r5, [pc, #96]	; (6c68 <__aeabi_i2d+0x74>)
    6c08:	1a2d      	subs	r5, r5, r0
    6c0a:	280a      	cmp	r0, #10
    6c0c:	dd19      	ble.n	6c42 <__aeabi_i2d+0x4e>
    6c0e:	380b      	subs	r0, #11
    6c10:	4084      	lsls	r4, r0
    6c12:	0324      	lsls	r4, r4, #12
    6c14:	056d      	lsls	r5, r5, #21
    6c16:	0b24      	lsrs	r4, r4, #12
    6c18:	0d6d      	lsrs	r5, r5, #21
    6c1a:	1c3a      	adds	r2, r7, #0
    6c1c:	2600      	movs	r6, #0
    6c1e:	2000      	movs	r0, #0
    6c20:	2100      	movs	r1, #0
    6c22:	0d0b      	lsrs	r3, r1, #20
    6c24:	0324      	lsls	r4, r4, #12
    6c26:	0b24      	lsrs	r4, r4, #12
    6c28:	051b      	lsls	r3, r3, #20
    6c2a:	4323      	orrs	r3, r4
    6c2c:	4c0f      	ldr	r4, [pc, #60]	; (6c6c <__aeabi_i2d+0x78>)
    6c2e:	052d      	lsls	r5, r5, #20
    6c30:	401c      	ands	r4, r3
    6c32:	432c      	orrs	r4, r5
    6c34:	0064      	lsls	r4, r4, #1
    6c36:	0864      	lsrs	r4, r4, #1
    6c38:	07d3      	lsls	r3, r2, #31
    6c3a:	1c21      	adds	r1, r4, #0
    6c3c:	1c30      	adds	r0, r6, #0
    6c3e:	4319      	orrs	r1, r3
    6c40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6c42:	1c06      	adds	r6, r0, #0
    6c44:	3615      	adds	r6, #21
    6c46:	1c23      	adds	r3, r4, #0
    6c48:	40b3      	lsls	r3, r6
    6c4a:	1c1e      	adds	r6, r3, #0
    6c4c:	230b      	movs	r3, #11
    6c4e:	1a18      	subs	r0, r3, r0
    6c50:	40c4      	lsrs	r4, r0
    6c52:	0324      	lsls	r4, r4, #12
    6c54:	056d      	lsls	r5, r5, #21
    6c56:	0b24      	lsrs	r4, r4, #12
    6c58:	0d6d      	lsrs	r5, r5, #21
    6c5a:	1c3a      	adds	r2, r7, #0
    6c5c:	e7df      	b.n	6c1e <__aeabi_i2d+0x2a>
    6c5e:	2200      	movs	r2, #0
    6c60:	2500      	movs	r5, #0
    6c62:	2400      	movs	r4, #0
    6c64:	2600      	movs	r6, #0
    6c66:	e7da      	b.n	6c1e <__aeabi_i2d+0x2a>
    6c68:	0000041e 	.word	0x0000041e
    6c6c:	800fffff 	.word	0x800fffff

00006c70 <__aeabi_ui2d>:
    6c70:	b510      	push	{r4, lr}
    6c72:	1e04      	subs	r4, r0, #0
    6c74:	d028      	beq.n	6cc8 <__aeabi_ui2d+0x58>
    6c76:	f000 f881 	bl	6d7c <__clzsi2>
    6c7a:	4a15      	ldr	r2, [pc, #84]	; (6cd0 <__aeabi_ui2d+0x60>)
    6c7c:	1a12      	subs	r2, r2, r0
    6c7e:	280a      	cmp	r0, #10
    6c80:	dd15      	ble.n	6cae <__aeabi_ui2d+0x3e>
    6c82:	380b      	subs	r0, #11
    6c84:	4084      	lsls	r4, r0
    6c86:	0324      	lsls	r4, r4, #12
    6c88:	0552      	lsls	r2, r2, #21
    6c8a:	0b24      	lsrs	r4, r4, #12
    6c8c:	0d52      	lsrs	r2, r2, #21
    6c8e:	2300      	movs	r3, #0
    6c90:	2000      	movs	r0, #0
    6c92:	2100      	movs	r1, #0
    6c94:	0324      	lsls	r4, r4, #12
    6c96:	1c18      	adds	r0, r3, #0
    6c98:	0d0b      	lsrs	r3, r1, #20
    6c9a:	0b24      	lsrs	r4, r4, #12
    6c9c:	051b      	lsls	r3, r3, #20
    6c9e:	4323      	orrs	r3, r4
    6ca0:	4c0c      	ldr	r4, [pc, #48]	; (6cd4 <__aeabi_ui2d+0x64>)
    6ca2:	0512      	lsls	r2, r2, #20
    6ca4:	401c      	ands	r4, r3
    6ca6:	4314      	orrs	r4, r2
    6ca8:	0064      	lsls	r4, r4, #1
    6caa:	0861      	lsrs	r1, r4, #1
    6cac:	bd10      	pop	{r4, pc}
    6cae:	1c03      	adds	r3, r0, #0
    6cb0:	3315      	adds	r3, #21
    6cb2:	1c21      	adds	r1, r4, #0
    6cb4:	4099      	lsls	r1, r3
    6cb6:	1c0b      	adds	r3, r1, #0
    6cb8:	210b      	movs	r1, #11
    6cba:	1a08      	subs	r0, r1, r0
    6cbc:	40c4      	lsrs	r4, r0
    6cbe:	0324      	lsls	r4, r4, #12
    6cc0:	0552      	lsls	r2, r2, #21
    6cc2:	0b24      	lsrs	r4, r4, #12
    6cc4:	0d52      	lsrs	r2, r2, #21
    6cc6:	e7e3      	b.n	6c90 <__aeabi_ui2d+0x20>
    6cc8:	2200      	movs	r2, #0
    6cca:	2400      	movs	r4, #0
    6ccc:	2300      	movs	r3, #0
    6cce:	e7df      	b.n	6c90 <__aeabi_ui2d+0x20>
    6cd0:	0000041e 	.word	0x0000041e
    6cd4:	800fffff 	.word	0x800fffff

00006cd8 <__aeabi_f2d>:
    6cd8:	0043      	lsls	r3, r0, #1
    6cda:	0e1b      	lsrs	r3, r3, #24
    6cdc:	1c5a      	adds	r2, r3, #1
    6cde:	0241      	lsls	r1, r0, #9
    6ce0:	b2d2      	uxtb	r2, r2
    6ce2:	b570      	push	{r4, r5, r6, lr}
    6ce4:	0a4c      	lsrs	r4, r1, #9
    6ce6:	0fc5      	lsrs	r5, r0, #31
    6ce8:	2a01      	cmp	r2, #1
    6cea:	dd17      	ble.n	6d1c <__aeabi_f2d+0x44>
    6cec:	22e0      	movs	r2, #224	; 0xe0
    6cee:	0092      	lsls	r2, r2, #2
    6cf0:	0764      	lsls	r4, r4, #29
    6cf2:	0b09      	lsrs	r1, r1, #12
    6cf4:	1898      	adds	r0, r3, r2
    6cf6:	2200      	movs	r2, #0
    6cf8:	2300      	movs	r3, #0
    6cfa:	0d1e      	lsrs	r6, r3, #20
    6cfc:	1c22      	adds	r2, r4, #0
    6cfe:	0534      	lsls	r4, r6, #20
    6d00:	430c      	orrs	r4, r1
    6d02:	491b      	ldr	r1, [pc, #108]	; (6d70 <__aeabi_f2d+0x98>)
    6d04:	0540      	lsls	r0, r0, #21
    6d06:	0840      	lsrs	r0, r0, #1
    6d08:	4021      	ands	r1, r4
    6d0a:	4301      	orrs	r1, r0
    6d0c:	0049      	lsls	r1, r1, #1
    6d0e:	0849      	lsrs	r1, r1, #1
    6d10:	07ed      	lsls	r5, r5, #31
    6d12:	1c0b      	adds	r3, r1, #0
    6d14:	432b      	orrs	r3, r5
    6d16:	1c10      	adds	r0, r2, #0
    6d18:	1c19      	adds	r1, r3, #0
    6d1a:	bd70      	pop	{r4, r5, r6, pc}
    6d1c:	2b00      	cmp	r3, #0
    6d1e:	d115      	bne.n	6d4c <__aeabi_f2d+0x74>
    6d20:	2c00      	cmp	r4, #0
    6d22:	d01c      	beq.n	6d5e <__aeabi_f2d+0x86>
    6d24:	1c20      	adds	r0, r4, #0
    6d26:	f000 f829 	bl	6d7c <__clzsi2>
    6d2a:	280a      	cmp	r0, #10
    6d2c:	dc1a      	bgt.n	6d64 <__aeabi_f2d+0x8c>
    6d2e:	210b      	movs	r1, #11
    6d30:	1a09      	subs	r1, r1, r0
    6d32:	1c23      	adds	r3, r4, #0
    6d34:	40cb      	lsrs	r3, r1
    6d36:	1c19      	adds	r1, r3, #0
    6d38:	1c03      	adds	r3, r0, #0
    6d3a:	3315      	adds	r3, #21
    6d3c:	409c      	lsls	r4, r3
    6d3e:	4b0d      	ldr	r3, [pc, #52]	; (6d74 <__aeabi_f2d+0x9c>)
    6d40:	0309      	lsls	r1, r1, #12
    6d42:	1a18      	subs	r0, r3, r0
    6d44:	0540      	lsls	r0, r0, #21
    6d46:	0b09      	lsrs	r1, r1, #12
    6d48:	0d40      	lsrs	r0, r0, #21
    6d4a:	e7d4      	b.n	6cf6 <__aeabi_f2d+0x1e>
    6d4c:	2c00      	cmp	r4, #0
    6d4e:	d003      	beq.n	6d58 <__aeabi_f2d+0x80>
    6d50:	0764      	lsls	r4, r4, #29
    6d52:	0b09      	lsrs	r1, r1, #12
    6d54:	4808      	ldr	r0, [pc, #32]	; (6d78 <__aeabi_f2d+0xa0>)
    6d56:	e7ce      	b.n	6cf6 <__aeabi_f2d+0x1e>
    6d58:	4807      	ldr	r0, [pc, #28]	; (6d78 <__aeabi_f2d+0xa0>)
    6d5a:	2100      	movs	r1, #0
    6d5c:	e7cb      	b.n	6cf6 <__aeabi_f2d+0x1e>
    6d5e:	2000      	movs	r0, #0
    6d60:	2100      	movs	r1, #0
    6d62:	e7c8      	b.n	6cf6 <__aeabi_f2d+0x1e>
    6d64:	1c01      	adds	r1, r0, #0
    6d66:	390b      	subs	r1, #11
    6d68:	408c      	lsls	r4, r1
    6d6a:	1c21      	adds	r1, r4, #0
    6d6c:	2400      	movs	r4, #0
    6d6e:	e7e6      	b.n	6d3e <__aeabi_f2d+0x66>
    6d70:	800fffff 	.word	0x800fffff
    6d74:	00000389 	.word	0x00000389
    6d78:	000007ff 	.word	0x000007ff

00006d7c <__clzsi2>:
    6d7c:	211c      	movs	r1, #28
    6d7e:	2301      	movs	r3, #1
    6d80:	041b      	lsls	r3, r3, #16
    6d82:	4298      	cmp	r0, r3
    6d84:	d301      	bcc.n	6d8a <__clzsi2+0xe>
    6d86:	0c00      	lsrs	r0, r0, #16
    6d88:	3910      	subs	r1, #16
    6d8a:	0a1b      	lsrs	r3, r3, #8
    6d8c:	4298      	cmp	r0, r3
    6d8e:	d301      	bcc.n	6d94 <__clzsi2+0x18>
    6d90:	0a00      	lsrs	r0, r0, #8
    6d92:	3908      	subs	r1, #8
    6d94:	091b      	lsrs	r3, r3, #4
    6d96:	4298      	cmp	r0, r3
    6d98:	d301      	bcc.n	6d9e <__clzsi2+0x22>
    6d9a:	0900      	lsrs	r0, r0, #4
    6d9c:	3904      	subs	r1, #4
    6d9e:	a202      	add	r2, pc, #8	; (adr r2, 6da8 <__clzsi2+0x2c>)
    6da0:	5c10      	ldrb	r0, [r2, r0]
    6da2:	1840      	adds	r0, r0, r1
    6da4:	4770      	bx	lr
    6da6:	46c0      	nop			; (mov r8, r8)
    6da8:	02020304 	.word	0x02020304
    6dac:	01010101 	.word	0x01010101
	...
    6db8:	0000036a 	.word	0x0000036a
    6dbc:	000005b4 	.word	0x000005b4
    6dc0:	000005b4 	.word	0x000005b4
    6dc4:	000005b4 	.word	0x000005b4
    6dc8:	000005b4 	.word	0x000005b4
    6dcc:	000005b4 	.word	0x000005b4
    6dd0:	000005b4 	.word	0x000005b4
    6dd4:	000005b4 	.word	0x000005b4
    6dd8:	000005b4 	.word	0x000005b4
    6ddc:	000005b4 	.word	0x000005b4
    6de0:	000005b4 	.word	0x000005b4
    6de4:	000005b4 	.word	0x000005b4
    6de8:	000005b4 	.word	0x000005b4
    6dec:	000005b4 	.word	0x000005b4
    6df0:	000005b4 	.word	0x000005b4
    6df4:	000005b4 	.word	0x000005b4
    6df8:	00000352 	.word	0x00000352
    6dfc:	000005b4 	.word	0x000005b4
    6e00:	000005b4 	.word	0x000005b4
    6e04:	000005b4 	.word	0x000005b4
    6e08:	000005b4 	.word	0x000005b4
    6e0c:	000005b4 	.word	0x000005b4
    6e10:	000005b4 	.word	0x000005b4
    6e14:	000005b4 	.word	0x000005b4
    6e18:	000005b4 	.word	0x000005b4
    6e1c:	000005b4 	.word	0x000005b4
    6e20:	000005b4 	.word	0x000005b4
    6e24:	000005b4 	.word	0x000005b4
    6e28:	000005b4 	.word	0x000005b4
    6e2c:	000005b4 	.word	0x000005b4
    6e30:	000005b4 	.word	0x000005b4
    6e34:	000005b4 	.word	0x000005b4
    6e38:	00000362 	.word	0x00000362
    6e3c:	000005b4 	.word	0x000005b4
    6e40:	000005b4 	.word	0x000005b4
    6e44:	000005b4 	.word	0x000005b4
    6e48:	000005b4 	.word	0x000005b4
    6e4c:	000005b4 	.word	0x000005b4
    6e50:	000005b4 	.word	0x000005b4
    6e54:	000005b4 	.word	0x000005b4
    6e58:	000005b4 	.word	0x000005b4
    6e5c:	000005b4 	.word	0x000005b4
    6e60:	000005b4 	.word	0x000005b4
    6e64:	000005b4 	.word	0x000005b4
    6e68:	000005b4 	.word	0x000005b4
    6e6c:	000005b4 	.word	0x000005b4
    6e70:	000005b4 	.word	0x000005b4
    6e74:	000005b4 	.word	0x000005b4
    6e78:	0000035a 	.word	0x0000035a
    6e7c:	0000033a 	.word	0x0000033a
    6e80:	00000372 	.word	0x00000372
    6e84:	0000034a 	.word	0x0000034a
    6e88:	00000342 	.word	0x00000342
    6e8c:	00000002 	.word	0x00000002
    6e90:	00000003 	.word	0x00000003
    6e94:	0000ffff 	.word	0x0000ffff
    6e98:	0000ffff 	.word	0x0000ffff
    6e9c:	00000004 	.word	0x00000004
    6ea0:	00000005 	.word	0x00000005
    6ea4:	00000006 	.word	0x00000006
    6ea8:	00000007 	.word	0x00000007
    6eac:	0000ffff 	.word	0x0000ffff
    6eb0:	0000ffff 	.word	0x0000ffff
    6eb4:	0000ffff 	.word	0x0000ffff
    6eb8:	0000ffff 	.word	0x0000ffff
    6ebc:	0000ffff 	.word	0x0000ffff
    6ec0:	0000ffff 	.word	0x0000ffff
    6ec4:	0000ffff 	.word	0x0000ffff
    6ec8:	0000ffff 	.word	0x0000ffff
    6ecc:	00000008 	.word	0x00000008
    6ed0:	00000009 	.word	0x00000009
    6ed4:	0000000a 	.word	0x0000000a
    6ed8:	0000000b 	.word	0x0000000b
    6edc:	42000800 	.word	0x42000800
    6ee0:	42000c00 	.word	0x42000c00
    6ee4:	42001000 	.word	0x42001000
    6ee8:	42001400 	.word	0x42001400
    6eec:	0c0b0a09 	.word	0x0c0b0a09
    6ef0:	00001834 	.word	0x00001834
    6ef4:	00001890 	.word	0x00001890
    6ef8:	00001890 	.word	0x00001890
    6efc:	0000182e 	.word	0x0000182e
    6f00:	0000182e 	.word	0x0000182e
    6f04:	0000184a 	.word	0x0000184a
    6f08:	0000183a 	.word	0x0000183a
    6f0c:	00001850 	.word	0x00001850
    6f10:	0000187e 	.word	0x0000187e
    6f14:	00001918 	.word	0x00001918
    6f18:	00001984 	.word	0x00001984
    6f1c:	00001984 	.word	0x00001984
    6f20:	000018f8 	.word	0x000018f8
    6f24:	0000190a 	.word	0x0000190a
    6f28:	00001926 	.word	0x00001926
    6f2c:	000018fc 	.word	0x000018fc
    6f30:	00001934 	.word	0x00001934
    6f34:	00001974 	.word	0x00001974
    6f38:	4f5b063f 	.word	0x4f5b063f
    6f3c:	077d6d66 	.word	0x077d6d66
    6f40:	0000677f 	.word	0x0000677f
    6f44:	216f6f77 	.word	0x216f6f77
    6f48:	000d0a21 	.word	0x000d0a21
    6f4c:	64616552 	.word	0x64616552
    6f50:	63646120 	.word	0x63646120
    6f54:	6c617620 	.word	0x6c617620
    6f58:	69206575 	.word	0x69206575
    6f5c:	66252073 	.word	0x66252073
    6f60:	00000d0a 	.word	0x00000d0a
    6f64:	00000043 	.word	0x00000043

00006f68 <_global_impure_ptr>:
    6f68:	2000000c 2b302d23 6c680020 6665004c     ... #-0+ .hlL.ef
    6f78:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    6f88:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    6f98:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    6fa8:	62613938 66656463 666e4900 74696e69     89abcdef.Infinit
    6fb8:	614e0079 0000004e                       y.NaN...

00006fc0 <__sf_fake_stdin>:
	...

00006fe0 <__sf_fake_stdout>:
	...

00007000 <__sf_fake_stderr>:
	...
    7020:	49534f50 002e0058                       POSIX...

00007028 <__mprec_tens>:
    7028:	00000000 3ff00000 00000000 40240000     .......?......$@
    7038:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    7048:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    7058:	00000000 412e8480 00000000 416312d0     .......A......cA
    7068:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    7078:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    7088:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    7098:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    70a8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    70b8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    70c8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    70d8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    70e8:	79d99db4 44ea7843                       ...yCx.D

000070f0 <__mprec_bigtens>:
    70f0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    7100:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    7110:	7f73bf3c 75154fdd                       <.s..O.u

00007118 <p05.5281>:
    7118:	00000005 00000019 0000007d 00004f4c     ........}...LO..
    7128:	00004efe 00004f2c 00004e86 00004f2c     .N..,O...N..,O..
    7138:	00004f22 00004f2c 00004e86 00004efe     "O..,O...N...N..
    7148:	00004efe 00004f22 00004e86 00004e7e     .N.."O...N..~N..
    7158:	00004e7e 00004e7e 00004f32 00005918     ~N..~N..2O...Y..
    7168:	000058b4 000058fc 000057e2 000058fc     .X...X...W...X..
    7178:	000058f0 000058fc 000057e2 000058b4     .X...X...W...X..
    7188:	000058b4 000058f0 000057e2 000057d8     .X...X...W...W..
    7198:	000057d8 000057d8 00005b3c 000061e8     .W...W..<[...a..
    71a8:	000063d6 000063d6 000061c8 000060b2     .c...c...a...`..
    71b8:	000060b2 000061ba 000061c8 000060b2     .`...a...a...`..
    71c8:	000061ba 000060b2 000061c8 000060b0     .a...`...a...`..
    71d8:	000060b0 000060b0 000063de              .`...`...c..

000071e4 <_init>:
    71e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    71e6:	46c0      	nop			; (mov r8, r8)
    71e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    71ea:	bc08      	pop	{r3}
    71ec:	469e      	mov	lr, r3
    71ee:	4770      	bx	lr

000071f0 <__init_array_start>:
    71f0:	000000d9 	.word	0x000000d9

000071f4 <_fini>:
    71f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    71f6:	46c0      	nop			; (mov r8, r8)
    71f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    71fa:	bc08      	pop	{r3}
    71fc:	469e      	mov	lr, r3
    71fe:	4770      	bx	lr

00007200 <__fini_array_start>:
    7200:	000000b1 	.word	0x000000b1
