// Seed: 296922317
program module_0;
  uwire id_2;
  tri0  id_3 = (id_2), id_4;
  wire  id_5;
  wor   id_6 = -1;
  assign id_4 = -1;
  assign id_1 = - -1;
  wire id_7;
  wire id_8, id_9;
  assign id_4 = 1'b0;
  wire id_10, id_11, id_12;
endmodule
module module_1;
  always if (id_1) id_2 = id_1;
  bit id_3, id_4;
  reg id_5;
  module_0 modCall_1 ();
  wire id_6, id_7, id_8;
  bit id_9 = id_2;
  bit id_10;
  assign id_3 = -1'b0;
  wire id_11, id_12 = id_12;
  final wait (1) id_9 <= 1;
  wire id_13;
  always id_10 <= "";
endmodule
