Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,18
design__inferred_latch__count,0
design__instance__count,12145
design__instance__area,126685
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.022637249901890755
power__switching__total,0.027876151725649834
power__leakage__total,0.000003280456439824775
power__total,0.05051668360829353
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.32221498603505927
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.32221498603505927
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11448495253629902
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.738960691331457
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.114485
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,15.318511
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.4132905246125904
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.4132905246125904
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6271949803707012
timing__setup__ws__corner:nom_slow_1p08V_125C,8.829557779282993
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.627195
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,8.829557
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.3553308858836138
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.3553308858836138
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29707909195744425
timing__setup__ws__corner:nom_typ_1p20V_25C,12.844669691432376
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.297079
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,12.844669
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.32221498603505927
clock__skew__worst_setup,0.32221498603505927
timing__hold__ws,0.11448495253629902
timing__setup__ws,8.829557779282993
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114485
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,8.829557
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,6473
design__instance__area__stdcell,87319.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.689267
design__instance__utilization__stdcell,0.689267
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:inverter,199
design__instance__area__class:inverter,1246.49
design__instance__count__class:sequential_cell,282
design__instance__area__class:sequential_cell,14063.4
design__instance__count__class:multi_input_combinational_cell,5031
design__instance__area__class:multi_input_combinational_cell,53760.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,901
design__instance__area__class:timing_repair_buffer,16982.8
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,171557
design__violations,0
design__instance__count__class:clock_buffer,50
design__instance__area__class:clock_buffer,1179.36
design__instance__count__class:clock_inverter,10
design__instance__area__class:clock_inverter,87.0912
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,387
global_route__vias,43969
global_route__wirelength,274793
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,6480
route__net__special,2
route__drc_errors__iter:0,2026
route__wirelength__iter:0,192012
route__drc_errors__iter:1,793
route__wirelength__iter:1,190827
route__drc_errors__iter:2,778
route__wirelength__iter:2,190492
route__drc_errors__iter:3,10
route__wirelength__iter:3,190288
route__drc_errors__iter:4,0
route__wirelength__iter:4,190288
route__drc_errors,0
route__wirelength,190288
route__vias,41852
route__vias__singlecut,41852
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,641.685
design__instance__count__class:fill_cell,5672
design__instance__area__class:fill_cell,39365.2
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,19
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,19
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,19
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,19
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.17695
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19814
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0230459
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0241042
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00174712
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0241042
design_powergrid__voltage__worst,0.0241042
design_powergrid__voltage__worst__net:VPWR,1.17695
design_powergrid__drop__worst,0.0241042
design_powergrid__drop__worst__net:VPWR,0.0230459
design_powergrid__voltage__worst__net:VGND,0.0241042
design_powergrid__drop__worst__net:VGND,0.0241042
ir__voltage__worst,1.1799999999999999378275106209912337362766265869140625
ir__drop__avg,0.0018600000000000001081079670228746181237511336803436279296875
ir__drop__worst,0.022999999999999999611421941381195210851728916168212890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
