{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 14:06:18 2019 " "Info: Processing started: Fri Jun 28 14:06:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpuVERILOG -c cpuVERILOG --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpuVERILOG -c cpuVERILOG --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "memory:memoria\|in\[1\] " "Warning: Node \"memory:memoria\|in\[1\]\" is a latch" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:memoria\|Opcode\[2\] " "Warning: Node \"memory:memoria\|Opcode\[2\]\" is a latch" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:memoria\|Opcode\[1\] " "Warning: Node \"memory:memoria\|Opcode\[1\]\" is a latch" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:memoria\|Opcode\[0\] " "Warning: Node \"memory:memoria\|Opcode\[0\]\" is a latch" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:memoria\|in\[2\] " "Warning: Node \"memory:memoria\|in\[2\]\" is a latch" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 3 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "memory:memoria\|Mux7~0 " "Info: Detected gated clock \"memory:memoria\|Mux7~0\" as buffer" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory:memoria\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "memory:memoria\|Mux2~0 " "Info: Detected gated clock \"memory:memoria\|Mux2~0\" as buffer" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory:memoria\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count\[2\]~reg0 " "Info: Detected ripple clock \"count\[2\]~reg0\" as buffer" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 0 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "count\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count\[1\]~reg0 " "Info: Detected ripple clock \"count\[1\]~reg0\" as buffer" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 0 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "count\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count\[0\]~reg0 " "Info: Detected ripple clock \"count\[0\]~reg0\" as buffer" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 0 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "count\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register memory:memoria\|Opcode\[2\] register UnidadeDeControle:controle\|Tx\[0\] 178.03 MHz 5.617 ns Internal " "Info: Clock \"clk\" has Internal fmax of 178.03 MHz between source register \"memory:memoria\|Opcode\[2\]\" and destination register \"UnidadeDeControle:controle\|Tx\[0\]\" (period= 5.617 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.484 ns + Longest register register " "Info: + Longest register to register delay is 1.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:memoria\|Opcode\[2\] 1 REG LCCOMB_X6_Y12_N12 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y12_N12; Fanout = 7; REG Node = 'memory:memoria\|Opcode\[2\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:memoria|Opcode[2] } "NODE_NAME" } } { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.228 ns) 0.520 ns UnidadeDeControle:controle\|Tx\[0\]~0 2 COMB LCCOMB_X6_Y12_N16 5 " "Info: 2: + IC(0.292 ns) + CELL(0.228 ns) = 0.520 ns; Loc. = LCCOMB_X6_Y12_N16; Fanout = 5; COMB Node = 'UnidadeDeControle:controle\|Tx\[0\]~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.520 ns" { memory:memoria|Opcode[2] UnidadeDeControle:controle|Tx[0]~0 } "NODE_NAME" } } { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.746 ns) 1.484 ns UnidadeDeControle:controle\|Tx\[0\] 3 REG LCFF_X6_Y12_N19 3 " "Info: 3: + IC(0.218 ns) + CELL(0.746 ns) = 1.484 ns; Loc. = LCFF_X6_Y12_N19; Fanout = 3; REG Node = 'UnidadeDeControle:controle\|Tx\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.964 ns" { UnidadeDeControle:controle|Tx[0]~0 UnidadeDeControle:controle|Tx[0] } "NODE_NAME" } } { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.974 ns ( 65.63 % ) " "Info: Total cell delay = 0.974 ns ( 65.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.510 ns ( 34.37 % ) " "Info: Total interconnect delay = 0.510 ns ( 34.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.484 ns" { memory:memoria|Opcode[2] UnidadeDeControle:controle|Tx[0]~0 UnidadeDeControle:controle|Tx[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "1.484 ns" { memory:memoria|Opcode[2] {} UnidadeDeControle:controle|Tx[0]~0 {} UnidadeDeControle:controle|Tx[0] {} } { 0.000ns 0.292ns 0.218ns } { 0.000ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.043 ns - Smallest " "Info: - Smallest clock skew is -4.043 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.485 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns UnidadeDeControle:controle\|Tx\[0\] 3 REG LCFF_X6_Y12_N19 3 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X6_Y12_N19; Fanout = 3; REG Node = 'UnidadeDeControle:controle\|Tx\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.288 ns" { clk~clkctrl UnidadeDeControle:controle|Tx[0] } "NODE_NAME" } } { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl UnidadeDeControle:controle|Tx[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} UnidadeDeControle:controle|Tx[0] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.528 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.712 ns) 3.104 ns count\[2\]~reg0 2 REG LCFF_X5_Y19_N19 7 " "Info: 2: + IC(1.538 ns) + CELL(0.712 ns) = 3.104 ns; Loc. = LCFF_X5_Y19_N19; Fanout = 7; REG Node = 'count\[2\]~reg0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.250 ns" { clk count[2]~reg0 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.225 ns) 3.564 ns memory:memoria\|Mux7~0 3 COMB LCCOMB_X5_Y19_N22 1 " "Info: 3: + IC(0.235 ns) + CELL(0.225 ns) = 3.564 ns; Loc. = LCCOMB_X5_Y19_N22; Fanout = 1; COMB Node = 'memory:memoria\|Mux7~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.460 ns" { count[2]~reg0 memory:memoria|Mux7~0 } "NODE_NAME" } } { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.997 ns) + CELL(0.000 ns) 5.561 ns memory:memoria\|Mux7~0clkctrl 4 COMB CLKCTRL_G14 3 " "Info: 4: + IC(1.997 ns) + CELL(0.000 ns) = 5.561 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'memory:memoria\|Mux7~0clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.997 ns" { memory:memoria|Mux7~0 memory:memoria|Mux7~0clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.053 ns) 6.528 ns memory:memoria\|Opcode\[2\] 5 REG LCCOMB_X6_Y12_N12 7 " "Info: 5: + IC(0.914 ns) + CELL(0.053 ns) = 6.528 ns; Loc. = LCCOMB_X6_Y12_N12; Fanout = 7; REG Node = 'memory:memoria\|Opcode\[2\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.967 ns" { memory:memoria|Mux7~0clkctrl memory:memoria|Opcode[2] } "NODE_NAME" } } { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 28.25 % ) " "Info: Total cell delay = 1.844 ns ( 28.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.684 ns ( 71.75 % ) " "Info: Total interconnect delay = 4.684 ns ( 71.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.528 ns" { clk count[2]~reg0 memory:memoria|Mux7~0 memory:memoria|Mux7~0clkctrl memory:memoria|Opcode[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.528 ns" { clk {} clk~combout {} count[2]~reg0 {} memory:memoria|Mux7~0 {} memory:memoria|Mux7~0clkctrl {} memory:memoria|Opcode[2] {} } { 0.000ns 0.000ns 1.538ns 0.235ns 1.997ns 0.914ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl UnidadeDeControle:controle|Tx[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} UnidadeDeControle:controle|Tx[0] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.528 ns" { clk count[2]~reg0 memory:memoria|Mux7~0 memory:memoria|Mux7~0clkctrl memory:memoria|Opcode[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.528 ns" { clk {} clk~combout {} count[2]~reg0 {} memory:memoria|Mux7~0 {} memory:memoria|Mux7~0clkctrl {} memory:memoria|Opcode[2] {} } { 0.000ns 0.000ns 1.538ns 0.235ns 1.997ns 0.914ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.484 ns" { memory:memoria|Opcode[2] UnidadeDeControle:controle|Tx[0]~0 UnidadeDeControle:controle|Tx[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "1.484 ns" { memory:memoria|Opcode[2] {} UnidadeDeControle:controle|Tx[0]~0 {} UnidadeDeControle:controle|Tx[0] {} } { 0.000ns 0.292ns 0.218ns } { 0.000ns 0.228ns 0.746ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl UnidadeDeControle:controle|Tx[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} UnidadeDeControle:controle|Tx[0] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.528 ns" { clk count[2]~reg0 memory:memoria|Mux7~0 memory:memoria|Mux7~0clkctrl memory:memoria|Opcode[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.528 ns" { clk {} clk~combout {} count[2]~reg0 {} memory:memoria|Mux7~0 {} memory:memoria|Mux7~0clkctrl {} memory:memoria|Opcode[2] {} } { 0.000ns 0.000ns 1.538ns 0.235ns 1.997ns 0.914ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "count\[0\]~reg0 memory:memoria\|in\[2\] clk 3.022 ns " "Info: Found hold time violation between source  pin or register \"count\[0\]~reg0\" and destination pin or register \"memory:memoria\|in\[2\]\" for clock \"clk\" (Hold time is 3.022 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.676 ns + Largest " "Info: + Largest clock skew is 3.676 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.686 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.712 ns) 3.104 ns count\[1\]~reg0 2 REG LCFF_X5_Y19_N27 8 " "Info: 2: + IC(1.538 ns) + CELL(0.712 ns) = 3.104 ns; Loc. = LCFF_X5_Y19_N27; Fanout = 8; REG Node = 'count\[1\]~reg0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.250 ns" { clk count[1]~reg0 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.228 ns) 3.593 ns memory:memoria\|Mux2~0 3 COMB LCCOMB_X5_Y19_N8 1 " "Info: 3: + IC(0.261 ns) + CELL(0.228 ns) = 3.593 ns; Loc. = LCCOMB_X5_Y19_N8; Fanout = 1; COMB Node = 'memory:memoria\|Mux2~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.489 ns" { count[1]~reg0 memory:memoria|Mux2~0 } "NODE_NAME" } } { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(0.000 ns) 5.748 ns memory:memoria\|Mux2~0clkctrl 4 COMB CLKCTRL_G5 2 " "Info: 4: + IC(2.155 ns) + CELL(0.000 ns) = 5.748 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'memory:memoria\|Mux2~0clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.155 ns" { memory:memoria|Mux2~0 memory:memoria|Mux2~0clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.053 ns) 6.686 ns memory:memoria\|in\[2\] 5 REG LCCOMB_X5_Y19_N14 2 " "Info: 5: + IC(0.885 ns) + CELL(0.053 ns) = 6.686 ns; Loc. = LCCOMB_X5_Y19_N14; Fanout = 2; REG Node = 'memory:memoria\|in\[2\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.938 ns" { memory:memoria|Mux2~0clkctrl memory:memoria|in[2] } "NODE_NAME" } } { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 27.62 % ) " "Info: Total cell delay = 1.847 ns ( 27.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.839 ns ( 72.38 % ) " "Info: Total interconnect delay = 4.839 ns ( 72.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.686 ns" { clk count[1]~reg0 memory:memoria|Mux2~0 memory:memoria|Mux2~0clkctrl memory:memoria|in[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.686 ns" { clk {} clk~combout {} count[1]~reg0 {} memory:memoria|Mux2~0 {} memory:memoria|Mux2~0clkctrl {} memory:memoria|in[2] {} } { 0.000ns 0.000ns 1.538ns 0.261ns 2.155ns 0.885ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.010 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.618 ns) 3.010 ns count\[0\]~reg0 2 REG LCFF_X5_Y19_N1 8 " "Info: 2: + IC(1.538 ns) + CELL(0.618 ns) = 3.010 ns; Loc. = LCFF_X5_Y19_N1; Fanout = 8; REG Node = 'count\[0\]~reg0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.156 ns" { clk count[0]~reg0 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 48.90 % ) " "Info: Total cell delay = 1.472 ns ( 48.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.538 ns ( 51.10 % ) " "Info: Total interconnect delay = 1.538 ns ( 51.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.010 ns" { clk count[0]~reg0 } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "3.010 ns" { clk {} clk~combout {} count[0]~reg0 {} } { 0.000ns 0.000ns 1.538ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.686 ns" { clk count[1]~reg0 memory:memoria|Mux2~0 memory:memoria|Mux2~0clkctrl memory:memoria|in[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.686 ns" { clk {} clk~combout {} count[1]~reg0 {} memory:memoria|Mux2~0 {} memory:memoria|Mux2~0clkctrl {} memory:memoria|in[2] {} } { 0.000ns 0.000ns 1.538ns 0.261ns 2.155ns 0.885ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.010 ns" { clk count[0]~reg0 } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "3.010 ns" { clk {} clk~combout {} count[0]~reg0 {} } { 0.000ns 0.000ns 1.538ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.560 ns - Shortest register register " "Info: - Shortest register to register delay is 0.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\]~reg0 1 REG LCFF_X5_Y19_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y19_N1; Fanout = 8; REG Node = 'count\[0\]~reg0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[0]~reg0 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.225 ns) 0.560 ns memory:memoria\|in\[2\] 2 REG LCCOMB_X5_Y19_N14 2 " "Info: 2: + IC(0.335 ns) + CELL(0.225 ns) = 0.560 ns; Loc. = LCCOMB_X5_Y19_N14; Fanout = 2; REG Node = 'memory:memoria\|in\[2\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.560 ns" { count[0]~reg0 memory:memoria|in[2] } "NODE_NAME" } } { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.225 ns ( 40.18 % ) " "Info: Total cell delay = 0.225 ns ( 40.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.335 ns ( 59.82 % ) " "Info: Total interconnect delay = 0.335 ns ( 59.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.560 ns" { count[0]~reg0 memory:memoria|in[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "0.560 ns" { count[0]~reg0 {} memory:memoria|in[2] {} } { 0.000ns 0.335ns } { 0.000ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.686 ns" { clk count[1]~reg0 memory:memoria|Mux2~0 memory:memoria|Mux2~0clkctrl memory:memoria|in[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.686 ns" { clk {} clk~combout {} count[1]~reg0 {} memory:memoria|Mux2~0 {} memory:memoria|Mux2~0clkctrl {} memory:memoria|in[2] {} } { 0.000ns 0.000ns 1.538ns 0.261ns 2.155ns 0.885ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.010 ns" { clk count[0]~reg0 } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "3.010 ns" { clk {} clk~combout {} count[0]~reg0 {} } { 0.000ns 0.000ns 1.538ns } { 0.000ns 0.854ns 0.618ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.560 ns" { count[0]~reg0 memory:memoria|in[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "0.560 ns" { count[0]~reg0 {} memory:memoria|in[2] {} } { 0.000ns 0.335ns } { 0.000ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk in\[2\] memory:memoria\|in\[2\] 10.480 ns register " "Info: tco from clock \"clk\" to destination pin \"in\[2\]\" through register \"memory:memoria\|in\[2\]\" is 10.480 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.686 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.712 ns) 3.104 ns count\[1\]~reg0 2 REG LCFF_X5_Y19_N27 8 " "Info: 2: + IC(1.538 ns) + CELL(0.712 ns) = 3.104 ns; Loc. = LCFF_X5_Y19_N27; Fanout = 8; REG Node = 'count\[1\]~reg0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.250 ns" { clk count[1]~reg0 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.228 ns) 3.593 ns memory:memoria\|Mux2~0 3 COMB LCCOMB_X5_Y19_N8 1 " "Info: 3: + IC(0.261 ns) + CELL(0.228 ns) = 3.593 ns; Loc. = LCCOMB_X5_Y19_N8; Fanout = 1; COMB Node = 'memory:memoria\|Mux2~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.489 ns" { count[1]~reg0 memory:memoria|Mux2~0 } "NODE_NAME" } } { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(0.000 ns) 5.748 ns memory:memoria\|Mux2~0clkctrl 4 COMB CLKCTRL_G5 2 " "Info: 4: + IC(2.155 ns) + CELL(0.000 ns) = 5.748 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'memory:memoria\|Mux2~0clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.155 ns" { memory:memoria|Mux2~0 memory:memoria|Mux2~0clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.053 ns) 6.686 ns memory:memoria\|in\[2\] 5 REG LCCOMB_X5_Y19_N14 2 " "Info: 5: + IC(0.885 ns) + CELL(0.053 ns) = 6.686 ns; Loc. = LCCOMB_X5_Y19_N14; Fanout = 2; REG Node = 'memory:memoria\|in\[2\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.938 ns" { memory:memoria|Mux2~0clkctrl memory:memoria|in[2] } "NODE_NAME" } } { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 27.62 % ) " "Info: Total cell delay = 1.847 ns ( 27.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.839 ns ( 72.38 % ) " "Info: Total interconnect delay = 4.839 ns ( 72.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.686 ns" { clk count[1]~reg0 memory:memoria|Mux2~0 memory:memoria|Mux2~0clkctrl memory:memoria|in[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.686 ns" { clk {} clk~combout {} count[1]~reg0 {} memory:memoria|Mux2~0 {} memory:memoria|Mux2~0clkctrl {} memory:memoria|in[2] {} } { 0.000ns 0.000ns 1.538ns 0.261ns 2.155ns 0.885ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.794 ns + Longest register pin " "Info: + Longest register to pin delay is 3.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:memoria\|in\[2\] 1 REG LCCOMB_X5_Y19_N14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y19_N14; Fanout = 2; REG Node = 'memory:memoria\|in\[2\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:memoria|in[2] } "NODE_NAME" } } { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(1.998 ns) 3.794 ns in\[2\] 2 PIN PIN_C11 0 " "Info: 2: + IC(1.796 ns) + CELL(1.998 ns) = 3.794 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'in\[2\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.794 ns" { memory:memoria|in[2] in[2] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 52.66 % ) " "Info: Total cell delay = 1.998 ns ( 52.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.796 ns ( 47.34 % ) " "Info: Total interconnect delay = 1.796 ns ( 47.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.794 ns" { memory:memoria|in[2] in[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "3.794 ns" { memory:memoria|in[2] {} in[2] {} } { 0.000ns 1.796ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.686 ns" { clk count[1]~reg0 memory:memoria|Mux2~0 memory:memoria|Mux2~0clkctrl memory:memoria|in[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.686 ns" { clk {} clk~combout {} count[1]~reg0 {} memory:memoria|Mux2~0 {} memory:memoria|Mux2~0clkctrl {} memory:memoria|in[2] {} } { 0.000ns 0.000ns 1.538ns 0.261ns 2.155ns 0.885ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.794 ns" { memory:memoria|in[2] in[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "3.794 ns" { memory:memoria|in[2] {} in[2] {} } { 0.000ns 1.796ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 14:06:19 2019 " "Info: Processing ended: Fri Jun 28 14:06:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
