// Seed: 1722367129
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    output wor id_4,
    input wire id_5,
    input supply1 id_6,
    input wor id_7,
    input wire id_8,
    input uwire id_9,
    id_17,
    output uwire id_10,
    input tri id_11,
    output tri id_12,
    output tri0 id_13,
    output tri1 id_14,
    input tri0 id_15
);
  always_latch id_13 = 1'b0;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
