#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Apr 05 00:09:01 2018
# Process ID: 8476
# Log file: C:/Users/Samyak Jain/Desktop/project_3/project_3.runs/synth_1/main.vds
# Journal file: C:/Users/Samyak Jain/Desktop/project_3/project_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35ticpg236-1L
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir {C:/Users/Samyak Jain/Desktop/project_3/project_3.cache/wt} [current_project]
# set_property parent.project_path {C:/Users/Samyak Jain/Desktop/project_3/project_3.xpr} [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# read_vhdl -library xil_defaultlib {
#   {C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/b.vhd}
#   {C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/c.vhd}
#   {C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/main.vhd}
# }
# read_xdc {{C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/constrs_1/new/main.xdc}}
# set_property used_in_implementation false [get_files {{C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/constrs_1/new/main.xdc}}]
# catch { write_hwdef -file main.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top main -part xc7a35ticpg236-1L
Command: synth_design -top main -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 250.285 ; gain = 33.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/main.vhd:26]
INFO: [Synth 8-3491] module 'UART_RX' declared at 'C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/c.vhd:6' bound to instance 'receive_data' of component 'UART_RX' [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/main.vhd:91]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/c.vhd:21]
	Parameter g_CLKS_PER_BIT bound to: 10417 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (1#1) [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/c.vhd:21]
INFO: [Synth 8-3491] module 'UART_TX' declared at 'C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/b.vhd:5' bound to instance 'send_data' of component 'UART_TX' [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/main.vhd:92]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/b.vhd:19]
	Parameter g_CLKS_PER_BIT bound to: 10417 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (2#1) [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/b.vhd:19]
WARNING: [Synth 8-614] signal 'counter1' is read in the process but is not in the sensitivity list [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/main.vhd:103]
WARNING: [Synth 8-614] signal 'index' is read in the process but is not in the sensitivity list [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/main.vhd:103]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/main.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'main' (3#1) [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/main.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 442.629 ; gain = 225.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 442.629 ; gain = 225.367
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35ti/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35ti/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35ti/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/constrs_1/new/main.xdc]
WARNING: [Vivado 12-507] No nets matched 'enable_IBUF'. [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/constrs_1/new/main.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/constrs_1/new/main.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
Finished Parsing XDC File [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/constrs_1/new/main.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 712.891 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 712.891 ; gain = 495.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 712.891 ; gain = 495.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 712.891 ; gain = 495.629
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_RX'
ROM "index" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "l2_reg[0,0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,28]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,29]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,30]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,31]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,32]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,33]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,34]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,35]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,36]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,37]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,38]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,39]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,40]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,41]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,42]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,43]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,44]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,45]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,46]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,47]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,48]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,49]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,50]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,51]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,52]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,53]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,54]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,55]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,56]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,57]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,58]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,59]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,60]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,61]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,62]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,63]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,64]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,65]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,66]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,67]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,68]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,69]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,70]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,71]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,72]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,73]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,74]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,75]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,76]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,77]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,78]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,79]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,80]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,81]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,82]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,83]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,84]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,85]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,86]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,87]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,88]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,89]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,90]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,91]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,92]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,93]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,94]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,95]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,96]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,97]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,98]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,99]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,100]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,101]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,102]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,103]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,104]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,105]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,106]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,107]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,108]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,109]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,110]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,111]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,112]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,113]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,114]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,115]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,116]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,117]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,118]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,119]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,120]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,121]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,122]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,123]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,124]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,125]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,126]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,127]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "i10" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "index10" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "index20" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "l1_reg[0,0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,28]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,29]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,30]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,31]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,28]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,29]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,30]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,31]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,32]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,33]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,34]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,35]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,36]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,37]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,38]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,39]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,40]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,41]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,42]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,43]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,44]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,45]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,46]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,47]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,48]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,49]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,50]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,51]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,52]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,53]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,54]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,55]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,56]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,57]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,58]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,59]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,60]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,61]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,62]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,63]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,64]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,65]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,66]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,67]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,68]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,69]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,70]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,71]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,72]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,73]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,74]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,75]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,76]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,77]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,78]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,79]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,80]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,81]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,82]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,83]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,84]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,85]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,86]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,87]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,88]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,89]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,90]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,91]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,92]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,93]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,94]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,95]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,96]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,97]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,98]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,99]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,100]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,101]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,102]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,103]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,104]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,105]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,106]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,107]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,108]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,109]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,110]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,111]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,112]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,113]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,114]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,115]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,116]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,117]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,118]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,119]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,120]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,121]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,122]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,123]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,124]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,125]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,126]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,127]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,28]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,29]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,30]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,31]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,32]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,33]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,34]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,35]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,36]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,37]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,38]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,39]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,40]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,41]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,42]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,43]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,44]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,45]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,46]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,47]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,48]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,49]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,50]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,51]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,52]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,53]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,54]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,55]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,56]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,57]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,58]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,59]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,60]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,61]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,62]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,63]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,64]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,65]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,66]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,67]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,68]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,69]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,70]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,71]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,72]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,73]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,74]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,75]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,76]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,77]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,78]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,79]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,80]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,81]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,82]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,83]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,84]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,85]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,86]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,87]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,88]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,89]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,90]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,91]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,92]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,93]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,94]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,95]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,96]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,97]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,98]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,99]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,100]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,101]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,102]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,103]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,104]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,105]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,106]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,107]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,108]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,109]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,110]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,111]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,112]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,113]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,114]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,115]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,116]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,117]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,118]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,119]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,120]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,121]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,122]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,123]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,124]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,125]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,126]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,127]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,28]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,29]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,30]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,31]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,32]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,33]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,34]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,35]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,36]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,37]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,38]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,39]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,40]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,41]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,42]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,43]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,44]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,45]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,46]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,47]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,48]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,49]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,50]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,51]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,52]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,53]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,54]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,55]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,56]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,57]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,58]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,59]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,60]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,61]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,62]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,63]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,64]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,65]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,66]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,67]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,68]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,69]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,70]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,71]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,72]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,73]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,74]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,75]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,76]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,77]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,78]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,79]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,80]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,81]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,82]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,83]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,84]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,85]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,86]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,87]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,88]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,89]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,90]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,91]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,92]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,93]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,94]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,95]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,96]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,97]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,98]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,99]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,100]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,101]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,102]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,103]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,104]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,105]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,106]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,107]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,108]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,109]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,110]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,111]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,112]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,113]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,114]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,115]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,116]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,117]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,118]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,119]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,120]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,121]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,122]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,123]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,124]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,125]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,126]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,127]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "i10" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "index10" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "index20" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "l1_reg[0,0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,28]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,29]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,30]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,31]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,28]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,29]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,30]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,31]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,32]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,33]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,34]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,35]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,36]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,37]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,38]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,39]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,40]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,41]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,42]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,43]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,44]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,45]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,46]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,47]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,48]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,49]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,50]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,51]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,52]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,53]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,54]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,55]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,56]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,57]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,58]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,59]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,60]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,61]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,62]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,63]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,64]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,65]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,66]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,67]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,68]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,69]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,70]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,71]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,72]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,73]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,74]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,75]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,76]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,77]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,78]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,79]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,80]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,81]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,82]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,83]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,84]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,85]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,86]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,87]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,88]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,89]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,90]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,91]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,92]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,93]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,94]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,95]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,96]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,97]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,98]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,99]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,100]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,101]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,102]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,103]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,104]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,105]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,106]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,107]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,108]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,109]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,110]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,111]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,112]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,113]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,114]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,115]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,116]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,117]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,118]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,119]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,120]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,121]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,122]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,123]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,124]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,125]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,126]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,127]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,28]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,29]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,30]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,31]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,32]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,33]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,34]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,35]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,36]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,37]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,38]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,39]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,40]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,41]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,42]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,43]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,44]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,45]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,46]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,47]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,48]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,49]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,50]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,51]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,52]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,53]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,54]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,55]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,56]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,57]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,58]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,59]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,60]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,61]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,62]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,63]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,64]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,65]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,66]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,67]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,68]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,69]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,70]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,71]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,72]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,73]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,74]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,75]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,76]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,77]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,78]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,79]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,80]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,81]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,82]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,83]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,84]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,85]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,86]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,87]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,88]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,89]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,90]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,91]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,92]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,93]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,94]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,95]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,96]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,97]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,98]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,99]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,100]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,101]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,102]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,103]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,104]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,105]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,106]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,107]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,108]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,109]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,110]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,111]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,112]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,113]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,114]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,115]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,116]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,117]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,118]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,119]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,120]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,121]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,122]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,123]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,124]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,125]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,126]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,127]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_RX'
INFO: [Synth 8-3971] The signal inp_arr_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'counter_reg' [C:/Users/Samyak Jain/Desktop/project_3/project_3.srcs/sources_1/new/main.vhd:231]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 712.891 ; gain = 495.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 133   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1024  
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---RAMs : 
	              16K Bit         RAMs := 1     
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   5 Input     14 Bit        Muxes := 1     
	   6 Input     14 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 775   
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 658   
	   5 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
	  17 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 131   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1024  
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
	              192 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 775   
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 657   
	   5 Input      1 Bit        Muxes := 1     
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 712.891 ; gain = 495.629
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,28]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,29]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,30]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l1_reg[0,31]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,28]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,28]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,28]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,29]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,29]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,29]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,30]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,30]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,30]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,31]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,31]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,31]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,32]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,32]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,32]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,33]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,33]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,33]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,34]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,34]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,34]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,35]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,35]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,35]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,36]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,36]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,36]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,37]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,37]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,37]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,38]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,38]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,38]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,39]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,39]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,39]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,40]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,40]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,40]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,41]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,41]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,41]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,42]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,42]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,42]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,43]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,43]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,43]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,44]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,44]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,44]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,45]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,45]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,45]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,46]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,46]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,46]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,47]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,47]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,47]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,48]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,48]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,48]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,49]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,49]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,49]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,50]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,50]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,50]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,51]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,51]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,51]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,52]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,52]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,52]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,53]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,53]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,53]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,54]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,54]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,54]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,55]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,55]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,55]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,56]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,56]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,56]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,57]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,57]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,57]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,58]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,58]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,58]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,59]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,59]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,59]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,60]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,60]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,60]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,61]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,61]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,61]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,62]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,62]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,62]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,63]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,63]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,63]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,64]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,64]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,64]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,65]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,65]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,65]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,66]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,66]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,66]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,67]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,67]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,67]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,68]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,68]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,68]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,69]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,69]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,69]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,70]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,70]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,70]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,71]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,71]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,71]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,72]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,72]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,72]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,73]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,73]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,73]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,74]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,74]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,74]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,75]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,75]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,75]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,76]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,76]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,76]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,77]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,77]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,77]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,78]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,78]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,78]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,79]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,79]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,79]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,80]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,80]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,80]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,81]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,81]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,81]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,82]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,82]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,82]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,83]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,83]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,83]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,84]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,84]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,84]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,85]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,85]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,85]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,86]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,86]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,86]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,87]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,87]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,87]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,88]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,88]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,88]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,89]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,89]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,89]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,90]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,90]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,90]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,91]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,91]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,91]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,92]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,92]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,92]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,93]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,93]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,93]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,94]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,94]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,94]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,95]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,95]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,95]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,96]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,96]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,96]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,97]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,97]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,97]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,98]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,98]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,98]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,99]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,99]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,99]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,100]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,100]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,100]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,101]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,101]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,101]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,102]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,102]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,102]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,103]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,103]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,103]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,104]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,104]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,104]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,105]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,105]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,105]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,106]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,106]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,106]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,107]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,107]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,107]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,108]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,108]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,108]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,109]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,109]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,109]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,110]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,110]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,110]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,111]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,111]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,111]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,112]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,112]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,112]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,113]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,113]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,113]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,114]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,114]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,114]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,115]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,115]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,115]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,116]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,116]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,116]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,117]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,117]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,117]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,118]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,118]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,118]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,119]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,119]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,119]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,120]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,120]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,120]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,121]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,121]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,121]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,122]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,122]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,122]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,123]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,123]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,123]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,124]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,124]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,124]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,125]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,125]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,125]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,126]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,126]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,126]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,127]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,127]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,127]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "l2_reg[0,0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 712.891 ; gain = 495.629
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 712.891 ; gain = 495.629

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3971] The signal inp_arr_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
-------NONE-------
Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
Distributed RAM: 
+------------+--------------+--------------------+----------------------+----------------+-------------------+
|Module Name | RTL Object   | Inference Criteria | Size (depth X width) | Primitives     | Hierarchical Name | 
+------------+--------------+--------------------+----------------------+----------------+-------------------+
|main        | hitmiss1_reg | Implied            | 32 X 6               | RAM32X1S x 6   | main/ram__1       | 
+------------+--------------+--------------------+----------------------+----------------+-------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index1_reg[5] )
WARNING: [Synth 8-3332] Sequential element (r_RX_DV_reg) is unused and will be removed from module UART_RX.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[9] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[8] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[7] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[6] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[5] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[4] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[3] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[2] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[1] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\counter_reg[0] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\i1_reg[0] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[31] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[30] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[29] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[28] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[27] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[26] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[25] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[24] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[23] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[22] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[21] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[20] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[19] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[18] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[17] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[16] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[15] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[14] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[13] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[12] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[11] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[10] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[9] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[8] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[7] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[6] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index1_reg[5] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[31] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[30] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[29] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[28] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[27] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[26] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[25] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[24] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[23] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[22] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[21] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[20] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[19] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[18] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[17] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[16] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[15] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[14] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[13] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[12] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[11] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[10] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[9] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[8] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[7] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\temp4_reg[0] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\temp4_reg[1] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\temp4_reg[2] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\temp4_reg[3] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\temp4_reg[4] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\temp4_reg[5] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\temp4_reg[6] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\count1_reg[0] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\temp3_reg[3] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\temp3_reg[4] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\temp3_reg[0] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\temp3_reg[1] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\temp3_reg[2] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\i2_reg[1] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\i2_reg[2] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\i2_reg[3] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\i2_reg[4] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\i2_reg[5] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\i2_reg[6] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\i2_reg[7] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\i2_reg[8] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\i2_reg[9] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\i2_reg[10] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[0] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[1] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[2] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[3] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\index2_reg[4] ) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:57 . Memory (MB): peak = 712.891 ; gain = 495.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:57 . Memory (MB): peak = 712.891 ; gain = 495.629
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:39 ; elapsed = 00:01:57 . Memory (MB): peak = 712.891 ; gain = 495.629

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:39 ; elapsed = 00:01:57 . Memory (MB): peak = 712.891 ; gain = 495.629
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:02:09 . Memory (MB): peak = 712.891 ; gain = 495.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:02:10 . Memory (MB): peak = 712.891 ; gain = 495.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:20 . Memory (MB): peak = 716.648 ; gain = 499.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:02 ; elapsed = 00:02:22 . Memory (MB): peak = 716.648 ; gain = 499.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:02 ; elapsed = 00:02:22 . Memory (MB): peak = 716.648 ; gain = 499.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:02 ; elapsed = 00:02:22 . Memory (MB): peak = 716.648 ; gain = 499.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    11|
|3     |LUT1       |    47|
|4     |LUT2       |   193|
|5     |LUT3       |   514|
|6     |LUT4       |   259|
|7     |LUT5       |   371|
|8     |LUT6       |  2706|
|9     |MUXF7      |   789|
|10    |MUXF8      |   339|
|11    |RAM32X1S   |     6|
|12    |RAMB18E1_1 |     2|
|13    |FDCE       |     1|
|14    |FDRE       |  7378|
|15    |FDSE       |     1|
|16    |IBUF       |     5|
|17    |OBUF       |    11|
+------+-----------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        | 12635|
|2     |  receive_data |UART_RX |  1558|
|3     |  send_data    |UART_TX |    68|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:02:23 . Memory (MB): peak = 716.648 ; gain = 499.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 93 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:02:11 . Memory (MB): peak = 716.648 ; gain = 229.125
Synthesis Optimization Complete : Time (s): cpu = 00:02:03 ; elapsed = 00:02:23 . Memory (MB): peak = 716.648 ; gain = 499.387
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inp_arr_reg_0' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inp_arr_reg_1' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'main' is not ideal for floorplanning, since the cellview 'main' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 100 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:05 ; elapsed = 00:02:24 . Memory (MB): peak = 716.648 ; gain = 499.387
# write_checkpoint -noxdef main.dcp
# catch { report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 716.648 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 05 00:11:30 2018...
