{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621787985995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621787985995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 17:39:45 2021 " "Processing started: Sun May 23 17:39:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621787985995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787985995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CourseworkTask1 -c CourseworkTask1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CourseworkTask1 -c CourseworkTask1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787985995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621787986260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621787986260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_enc_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_enc_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_enc_dec-Behavioral " "Found design unit 1: xtea_enc_dec-Behavioral" {  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991008 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_enc_dec " "Found entity 1: xtea_enc_dec" {  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_dec1_enc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_dec1_enc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec1_enc2-Behavioral " "Found design unit 1: xtea_dec1_enc2-Behavioral" {  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991009 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec1_enc2 " "Found entity 1: xtea_dec1_enc2" {  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_dec2_enc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_dec2_enc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec2_enc1-Behavioral " "Found design unit 1: xtea_dec2_enc1-Behavioral" {  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991010 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec2_enc1 " "Found entity 1: xtea_dec2_enc1" {  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_tb-tb " "Found design unit 1: xtea_tb-tb" {  } { { "xtea_tb.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991011 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_tb " "Found entity 1: xtea_tb" {  } { { "xtea_tb.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_tb.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_top-Behavioral " "Found design unit 1: xtea_top-Behavioral" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991013 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_top " "Found entity 1: xtea_top" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xtea_top " "Elaborating entity \"xtea_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621787991033 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_key_in xtea_top.vhd(138) " "VHDL Process Statement warning at xtea_top.vhd(138): inferring latch(es) for signal or variable \"s_key_in\", which holds its previous value in one or more paths through the process" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621787991034 "|xtea_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_data_in xtea_top.vhd(138) " "VHDL Process Statement warning at xtea_top.vhd(138): inferring latch(es) for signal or variable \"s_data_in\", which holds its previous value in one or more paths through the process" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[0\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[0\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[1\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[1\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[2\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[2\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[3\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[3\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[4\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[4\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[5\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[5\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[6\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[6\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[7\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[7\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[8\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[8\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[9\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[9\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[10\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[10\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[11\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[11\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[12\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[12\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[13\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[13\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[14\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[14\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[15\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[15\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[16\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[16\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[17\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[17\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[18\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[18\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[19\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[19\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[20\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[20\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[21\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[21\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[22\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[22\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[23\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[23\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[24\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[24\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[25\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[25\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[26\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[26\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[27\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[27\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[28\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[28\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[29\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[29\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[30\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[30\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[31\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[31\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[32\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[32\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[33\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[33\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[34\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[34\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[35\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[35\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[36\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[36\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[37\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[37\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[38\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[38\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[39\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[39\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[40\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[40\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[41\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[41\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[42\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[42\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[43\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[43\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[44\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[44\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[45\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[45\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[46\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[46\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[47\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[47\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[48\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[48\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[49\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[49\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[50\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[50\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[51\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[51\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[52\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[52\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[53\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[53\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[54\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[54\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[55\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[55\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[56\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[56\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[57\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[57\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[58\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[58\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[59\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[59\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[60\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[60\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[61\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[61\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[62\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[62\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[63\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[63\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[64\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[64\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[65\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[65\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[66\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[66\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[67\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[67\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[68\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[68\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[69\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[69\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[70\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[70\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[71\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[71\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[72\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[72\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[73\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[73\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[74\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[74\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[75\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[75\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[76\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[76\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[77\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[77\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[78\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[78\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[79\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[79\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[80\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[80\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[81\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[81\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[82\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[82\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[83\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[83\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[84\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[84\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[85\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[85\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[86\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[86\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[87\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[87\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[88\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[88\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[89\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[89\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[90\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[90\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[91\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[91\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[92\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[92\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[93\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[93\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[94\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[94\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[95\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[95\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[96\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[96\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[97\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[97\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[98\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[98\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[99\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[99\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[100\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[100\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[101\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[101\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[102\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[102\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[103\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[103\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[104\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[104\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[105\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[105\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[106\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[106\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[107\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[107\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[108\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[108\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[109\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[109\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[110\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[110\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[111\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[111\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[112\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[112\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[113\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[113\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[114\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[114\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[115\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[115\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[116\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[116\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[117\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[117\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[118\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[118\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[119\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[119\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[120\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[120\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[121\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[121\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[122\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[122\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[123\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[123\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[124\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[124\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[125\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[125\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[126\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[126\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[127\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[127\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[0\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[0\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[1\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[1\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[2\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[2\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[3\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[3\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[4\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[4\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[5\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[5\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[6\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[6\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[7\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[7\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[8\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[8\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[9\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[9\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[10\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[10\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[11\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[11\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[12\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[12\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[13\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[13\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[14\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[14\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[15\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[15\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[16\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[16\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[17\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[17\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[18\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[18\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[19\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[19\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[20\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[20\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[21\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[21\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[22\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[22\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[23\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[23\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[24\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[24\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[25\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[25\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[26\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[26\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[27\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[27\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[28\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[28\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[29\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[29\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[30\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[30\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[31\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[31\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[32\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[32\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[33\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[33\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[34\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[34\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[35\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[35\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[36\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[36\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[37\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[37\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[38\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[38\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[39\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[39\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[40\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[40\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[41\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[41\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[42\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[42\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[43\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[43\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[44\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[44\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[45\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[45\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[46\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[46\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[47\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[47\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[48\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[48\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[49\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[49\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[50\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[50\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[51\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[51\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[52\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[52\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[53\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[53\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[54\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[54\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[55\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[55\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[56\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[56\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[57\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[57\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[58\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[58\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[59\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[59\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[60\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[60\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[61\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[61\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[62\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[62\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[63\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[63\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[64\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[64\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[65\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[65\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[66\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[66\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[67\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[67\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[68\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[68\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[69\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[69\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[70\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[70\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[71\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[71\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[72\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[72\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[73\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[73\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[74\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[74\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[75\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[75\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[76\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[76\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[77\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[77\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[78\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[78\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[79\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[79\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[80\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[80\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[81\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[81\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[82\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[82\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[83\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[83\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[84\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[84\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[85\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[85\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[86\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[86\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[87\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[87\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[88\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[88\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[89\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[89\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[90\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[90\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[91\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[91\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[92\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[92\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[93\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[93\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[94\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[94\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[95\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[95\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[96\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[96\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[97\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[97\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[98\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[98\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[99\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[99\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[100\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[100\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[101\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[101\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[102\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[102\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[103\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[103\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[104\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[104\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[105\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[105\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[106\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[106\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[107\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[107\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[108\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[108\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[109\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[109\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[110\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[110\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[111\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[111\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[112\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[112\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[113\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[113\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[114\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[114\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[115\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[115\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[116\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[116\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[117\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[117\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[118\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[118\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[119\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[119\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[120\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[120\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[121\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[121\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[122\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[122\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[123\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[123\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[124\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[124\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[125\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[125\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[126\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[126\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[127\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[127\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_enc_dec xtea_enc_dec:enc_dec " "Elaborating entity \"xtea_enc_dec\" for hierarchy \"xtea_enc_dec:enc_dec\"" {  } { { "xtea_top.vhd" "enc_dec" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "State xtea_enc_dec.vhd(129) " "VHDL Process Statement warning at xtea_enc_dec.vhd(129): signal \"State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621787991043 "|xtea_top|xtea_enc_dec:enc_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start xtea_enc_dec.vhd(134) " "VHDL Process Statement warning at xtea_enc_dec.vhd(134): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621787991043 "|xtea_top|xtea_enc_dec:enc_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dec_enc_flag xtea_enc_dec.vhd(136) " "VHDL Process Statement warning at xtea_enc_dec.vhd(136): signal \"dec_enc_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621787991043 "|xtea_top|xtea_enc_dec:enc_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_dec1_enc2 xtea_enc_dec:enc_dec\|xtea_dec1_enc2:encdec1 " "Elaborating entity \"xtea_dec1_enc2\" for hierarchy \"xtea_enc_dec:enc_dec\|xtea_dec1_enc2:encdec1\"" {  } { { "xtea_enc_dec.vhd" "encdec1" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621787991043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_dec2_enc1 xtea_enc_dec:enc_dec\|xtea_dec2_enc1:encdec2 " "Elaborating entity \"xtea_dec2_enc1\" for hierarchy \"xtea_enc_dec:enc_dec\|xtea_dec2_enc1:encdec2\"" {  } { { "xtea_enc_dec.vhd" "encdec2" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621787991045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621787991623 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621787991886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621787991886 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1147 " "Implemented 1147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621787991941 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621787991941 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1046 " "Implemented 1046 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621787991941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621787991941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621787991954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 17:39:51 2021 " "Processing ended: Sun May 23 17:39:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621787991954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621787991954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621787991954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1621787992901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621787992901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 17:39:52 2021 " "Processing started: Sun May 23 17:39:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621787992901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621787992901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CourseworkTask1 -c CourseworkTask1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CourseworkTask1 -c CourseworkTask1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621787992901 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1621787992967 ""}
{ "Info" "0" "" "Project  = CourseworkTask1" {  } {  } 0 0 "Project  = CourseworkTask1" 0 0 "Fitter" 0 0 1621787992967 ""}
{ "Info" "0" "" "Revision = CourseworkTask1" {  } {  } 0 0 "Revision = CourseworkTask1" 0 0 "Fitter" 0 0 1621787992967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621787993050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621787993051 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CourseworkTask1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"CourseworkTask1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621787993059 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621787993087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621787993087 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621787993352 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621787993368 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621787993452 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1621787993594 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621788000301 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 302 global CLKCTRL_G10 " "clk~inputCLKENA0 with 302 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621788000495 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621788000495 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621788000496 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621788000502 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621788000502 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621788000504 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621788000505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621788000505 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621788000505 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "256 " "The Timing Analyzer is analyzing 256 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1621788000950 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CourseworkTask1.sdc " "Synopsys Design Constraints File file not found: 'CourseworkTask1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621788000951 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621788000951 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~1\|sumout " "Node \"enc_dec\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000954 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~1\|datad " "Node \"enc_dec\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000954 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621788000954 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~5\|datad " "Node \"enc_dec\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000954 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~5\|sumout " "Node \"enc_dec\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000954 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621788000954 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~9\|datad " "Node \"enc_dec\|Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000955 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~9\|sumout " "Node \"enc_dec\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000955 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621788000955 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~13\|datad " "Node \"enc_dec\|Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000955 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~13\|sumout " "Node \"enc_dec\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000955 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621788000955 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~17\|datad " "Node \"enc_dec\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000955 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~17\|sumout " "Node \"enc_dec\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000955 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621788000955 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~25\|datad " "Node \"enc_dec\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000955 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~25\|sumout " "Node \"enc_dec\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000955 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621788000955 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~21\|dataf " "Node \"enc_dec\|Add0~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000955 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~21\|sumout " "Node \"enc_dec\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000955 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621788000955 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Selector7~0\|combout " "Node \"enc_dec\|Selector7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000955 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Selector7~0\|datab " "Node \"enc_dec\|Selector7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788000955 ""}  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 129 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1621788000955 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621788000962 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621788000962 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621788000963 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621788001014 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621788001015 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621788001015 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621788001061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621788003860 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1621788004082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621788020547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621788045143 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621788049643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621788049643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621788050487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y70 X21_Y81 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y70 to location X21_Y81" {  } { { "loc" "" { Generic "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y70 to location X21_Y81"} { { 12 { 0 ""} 11 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621788053910 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621788053910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621788075573 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621788075573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621788075577 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.09 " "Total time spent on timing analysis during the Fitter is 2.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621788077349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621788077378 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621788077805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621788077806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621788078215 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621788081054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/output_files/CourseworkTask1.fit.smsg " "Generated suppressed messages file C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/output_files/CourseworkTask1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621788081317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7346 " "Peak virtual memory: 7346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621788081771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 17:41:21 2021 " "Processing ended: Sun May 23 17:41:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621788081771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621788081771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:54 " "Total CPU time (on all processors): 00:05:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621788081771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621788081771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621788082686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621788082686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 17:41:22 2021 " "Processing started: Sun May 23 17:41:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621788082686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621788082686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CourseworkTask1 -c CourseworkTask1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CourseworkTask1 -c CourseworkTask1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621788082686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1621788083178 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621788086756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621788087034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 17:41:27 2021 " "Processing ended: Sun May 23 17:41:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621788087034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621788087034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621788087034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621788087034 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621788087868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621788087869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 17:41:27 2021 " "Processing started: Sun May 23 17:41:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621788087869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1621788087869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off CourseworkTask1 -c CourseworkTask1 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off CourseworkTask1 -c CourseworkTask1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1621788087869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1621788088363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1621788088367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1621788088367 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "256 " "The Timing Analyzer is analyzing 256 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1621788089200 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CourseworkTask1.sdc " "Synopsys Design Constraints File file not found: 'CourseworkTask1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1621788089210 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~1\|sumout " "Node \"enc_dec\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~1\|dataa " "Node \"enc_dec\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1621788089211 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~5\|sumout " "Node \"enc_dec\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~5\|datac " "Node \"enc_dec\|Add0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1621788089211 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~9\|dataf " "Node \"enc_dec\|Add0~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~9\|sumout " "Node \"enc_dec\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1621788089211 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~13\|datac " "Node \"enc_dec\|Add0~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~13\|sumout " "Node \"enc_dec\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1621788089211 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~17\|sumout " "Node \"enc_dec\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~17\|datad " "Node \"enc_dec\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1621788089211 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~25\|datad " "Node \"enc_dec\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~25\|sumout " "Node \"enc_dec\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1621788089211 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~21\|datad " "Node \"enc_dec\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~21\|sumout " "Node \"enc_dec\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1621788089211 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Selector7~0\|combout " "Node \"enc_dec\|Selector7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Selector7~0\|dataf " "Node \"enc_dec\|Selector7~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788089211 ""}  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 129 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1621788089211 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register xtea_enc_dec:enc_dec\|data_out\[96\] clk " "Register xtea_enc_dec:enc_dec\|data_out\[96\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621788089212 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1621788089212 "|xtea_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "State.keydatain1 " "Node: State.keydatain1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch s_data_in\[32\] State.keydatain1 " "Latch s_data_in\[32\] is being clocked by State.keydatain1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621788089212 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1621788089212 "|xtea_top|State.keydatain1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "State.keydatain2 " "Node: State.keydatain2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch s_data_in\[64\] State.keydatain2 " "Latch s_data_in\[64\] is being clocked by State.keydatain2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621788089212 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1621788089212 "|xtea_top|State.keydatain2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_data_valid " "Node: key_data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch s_data_in\[5\] key_data_valid " "Latch s_data_in\[5\] is being clocked by key_data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621788089212 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1621788089212 "|xtea_top|key_data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "State.keydatain3 " "Node: State.keydatain3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch s_data_in\[102\] State.keydatain3 " "Latch s_data_in\[102\] is being clocked by State.keydatain3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1621788089212 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1621788089212 "|xtea_top|State.keydatain3"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1621788089213 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Power Analyzer" 0 -1 1621788089218 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Power Analyzer" 0 -1 1621788089218 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1621788089236 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1621788089238 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1621788089275 ""}
{ "Critical Warning" "WPAN_PAN_HPS_EXISTS_AND_IS_NOT_ENABLED" "" "HPS power is being analyzed for a device with an HPS without HPS power." {  } {  } 1 215050 "HPS power is being analyzed for a device with an HPS without HPS power." 0 0 "Power Analyzer" 0 -1 1621788089358 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1621788089464 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1621788089548 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1621788090041 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1621788090920 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "424.44 mW " "Total thermal power estimate for the design is 424.44 mW" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1621788090988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 35 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5330 " "Peak virtual memory: 5330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621788091220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 17:41:31 2021 " "Processing ended: Sun May 23 17:41:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621788091220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621788091220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621788091220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1621788091220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1621788092201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621788092202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 17:41:32 2021 " "Processing started: Sun May 23 17:41:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621788092202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1621788092202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CourseworkTask1 -c CourseworkTask1 " "Command: quartus_sta CourseworkTask1 -c CourseworkTask1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1621788092202 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1621788092269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1621788092674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1621788092674 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621788092701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621788092701 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "256 " "The Timing Analyzer is analyzing 256 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1621788093056 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CourseworkTask1.sdc " "Synopsys Design Constraints File file not found: 'CourseworkTask1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1621788093084 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1621788093085 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621788093086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name State.keydatain1 State.keydatain1 " "create_clock -period 1.000 -name State.keydatain1 State.keydatain1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621788093086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name State.keydatain2 State.keydatain2 " "create_clock -period 1.000 -name State.keydatain2 State.keydatain2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621788093086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_data_valid key_data_valid " "create_clock -period 1.000 -name key_data_valid key_data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621788093086 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name State.keydatain3 State.keydatain3 " "create_clock -period 1.000 -name State.keydatain3 State.keydatain3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621788093086 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621788093086 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~1\|sumout " "Node \"enc_dec\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~1\|dataa " "Node \"enc_dec\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621788093088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~5\|sumout " "Node \"enc_dec\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~5\|datac " "Node \"enc_dec\|Add0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621788093088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~9\|dataf " "Node \"enc_dec\|Add0~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~9\|sumout " "Node \"enc_dec\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621788093088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~13\|datac " "Node \"enc_dec\|Add0~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~13\|sumout " "Node \"enc_dec\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621788093088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~17\|sumout " "Node \"enc_dec\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~17\|datad " "Node \"enc_dec\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621788093088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~25\|datad " "Node \"enc_dec\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~25\|sumout " "Node \"enc_dec\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621788093088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~21\|datad " "Node \"enc_dec\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Add0~21\|sumout " "Node \"enc_dec\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621788093088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "enc_dec\|Selector7~0\|combout " "Node \"enc_dec\|Selector7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""} { "Warning" "WSTA_SCC_NODE" "enc_dec\|Selector7~0\|dataf " "Node \"enc_dec\|Selector7~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621788093088 ""}  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 129 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1621788093088 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1621788093091 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621788093092 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1621788093093 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1621788093100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621788093162 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621788093162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.204 " "Worst-case setup slack is -9.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788093163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788093163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.204           -1518.949 clk  " "   -9.204           -1518.949 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788093163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621788093163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.191 " "Worst-case hold slack is -0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788093172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788093172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191              -0.267 clk  " "   -0.191              -0.267 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788093172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621788093172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621788093175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621788093179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788093180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788093180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -192.177 clk  " "   -0.394            -192.177 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788093180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302              -9.283 key_data_valid  " "   -0.302              -9.283 key_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788093180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 State.keydatain1  " "    0.122               0.000 State.keydatain1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788093180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 State.keydatain2  " "    0.175               0.000 State.keydatain2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788093180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 State.keydatain3  " "    0.183               0.000 State.keydatain3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788093180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621788093180 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621788093197 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1621788093222 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1621788093985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621788094058 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621788094068 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621788094068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.576 " "Worst-case setup slack is -9.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.576           -1499.395 clk  " "   -9.576           -1499.395 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621788094070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.188 " "Worst-case hold slack is -0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188              -0.264 clk  " "   -0.188              -0.264 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621788094075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621788094079 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621788094081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -199.564 clk  " "   -0.394            -199.564 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267              -7.445 key_data_valid  " "   -0.267              -7.445 key_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 State.keydatain1  " "    0.145               0.000 State.keydatain1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 State.keydatain2  " "    0.215               0.000 State.keydatain2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 State.keydatain3  " "    0.220               0.000 State.keydatain3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621788094083 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1621788094097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1621788094208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1621788094883 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621788094955 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621788094960 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621788094960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.163 " "Worst-case setup slack is -5.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.163            -830.848 clk  " "   -5.163            -830.848 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621788094962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.278 " "Worst-case hold slack is -0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278              -0.542 clk  " "   -0.278              -0.542 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621788094967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621788094971 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621788094972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.519 " "Worst-case minimum pulse width slack is -0.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.519             -39.253 key_data_valid  " "   -0.519             -39.253 key_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078             -14.915 clk  " "   -0.078             -14.915 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 State.keydatain1  " "    0.178               0.000 State.keydatain1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 State.keydatain3  " "    0.222               0.000 State.keydatain3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 State.keydatain2  " "    0.229               0.000 State.keydatain2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788094975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621788094975 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621788094988 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621788095125 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621788095130 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621788095130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.527 " "Worst-case setup slack is -4.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788095132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788095132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.527            -721.739 clk  " "   -4.527            -721.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788095132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621788095132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.384 " "Worst-case hold slack is -0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788095137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788095137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.384              -0.769 clk  " "   -0.384              -0.769 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788095137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621788095137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621788095140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621788095142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.412 " "Worst-case minimum pulse width slack is -0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788095144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788095144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412             -31.183 key_data_valid  " "   -0.412             -31.183 key_data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788095144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081             -19.248 clk  " "   -0.081             -19.248 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788095144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 State.keydatain1  " "    0.238               0.000 State.keydatain1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788095144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 State.keydatain2  " "    0.281               0.000 State.keydatain2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788095144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 State.keydatain3  " "    0.284               0.000 State.keydatain3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621788095144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621788095144 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621788096197 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621788096198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5257 " "Peak virtual memory: 5257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621788096241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 17:41:36 2021 " "Processing ended: Sun May 23 17:41:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621788096241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621788096241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621788096241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1621788096241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1621788097174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621788097175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 17:41:37 2021 " "Processing started: Sun May 23 17:41:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621788097175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621788097175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CourseworkTask1 -c CourseworkTask1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CourseworkTask1 -c CourseworkTask1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1621788097175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1621788097777 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CourseworkTask1.vho C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/simulation/modelsim/ simulation " "Generated file CourseworkTask1.vho in folder \"C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1621788097888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621788097920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 17:41:37 2021 " "Processing ended: Sun May 23 17:41:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621788097920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621788097920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621788097920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621788097920 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Quartus Prime Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1621788098543 ""}
