description = "DDR PHY Register Description, DDR PHY Control"
[[bank]]
  name = "DDR_PHY"
  address = "0xfd080000"
[[register]]
  name = "PIR"
  type = "mixed"
  width = 32
  description = "PHY Initialization Register"
  default = "0x00000000"
  offset = "0x00000004"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
  [[register.field]]
    name = "ZCALBYP"
    bits = "30"
    type = "wtc"
    shortdesc = '''Impedance Calibration Bypass: Bypasses or stops, if set, impedance calibration of all ZQ control blocks that automatically triggers after reset.'''
    longdesc = '''Impedance calibration may be triggered manually using INIT and ZCAL bits of the PIR register. This bit is self-clearing. Note: The impedance calibration is stopped immediately. However, DFI control/PHY update requests will continue to be processed. ZCTRL override does not work in this mode.'''
  [[register.field]]
    name = "DCALPSE"
    bits = "29"
    type = "wtc"
    shortdesc = '''Digital Delay Line (DDL) Calibration Pause: Pauses or halts, if set, DDL calibration.'''
    longdesc = '''Clearing this bit will restart DDL calibrations. DDL calibration may be triggered manually using INIT and DCAL bits of the PIR register. This bit should be set to 0 during DFI low power operation.'''
  [[register.field]]
    name = "RESERVED"
    bits = "28:21"
    type = "ro"
  [[register.field]]
    name = "DQS2DQ"
    bits = "20"
    type = "rw"
  [[register.field]]
    name = "RDIMMINIT"
    bits = "19"
    type = "rw"
    shortdesc = '''RDIMM Initialization: Executes the RDIMM buffer chip initialization before executing DRAM initialization.'''
    longdesc = '''The RDIMM buffer chip initialization is run after the DRAM is reset and CKE have been driven high by the DRAM initialization sequence'''
  [[register.field]]
    name = "CTLDINIT"
    bits = "18"
    type = "rw"
    shortdesc = '''Controller DRAM Initialization: Indicates if set that DRAM initialization will be performed by the controller.'''
    longdesc = '''Otherwise if not set it indicates that DRAM initialization will be performed using the built-in initialization sequence or using software through the configuration port.'''
  [[register.field]]
    name = "VREF"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "WREYE"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "RDEYE"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "WRDSKW"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "RDDSKW"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "WLADJ"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "QSGATE"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "WL"
    bits = "9"
    type = "rw"
  [[register.field]]
    name = "DRAMINIT"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "DRAMRST"
    bits = "7"
    type = "rw"
    shortdesc = '''DRAM Reset Issues a reset to the DRAM (by driving the DRAM reset pin low) and wait 200us.'''
    longdesc = '''This can be triggered in isolation or with the full DRAM initialization (DRAMINIT). For the later case, the reset is issued and 200us is waited before starting the full initialization sequence. Note: DDR4 and DDR3 only'''
  [[register.field]]
    name = "PHYRST"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "DCAL"
    bits = "5"
    type = "rw"
    shortdesc = '''Digital Delay Line (DDL) Calibration: Performs PHY delay line calibration.'''
    longdesc = '''If maintaining valid DRAM data and state through this calibration is required, then the DRAM should be put into self refresh before setting this bit to trigger the calibration; the use must also remove DRAM from self refresh after the calibration is completed before accessing the DRAM.'''
  [[register.field]]
    name = "PLLINIT"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "CA"
    bits = "2"
    type = "rw"
    shortdesc = '''CA Training: Performs PHY LPDDR3 CA training.'''
    longdesc = '''When set theLPDDR3 CA training will be performed after with PHY initialization (PLL initialization + DDL calibration + PHY reset).'''
  [[register.field]]
    name = "ZCAL"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "INIT"
    bits = "0"
    type = "wtc"
    shortdesc = '''Initialization Trigger: A write of 1b1 to this bit triggers the DDR system initialization, including PHY initialization, DRAM initialization, and PHY training.'''
    longdesc = '''The exact initialization steps to be executed are specified in bits 1 to 15 of this register. A bit setting of 1 means the step will be executed as part of the initialization sequence, while a setting of 1b0 means the step will be bypassed. The initialization trigger bit is self-clearing. It is recommended that this bit be set 1b1 in a separate config write step after other bits in this register have been programmed to avoid any race condition. The PGSR0.IDONE status bit indicates when the initialization steps are complete. Wait at least 32 ctl_clk cycles after PGSR0.IDONE is observed to be 1b1 before starting or resuming traffic to DRAM. Caution: This bit should be set to 1b1 to trigger the DDR system initialization only when the DDR/DFI interfaces are idle and DFI update interface is disabled in Controller as well as in PHY (DSGCR.PUREN=0). Note: Controller/Software must ensure that all DRAM timings have been met for all prior issued commands before triggering any PUB Mode operation.'''
[[register]]
  name = "PGCR0"
  type = "mixed"
  width = 32
  description = "PHY General Configuration Register 0"
  default = "0x07001E00"
  offset = "0x00000010"
  [[register.field]]
    name = "ADCP"
    bits = "31"
    type = "rw"
    shortdesc = '''Address Copy: Enables, if set, the use of {RAS#,BA[2:0] and A[15:10]} as second copy of A[9:0].'''
    longdesc = '''This feature is valid only when design is in LPDDR3, LPDDR4 mode and these pins exist in the design.'''
  [[register.field]]
    name = "RESERVED"
    bits = "30:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "PHYFRST"
    bits = "26"
    type = "rw"
    shortdesc = '''AC loopback read FIFO reset: A write of 1b0 to this bit resets the AC Macro FIFOs (in both AC macros, if 2 AC macros are present) without resetting PUB RTL logic.'''
    longdesc = '''This bit is not self-clearing and a 1b1 must be written to de-assert the reset.'''
  [[register.field]]
    name = "OSCACDL"
    bits = "25:24"
    type = "rw"
    shortdesc = '''Oscillator Mode Address/Command Delay Line Select: Selects which of the two address/command LCDLs is active.'''
    longdesc = '''The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: 2b00 = No AC LCDL is active 2b01 = DDR AC LCDL is active 2b10 = CTL AC LCDL is active 2b11 = Both LCDLs are active'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:19"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "DTOSEL"
    bits = "18:14"
    type = "rw"
    shortdesc = '''Digital Test Output Select: Selects the PHY digital test output that should be driven onto PHY digital test output (phy_dto) pin: Valid values are: 5b00000 = DATX8 0 PLL/PHY macro digital test output 5b00001 = DATX8 1 PLL/PHY macro digital test output 5b00010 = DATX8 2 PLL/PHY macro digital test output 5b00011 = DATX8 3 PLL/PHY macro digital test output 5b00100 = DATX8 4 PLL/PHY macro digital test output 5b00101 = DATX8 5 PLL/PHY macro digital test output 5b00110 = DATX8 6 PLL/PHY macro digital test output 5b00111 = DATX8 7 PLL/PHY macro digital test output 5b01000 = DATX8 8 PLL/PHY macro digital test output 5b01001 = AC PLL/PHY macro digital test output for AC Macro 0 5b01010 = AC PLL/PHY macro digital test output for AC Macro 1 5b01011 - 5b01111 = Reserved 5b10000 = DATX8 0 delay line digital test output 5b10001 = DATX8 1 delay line digital test output 5b10010 = DATX8 2 delay line digital test output 5b10011 = DATX8 3 delay line digital test output 5b10100 = DATX8 4 delay line digital test output 5b10101 = DATX8 5 delay line digital test output 5b10110 = DATX8 6 delay line digital test output 5b10111 = DATX8 7 delay line digital test output 5b11000 = DATX8 8 delay line digital test output 5b11001 = AC delay line digital test output for AC Macro 0 5b11010 = AC delay line digital test output for AC Macro 1 5b11011 - 5b11111 = Reserved NOTE: For DTO settings of 5b00000 to 5b01111, PGCR1.'''
    longdesc = '''DTOMODE selects whether the digital test output is coming from the PLL or the PHY (AC/DATX8) macro'''
  [[register.field]]
    name = "RESERVED"
    bits = "13"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "OSCDIV"
    bits = "12:9"
    type = "rw"
    shortdesc = '''Oscillator Mode Division: Specifies the factor by which the delay line oscillator mode output is divided down before it is output on the delay line digital test output pin dl_dto.'''
    longdesc = '''Valid values are: 4b0000 = Divide by 1 4b0001 = Divide by 4 4b0010 = Divide by 8 4b0011 = Divide by 16 4b0100 = Divide by 32 4b0101 = Divide by 64 4b0110 = Divide by 128 4b0111 = Divide by 256 4b1000 = Divide by 512 4b1001 = Divide by 1024 4b1010 = Divide by 2048 4b1011 = Divide by 4096 4b1100 = Divide by 8192 4b1101 = Divide by 16384 4b1110 = Divide by 32768 4b 1111 = Divide by 65536'''
  [[register.field]]
    name = "OSCEN"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
[[register]]
  name = "PGCR2"
  type = "mixed"
  width = 32
  description = "PHY General Configuration Register 2"
  default = "0x00F12480"
  offset = "0x00000018"
  [[register.field]]
    name = "CLRTSTAT"
    bits = "31"
    type = "wtc"
    shortdesc = '''Clear Training Status Registers: A write of 1b1 to this bit will reset the error and done status bits for all training blocks (CA training, QS gate training, WL training, WLA training, read bit deskew, read eye centering, write bit deskew, write eye centering).'''
    longdesc = '''This bit is self clearing.'''
  [[register.field]]
    name = "CLRZCAL"
    bits = "30"
    type = "wtc"
    shortdesc = '''Clear Impedance Calibration: A write of 1b1 to this bit will reset the impedance calibration FSM and clear the ZQnSR error/done status bits ZQnSR[9:0].'''
    longdesc = '''Also, it will clear ZQnSR.ZERR and PGSR0.ZCERR. This bit is self clearing.'''
  [[register.field]]
    name = "CLRPERR"
    bits = "29"
    type = "wtc"
    shortdesc = '''Clear Parity Error: A write of 1b1 to this bit will clear the PGSR1[31] PARERR.'''
    longdesc = '''This bit is self clearing.'''
  [[register.field]]
    name = "ICPC"
    bits = "28"
    type = "rw"
    shortdesc = '''Initialization Complete Pin Configuration: Specifies how the DFI initialization complete output pin (dfi_init_complete) should be used to indicate the status of initialization.'''
    longdesc = '''Valid value are: 1b0 = Asserted after PHY initialization (PLL locking and impedance calibration) if enabled is complete. 1b1 = Asserted after PHY initialization is complete and the triggered the PUB initialization (DRAM initialization and data training) if enabled is complete.'''
  [[register.field]]
    name = "DTPMXTMR"
    bits = "27:20"
    type = "rw"
    shortdesc = '''Data Training PUB Mode Exit Timer: Specifies the number of controller clocks to wait when entering and exiting pub mode data training.'''
    longdesc = '''The default value ensures controller refreshes do not cause memory model errors when entering and exiting data training. The value should be increased if controller initiated SDRAM ZQ short or long operation may occur just before or just after the execution of data training.'''
  [[register.field]]
    name = "INITFSMBYP"
    bits = "19"
    type = "rw"
    shortdesc = '''Initialization Bypass: Forces, if set, the Initialization FSMs to the DONE state.'''
    longdesc = '''To be used for debug purposes only. This bit is not self- clearing so it must be cleared before triggering any operation in the PIR.'''
  [[register.field]]
    name = "PLLFSMBYP"
    bits = "18"
    type = "rw"
    shortdesc = '''PLL FSM Bypass: Forces, if set, the PLL FSM to the DONE state.'''
    longdesc = '''To be used for debug purposes only. This bit is not self-clearing so it must be cleared before triggering any operation in the PIR. Set this bit to 1'b1 when PLL is in bypass mode.'''
  [[register.field]]
    name = "TREFPRD"
    bits = "17:0"
    type = "rw"
    shortdesc = '''Refresh Period: Indicates the period in clock cycles after which the PUB has to issue a refresh command to the SDRAM.'''
    longdesc = '''This is derived from the maximum refresh interval from the datasheet, tRFC(max) or REFI, divided by the clock cycle time. A further number of clocks must be subtracted from the derived number to account for command flow and missed slots of refreshes in the internal PUB blocks. In DDR3 and LPDDR3 mode, 400 clocks needs to subtracted In DDR4 and LPDDR4 mode, 800 clocks needs to subtracted In DDR3 and LPDDR3 mode, (DTCR.RFSHDT * tREFI)/tCK - 400 In DDR4 and LPDDR4 mode, (DTCR.RFSHDT * tREFI)/tCK - 800'''
[[register]]
  name = "PGCR3"
  type = "mixed"
  width = 32
  description = "PHY General Configuration Register 3"
  default = "0x050A0080"
  offset = "0x0000001C"
  [[register.field]]
    name = "CKNEN"
    bits = "27:24"
    type = "rw"
    shortdesc = '''CKN Enable: Controls whether the CKN going to the SDRAM is enabled (toggling) or disabled (static value) and whether the CKN is inverted.'''
    longdesc = '''Two bits for each of the two CKN pairs. Valid values for the two bits are: 2b00 = CKN disabled (Driven to constant 0) 2b01= CKN toggling with normal polarity (Default setting) 2b10 = CKN toggling with inverted polarity 2b11 = CKN disabled (Driven to constant 1)'''
  [[register.field]]
    name = "CKEN"
    bits = "19:16"
    type = "rw"
    shortdesc = '''CK Enable: Controls whether the CK going to the SDRAM is enabled (toggling) or disabled (static value) and whether the CK is inverted.'''
    longdesc = '''Two bits for each of the two CK pairs. Valid values for the two bits are: 2b00 = CK disabled (Driven to constant 0) 2b01 = CK toggling with inverted polarity 2b10 = CK toggling with normal polarity (This should be the default setting) 2b11 = CK disabled (Driven to constant 1)'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "GATEACRDCLK"
    bits = "14:13"
    type = "rw"
    shortdesc = '''Enable Clock Gating for AC [0] ctl_rd_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "GATEACDDRCLK"
    bits = "12:11"
    type = "rw"
    shortdesc = '''Enable Clock Gating for AC [0]ddr_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "GATEACCTLCLK"
    bits = "10:9"
    type = "rw"
    shortdesc = '''Enable Clock Gating for AC [0] ctl_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DDLBYPMODE"
    bits = "7:6"
    type = "rw"
    shortdesc = '''Controls DDL Bypass Modes.'''
    longdesc = '''Valid values are: 2b00 = Normal dynamic control 2b01 = All DDLs bypassed 2b10 = No DDLs bypassed 2b11 = Reserved'''
  [[register.field]]
    name = "IOLB"
    bits = "5"
    type = "rw"
    shortdesc = '''I/O Loop-Back Select: Selects where inside the I/O the loop-back of signals happens.'''
    longdesc = '''Valid values are: 1b0 = Loopback is after output buffer; output enable must be asserted 1b1 = Loopback is before output buffer; output enable is don't care'''
  [[register.field]]
    name = "RDMODE"
    bits = "4:3"
    type = "rw"
    shortdesc = '''AC Receive FIFO Read Mode.'''
    longdesc = '''Valid values are: 2b00 = 2 stage synchronizer async FIFO 2b01 = 3 stage synchronizer async FIFO 2b10 = 4 stage synchronizer async FIFO 2b11 = AC loopback read mode FIFO static read response enabled Note: The static response mode should be selected only when system is in IDLE. The static response mode must be OFF when Initialization, Training, BIST or DCU operation is performed.'''
  [[register.field]]
    name = "DISRST"
    bits = "2"
    type = "rw"
    shortdesc = '''Disables the Read FIFO reset: When set, read receive FIFO can't be reset from ctl_dx_rdfifo_rstn input.'''
    longdesc = '''Valid values are: 1b0 = RX Read FIFO is reset when ctl_dx_rxfifo_rstn is LOW. 1b1 = RX Read FIFO can't be reset by ctl_dx_rxfifo_rstn'''
  [[register.field]]
    name = "CLKLEVEL"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Selects the level to which clocks will be stalled when clock gating is enabled in PHY.'''
    longdesc = '''Valid values are: 2b00 = Clocks will stall to static level 0 2b01 = Clocks will stall to static level 1 2b10 - 2b11= Clocks will toggle at slow speed.'''
[[register]]
  name = "PGCR4"
  type = "mixed"
  width = 32
  description = "PHY General Configuration Register 4"
  default = "0x001800C3"
  offset = "0x00000020"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ACDDLLD"
    bits = "29"
    type = "rw"
    shortdesc = '''AC DDL Delay Select Dynamic Load: Specifies whether the registers inside the AC that hold the delay select signal of AC DDL should be dynamically loaded only when the delay select changes or should be continuously (always) loaded.'''
    longdesc = '''This only applies to the AC delay LCDL. Valid values are: 1b0 = Delay select signal registers should be dynamically loaded only when the delay select signal has change and the delay load signal is high 1b1 = Delay select signal should be continuously (always) loaded on every clock cycle'''
  [[register.field]]
    name = "ACDDLBYP"
    bits = "28:24"
    type = "rw"
    shortdesc = '''AC DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed.'''
    longdesc = '''Otherwise the DDL bypass is turned off. Different bits control different AC DDLs as follows: ACDDLBYP [0] = CKN BDL delay bypass ACDDLBYP [1] = CK BDL delay bypass ACDDLBYP [2] = Address/command BDL delay bypass ACDDLBYP [3] = Address/command LCDL delay bypass ACDDLBYP [4] = Master delay line LCDL delay bypass'''
  [[register.field]]
    name = "OEDDLBYP"
    bits = "23"
    type = "rw"
    shortdesc = '''AC OE DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed.'''
    longdesc = '''Otherwise the DDL bypass is turned off'''
  [[register.field]]
    name = "TEDDLBYP"
    bits = "22"
    type = "rw"
    shortdesc = '''AC ODT DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed.'''
    longdesc = '''Otherwise the DDL bypass is turned off'''
  [[register.field]]
    name = "PDRDDLBYP"
    bits = "21"
    type = "rw"
    shortdesc = '''AC PDR DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed.'''
    longdesc = '''Otherwise the DDL bypass is turned off'''
  [[register.field]]
    name = "RRRMODE"
    bits = "20"
    type = "rw"
    shortdesc = '''AC Macro Read Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the read path.'''
    longdesc = '''Otherwise if not set the PHY mission mode for the read path is running in rise-to-fall mode.'''
  [[register.field]]
    name = "WRRMODE"
    bits = "19"
    type = "rw"
    shortdesc = '''AC Macro Write Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the write path.'''
    longdesc = '''Otherwise if not set the PHY mission mode for the write path is running in rise-to-fall mode.'''
  [[register.field]]
    name = "RESERVED"
    bits = "18:8"
    type = "ro"
  [[register.field]]
    name = "LPWAKEUP_THRSH"
    bits = "7:4"
    type = "rw"
    shortdesc = '''AC Low Power Wakeup Threshold: If dfi_lp_wakeup is greater than this threshold value, PLLs will be powered down when entering DFI low power mode.'''
    longdesc = '''The value of the dfi_lp_wakeup signal at the time that the dfi_lp_ctrl_req or dfi_lp_data_req signal is asserted sets the tlp_wakeup time. Valid values in terms of number clock cycles are: 4b0000 = 16 cycles 4b0001 = 32 cycles 4b0010 = 64 cycles 4b0011 = 128 cycles 4b0100 = 256 cycles 4b0101 = 512 cycles 4b0110 = 1024 cycles 4b0111 = 2048 cycles 4b1000 = 4096 cycles 4b1001 = 8192 cycles 4b1010 = 16384 cycles 4b1011 = 32768 cycles 4b1100 = 65536 cycles 4b1101 = 131072 cycles 4b1110 = 262144 cycles 4b1111 = Unlimited cycles LPWAKEUP_THRSH calculation: MINIMUM LPWAKEUP CYCLES = pll_lock_time / ctl_clk_period + MDL calibration cycles where, MDL calibration cycles = N * DDL calibration cycles N is Decoded value of PGCR1.FDEPTH. Example, With tCK= 938 ps; ctl_clk = 1876 ps; and PGCR1.FDEPTH = 2b10: From the PGCR1 register description, FDEPTH=2b10 decodes to a depth of 8. Pll_lock_time from PLL spec is 25us. So LPWAKEUP_THRSH= 25 ns / 1876 ps + 8 * (800 cycles) = 13326 + 6400 = 19726 cycles Setting LPWAKEUP_THRSH to 4b1010 would trigger PLL power down for tlp_wakeup value of 32768 cycles and above; which meets the calculations for MINIMUM LPWAKEUP CYCLES of 19726 cycles'''
  [[register.field]]
    name = "RESERVED"
    bits = "3:2"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "LPPLLPD"
    bits = "1"
    type = "rw"
    shortdesc = '''AC Low Power PLL Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the PLL of the byte if the wakeup time request satisfies the LPWAKEUP_THRSH.'''
    longdesc = '''LPWAKEUP_THRSH is the Minimum threshold value of tlp_wakeup required to make PHY go into low power mode by powering down PLL. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_data_req&dfi_lp_ctrl_req signal is de-asserted sets the tlp_wakeup time. The value is in terms of number clock cycles. Refer Table 11 description of LPWAKEUP_THRSH for decoding details'''
  [[register.field]]
    name = "LPIOPD"
    bits = "0"
    type = "rw"
[[register]]
  name = "PGCR5"
  type = "mixed"
  width = 32
  description = "PHY General Configuration Register 5"
  default = "0x01010000"
  offset = "0x00000024"
  [[register.field]]
    name = "FRQBT"
    bits = "31:24"
    type = "rw"
    shortdesc = '''Frequency B Ratio Term: This 8-bit value represents the value of the term associated with the secondary operating frequency.'''
    longdesc = '''The secondary operating frequency is associated with the fields in this register DDLPGRW/DDLPGACT with a setting of 1b1. Valid values are from 1 to 255. Note: This register field is available only when DWC_SHADOW_REGISTERS is defined'''
  [[register.field]]
    name = "FRQAT"
    bits = "23:16"
    type = "rw"
    shortdesc = '''Frequency A Ratio Term: This 8-bit value represents the value of the term associated with the primary operating frequency.'''
    longdesc = '''The primary operating frequency is associated with the fields in this register DDLPGRW/DDLPGACT with a setting of 1b0. Valid values are from 1 to 255.'''
  [[register.field]]
    name = "DISCNPERIOD"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "VREF_RBCTRL"
    bits = "7:4"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "3"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXREFISELRANGE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "DDLPGACT"
    bits = "1"
    type = "rw"
    shortdesc = '''DDL Page Read Write select: Specifies the page of registers being applied to the PHY for mission mode operation.'''
    longdesc = '''This bit also determines the page of registers to be updated during training execution. The registers associated with DDLPGACT = 1b0 must be used for the primary operating frequency. The registers associated with DDLPGACT = 1b1 can then be utilized for a second operating frequency. Note: This register field is available only when DWC_SHADOW_REGISTERS is defined'''
  [[register.field]]
    name = "DDLPGRW"
    bits = "0"
    type = "rw"
    shortdesc = '''DDL Page Read Write select: Specifies the page of DDL registers accessible through the APB configuration port.'''
    longdesc = '''A DDLPGRW value of 1b0 accesses DDL register values associated with frequency setting (A). A DDLPGRW value of 1b1 accesses DDL register values associated with frequency setting (B). The following DDL registers or fields each have two registers addressed at the given PUB address values: ACLCDLR0, ACMDLR0, ACMDLR1, DXnLCDLR0, DXnLCDLR1, DXnLCDLR2, DXnLCDLR3, DXnLCDLR4, DXnLCDLR5, DXnMDLR0, DXnMDLR1, DXnGTR0, DXnGTR1, DXnGSR0.WLPRD, DXnGSR0.GDQSPRD, DXnGSR2.GDQSPRD, DXnGCR0.RDDLY Note: This register field is available only when DWC_SHADOW_REGISTERS is defined'''
[[register]]
  name = "PGCR6"
  type = "mixed"
  width = 32
  description = "PHY General Configuration Register 6"
  default = "0x00013000"
  offset = "0x00000028"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "DLDLMT"
    bits = "23:16"
    type = "rw"
    shortdesc = '''Delay Line VT Drift Limit: Specifies the minimum change in the delay line VT drift in one direction which should result in the assertion of the delay line VT drift status signal (vt_drift).'''
    longdesc = '''The limit is specified in terms of delay select values. A value of 0 disables the assertion of delay line VT drift status signal.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "ACDLVT"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "ACBVT"
    bits = "12"
    type = "rw"
    shortdesc = '''Address/Command Bit Delay VT Compensation: Enables, if set the VT drift compensation of the address/command bit delay registers ACBLDR1,2,6,7,8,9.'''
    longdesc = '''This bit doesn't control VT compensation for CK, CSN, CKE and ODT BDLs.'''
  [[register.field]]
    name = "ODTBVT"
    bits = "11"
    type = "rw"
    shortdesc = '''ODT Bit Delay VT Compensation: Enables, if set the VT drift compensation of the AC macro ODT bit delay registers ACBLDR4.'''
    longdesc = '''The VT compensation of ODT may produce a glitch on the SDRAM ODT and should only be enabled if the SDRAM ODT is inactive.'''
  [[register.field]]
    name = "CKEBVT"
    bits = "10"
    type = "rw"
    shortdesc = '''CKE Bit Delay VT Compensation: Enables, if set the VT drift compensation of the AC macro CKE bit delay registers ACBLDR5.'''
    longdesc = '''The VT compensation of CKE may produce a glitch on the SDRAM CKE and should only be enabled if the SDRAM CKE is inactive.'''
  [[register.field]]
    name = "CSNBVT"
    bits = "9"
    type = "rw"
    shortdesc = '''CSN Bit Delay VT Compensation: Enables, if set the VT drift compensation of the AC macro CSN bit delay registers ACBLDR3.'''
    longdesc = '''The VT compensation of CSN may produce a glitch on the SDRAM CSN and should only be enabled if the SDRAM CSN is inactive.'''
  [[register.field]]
    name = "CKBVT"
    bits = "8"
    type = "rw"
    shortdesc = '''CK Bit Delay VT Compensation: Enables, if set the VT drift compensation of the AC macro CK bit delay registers ACBLDR0.'''
    longdesc = '''The VT compensation of CK BDLs may produce a glitch on the SDRAM CK and should only be enabled if the SDRAM CK is inactive.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:1"
    type = "ro"
  [[register.field]]
    name = "INHVT"
    bits = "0"
    type = "rw"
    shortdesc = '''VT Calculation Inhibit: Inhibits calculation of the next VT compensated delay line values.'''
    longdesc = '''A value of 1 will initiate a stop of the VT compensation logic. The bit PGSR1[30] (VSTOP) will be set to a logic x1 when VT compensation has stopped. This bit should be set to 1 during writes to the delay line registers. A value of 0 will re-enable the VT compensation logic.'''
[[register]]
  name = "PGCR7"
  type = "mixed"
  width = 32
  description = "PHY General Configuration Register 7"
  default = "0x00000000"
  offset = "0x0000002C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ACRSVD_7_6"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "ACCALCLK"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ACRCLKMD"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "ACDLDT"
    bits = "3"
    type = "rw"
    shortdesc = '''AC DDL Load Type: Specifies how the delay select signal is applied to the AC delay lines.'''
    longdesc = '''This is only applicable to DDLs that have their delay select signals pipelined, such address/command LCDL 1b0 = Apply the delay select signal to the delay line only when the delay select load signal is active and by first loading the delay select into the pipeline register 1b1 = Apply the delay select signal to the delay line directly, bypassing any pipeline registers and ignoring the delay select load signal'''
  [[register.field]]
    name = "ACRSVD_2"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ACDTOSEL"
    bits = "1"
    type = "rw"
    shortdesc = '''AC Digital Test Output Select: This is used to select the AC internal signals that should be driven on the two AC digital test outputs (phy_status[1:0]) signals.'''
    longdesc = '''Valid values for AC digital test output bit 0 (phy_status[0]) are: 1b0 = Reserved 1b1 = Controller delayed clock (after the LCDL delay) - ctl_dly_clk Valid values for digital test out bit 1[1] (phy_status[1]) are: 1b0 =Reserved 1b1 = DDR delayed clock (after the LCDL delay) -ddr_dly_clk'''
  [[register.field]]
    name = "ACTMODE"
    bits = "0"
    type = "rw"
    shortdesc = '''AC Test Mode: This is used to enable special test mode in the AC macro.'''
    longdesc = '''Valid values are: 1b0 = Normal mode 1b1 = Test mode'''
[[register]]
  name = "PGSR0"
  type = "ro"
  width = 32
  description = "PHY General Status Register 0"
  default = "0x00000000"
  offset = "0x00000030"
  [[register.field]]
    name = "APLOCK"
    bits = "31"
    type = "ro"
    shortdesc = '''AC PLL Lock: Indicates, if set, that the AC PLL has locked.'''
    longdesc = '''This is a direct status of the AC PLL lock pin. If DWC_DDRPHYAC_top.v does not contain a PLL (due to PLL sharing with a DATX8 or due to configuring the IP with all PLLs omitted), this bit will always remain 0.'''
  [[register.field]]
    name = "CAWRN"
    bits = "29"
    type = "ro"
  [[register.field]]
    name = "CAERR"
    bits = "28"
    type = "ro"
  [[register.field]]
    name = "WEERR"
    bits = "27"
    type = "ro"
  [[register.field]]
    name = "REERR"
    bits = "26"
    type = "ro"
  [[register.field]]
    name = "WDERR"
    bits = "25"
    type = "ro"
  [[register.field]]
    name = "RDERR"
    bits = "24"
    type = "ro"
  [[register.field]]
    name = "WLAERR"
    bits = "23"
    type = "ro"
  [[register.field]]
    name = "QSGERR"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "WLERR"
    bits = "21"
    type = "ro"
  [[register.field]]
    name = "ZCERR"
    bits = "20"
    type = "ro"
  [[register.field]]
    name = "VERR"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "DQS2DQERR"
    bits = "18"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "17:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "DQS2DQDONE"
    bits = "15"
    type = "ro"
    shortdesc = '''Write DQS2DQ Training done.'''
    longdesc = '''Indicates if set that write DQS2DQ training has completed.'''
  [[register.field]]
    name = "VDONE"
    bits = "14"
    type = "ro"
  [[register.field]]
    name = "CADONE"
    bits = "12"
    type = "ro"
  [[register.field]]
    name = "WEDONE"
    bits = "11"
    type = "ro"
  [[register.field]]
    name = "REDONE"
    bits = "10"
    type = "ro"
  [[register.field]]
    name = "WDDONE"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "RDDONE"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "WLADONE"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "QSGDONE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "WLDONE"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "DIDONE"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "ZCDONE"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "DCDONE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "PLDONE"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "IDONE"
    bits = "0"
    type = "ro"
    shortdesc = '''Initialization Done: Indicates if set that the DDR system initialization has completed.'''
    longdesc = '''This bit is set after all the selected initialization routines in PIR register have completed. Wait at least 32 ctl_clk cycles after this is first observed to be 1b1 before starting/resuming traffic to DRAM or triggering new PIR.INIT.'''
[[register]]
  name = "PGSR1"
  type = "ro"
  width = 32
  description = "PHY General Status Register 1"
  default = "0x00000000"
  offset = "0x00000034"
  [[register.field]]
    name = "PARERR"
    bits = "31"
    type = "ro"
    shortdesc = '''RDIMM Parity Error: Indicates, if set, that there was a parity error (i.'''
    longdesc = '''e. err_out_n was sampled low) during one of the transactions to the RDIMM buffer chip. This bit remains asserted until cleared by the PIR.CLRSR.'''
  [[register.field]]
    name = "VTSTOP"
    bits = "30"
    type = "ro"
    shortdesc = '''VT Stop: Indicates if set that the VT calculation logic has stopped computing the next values for the VT compensated delay line values.'''
    longdesc = '''After assertion of the PGCR.INHVT, the VTSTOP bit should be read to ensure all VT compensation logic has stopped computations before writing to the delay line registers.'''
  [[register.field]]
    name = "RESERVED"
    bits = "29:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "DLTCODE"
    bits = "24:1"
    type = "ro"
  [[register.field]]
    name = "DLTDONE"
    bits = "0"
    type = "ro"
[[register]]
  name = "PGSR2"
  type = "ro"
  width = 32
  description = "PHY General Status Register 2"
  default = "0x00000000"
  offset = "0x00000038"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "DLTCODE"
    bits = "24:1"
    type = "ro"
  [[register.field]]
    name = "DLTDONE"
    bits = "0"
    type = "ro"
[[register]]
  name = "PTR0"
  type = "rw"
  width = 32
  description = "PHY Timing Register 0"
  default = "0x42C21590"
  offset = "0x00000040"
  [[register.field]]
    name = "TPLLPD"
    bits = "31:21"
    type = "rw"
    shortdesc = '''PLL Power-Down Time: Number of ctl_clk cycles that the PLL must remain in power-down mode, i.'''
    longdesc = '''e. number of clock cycles from when PLL power-down pin is asserted to when PLL power-down pin is de-asserted. This must correspond to a value that is equal to or more than 1us. Default value corresponds to 1us.'''
  [[register.field]]
    name = "TPLLGS"
    bits = "20:6"
    type = "rw"
    shortdesc = '''PLL Gear Shift Time: Number of ctl_clk cycles from when the PLL reset pin is de-asserted to when the PLL gear shift pin is de-asserted.'''
    longdesc = '''This must correspond to a value that is equal to or more than 4us. Default value corresponds to 4us.'''
  [[register.field]]
    name = "TPHYRST"
    bits = "5:0"
    type = "rw"
    shortdesc = '''PHY Reset Time: Number of ctl_clk cycles that the PHY reset must remain asserted after PHY calibration is done before the reset to the PHY is de-asserted.'''
    longdesc = '''This is used to extend the reset to the PHY so that the reset is asserted for some clock cycles after the clocks are stable. Valid values are 5'd1-5'd63.'''
[[register]]
  name = "PTR1"
  type = "mixed"
  width = 32
  description = "PHY Timing Register 1"
  default = "0xD05612C0"
  offset = "0x00000044"
  [[register.field]]
    name = "TPLLLOCK"
    bits = "31:16"
    type = "rw"
    shortdesc = '''PLL Lock Time: Number of ctl_clk cycles for the PLL to stabilize and lock, i.'''
    longdesc = '''e. number of clock cycles from when the PLL reset pin is de-asserted to when the PLL has lock and is ready for use. The default value, 0d53334, is set for 100uS at CTL_CLK = 533 MHz and may be changed to a value that meets, or exceeds, the PLL Lock time, Tlock = 25us.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "ro"
  [[register.field]]
    name = "TPLLRST"
    bits = "12:0"
    type = "rw"
    shortdesc = '''PLL Reset Time: Number of ctl_clk cycles that the PLL must remain in reset mode, i.'''
    longdesc = '''e. number of clock cycles from when PLL power-down pin is de-asserted and PLL reset pin is asserted to when PLL reset pin is de- asserted. This must correspond to a value that is equal to or more than 9us. Default value corresponds to 9us.'''
[[register]]
  name = "PTR2"
  type = "mixed"
  width = 32
  description = "PHY Timing Register 2"
  default = "0x00083DEF"
  offset = "0x00000048"
  [[register.field]]
    name = "RESERVED"
    bits = "31:20"
    type = "ro"
  [[register.field]]
    name = "TWLDLYS"
    bits = "19:15"
    type = "rw"
  [[register.field]]
    name = "TCALH"
    bits = "14:10"
    type = "rw"
    shortdesc = '''Calibration Hold Time: Number of controller clock cycles from when the clock was disabled (cal_clk_en de-asserted) to when calibration is enable (cal_en asserted).'''
    longdesc = '''The default value is the recommended minimum value.'''
  [[register.field]]
    name = "TCALS"
    bits = "9:5"
    type = "rw"
    shortdesc = '''Calibration Setup Time: Number of controller clock cycles from when calibration is enabled (cal_en asserted) to when the calibration clock is asserted again (cal_clk_en asserted).'''
    longdesc = '''). The default value is the recommended minimum value.'''
  [[register.field]]
    name = "TCALON"
    bits = "4:0"
    type = "rw"
    shortdesc = '''Calibration On Time: Number of controller clock cycles that the calibration clock is enabled (cal_clk_en asserted).'''
    longdesc = '''The default value is the recommended minimum value.'''
[[register]]
  name = "PTR3"
  type = "mixed"
  width = 32
  description = "PHY Timing Register 3"
  default = "0x00411810"
  offset = "0x0000004C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:23"
    type = "ro"
  [[register.field]]
    name = "TDINIT0"
    bits = "22:0"
    type = "rw"
[[register]]
  name = "PTR4"
  type = "mixed"
  width = 32
  description = "PHY Timing Register 4"
  default = "0x000010AA"
  offset = "0x00000050"
  [[register.field]]
    name = "RESERVED"
    bits = "31:13"
    type = "ro"
  [[register.field]]
    name = "TDINIT1"
    bits = "12:0"
    type = "rw"
[[register]]
  name = "PTR5"
  type = "mixed"
  width = 32
  description = "PHY Timing Register 5"
  default = "0x00068268"
  offset = "0x00000054"
  [[register.field]]
    name = "RESERVED"
    bits = "31:19"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TDINIT2"
    bits = "18:0"
    type = "rw"
[[register]]
  name = "PTR6"
  type = "mixed"
  width = 32
  description = "PHY Timing Register 6"
  default = "0x04000855"
  offset = "0x00000058"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TDINIT4"
    bits = "26:20"
    type = "rw"
    shortdesc = '''DRAM Initialization Time 4: DRAM initialization time in DRAM clock cycles corresponding to the following: LPDDR4 = Time from ZQCAL LATCH command to first command (tZQLAT= MAX(30ns,8 tCK)).'''
    longdesc = '''Note: The default value corresponds to 8 tCK.'''
  [[register.field]]
    name = "RESERVED"
    bits = "19:12"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TDINIT3"
    bits = "11:0"
    type = "rw"
[[register]]
  name = "PLLCR0"
  type = "mixed"
  width = 32
  description = "PLL Control Register 0 (Type B PLL Only)"
  default = "0x001C0000"
  offset = "0x00000068"
  [[register.field]]
    name = "PLLRST"
    bits = "30"
    type = "rw"
    shortdesc = '''PLL Rest: Resets the PLLs by driving the PLL reset pin.'''
    longdesc = '''This bit is not self- clearing and a 1b0 must be written to de-assert the reset.'''
  [[register.field]]
    name = "PLLPD"
    bits = "29"
    type = "rw"
    shortdesc = '''PLL Power Down: Puts the PLLs in power down mode by driving the PLL power down pin.'''
    longdesc = '''This bit is not self-clearing and a 1b0 must be written to de-assert the power-down.'''
  [[register.field]]
    name = "RSTOPM"
    bits = "28"
    type = "rw"
    shortdesc = '''Reference Stop Mode.'''
    longdesc = '''Connects to pin REF_STOP_MODE. Valid values are: 1b0 = Default, normal mode 1b1 = Reference stop mode is enabled'''
  [[register.field]]
    name = "FRQSEL"
    bits = "27:24"
    type = "rw"
    shortdesc = '''PLL Frequency Select: Selects the operating range of the PLL.'''
    longdesc = '''Valid values for PHYs that support up 2400 Mbps are: 4b0000:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz 4b0001:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz 4b0010:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz 4b0011:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz 4b0100:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz 4b0101:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz 4b0110:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 4b0111:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz 4b1000 - 4b1111:RESERVED'''
  [[register.field]]
    name = "RLOCKM"
    bits = "23"
    type = "rw"
    shortdesc = '''Relock Mode: Enables, if set, rapid relocking mode.'''
    longdesc = '''Connects to pin RELOCK_MODE on the PLL.'''
  [[register.field]]
    name = "CPPC"
    bits = "22:17"
    type = "rw"
    shortdesc = '''Charge Pump Proportional Current Control.'''
    longdesc = '''Connects to pin CPPROP_CNTRL on the PLL. Valid values for PHYs that support up 2400 Mbps are: 6b000111:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz 6b001000:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz 6b001001:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz 6b001010:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz 6b000110:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz 6b001000:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz 6b001001:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 6b001010:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz All other settings: RESERVED'''
  [[register.field]]
    name = "CPIC"
    bits = "16:13"
    type = "rw"
    shortdesc = '''Charge Pump Integrating Current Control.'''
    longdesc = '''Connects to pin CP_INT_CTRL on the PLL. Valid values for PHYs that support up 2400 Mbps are: 4b0000:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 600MHz 4b0001:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 332MHz 4b0010:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 4b0011:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz 4b0100 - 4b1111:RESERVED'''
  [[register.field]]
    name = "GSHIFT"
    bits = "12"
    type = "rw"
    shortdesc = '''Gear Shift: Enables, if set, rapid locking mode.'''
    longdesc = '''Connects to pin GEAR_SHIFT on the PLL.'''
  [[register.field]]
    name = "RESERVED"
    bits = "11:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads'''
[[register]]
  name = "PLLCR1"
  type = "mixed"
  width = 32
  description = "PLL Control Register 1 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x0000006C"
  [[register.field]]
    name = "PLLPROG"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Connects to the PLL PLL_PROG bus.'''
    longdesc = '''Reserved. Set to 0x0000.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads'''
  [[register.field]]
    name = "BYPVREGCP"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "BYPVREGDIG"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "BYPVDD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "LOCKPS"
    bits = "2"
    type = "rw"
    shortdesc = '''Lock Detector Phase Select.'''
    longdesc = '''Connects to pin LOCK_PHASE_SEL on the PLL.'''
  [[register.field]]
    name = "LOCKCS"
    bits = "1"
    type = "rw"
    shortdesc = '''Lock Detector Counter Select.'''
    longdesc = '''Connects to pin LOCK_COUNT_SEL on the PLL.'''
  [[register.field]]
    name = "LOCKDS"
    bits = "0"
    type = "rw"
    shortdesc = '''Lock Detector Select.'''
    longdesc = '''Connects to pin LOCK_DET_SEL on the PLL on the PLL.'''
[[register]]
  name = "PLLCR2"
  type = "rw"
  width = 32
  description = "PLL Control Register 2 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00000070"
  [[register.field]]
    name = "PLLCTRL_31_0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PLLCR3"
  type = "rw"
  width = 32
  description = "PLL Control Register 3 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00000074"
  [[register.field]]
    name = "PLLCTRL_63_32"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PLLCR4"
  type = "rw"
  width = 32
  description = "PLL Control Register 4 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00000078"
  [[register.field]]
    name = "PLLCTRL_95_64"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "PLLCR5"
  type = "mixed"
  width = 32
  description = "PLL Control Register 5 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x0000007C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "PLLCTRL_103_96"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "DXCCR"
  type = "mixed"
  width = 32
  description = "DATX8 Common Configuration Register"
  default = "0x20000038"
  offset = "0x00000088"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RKLOOP"
    bits = "29"
    type = "rw"
    shortdesc = '''Rank looping (per-rank eye centering) enable.'''
    longdesc = '''Enables, if set, the read and write eye centering algorithms to be executed in a loop for all the system ranks, storing individual LCDL centering values for each rank. If this bit is not set, read and write centering are only executed for the configured DTCR0. DTRANK, although the result is replicated to all rank LCDLs'''
  [[register.field]]
    name = "RESERVED"
    bits = "28:7"
    type = "ro"
  [[register.field]]
    name = "DQS2DQMPER"
    bits = "6:3"
    type = "rw"
    shortdesc = '''Write DQS2DQ training measurement period: Sets the tDQS2DQ delay measurement period.'''
    longdesc = '''Valid values for measurement period are: 4`b0000: Disabled. 4`b0001: 16 clock cycles 4`b0010: 32 clock cycles 4`b0011: 64 clock cycles 4`b0100: 128 clock cycles 4`b0101: 256 clock cycles 4`b0110: 512 clock cycles 4`b0111: 2048 clock cycles 4`b1000: 4096 clock cycles 4`b1001: 8192 clock cycles Note: Valid values for DQS2DQMPER speed <= 533Mbps: Valid value are from 1 to 7 speed <= 1066Mbps: Valid value are from 1 to 8 speed > 1066Mbps: Valid values are from 1 to 9'''
  [[register.field]]
    name = "RESERVED"
    bits = "2:0"
    type = "ro"
[[register]]
  name = "DSGCR"
  type = "mixed"
  width = 32
  description = "DDR System General Configuration Register"
  default = "0x02A04101"
  offset = "0x00000090"
  [[register.field]]
    name = "RESERVED"
    bits = "31:28"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RDBICLSEL"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "RDBICL"
    bits = "26:24"
    type = "rw"
  [[register.field]]
    name = "PHYZUEN"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RSTOE"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "SDRMODE"
    bits = "20:19"
    type = "rw"
    shortdesc = '''Single Data Rate Mode: Indicates if the controller or the PHY is configured to run in single data rate (SDR) mode.'''
    longdesc = '''The default is both the controller and the PHY running in half data rate (HDR) mode. Valid values are: 2b00 = SDR mode if off. Both controller and PHY run in HDR mode 2b01 = Controller runs in SDR mode; PHY runs in HDR mode 2b10 - 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "18"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ATOAE"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "DTOOE"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "DTOIOM"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "DTOPDR"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "13"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DTOODT"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "PUAD"
    bits = "11:6"
    type = "rw"
    shortdesc = '''PHY Update Acknowledge Delay: Specifies the number of clock cycles that the indication for the completion of PHY update from the PHY to the controller should be delayed.'''
    longdesc = '''This essentially delays, by this many clock cycles, the de-assertion of dfi_ctrlup_ack and dfi_phyupd_req signals relative to the time when the delay lines or I/Os are updated. Note: PUAD should be set to ceiling (10 ns / [ctl_clk period] ) when DSGCR.CTLZUEN or DSGCR.PHYZUEN are set 1`b1. Otherwise it can be programmed to 0. In LPDDR4 if incremental DQS2DQ WEYE is enabled, PUAD should be set to ceiling ((tZQLAT/2) / [ctl_clk period]).'''
  [[register.field]]
    name = "CUAEN"
    bits = "5"
    type = "rw"
    shortdesc = '''Controller Update Acknowledge Enable: Specifies, if set, that the PHY should issue controller update acknowledge when the DFI controller update request is asserted.'''
    longdesc = '''By default the PHY does not acknowledge controller initiated update requests but simply does an update whenever there is a controller update request. This speeds up the update.'''
  [[register.field]]
    name = "RESERVED"
    bits = "4:3"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "CTLZUEN"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "PUREN"
    bits = "0"
    type = "rw"
[[register]]
  name = "ODTCR"
  type = "mixed"
  width = 32
  description = "ODT Configuration Register"
  default = "0x00010000"
  offset = "0x00000098"
  [[register.field]]
    name = "RESERVED"
    bits = "31:28"
    type = "ro"
  [[register.field]]
    name = "WRODT_RSVD"
    bits = "27:18"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WRODT"
    bits = "17:16"
    type = "rw"
    shortdesc = '''Write ODT: Specifies whether ODT should be enabled (1b1) or disabled (1b0) on each of the up to 2 ranks when a write command is sent to rank n, n=0 to 1.'''
    longdesc = '''Each rank has its own 2-bit WRDODT field which is indirectly accessed using RANKIDR register. The 2 bits of the field each represent a rank, the LSB being rank 0 and the MSB being rank 1. Default is to enable ODT only on rank being written to. The default shown in this register is for rank 0 - the default for the other ranks will have the nth bit set where n corresponds to the number of the rank.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:12"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RDODT_RSVD"
    bits = "11:2"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads'''
  [[register.field]]
    name = "RDODT"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Read ODT: Specifies whether ODT should be enabled (1b1) or disabled (1b0) on each of the up to 2 ranks when a read command is sent to rank n, n=0 to 1.'''
    longdesc = '''Each rank has its own 2-bit RDODT field which is indirectly accessed using RANKIDR register. The 2 bits of the field each represent a rank, the LSB being rank 0 and the MSB being rank 1. Default is to disable ODT during reads.'''
[[register]]
  name = "AACR"
  type = "rw"
  width = 32
  description = "Anti-Aging Control Register"
  default = "0x000000FF"
  offset = "0x000000A0"
  [[register.field]]
    name = "AAOENC"
    bits = "31"
    type = "rw"
    shortdesc = '''Anti-Aging PAD Output Enable Control: Enables if set anti-aging toggling on the pad output enable signal'ctl_oe_n'going into the DATX8s.'''
    longdesc = '''This will increase power consumptio n for the anti-aging feature.'''
  [[register.field]]
    name = "AAENC"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "AATR"
    bits = "29:0"
    type = "rw"
    shortdesc = '''Anti-Aging Toggle Rate: Defines the number of controller clock (ctl_clk) cycles after which the PUB will toggle the data going to DATX8 if the data channel between the controller/P UB and DATX8 has been idle for this long.'''
    longdesc = '''The default value of the AATR correspond s to a toggling count of 4096 ctl_clk cycles. For a ctl_clk running at 533MHz the toggle rate will be approximat ely 7.68us.'''
[[register]]
  name = "GPR1"
  type = "rw"
  width = 32
  description = "General Purpose Register 1"
  default = "0x00000000"
  offset = "0x000000C4"
  [[register.field]]
    name = "GPR1"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DCR"
  type = "mixed"
  width = 32
  description = "DRAM Configuration Register"
  default = "0x0000040D"
  offset = "0x00000100"
  [[register.field]]
    name = "GEARDN"
    bits = "31"
    type = "rw"
    shortdesc = '''DDR4 Gear Down timing If set, the PUB will generate AC bus signals to the SDRAM with a modified 2-cycle (2T) timing, lining the signals with the rising edge of the SDRAM clock instead of in quadrature to it.'''
    longdesc = '''Note: This BIST should be programmed to 1b0 during AC BIST loopback'''
  [[register.field]]
    name = "UBG"
    bits = "30"
    type = "rw"
    shortdesc = '''Un-used Bank Group: Indicates if set that BG[1] pin of PHY is unused and not connected to the memory (for example, UDIMM x16).'''
    longdesc = '''In such scenario, Output Enable for BG[1] IO may be disabled from ACIOCR3.BGOEMODE register field.'''
  [[register.field]]
    name = "UDIMM"
    bits = "29"
    type = "rw"
    shortdesc = '''Un-buffered DIMM Address Mirroring: Indicates if set that there is address mirroring on the second rank of an un-buffered DIMM (the rank connected to CS#[1]).'''
    longdesc = '''In this case, the PUB re-scrambles the bank and address when sending mode register commands to the second rank. This only applies to PUB internal SDRAM transactions. Transactions generated by the controller must make its own adjustments when using an un-buffered DIMM. DCR[NOSRA] must be set if address mirroring is enabled.'''
  [[register.field]]
    name = "DDR2T"
    bits = "28"
    type = "rw"
    shortdesc = '''DDR 2T Timing: Indicates if set that 2T timing should be used by PUB internally generated SDRAM transactions.'''
    longdesc = '''This bit should be programmed to '0' during AC BIST loopback.'''
  [[register.field]]
    name = "NOSRA"
    bits = "27"
    type = "rw"
    shortdesc = '''No Simultaneous Rank Access: Specifies if set that simultaneous rank access on the same clock cycle is not allowed.'''
    longdesc = '''This means that multiple chip select signals should not be asserted at the same time. This may be required on some DIMM systems. Note: This is not supported in LPDDR4 mode'''
  [[register.field]]
    name = "RESERVED"
    bits = "26:18"
    type = "ro"
  [[register.field]]
    name = "BYTEMASK"
    bits = "17:10"
    type = "rw"
    shortdesc = '''Byte Mask: Mask applied to all beats of read data on all bytes lanes during read DQS gate training.'''
    longdesc = '''This allows training to be conducted based on selected bit(s) from the byte lanes. Note that this mask applies in DDR3 MPR operation mode as well and must be in keeping with the PDQ field setting above.'''
  [[register.field]]
    name = "DDRTYPE"
    bits = "9:8"
    type = "rw"
    shortdesc = '''DDR Type: Selects the DDR type for the specified DDR mode.'''
    longdesc = '''00 = All DRAM types 01, 10, 11 = RESERVED'''
  [[register.field]]
    name = "MPRDQ"
    bits = "7"
    type = "rw"
    shortdesc = '''Multi-Purpose Register (MPR) DQ: Specifies the value that is driven on non-primary DQ pins during MPR reads.'''
    longdesc = '''Valid values are: 0 = Primary DQ drives out the data from MPR (0-1-0-1); non- primary DQs drive '0'1 = Primary DQ and non-primary DQs all drive the same data from MPR (0-1-0-1) Note: DDR4 and DDR3 only'''
  [[register.field]]
    name = "PDQ"
    bits = "6:4"
    type = "rw"
    shortdesc = '''Primary DQ: Specifies the DQ pin in a byte that is designated as a primary pin for Multi-Purpose Register (MPR) reads.'''
    longdesc = '''Valid values are 0 to 7 for DQ[0] to DQ[7] respectively. Note: DDR4 and DDR3 only'''
  [[register.field]]
    name = "DDR8BNK"
    bits = "3"
    type = "rw"
    shortdesc = '''DDR 8-Bank: Indicates if set that the SDRAM used has 8 banks.'''
    longdesc = '''tRPA = tRP+1 and tFAW are used for 8-bank DRAMs, other tRPA = tRP and no tFAW is used. Note that a setting of 1 for DRAMs that have fewer than 8 banks still results in correct functionality but less tighter DRAM command spacing for the parameters described here.'''
  [[register.field]]
    name = "DDRMD"
    bits = "2:0"
    type = "rw"
    shortdesc = '''DDR Mode: SDRAM DDR mode.'''
    longdesc = '''Valid values are: 000 = RESERVED 001 = LPDDR3 010 = RESERVED 011 = DDR3 100 = DDR4 101 = LPDDR4 111 = RESERVED'''
[[register]]
  name = "DTPR0"
  type = "mixed"
  width = 32
  description = "DRAM Timing Parameters Register 0"
  default = "0x105A2D08"
  offset = "0x00000110"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TRRD"
    bits = "28:24"
    type = "rw"
    shortdesc = '''Activate to activate command delay (different banks).'''
    longdesc = '''Valid values are 1 to 31. For DDR4, use tRRD_L (RAS-to-RAS delay for same bank group). Larger values give more conservative command-to-command timings'''
  [[register.field]]
    name = "RESERVED"
    bits = "23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TRAS"
    bits = "22:16"
    type = "rw"
    shortdesc = '''Activate to precharge command delay.'''
    longdesc = '''Larger values give more conservative command-to-command timings'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TRP"
    bits = "14:8"
    type = "rw"
    shortdesc = '''Precharge command period: The minimum time between a precharge command and any other command.'''
    longdesc = '''In LPDDR3 mode set this parameter as per tRPab(slow) - max(27ns,3nCK). Also in LPDDR3 mode, PUB adds an offset of 8 to the register value, so valid range is 8 to 2424. For all other protocols, set to the min specified value of tRP Larger values give more conservative command-to-command timings'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TRTP"
    bits = "4:0"
    type = "rw"
    shortdesc = '''Internal minimum read to precharge command delay (tRTP) for DDR3 and LPDDR3 modes.'''
    longdesc = '''Valid values are 2 to 15. Larger values give more conservative command-to-command timings In DDR4/LPDDR4 mode, tRTP is decoded based on corresponding MR register fields; this field is unused (don't-care) DDR 4: uses MR0[13], MR0[11:9] instead LPDDR4: uses MR2[2:0] instead'''
[[register]]
  name = "DTPR1"
  type = "mixed"
  width = 32
  description = "DRAM Timing Parameters Register 1"
  default = "0x5656041E"
  offset = "0x00000114"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TWLMRD"
    bits = "30:24"
    type = "rw"
    shortdesc = '''Minimum delay from when write leveling mode is programmed to the first DQS/DQS# rising edge.'''
    longdesc = '''Larger values give more conservative command-to-command timings'''
  [[register.field]]
    name = "RESERVED"
    bits = "23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TFAW"
    bits = "22:16"
    type = "rw"
    shortdesc = '''4-bank activate period.'''
    longdesc = '''No more than 4-bank activate commands may be issued in a given tFAW period. Only applies to 8-bank devices. Valid values are 2 to 127. Larger values give more conservative command-to- command timings'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:11"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "TMOD"
    bits = "10:8"
    type = "rw"
    shortdesc = '''Load mode update delay (DDR4 and DDR3 only).'''
    longdesc = '''The minimum time between a load mode register command and a non-load mode register command. Valid values for DDR4 are: 3b000 = 24 3b001 = 25 3b010 = 26 3b011 = 27 3b100 = 28 3b101 = 29 3b110 = 30 3b111 = 30 Valid values for DDR3 are: 3b000 = 12 3b001 = 13 3b010 = 14 3b011 = 15 3b100 = 16 3b101 = 17 3b110 - 3b111 = 17 Note: This field should be left at default value for LPDDR3 and LPDDR4.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TMRD"
    bits = "4:0"
    type = "rw"
    shortdesc = '''Load mode cycle time: The minimum time between a load mode register command and any other command.'''
    longdesc = '''For DDR3 this is the minimum time between two load mode register commands. An offset is applied in some DRAM modes to extend the range of the register as follows: DDR3: +4 is added to register LPDDR3 and DDR4: +8 is added to register, and LPDDR4: no offset is applied (+0 add to register) Larger values give more conservative command-to-command timings.'''
[[register]]
  name = "DTPR2"
  type = "mixed"
  width = 32
  description = "DRAM Timing Parameters Register 2"
  default = "0x000B01D0"
  offset = "0x00000118"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "ro"
  [[register.field]]
    name = "TRTW"
    bits = "28"
    type = "rw"
    shortdesc = '''Read to Write command delay.'''
    longdesc = '''Valid values are: 0 = standard bus turn around delay 1 = add 1 clock to standard bus turn around delay This parameter allows the user to increase the delay between issuing Write commands to the SDRAM when preceded by Read commands. This provides an option to increase bus turn-around margin for high frequency systems.'''
  [[register.field]]
    name = "RESERVED"
    bits = "27:25"
    type = "ro"
  [[register.field]]
    name = "TRTODT"
    bits = "24"
    type = "rw"
    shortdesc = '''Read to ODT delay.'''
    longdesc = '''Setting to 1 increases read-to-write transaction spacing by 1 DRAM clock cycle. This is intended a programmable margin for host ODT turn-off timing.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:20"
    type = "ro"
  [[register.field]]
    name = "TCKE"
    bits = "19:16"
    type = "rw"
    shortdesc = '''CKE minimum pulse width.'''
    longdesc = '''Also specifies the minimum time that the SDRAM must remain in power down or self refresh mode. For DDR3 and LPDDR3, this parameter must be set to the value of tCKESR, which is usually bigger than the value of tCKE. Valid values are 2 to 15. Larger values give more conservative command-to-command timings.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:10"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TXS"
    bits = "9:0"
    type = "rw"
    shortdesc = '''Self refresh exit delay.'''
    longdesc = '''The minimum time between a self refresh exit command and any other command. This parameter must be set to the maximum of the various minimum self refresh exit delay parameters specified in the SDRAM datasheet, i.e. max(tXS, tXSDLL) for DDR3 and DDR4. Valid values are 2 to 1023. For LPDDR3 and LPDDR4 mode, program this value to set tXSR, as specified in the SDRAM datasheet. Larger values give more conservative command-to-command timings.'''
[[register]]
  name = "DTPR3"
  type = "mixed"
  width = 32
  description = "DRAM Timing Parameters Register 3"
  default = "0x02000804"
  offset = "0x0000011C"
  [[register.field]]
    name = "TOFDX"
    bits = "31:29"
    type = "rw"
    shortdesc = '''ODT turn-off delay extension.'''
    longdesc = '''The delays are in clock cycles. Valid values are: 000 = 0 001 = 1 010 = 2 011 = 3 100 = 4 101 = 5 110 = 6 111 = 7 Delays ODT turnoff by Extending ODT on time by 0-7 cycles for all PUB-initiated transactions'''
  [[register.field]]
    name = "TCCD"
    bits = "28:26"
    type = "rw"
    shortdesc = '''Read to read and write to write command delay.'''
    longdesc = '''In DDR4 mode of operation this field is not used, MR6.tCCDL is used instead. Valid values are: 3b000 = BL/2 3b001 = BL/2 + 1 3b010 - 3b111 = Reserved'''
  [[register.field]]
    name = "TDLLK"
    bits = "25:16"
    type = "rw"
    shortdesc = '''DLL locking time.'''
    longdesc = '''The PUB adds an offset of 128 to this programmed register value to derive the final tDLLK value. Valid values are 0 to 1023, giving valid tDLLK values of 128 to 1151. Default value gives tDLLK value of 512.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:12"
    type = "ro"
  [[register.field]]
    name = "TDQSCKMAX"
    bits = "11:8"
    type = "rw"
    shortdesc = '''Maximum DQS output access time from CK/CK# (LPDDR3/4 only).'''
    longdesc = '''This value is used for implementing read-to-write spacing. Valid values are 1 to 8. Programming larger values increase read-to-write timing margins; smaller values optimize read-to-write scheduling (provided protocol requirements are still met).'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:3"
    type = "ro"
  [[register.field]]
    name = "TDQSCK"
    bits = "2:0"
    type = "rw"
    shortdesc = '''DQS output access time from CK/CK# (LPDDR3/4 only).'''
    longdesc = '''This value is used for computing the read latency. Valid values are 1 to 7. * For LPDDR3 operation with gate extension and gate training disabled, for operation at or above 2000 Mbps, set this to 4. * For LPDDR3 operation with gate extension and gate training disabled, for operation below 2000 Mbps, set this to (tDQSCKmin/tCK) + 1, rounding down to the nearest whole number. * For LPDDR3 or LPDDR4 operation with gate training enabled, for operation at or above1600 Mbps, set this to (tDQSCKmin/tCK) rounded down to the nearest whole number. * For LPDDR3 or LPDDR4 operation with gate training enabled, for operation below 1600 Mbps, set this to 1. * Set to 0 for DDR3 or DDR4 operation. tCK is the DRAM clock period. See DRAM device specification for values of tDQSCKmin.'''
[[register]]
  name = "DTPR4"
  type = "mixed"
  width = 32
  description = "DRAM Timing Parameters Register 4"
  default = "0x01C02B10"
  offset = "0x00000120"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "TAOND_TAOFD"
    bits = "29:28"
    type = "rw"
    shortdesc = '''ODT turn-on/turn-off delays.'''
    longdesc = '''The delays are in clock cycles. Valid values are: 2b00 = 2/2.5 2b01 = 3/3.5 2b10 = 4/4.5 2b11 = 5/5.5'''
  [[register.field]]
    name = "RESERVED"
    bits = "27:26"
    type = "ro"
  [[register.field]]
    name = "TRFC"
    bits = "25:16"
    type = "rw"
    shortdesc = '''Refresh-to-Refresh: Indicates the minimum time, in clock cycles, between two refresh commands or between a refresh and an active command.'''
    longdesc = '''This is derived from the minimum refresh interval from the datasheet, tRFC(min), divided by the clock cycle time. The default number of clock cycles is for the largest JEDEC tRFC(min) parameter value supported. Larger values give more conservative command-to-command timings.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "TWLO"
    bits = "13:8"
    type = "rw"
    shortdesc = '''Write leveling output delay: Number of clock cycles from when write leveling DQS is driven high by the control block to when the results from the SDRAM on DQ is sampled by the control block.'''
    longdesc = '''This must include the SDRAM tWLO timing parameter plus the round trip delay from control block to SDRAM back to control block. Larger values give more conservative command-to-command timings.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
  [[register.field]]
    name = "TXP"
    bits = "4:0"
    type = "rw"
    shortdesc = '''Power down exit delay.'''
    longdesc = '''The minimum time between a power down exit command and any other command. This parameter must be set to the maximum of the various minimum power down exit delay parameters specified in the SDRAM datasheet, i.e. max(tXP, tXPDLL) for DDR3. For DDR4 and LPDDR3, set this to tXP as specified in the SDRAM data sheet. Valid values are 2 to 31. For LPDDR4 mode, program this value to tXP as specified in the SDRAM datasheet. This register field is also used for tCKEHCS - Valid CS Requirement after CKE Input High timing parameter in LPDDR4 mode Note: For LPDDR4, additional offset of +3 tCK must be added to the value calculated for the corresponding speed grade. Larger values give more conservative command-to-command timings.'''
[[register]]
  name = "DTPR5"
  type = "mixed"
  width = 32
  description = "DRAM Timing Parameters Register 5"
  default = "0x00872716"
  offset = "0x00000124"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TRC"
    bits = "23:16"
    type = "rw"
    shortdesc = '''Activate to activate command delay (same bank).'''
    longdesc = '''Valid values are 2 to 255.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TRCD"
    bits = "14:8"
    type = "rw"
    shortdesc = '''Activate to read or write delay.'''
    longdesc = '''Minimum time from when an activate command is issued to when a read or write to the activated row can be issued. In LPDDR3 mode, use tRCD(slow) - max(24ns,3nCK) to set this parameter. Also, PUB adds an offset of 8 to the register value. In DDR3, DDR4, and LPDDR4 modes, no offset is added. Larger values give more conservative command-to-command timings.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
  [[register.field]]
    name = "TWTR"
    bits = "4:0"
    type = "rw"
    shortdesc = '''DRAM Internal write to read command delay.'''
    longdesc = '''For DDR4, use tWTR_L (write-to-read delay for same bank group). Larger values give more conservative command-to-command timings.'''
[[register]]
  name = "DTPR6"
  type = "mixed"
  width = 32
  description = "DRAM Timing Parameters Register 6"
  default = "0x00000505"
  offset = "0x00000128"
  [[register.field]]
    name = "PUBWLEN"
    bits = "31"
    type = "rw"
    shortdesc = '''PUB Write Latency Enable: Specifies, if set, that the PUB should use the write latency specified in DTPR6.'''
    longdesc = '''PUBWL. Otherwise, if not set, the PUB write latency is automatically calculated from the mode register settings.'''
  [[register.field]]
    name = "PUBRLEN"
    bits = "30"
    type = "rw"
    shortdesc = '''PUB Read Latency Enable: Specifies, if set, that the PUB should use the read latency specified in DTPR6.'''
    longdesc = '''PUBRL. Otherwise, if not set, the PUB read latency is automatically calculated from the mode register settings.'''
  [[register.field]]
    name = "RESERVED"
    bits = "29:14"
    type = "ro"
  [[register.field]]
    name = "PUBWL"
    bits = "13:8"
    type = "rw"
    shortdesc = '''Write Latency: Specifies the write latency that should be used inside the PUB when DTPTR6.'''
    longdesc = '''PUBWL is set to 1. Valid values are 1 to 31. If PUBWLEN is not set, then the PUB write latency is automatically calculated from the mode register settings.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "PUBRL"
    bits = "5:0"
    type = "rw"
    shortdesc = '''Read Latency: Specifies the read latency that should be used inside the PUB when DTPTR6.'''
    longdesc = '''PUBRLEN is set to 1. Valid values are 1 to 31. If PUBRL is not set, then the PUB read latency is automatically calculated from the mode register settings.'''
[[register]]
  name = "RDIMMGCR0"
  type = "mixed"
  width = 32
  description = "RDIMM General Configuration Register 0"
  default = "0x08400020"
  offset = "0x00000140"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "QCSEN"
    bits = "30"
    type = "rw"
    shortdesc = '''RDMIMM Quad CS Enable: Enables, if set, the Quad CS mode for the RDIMM registering buffer chip.'''
    longdesc = '''This register bit controls the buffer chip QCSEN# signal.'''
  [[register.field]]
    name = "RESERVED"
    bits = "29:28"
    type = "ro"
  [[register.field]]
    name = "RDIMMIOM"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "26:24"
    type = "ro"
  [[register.field]]
    name = "ERROUTOE"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "ERROUTIOM"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "ERROUTPDR"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "20"
    type = "ro"
  [[register.field]]
    name = "ERROUTODT"
    bits = "19"
    type = "rw"
  [[register.field]]
    name = "PARINIOM"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "16:8"
    type = "ro"
  [[register.field]]
    name = "RNKMRREN_RSVD"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "RNKMRREN"
    bits = "5:4"
    type = "rw"
    shortdesc = '''Rank Mirror Enable: Specifies the ranks that are mirrored.'''
    longdesc = '''Bit 0 controls rank 0, bit 1 controls rank 1, etc. Setting the bit to 1b1 enables the address mirroring for that rank and setting it to 1b0 disables the mirroring for that rank. This is valid for RDIMM and UDIMM. Default Mirroring on ODD rank is enabled.'''
  [[register.field]]
    name = "RESERVED"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "SOPERR"
    bits = "2"
    type = "rw"
    shortdesc = '''Stop on Parity Error: Stops PUB transactions when RDIMM parity error is asserted.'''
    longdesc = '''This bit should be programmed to 1'b0 when the PUB is executing BIST in loopback mode.'''
  [[register.field]]
    name = "ERRNOREG"
    bits = "1"
    type = "rw"
    shortdesc = '''Parity Error No Registering: Indicates, if set, that parity error signal from the RDIMM should be passed to the DFI controller without any synchronization or registering.'''
    longdesc = '''Otherwise, the error signal is synchronized.'''
  [[register.field]]
    name = "RDIMM"
    bits = "0"
    type = "rw"
    shortdesc = '''Registered DIMM: If set, indicates that a registered DIMM is used.'''
    longdesc = '''For PUB internal SDRAM transactions, the PUB enforces that accesses adhere to RDIMM buffer chip. Transactions generated by the controller make adjustments to WL/RL when using a registered DIMM. Note: The NOSRA bit in the 'DRAM Configuration Register (DCR)'must be set to '1' if using the standard RDIMM buffer chip so that normal DRAM accesses do not assert multiple chip select bits at the same time.'''
[[register]]
  name = "RDIMMGCR1"
  type = "mixed"
  width = 32
  description = "RDIMM General Configuration Register 1"
  default = "0x00000C80"
  offset = "0x00000144"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "ro"
  [[register.field]]
    name = "A17BID"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "27"
    type = "ro"
  [[register.field]]
    name = "TBCMRD_L2"
    bits = "26:24"
    type = "rw"
    shortdesc = '''Command word to command word programming delay: Number of DRAM clock cycles between two RDIMM buffer chip command programming accesses for RC0F and RC0D.'''
    longdesc = '''The value used for tBCMRD_L2 is 32 plus the value programmed in these bits, i.e. tBCMRD_L2 value ranges from 32 to 39. This parameter corresponds to the buffer chip tMRD_L2parameter.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TBCMRD_L"
    bits = "22:20"
    type = "rw"
    shortdesc = '''Command word to command word programming delay: Number of DRAM clock cycles between two RDIMM buffer chip command programming accesses for RC03, RC04, RC05 and RC0B.'''
    longdesc = '''The value used for tBCMRD_L is 16 plus the value programmed in these bits, i.e. tBCMRD_L value ranges from 16 to 23. This parameter corresponds to the buffer chip tMRD_L parameter.'''
  [[register.field]]
    name = "RESERVED"
    bits = "19"
    type = "ro"
  [[register.field]]
    name = "TBCMRD"
    bits = "18:16"
    type = "rw"
    shortdesc = '''Command word to command word programming delay: Number of DRAM clock cycles between two RDIMM buffer chip command programming accesses.'''
    longdesc = '''The value used for tBCMRD is 8 plus the value programmed in these bits, i.e. tBCMRD value ranges from 8 to 15. This parameter corresponds to the buffer chip tMRD parameter. The minimum value programmed for this register should be equivalent to tMRD.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "TBCSTAB"
    bits = "13:0"
    type = "rw"
    shortdesc = '''Stabilization time: Number of DRAM clock cycles for the RDIMM buffer chip to stabilize.'''
    longdesc = '''This parameter corresponds to the buffer chip tSTAB parameter. Default value is in decimal format and corresponds to 6us at 533MHz.'''
[[register]]
  name = "RDIMMGCR2"
  type = "rw"
  width = 32
  description = "RDIMM General Configuration Register 2"
  default = "0x03FFFFBF"
  offset = "0x00000148"
  [[register.field]]
    name = "CRINIT"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Control Registers Initialization Enable: Indicates which RDIMM buffer chip control registers (RC0 to RC15) should be initialized (written) when the PUB is triggered to initialize the buffer chip.'''
    longdesc = '''A setting of '1'on CRINIT[n] bit means that CRn should be written during initialization.'''
[[register]]
  name = "RDIMMCR0"
  type = "rw"
  width = 32
  description = "RDIMM Control Register 0"
  default = "0x00000000"
  offset = "0x00000150"
  [[register.field]]
    name = "RC7"
    bits = "31:28"
    type = "rw"
  [[register.field]]
    name = "RC6"
    bits = "27:24"
    type = "rw"
  [[register.field]]
    name = "RC5"
    bits = "23:20"
    type = "rw"
    shortdesc = '''Control Word 5 (CK Driver Characteristics Control Word): RC5[1:0] is driver settings for clock Y1, Y1#, Y3, and Y3# outputs, and RC5[3:2] is driver settings for clock Y0, Y0#, Y2, and Y2# outputs.'''
    longdesc = '''Bit definitions are: 00 = Light drive (4 or 5 DRAM loads) 01 = Moderate drive (8 or 10 DRAM loads) 10 = Strong drive (16 or 20 DRAM loads) 11 = RESERVED'''
  [[register.field]]
    name = "RC4"
    bits = "19:16"
    type = "rw"
    shortdesc = '''Control Word 4 (Control Signals Driver Characteristics Control Word): RC4[1:0] is driver settings for control A outputs, and RC4[3:2] is driver settings for control B outputs.'''
    longdesc = '''Bit definitions are: 00 = Light drive (4 or 5 DRAM loads) 01 = Moderate drive (8 or 10 DRAM loads) 10 = RESERVED 11 = RESERVED'''
  [[register.field]]
    name = "RC3"
    bits = "15:12"
    type = "rw"
    shortdesc = '''Control Word 3 (Command/Address Signals Driver Characteristics Control Word): RC3[1:0] is driver settings for command/address A outputs, and RC3[3:2] is driver settings for command/address B outputs.'''
    longdesc = '''Bit definitions are: 00 = Light drive (4 or 5 DRAM loads) 01 = Moderate drive (8 or 10 DRAM loads) 10 = Strong drive (16 or 20 DRAM loads) 11 = RESERVED'''
  [[register.field]]
    name = "RC2"
    bits = "11:8"
    type = "rw"
    shortdesc = '''Control Word 2 (Timing Control Word): Bit definitions are: RC2[0]: 0 = Standard (1/2 clock) pre-launch, 1 = Prelaunch controlled by RC12.'''
    longdesc = '''RC2[1]: 0 = RESERVED. RC2[2]: 0 = 100 Ohm input bus termination, 1 = 150 Ohm input bus termination. RC2[3]: 0 = Operation frequency band 1, 1 = Test mode frequency band 2.'''
  [[register.field]]
    name = "RC1"
    bits = "7:4"
    type = "rw"
    shortdesc = '''Control Word 1 (Clock Driver Enable Control Word): Bit definitions are: RC1[0]: 0 = Y0/Y0# clock enabled, 1 = Y0/Y0# clock disabled.'''
    longdesc = '''RC1[1]: 0 = Y1/Y1# clock enabled, 1 = Y1/Y1# clock disabled. RC1[2]: 0 = Y2/Y2# clock enabled, 1 = Y2/Y2# clock disabled. RC1[3]: 0 = Y3/Y3# clock enabled, 1 = Y3/Y3# clock disabled.'''
  [[register.field]]
    name = "RC0"
    bits = "3:0"
    type = "rw"
    shortdesc = '''Control Word 0 (Global Features Control Word): Bit definitions are: RC0[0]: 0 = Output inversion enabled, 1 = Output inversion disabled.'''
    longdesc = '''RC0[1]: 0 = Floating outputs disabled, 1 = Floating outputs enabled. RC0[2]: 0 = A outputs enabled, 1 = A outputs disabled. RC0[3]: 0 = B outputs enabled, 1 = B outputs disabled.'''
[[register]]
  name = "RDIMMCR1"
  type = "rw"
  width = 32
  description = "RDIMM Control Register 1"
  default = "0x00000000"
  offset = "0x00000154"
  [[register.field]]
    name = "RC15"
    bits = "31:28"
    type = "rw"
  [[register.field]]
    name = "RC14"
    bits = "27:24"
    type = "rw"
  [[register.field]]
    name = "RC13"
    bits = "23:20"
    type = "rw"
  [[register.field]]
    name = "RC12"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "RC11"
    bits = "15:12"
    type = "rw"
    shortdesc = '''Control Word 11 (Operating Voltage VDD Control Word): RC10[1:0] is VDD operating voltage setting as follows: 00 = DDR3 1.'''
    longdesc = '''5V mode 01 = DDR3L 1.35V mode 10 = RESERVED 11 = RESERVED RC10[3:2]: RESERVED.'''
  [[register.field]]
    name = "RC10"
    bits = "11:8"
    type = "rw"
  [[register.field]]
    name = "RC9"
    bits = "7:4"
    type = "rw"
    shortdesc = '''Control Word 9 (Power Saving Settings Control Word): Bit definitions are: RC9[0]: 0 = Floating outputs as defined in RC0, 1 = Weak drive enabled.'''
    longdesc = '''RC9[1]: 0 = RESERVED. RC9[2]: 0 = CKE power down with IBT ON, QxODT is a function of DxODT, 1 = CKE power down with IBT off, QxODT held LOW. RC9[2] is valid only when RC9[3] is 1. RC9[3]: 0 = CKE power down mode disabled, 1 = CKE power down mode enabled.'''
  [[register.field]]
    name = "RC8"
    bits = "3:0"
    type = "rw"
    shortdesc = '''Control Word 8 (Additional Input Bus Termination Setting Control Word): RC8[2:0] is Input Bus Termination (IBT) setting as follows: 000 = IBT as defined in RC2.'''
    longdesc = '''001 = RESERVED 010 = 200 Ohm 011 = RESERVED 100 = 300 Ohm 101 = RESERVED 110 = RESERVED 111 = Off RC8[3]: 0 = IBT off when MIRROR is HIGH, 1 = IBT on when MIRROR is high'''
[[register]]
  name = "RDIMMCR2"
  type = "rw"
  width = 32
  description = "RDIMM Control Register 2"
  default = "0x00000000"
  offset = "0x00000158"
  [[register.field]]
    name = "RC4X"
    bits = "31:24"
    type = "rw"
  [[register.field]]
    name = "RC3X"
    bits = "23:16"
    type = "rw"
  [[register.field]]
    name = "RC2X"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "RC1X"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "RDIMMCR3"
  type = "rw"
  width = 32
  description = "RDIMM Control Register 3"
  default = "0x00000000"
  offset = "0x0000015C"
  [[register.field]]
    name = "RC8X"
    bits = "31:24"
    type = "rw"
  [[register.field]]
    name = "RC7X"
    bits = "23:16"
    type = "rw"
  [[register.field]]
    name = "RC6X"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "RC5X"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "RDIMMCR4"
  type = "rw"
  width = 32
  description = "RDIMM Control Register 4"
  default = "0x00000000"
  offset = "0x00000160"
  [[register.field]]
    name = "RCXX"
    bits = "31:24"
    type = "rw"
  [[register.field]]
    name = "RCBX"
    bits = "23:16"
    type = "rw"
  [[register.field]]
    name = "RCAX"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "RC9X"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "SCHCR0"
  type = "mixed"
  width = 32
  description = "Scheduler Command Register 0"
  default = "0x00000000"
  offset = "0x00000168"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "SCHDQV"
    bits = "24:16"
    type = "rw"
    shortdesc = '''Scheduler Command DQ Value.'''
    longdesc = '''Specifies the value to be driven on the DQ bus during a mode register set command in per-DRAM addressability mode (DDR4 only). Each bit specifies a value to be driven on all DQ bits for a lane. Bit [0] is for the DQ bits on lane 0, bit [1] is for the DQ bits on lane 1, etc.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:12"
    type = "ro"
  [[register.field]]
    name = "SP_CMD"
    bits = "11:8"
    type = "rw"
  [[register.field]]
    name = "CMD"
    bits = "7:4"
    type = "rw"
    shortdesc = '''Specifies the Command to be issued.'''
    longdesc = '''Valid values are: 4'b0000 = NOP 4'b0001 = LOAD_MODE 4'b0010 = SELF_REFRESH 4'b0011 = REFRESH 4'b0100 = PRECHARGE 4'b0101 = PRECHAREGE_ALL 4'b0110 = ACTIVATE 4'b0111 = SPECIAL_COMMAND 4'b1000 = WRITE 4'b1001 = WRITE_PRECHG 4'b1010 = READ 4'b1011 = READ_PRECHG 4'b1100 = ZQCAL_SHORT 4'b1101 = ZQCAL_LONG 4'b1110 = POWER_DOWN 4'b1111 = SDRAM_NOP'''
  [[register.field]]
    name = "SCHTRIG"
    bits = "3:0"
    type = "wtc"
    shortdesc = '''Mode Register Command Trigger: Initialization Trigger: A write of '1' to this bit triggers the mode register command FSM to issue commands specified in bits [11:2] of this register.'''
    longdesc = '''A bit setting of 1 means the step will be executed as part of the sequence, while a setting of '0' means the step will be bypassed. The Mod Register Set trigger bit is self-clearing.'''
[[register]]
  name = "SCHCR1"
  type = "mixed"
  width = 32
  description = "Scheduler Command Register 1"
  default = "0x00000000"
  offset = "0x0000016C"
  [[register.field]]
    name = "SCRNK"
    bits = "31:28"
    type = "rw"
    shortdesc = '''Scheduler Rank Address: When set a the corresponding mode register is accessed.'''
    longdesc = '''Only valid when the ALLRANK value is b0'''
  [[register.field]]
    name = "SCADDR"
    bits = "27:8"
    type = "rw"
  [[register.field]]
    name = "SCBG"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "SCBK"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "ALLRANK"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "MR0"
  type = "mixed"
  width = 32
  description = "LPDDR4 Mode Register 0"
  default = "0x00000052"
  offset = "0x00000180"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RSVD_15_8"
    bits = "15:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "CATR"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "RSVD_6_5"
    bits = "6:5"
    type = "rw"
    shortdesc = '''Reserved.'''
    longdesc = '''These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.'''
  [[register.field]]
    name = "RZQI"
    bits = "4:3"
    type = "rw"
  [[register.field]]
    name = "RSVD_2_0"
    bits = "2:0"
    type = "rw"
    shortdesc = '''Reserved.'''
    longdesc = '''These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.'''
[[register]]
  name = "MR1"
  type = "mixed"
  width = 32
  description = "LPDDR4 Mode Register 1"
  default = "0x00000004"
  offset = "0x00000184"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RSVD"
    bits = "15:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RDPST"
    bits = "7"
    type = "rw"
    shortdesc = '''Read Postamble Length 0 = RD Post-amble = 0.'''
    longdesc = '''5*tCK (default) 1 = RD Post-amble = 1.5*tCK'''
  [[register.field]]
    name = "NWR"
    bits = "6:4"
    type = "rw"
  [[register.field]]
    name = "RDPRE"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "WRPRE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "BL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "MR2"
  type = "mixed"
  width = 32
  description = "LPDDR4 Mode Register 2"
  default = "0x00000000"
  offset = "0x00000188"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RSVD"
    bits = "15:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WRL"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "WLS"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "WL"
    bits = "5:3"
    type = "rw"
  [[register.field]]
    name = "RL"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "MR3"
  type = "mixed"
  width = 32
  description = "LPDDR4 Mode Register 3"
  default = "0x00000031"
  offset = "0x0000018C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DBIWR"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "DBIRD"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "PDDS"
    bits = "5:3"
    type = "rw"
  [[register.field]]
    name = "RSVD"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "WRPST"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "PUCAL"
    bits = "0"
    type = "rw"
[[register]]
  name = "MR4"
  type = "mixed"
  width = 32
  description = "LPDDR4 Mode Register 4"
  default = "0x00000000"
  offset = "0x00000190"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RSVD"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "MR5"
  type = "mixed"
  width = 32
  description = "LPDDR4 Mode Register 5"
  default = "0x00000000"
  offset = "0x00000194"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RSVD"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "MR6"
  type = "mixed"
  width = 32
  description = "LPDDR4 Mode Register 6"
  default = "0x00000000"
  offset = "0x00000198"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RSVD"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "MR7"
  type = "mixed"
  width = 32
  description = "LPDDR4 Mode Register 7"
  default = "0x00000000"
  offset = "0x0000019C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RSVD"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "MR11"
  type = "mixed"
  width = 32
  description = "LPDDR4 Mode Register 11"
  default = "0x00000000"
  offset = "0x000001AC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RSVD_15_8"
    bits = "15:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RSVD_7"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "CAODT"
    bits = "6:4"
    type = "rw"
  [[register.field]]
    name = "RSVD_3"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "DQODT"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "MR12"
  type = "mixed"
  width = 32
  description = "LPDDR4 Mode Register 12"
  default = "0x0000004D"
  offset = "0x000001B0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RSVD"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "VR_CA"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "VREF_CA"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "MR13"
  type = "mixed"
  width = 32
  description = "LPDDR4 Mode Register 13"
  default = "0x00000000"
  offset = "0x000001B4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "FSPOP"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "FSPWR"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "DMD"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "RRO"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "VRCG"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "VRO"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RPT"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CBT"
    bits = "0"
    type = "rw"
[[register]]
  name = "MR14"
  type = "mixed"
  width = 32
  description = "LPDDR4 Mode Register 14"
  default = "0x0000004D"
  offset = "0x000001B8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RSVD"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "VR_DQ"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "VREF_DQ"
    bits = "5:0"
    type = "rw"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "MR22"
  type = "mixed"
  width = 32
  description = "LPDDR4 Mode Register 22"
  default = "0x00000000"
  offset = "0x000001D8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RSVD"
    bits = "7:6"
    type = "rw"
  [[register.field]]
    name = "ODTD_CA"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "ODTE_CS"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "ODTE_CK"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "CODT"
    bits = "2:0"
    type = "rw"
[[register]]
  name = "DTCR0"
  type = "mixed"
  width = 32
  description = "Data Training Configuration Register 0"
  default = "0x800091C7"
  offset = "0x00000200"
  [[register.field]]
    name = "RFSHDT"
    bits = "31:28"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "27:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "DTDRS"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "DTEXG"
    bits = "23"
    type = "rw"
    shortdesc = '''Data Training with Early/Extended Gate: Specifies if set that the DQS gate training should be performed with an early/extended gate as specified in DXSL*DQSCTL.'''
    longdesc = '''DQSGX.'''
  [[register.field]]
    name = "DTEXD"
    bits = "22"
    type = "rw"
    shortdesc = '''Data Training Extended Write DQS: Enables, if set, an extended write DQS whereby two additional pulses of DQS are added as post-amble to a burst of writes.'''
    longdesc = '''Generally this should only be enabled when running read bit deskew with the intention of performing read eye deskew prior to running write leveling adjustment.'''
  [[register.field]]
    name = "DTDSTP"
    bits = "21"
    type = "wtc"
    shortdesc = '''Data Training Debug Step: A write of '1' to this bit steps the data training algorithm through a single step.'''
    longdesc = '''This bit is self clearing.'''
  [[register.field]]
    name = "DTDEN"
    bits = "20"
    type = "rw"
    shortdesc = '''Data Training Debug Enable: Enables, if set, the data training to run in a single-step debug mode.'''
    longdesc = '''In this mode, DTDSTP must be repeatedly asserted to step through the data training.'''
  [[register.field]]
    name = "DTDBS"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "DTRDBITR"
    bits = "15:14"
    type = "rw"
    shortdesc = '''Data Training read DBI deskewing configuration.'''
    longdesc = '''Configures the data training read bit deskewing algorithm optional RDBI deskew functionality. Valid values are: 2'b00, 2'b10 = RDBI deskewing is not performed 2'b01 = RDBI deskewing is performed. If during RDBI deskewing, the RDBI BDL is exhausted, the RDBI deskewing algorithm exits and the normal deskewing algorithm continues 2'b11 = RDBI deskewing is performed. If during RDBI deskewing the RDBI BDL is exhausted, the RDBI deskewing algorithm proceeds by moving the RDQS LCDL and RDQ BDLs instead'''
  [[register.field]]
    name = "RESERVED"
    bits = "13"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "DTWBDDM"
    bits = "12"
    type = "rw"
    shortdesc = '''Data Training Write Bit Deskew Data Mask.'''
    longdesc = '''If set it enables write bit deskew of the data mask.'''
  [[register.field]]
    name = "RFSHEN"
    bits = "11:8"
    type = "rw"
  [[register.field]]
    name = "DTCMPD"
    bits = "7"
    type = "rw"
    shortdesc = '''Data Training Compare Data: Specifies, if set, that DQS gate training should also check if the returning read data is correct.'''
    longdesc = '''Otherwise data- training only checks if the correct number of DQS edges were returned.'''
  [[register.field]]
    name = "DTMPR"
    bits = "6"
    type = "rw"
    shortdesc = '''Data Training Using MPR: Specifies, if set, that DQS gate training should use the SDRAM Multi-Purpose Register (MPR) register.'''
    longdesc = '''Otherwise data-training is performed by first writing to some locations in the SDRAM and then reading them back. Notes: * DDR4 and DDR3 only * For initial training, this bit must be set to 1. Prior to write data training, writes to memory may not be successful Caution: The value 0x0 is not supported for this field'''
  [[register.field]]
    name = "RESERVED"
    bits = "5"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "INCWEYE"
    bits = "4"
    type = "rw"
    shortdesc = '''Incremental WEYE Training using MPC FIFO Commands: This is applicable in LPDDR4 mode.'''
    longdesc = '''When this bit is set to 1, incremental WEYE training is performed with MPC FIFO commands instead of normal Writes/Reads when controller issues dfi_ctrlupd_req. This Incremental WEYE training computes new Min and Max for each rank on each separate dfi_ctrlupd_req. Note: The WDLVT bit in the 'DATX8 General Configuration Register 3 (DXnGCR3)' register must be set 0 when INCWEYE bit is set 1.'''
  [[register.field]]
    name = "DTRPTN"
    bits = "3:0"
    type = "rw"
    shortdesc = '''Data Training Repeat Number: Repeat number used to confirm stability of DDR write or read.'''
    longdesc = '''The valid values are 1 to 15.'''
[[register]]
  name = "DTCR1"
  type = "mixed"
  width = 32
  description = "Data Training Configuration Register 1"
  default = "0x00030237"
  offset = "0x00000204"
  [[register.field]]
    name = "RANKEN_RSVD"
    bits = "31:18"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "RANKEN"
    bits = "17:16"
    type = "rw"
    shortdesc = '''Rank Enable: Specifies the ranks that are enabled for data-training and write leveling.'''
    longdesc = '''Bit 0 controls rank 0, bit 1 controls rank 1, etc. Setting the bit to 1b1 enables the rank, and setting it to 1b0 disables the rank. This setting also specifies the ranks that are enabled for DQS drift detection and compensation.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "DTRANK"
    bits = "13:12"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "11"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "RDLVLGDIFF"
    bits = "10:8"
    type = "rw"
    shortdesc = '''Read Leveling Gate Sampling Difference: width of DQS sampling window.'''
    longdesc = '''Encoded as a fraction of the DDR clock period follows: 0b000: GDQSPRD/4 0b001: GDQSPRD/4 0b010: GDQSPRD/8 0b011: GDQSPRD/16 0b100: GDQSPRD/32 0b101: GDQSPRD/64 0b110: GDQSPRD/128 0b111: GDQSPRD/256'''
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "RDLVLGS"
    bits = "6:4"
    type = "rw"
    shortdesc = '''Read Leveling Gate Shift: delay reduction to apply to gate after it has been aligned to DQS.'''
    longdesc = '''Encoded as a fraction of the DDR clock period follows: 0b000: 0 0b001: GDQSPRD/4 0b010: GDQSPRD/8 0b011: GDQSPRD/16 0b100: GDQSPRD/32 0b101: GDQSPRD/64 0b110: GDQSPRD/128 0b111: GDQSPRD/256'''
  [[register.field]]
    name = "RESERVED"
    bits = "3"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "RDPRMVL_TRN"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RDLVLEN"
    bits = "1"
    type = "rw"
    shortdesc = '''Read Leveling Enable: Run a DQS sampling scheme using the gate to align the rising edges of DQS and the gate after which a delay reduction is applied to the gate (see RDLVLGS).'''
    longdesc = '''Note: This bit should not be enabled when the gate is extended'''
  [[register.field]]
    name = "BSTEN"
    bits = "0"
    type = "rw"
[[register]]
  name = "DTAR0"
  type = "mixed"
  width = 32
  description = "Data Training Address Register 0"
  default = "0x04000000"
  offset = "0x00000208"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "MPRLOC"
    bits = "29:28"
    type = "rw"
    shortdesc = '''Multi-Purpose Register (MPR) Location: Selects MPR data location to use as a training pattern during gate training.'''
    longdesc = '''Valid values are: 2b00 = Serial 2b01 = Parallel (DDR4 only) 2b10 = Staggered (DDR4 only) 2b11 = Reserved'''
  [[register.field]]
    name = "DTBGBK1"
    bits = "27:24"
    type = "rw"
    shortdesc = '''Data Training Bank Group and Bank Address: Selects the SDRAM bank group and bank address to be used during data training in DDR4 mode only.'''
    longdesc = '''When in DDR4 mode, DTBGBK1[25:24] specifies the bank group and DTBGBK1[27:26] specifies the bank address. When not in DDR4 mode, DTBGBK1 is not applicable.'''
  [[register.field]]
    name = "DTBGBK0"
    bits = "23:20"
    type = "rw"
    shortdesc = '''Data Training Bank Group and Bank Address: Selects the SDRAM bank group and bank address to be used during data training.'''
    longdesc = '''When in DDR4 mode, DTBGBK0[23:22] specifies the bank group and DTBGBK0[21:20] specifies the bank address. When not in DDR4 mode DTBGBK0[22:20] specify the bank address.'''
  [[register.field]]
    name = "RESERVED"
    bits = "19:18"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "DTROW"
    bits = "17:0"
    type = "rw"
[[register]]
  name = "DTAR1"
  type = "mixed"
  width = 32
  description = "Data Training Address Register 1"
  default = "0x00010000"
  offset = "0x0000020C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "DTCOL1"
    bits = "24:16"
    type = "rw"
    shortdesc = '''Data Training Column Address: Selects the SDRAM column address to be used during data training.'''
    longdesc = '''Specified in multiples of 8, such that the address used is {DTCOL1,3'b000}. For LPDDR4 systems, specified in multiples of 16, such that the address used is {DTCOL1,4'b0000}.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "DTCOL0"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Data Training Column Address: Selects the SDRAM column address to be used during data training.'''
    longdesc = '''Specified in multiples of 8, such that the address used is {DTCOL0,3'b000}. For LPDDR4 systems, specified in multiples of 16, such that the address used is {DTCOL0,4'b0000}.'''
[[register]]
  name = "DTAR2"
  type = "mixed"
  width = 32
  description = "Data Training Address Register 2"
  default = "0x00030002"
  offset = "0x00000210"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "DTCOL3"
    bits = "24:16"
    type = "rw"
    shortdesc = '''Data Training Column Address: Selects the SDRAM column address to be used during data training.'''
    longdesc = '''Specified in multiples of 8, such that the address used is {DTCOL3,3'b000}. For LPDDR4 systems, specified in multiples of 16, such that the address used is {DTCOL3,4'b0000}.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "DTCOL2"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Data Training Column Address: Selects the SDRAM column address to be used during data training.'''
    longdesc = '''Specified in multiples of 8, such that the address used is {DTCOL2,3'b000}. For LPDDR4 systems, specified in multiples of 16, such that the address used is {DTCOL2,4'b0000}.'''
[[register]]
  name = "DTDR0"
  type = "rw"
  width = 32
  description = "Data Training Data Register 0"
  default = "0xDD22EE11"
  offset = "0x00000218"
  [[register.field]]
    name = "DTBYTE3"
    bits = "31:24"
    type = "rw"
  [[register.field]]
    name = "DTBYTE2"
    bits = "23:16"
    type = "rw"
  [[register.field]]
    name = "DTBYTE1"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "DTBYTE0"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Data Training Data: The first 4 bytes of data used during data training.'''
    longdesc = '''This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.'''
[[register]]
  name = "DTDR1"
  type = "rw"
  width = 32
  description = "Data Training Data Register 1"
  default = "0x7788BB44"
  offset = "0x0000021C"
  [[register.field]]
    name = "DTBYTE7"
    bits = "31:24"
    type = "rw"
  [[register.field]]
    name = "DTBYTE6"
    bits = "23:16"
    type = "rw"
  [[register.field]]
    name = "DTBYTE5"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "DTBYTE4"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Data Training Data: The second 4 bytes of data used during data training.'''
    longdesc = '''This same data byte is used for each Byte Lane. Default sequence is a walking 1 while toggling data every data cycle.'''
[[register]]
  name = "DTEDR0"
  type = "ro"
  width = 32
  description = "Data Training Eye Data Register 0"
  default = "0x00000000"
  offset = "0x00000230"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WDQBMX"
    bits = "29:24"
    type = "ro"
  [[register.field]]
    name = "WDQBMN"
    bits = "23:18"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "17:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "8:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
[[register]]
  name = "DTEDR1"
  type = "ro"
  width = 32
  description = "Data Training Eye Data Register 1"
  default = "0x00000000"
  offset = "0x00000234"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RDQSBMX"
    bits = "29:24"
    type = "ro"
  [[register.field]]
    name = "RDQSBMN"
    bits = "23:18"
    type = "ro"
  [[register.field]]
    name = "RDQSLMX"
    bits = "17:9"
    type = "ro"
  [[register.field]]
    name = "RDQSLMN"
    bits = "8:0"
    type = "ro"
[[register]]
  name = "DTEDR2"
  type = "ro"
  width = 32
  description = "Data Training Eye Data Register 2"
  default = "0x00000000"
  offset = "0x00000238"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''RESERVED.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "RDQSNBMX"
    bits = "29:24"
    type = "ro"
  [[register.field]]
    name = "RDQSNBMN"
    bits = "23:18"
    type = "ro"
  [[register.field]]
    name = "RDQSNLMX"
    bits = "17:9"
    type = "ro"
  [[register.field]]
    name = "RDQSNLMN"
    bits = "8:0"
    type = "ro"
[[register]]
  name = "VTDR"
  type = "ro"
  width = 32
  description = "VREF Training Data Register"
  default = "0x7F003F00"
  offset = "0x0000023C"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "HVREFMX"
    bits = "30:24"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "HVREFMN"
    bits = "22:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "DVREFMX"
    bits = "13:8"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "DVREFMN"
    bits = "5:0"
    type = "ro"
[[register]]
  name = "CATR0"
  type = "mixed"
  width = 32
  description = "CA Training Register 0"
  default = "0x00141054"
  offset = "0x00000240"
  [[register.field]]
    name = "RESERVED"
    bits = "31:21"
    type = "ro"
  [[register.field]]
    name = "CACD"
    bits = "20:16"
    type = "rw"
    shortdesc = '''Minimum time (in terms of number of dram clocks) between two consecutive CA calibration commands.'''
    longdesc = '''The programmed value is speed grade dependent and must be two clocks more than CAADR field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "ro"
  [[register.field]]
    name = "CAADR"
    bits = "12:8"
    type = "rw"
    shortdesc = '''Minimum time (in terms of number of dram clocks) PUB should wait before sampling the CA response after Calibration command has been sent to the memory.'''
    longdesc = '''The programmed value must be at least equal to tADR CA Training parameter in JEDEC specification. The programmed value is speed grade dependent and should meet the minimum of 20ns requirement.'''
  [[register.field]]
    name = "CA1BYTE1"
    bits = "7:4"
    type = "rw"
    shortdesc = '''CA_1 Response Byte Lane 1; Indicates PHY byte lane number to which DRAM byte lane 1 is connected.'''
    longdesc = '''This field is used ONLY when PGCR0.ADCP is set to 1b1. Valid values are: 4b0000 = CA training responses on DATX8_0 4b0001 = CA training responses on DATX8_1 4b0010 = CA training responses on DATX8_2 4b0011 = CA training responses on DATX8_3 4b0100 = CA training responses on DATX8_4 4b0101 = CA training responses on DATX8_5 4b0110 = CA training responses on DATX8_6 4b0111 = CA training responses on DATX8_7 4b1000 = CA training responses on DATX8_8'''
  [[register.field]]
    name = "CA1BYTE0"
    bits = "3:0"
    type = "rw"
    shortdesc = '''CA_1 Response Byte Lane 0; Indicates PHY byte lane number to which DRAM byte lane 0 is connected.'''
    longdesc = '''This field is used ONLY when PGCR0.ADCP is set to 1b1. Valid values are: 4b0000 = CA training responses on DATX8_0 4b0001 = CA training responses on DATX8_1 4b0010 = CA training responses on DATX8_2 4b0011 = CA training responses on DATX8_3 4b0100 = CA training responses on DATX8_4 4b0101 = CA training responses on DATX8_5 4b0110 = CA training responses on DATX8_6 4b0111 = CA training responses on DATX8_7 4b1000 = CA training responses on DATX8_8'''
[[register]]
  name = "CATR1"
  type = "mixed"
  width = 32
  description = "CA Training Register 1"
  default = "0x0103AAAA"
  offset = "0x00000244"
  [[register.field]]
    name = "RESERVED"
    bits = "31:28"
    type = "ro"
  [[register.field]]
    name = "CA0BYTE1"
    bits = "27:24"
    type = "rw"
    shortdesc = '''CA_0 Response Byte Lane 1; Indicates PHY byte lane number to which DRAM byte lane 1 is connected.'''
    longdesc = '''Valid values are: 4b0000 = CA training responses on DATX8_0 4b0001 = CA training responses on DATX8_1 4b0010 = CA training responses on DATX8_2 4b0011 = CA training responses on DATX8_3 4b0100 = CA training responses on DATX8_4 4b0101 = CA training responses on DATX8_5 4b0110 = CA training responses on DATX8_6 4b0111 = CA training responses on DATX8_7 4b1000 = CA training responses on DATX8_8'''
  [[register.field]]
    name = "CA0BYTE0"
    bits = "23:20"
    type = "rw"
    shortdesc = '''CA_0 Response Byte Lane 0; Indicates PHY byte lane number to which DRAM byte lane 0 is connected.'''
    longdesc = '''Valid values are: 4b0000 = CA training responses on DATX8_0 4b0001 = CA training responses on DATX8_1 4b0010 = CA training responses on DATX8_2 4b0011 = CA training responses on DATX8_3 4b0100 = CA training responses on DATX8_4 4b0101 = CA training responses on DATX8_5 4b0110 = CA training responses on DATX8_6 4b0111 = CA training responses on DATX8_7 4b1000 = CA training responses on DATX8_8'''
  [[register.field]]
    name = "CAMRZ"
    bits = "19:16"
    type = "rw"
    shortdesc = '''Minimum time (in terms of number of dram clocks) for DRAM DQ going tristate after MRW CA exit calibration command.'''
    longdesc = '''The programmed value must be at least equal to tCAMRZ CA Training parameter in JEDEC spec'''
  [[register.field]]
    name = "CACKEH"
    bits = "15:12"
    type = "rw"
    shortdesc = '''Minimum time (in terms of number of dram clocks) for CKE high after last CA calibration response is driven by memory.'''
    longdesc = '''The programmed value must be at least equal to tCACKEH CA Training parameter in JEDEC spec'''
  [[register.field]]
    name = "CACKEL"
    bits = "11:8"
    type = "rw"
    shortdesc = '''Minimum time (in terms of number of dram clocks) for CKE going low after CA calibration mode is programmed.'''
    longdesc = '''The programmed value must be at least equal to tCACKEL CA Training parameter in JEDEC spec'''
  [[register.field]]
    name = "CAEXT"
    bits = "7:4"
    type = "rw"
    shortdesc = '''Minimum time (in terms of number of dram clocks) for CA calibration exit command after CKE is high.'''
    longdesc = '''The programmed value must be at least equal to tCEXT CA Training parameter in JEDEC spec'''
  [[register.field]]
    name = "CAENT"
    bits = "3:0"
    type = "rw"
    shortdesc = '''Minimum time (in terms of number of dram clocks) for first CA calibration command after CKE is low.'''
    longdesc = '''The programmed value must be at least equal to tCAENT CA Training parameter in JEDEC spec'''
[[register]]
  name = "DQSDR0"
  type = "mixed"
  width = 32
  description = "DQS Drift Register 0"
  default = "0x00088000"
  offset = "0x00000250"
  [[register.field]]
    name = "DFTDLY"
    bits = "31:28"
    type = "rw"
    shortdesc = '''Number of delay taps by which the DQS gate LCDL will be updated when DQS drift is detected.'''
    longdesc = '''Valid values are: 4b0000 = DQS gate status sampling window (DTCR1. RDLVLGDIFF) divided by 2 4b0001 = DQS gate status sampling window (DTCR1. RDLVLGDIFF) 4b0010 = 2 LCDL tap delays 4b0011 = 3 LCDL tap delays 4b0100 = 4 LCDL tap delays 4b0101 = 5 LCDL tap delays 4b0110 = 6 LCDL tap delays 4b0111 = 7 LCDL tap delays 4b1000 = 8 LCDL tap delays 4b1001 = 9 LCDL tap delays 4b1010 = 10 LCDL tap delays 4b1011 = 11 LCDL tap delays 4b1100 = 12 LCDL tap delays 4b1101 = 13 LCDL tap delays 4b1110 = 14 LCDL tap delays 4b1111 = 15 LCDL tap delays'''
  [[register.field]]
    name = "DFTZQUP"
    bits = "27"
    type = "rw"
    shortdesc = '''Drift Impedance Update: Specifies if set that the PUB should also update the I/O impedance whenever it requests and get granted the DFI bus from the controller for DQS drift updates.'''
    longdesc = '''This feature is not supported in this revision of the PUB.'''
  [[register.field]]
    name = "DFTDDLUP"
    bits = "26"
    type = "rw"
    shortdesc = '''Drift DDL Update: Specifies if set that the PUB should also update DDLs whenever it requests and get granted the DFI bus from the controller for DQS drift updates.'''
    longdesc = '''This feature is not supported in this revision of the PUB.'''
  [[register.field]]
    name = "RESERVED"
    bits = "25:22"
    type = "ro"
  [[register.field]]
    name = "DFTRDSPC"
    bits = "21:20"
    type = "rw"
    shortdesc = '''Drift Read Spacing Specifies by how much the reads that are generated by the PUB for drift compensation should be spaced from each when either DQSDR0.'''
    longdesc = '''DFTIDLRD or DQSDR0.DFTB2BRD is set to a value greater than 1. Valid values are: 2b00 = Space out the reads by 1 CTL clock cycle (not supported) 2b01 = Wait for the data of the read to come back before sending the next read 2b10 - 2b11 = Reserved'''
  [[register.field]]
    name = "DFTB2BRD"
    bits = "19:16"
    type = "rw"
    shortdesc = '''Drift Back-to-Back Reads: Specifies the number of reads that the PUB should generate when it is configured to break long continuous back-to-back reads from the controller to allow it to sense drift.'''
    longdesc = '''This is useful if the PUB is configured not to detect drift on every cycle, i.e. when DFTGPULSE is set to 4'b000.'''
  [[register.field]]
    name = "DFTIDLRD"
    bits = "15:12"
    type = "rw"
    shortdesc = '''Drift Idle Reads: Specifies the number of reads that the PUB should generate when it is configured to issue periodic reads when there have been no reads from the controller for a programmable number of clock cycles.'''
    longdesc = '''Valid values are 1 (4'b0001) to 15 (4'b1111).'''
  [[register.field]]
    name = "RESERVED"
    bits = "11:8"
    type = "ro"
  [[register.field]]
    name = "DFTGPULSE"
    bits = "7:4"
    type = "rw"
    shortdesc = '''Gate Pulse Enable: Specifies the DDR clocks when the qs_gate signal is 1b0 when the gate is supposed to be open.'''
    longdesc = '''Valid values are: 4b0000 = The qs_gate signal is always 1b0 when gate is open. This means that the PUB can only detect drift at the beginning of a back- to-back burst. 4b0001 - 4b1111 = Reserved'''
  [[register.field]]
    name = "DFTUPMODE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''DQS Drift Update Mode: Specifies the DQSupdate mode to use: 00 = Update drift dynamically without using the DFI interface.'''
    longdesc = '''(not supported) 01 = Update drift using the DFI PHY-initiated update protocol. 10 = RESERVED 11 = RESERVED'''
  [[register.field]]
    name = "DFTDTMODE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "DFTDTEN"
    bits = "0"
    type = "rw"
    shortdesc = '''DQS Drift Detection Enable: Indicates when set that the DQS drift monitoring and delay update logic is active.'''
    longdesc = '''0 = Drift detection and compensation is off. 1 = Drift detection and compensation is on'''
[[register]]
  name = "DQSDR1"
  type = "rw"
  width = 32
  description = "DQS Drift Register 1"
  default = "0xA8000000"
  offset = "0x00000254"
  [[register.field]]
    name = "DFTUPDACKF"
    bits = "31:29"
    type = "rw"
  [[register.field]]
    name = "DFTUPDACKC"
    bits = "28:24"
    type = "rw"
  [[register.field]]
    name = "DFTRDB2BF"
    bits = "23:20"
    type = "rw"
    shortdesc = '''Drift Back-to-Back Read Cycles Factor: Specifies the multiplication factor for the value specified in DQSDR.'''
    longdesc = '''DFTRDB2BC. Valid values are 0 = Multiply by 2^0 (1) 1 = Multiply by 2^1 2 = Multiply by 2^2 3 = Multiply by 2^4 4 = Multiply by 2^5 5 = Multiply by 2^8 6 = Multiply by 2^10 7 = Multiply by 2^12 8 = Multiply by 2^15 9 = Multiply by 2^16 10 = Multiply by 2^20 11 = Multiply by 2^24 12 = Multiply by 2^25 13 = Multiply by 2^28 14 = Multiply by 2^30 15 = Multiply by 2^32'''
  [[register.field]]
    name = "DFTRDIDLF"
    bits = "19:16"
    type = "rw"
    shortdesc = '''Drift Idle Read Cycles Factor: Specifies the multiplication factor for the value specified in DQSDR.'''
    longdesc = '''DFTRDIDLC. Valid values are 0 = Multiply by 2^0 (1) 1 = Multiply by 2^1 2 = Multiply by 2^2 3 = Multiply by 2^4 4 = Multiply by 2^5 5 = Multiply by 2^8 6 = Multiply by 2^10 7 = Multiply by 2^12 8 = Multiply by 2^15 9 = Multiply by 2^16 10 = Multiply by 2^20 11 = Multiply by 2^24 12 = Multiply by 2^25 13 = Multiply by 2^28 14 = Multiply by 2^30 15 = Multiply by 2^32'''
  [[register.field]]
    name = "DFTRDB2BC"
    bits = "15:8"
    type = "rw"
    shortdesc = '''Drift Back-to-Back Read Cycles: Specifies the number of continuous back-to-back read clock cycles from the controller after which the PUB should interrupt the controller so that it can update drift.'''
    longdesc = '''This is useful if the PUB is configured not to detect drift on every cycle, i.e. when DFTGPULSE is set to 4'b000. The value specified in this field is multiplied by a factor specified in DQSDR1.DFTRDB2BF. Specifying a value of 0 disables the PUB from interrupting controller back-to-back reads.'''
  [[register.field]]
    name = "DFTRDIDLC"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Drift Idle Read Cycles: Specifies the number of clock cycles after which the PUB should generate reads when there have been no reads from the controller.'''
    longdesc = '''The value specified in this field is multiplied by a factor specified in DQSDR1.DFTRDIDLF. Specifying a value of 0 disables the PUB from issuing these reads.'''
[[register]]
  name = "DQSDR2"
  type = "mixed"
  width = 32
  description = "DQS Drift Register 2"
  default = "0x00000000"
  offset = "0x00000258"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "DFTTHRSH"
    bits = "23:16"
    type = "rw"
    shortdesc = '''Drift Threshold: Specifies the minimum number of DQS drift detections in one direction in order to declare it as a valid DQS drift.'''
    longdesc = '''Any drift in the opposite direction before hitting this threshold will reset the detection counter.'''
  [[register.field]]
    name = "DFTMNTPRD"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Drift Monitor Period: Specifies the minimum number of clock cycles between two drift monitor events.'''
    longdesc = '''This field controls how often the drift status from the DATX8 is sampled by the PUB and used to compensate the drift. Note that this field only controls the minimum period of drift monitoring/compensation. The maximum period will depend on how often the reads are sent to the DRAM using either the controller or the PUB (using the DQSDR0.DFTIDLRD or DQSDR0.DFTB2BRD fields). All values are valid and indicate that drift should be monitored every (DFTMNTPRD+1) CTL clocks.'''
[[register]]
  name = "DTEDR3"
  type = "ro"
  width = 32
  description = "Data Training Eye Data Register 3"
  default = "0x00000000"
  offset = "0x0000025C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "WDQLMX"
    bits = "26:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:11"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "WDQLMN"
    bits = "10:0"
    type = "ro"
[[register]]
  name = "DCUAR"
  type = "mixed"
  width = 32
  description = "DCU Address Register"
  default = "0x00000000"
  offset = "0x00000300"
  [[register.field]]
    name = "RESERVED"
    bits = "31:20"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "CSADDR_R"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "CWADDR_R"
    bits = "15:12"
    type = "rw"
  [[register.field]]
    name = "ATYPE"
    bits = "11"
    type = "rw"
    shortdesc = '''Access Type: Specifies the type of access to be performed using this address.'''
    longdesc = '''Valid values are: 0 = Write access 1 = Read access'''
  [[register.field]]
    name = "INCA"
    bits = "10"
    type = "rw"
    shortdesc = '''Increment Address: Specifies, if set, that the cache address specified in CWADDR and CSADDR should be automatically incremented after each access of the cache.'''
    longdesc = '''The increment happens in such a way that all the slices of a selected word are first accessed before going to the next word.'''
  [[register.field]]
    name = "CSEL"
    bits = "9:8"
    type = "rw"
    shortdesc = '''Cache Select: Selects the cache to be accessed.'''
    longdesc = '''Valid values are: 00 = Command cache 01 = Expected data cache 10 = Read data cache 11 = RESERVED'''
  [[register.field]]
    name = "CSADDR_W"
    bits = "7:4"
    type = "rw"
  [[register.field]]
    name = "CWADDR_W"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "DCUDR"
  type = "rw"
  width = 32
  description = "DCU Data Register"
  default = "0x00000000"
  offset = "0x00000304"
  [[register.field]]
    name = "CDATA"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Cache Data: Data to be written to or read from a cache.'''
    longdesc = '''This data corresponds to the cache word slice specified by the DCU Address Register.'''
[[register]]
  name = "DCURR"
  type = "mixed"
  width = 32
  description = "DCU Run Register"
  default = "0x00000000"
  offset = "0x00000308"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "XCEN"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "RCEN"
    bits = "22"
    type = "rw"
  [[register.field]]
    name = "SCOF"
    bits = "21"
    type = "rw"
  [[register.field]]
    name = "SONF"
    bits = "20"
    type = "rw"
    shortdesc = '''Stop On Nth Fail: Specifies if set that the execution of commands and the capture of read data should stop when there are N read data failures.'''
    longdesc = '''The number of failures is specified by NFAIL. Otherwise commands execute until the end of the program or until manually stopped using a STOP command.'''
  [[register.field]]
    name = "NFAIL"
    bits = "19:12"
    type = "rw"
    shortdesc = '''Number of Failures: Specifies the number of failures after which the execution of commands and the capture of read data should stop if SONF bit of this register is set.'''
    longdesc = '''Execution of commands and the capture of read data will stop after (NFAIL+1) failures if SONF is set.'''
  [[register.field]]
    name = "EADDR"
    bits = "11:8"
    type = "rw"
  [[register.field]]
    name = "SADDR"
    bits = "7:4"
    type = "rw"
  [[register.field]]
    name = "DINST"
    bits = "3:0"
    type = "rw"
    shortdesc = '''DCU Instruction: Selects the DCU command to be executed: Valid values are: 0000 = NOP: No operation 0001 = Run: Triggers the execution of commands in the command cache.'''
    longdesc = '''0010 = Stop: Stops the execution of commands in the command cache. 0011 = Stop Loop: Stops the execution of an infinite loop in the command cache. 0100 = Reset: Resets all DCU run time registers. See Section for details. 0101 - 1111 RESERVED Note: Controller/software must ensure that all DRAM timings have been met for all prior issued commands before triggering any PUB Mode operation.'''
[[register]]
  name = "DCULR"
  type = "mixed"
  width = 32
  description = "DCU Loop Register"
  default = "0xF0000000"
  offset = "0x0000030C"
  [[register.field]]
    name = "XLEADDR"
    bits = "31:28"
    type = "rw"
    shortdesc = '''Expected Data Loop End Address: The last expected data cache word address that contains valid expected data.'''
    longdesc = '''Expected data should looped between 0 and this address.'''
  [[register.field]]
    name = "RESERVED"
    bits = "27:18"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "IDA"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "LINF"
    bits = "16"
    type = "rw"
    shortdesc = '''Loop Infinite: Indicates if set that the loop should be executed indefinitely until stopped by the STOP command.'''
    longdesc = '''Otherwise the loop is execute LCNT times.'''
  [[register.field]]
    name = "LCNT"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "LEADDR"
    bits = "7:4"
    type = "rw"
  [[register.field]]
    name = "LSADDR"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "DCUGCR"
  type = "mixed"
  width = 32
  description = "DCU General Configuration Register"
  default = "0x00000000"
  offset = "0x00000310"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "RCSW"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Read Capture Start Word: The capture and compare of read data should start after Nth word.'''
    longdesc = '''For example setting this value to 12 will skip the first 12 read data.'''
[[register]]
  name = "DCUTPR"
  type = "rw"
  width = 32
  description = "DCU Timing Parameters Register"
  default = "0x00000000"
  offset = "0x00000314"
  [[register.field]]
    name = "TDCUT2"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "TDCUT1"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "TDCUT0"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "DCUSR0"
  type = "ro"
  width = 32
  description = "DCU Status Register 0"
  default = "0x00000000"
  offset = "0x00000318"
  [[register.field]]
    name = "RESERVED"
    bits = "31:3"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "CFULL"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "CFAIL"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "RDONE"
    bits = "0"
    type = "ro"
    shortdesc = '''Run Done: Indicates if set that the DCU has finished executing the commands in the command cache.'''
    longdesc = '''This bit is also set to indicate that a STOP command has successfully been executed and command execution has stopped.'''
[[register]]
  name = "DCUSR1"
  type = "ro"
  width = 32
  description = "DCU Status Register 1"
  default = "0x00000000"
  offset = "0x0000031C"
  [[register.field]]
    name = "LPCNT"
    bits = "31:24"
    type = "ro"
    shortdesc = '''Loop Count: Indicates the value of the loop count.'''
    longdesc = '''This is useful when the program has stopped because of failures to assess how many reads were executed before first fail.'''
  [[register.field]]
    name = "FLCNT"
    bits = "23:16"
    type = "ro"
  [[register.field]]
    name = "RDCNT"
    bits = "15:0"
    type = "ro"
[[register]]
  name = "RANKIDR"
  type = "mixed"
  width = 32
  description = "Rank ID Register"
  default = "0x00000000"
  offset = "0x000004DC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:20"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RANKRID"
    bits = "19:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:4"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RANKWID"
    bits = "3:0"
    type = "rw"
[[register]]
  name = "RIOCR0"
  type = "ro"
  width = 32
  description = "Rank I/O Configuration Register 0"
  default = "0x00000000"
  offset = "0x000004E0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "RIOCR1"
  type = "ro"
  width = 32
  description = "Rank I/O Configuration Register 1"
  default = "0x00000000"
  offset = "0x000004E4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "RIOCR2"
  type = "mixed"
  width = 32
  description = "Rank I/O Configuration Register 2"
  default = "0x00000000"
  offset = "0x000004E8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "COEMODE_RSVD"
    bits = "29:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "COEMODE"
    bits = "25:24"
    type = "rw"
    shortdesc = '''SDRAM C Output Enable (OE) Mode Selection.'''
    longdesc = '''Bits [1:0] for C[0]. Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "CSOEMODE_RSVD"
    bits = "23:4"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "CSOEMODE"
    bits = "3:0"
    type = "rw"
    shortdesc = '''SDRAM CS_n Output Enable (OE) Mode Selection.'''
    longdesc = '''Bits [1:0] for CS_n[0], bits [3:2] for CS_n[1]. Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
[[register]]
  name = "RIOCR3"
  type = "ro"
  width = 32
  description = "Rank I/O Configuration Register 3"
  default = "0x00000000"
  offset = "0x000004EC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "RIOCR4"
  type = "mixed"
  width = 32
  description = "Rank I/O Configuration Register 4"
  default = "0x00000005"
  offset = "0x000004F0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "CKEOEMODE_RSVD"
    bits = "15:4"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "CKEOEMODE"
    bits = "3:0"
    type = "rw"
    shortdesc = '''SDRAM CKE Output Enable (OE) Mode Selection.'''
    longdesc = '''Bits [1:0] for CKE[0], bits [3:2] for CKE[1]. Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
[[register]]
  name = "RIOCR5"
  type = "mixed"
  width = 32
  description = "Rank I/O Configuration Register 5"
  default = "0x00000005"
  offset = "0x000004F4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ODTOEMODE_RSVD"
    bits = "15:4"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ODTOEMODE"
    bits = "3:0"
    type = "rw"
    shortdesc = '''SDRAM On-die Termination Output Enable (OE) Mode Selection.'''
    longdesc = '''Bits [1:0] for ODT[0], bits [3:2] for ODT[1]. Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
[[register]]
  name = "ACIOCR0"
  type = "mixed"
  width = 32
  description = "AC I/O Configuration Register 0"
  default = "0x30000000"
  offset = "0x00000500"
  [[register.field]]
    name = "ACSR"
    bits = "31:30"
    type = "rw"
  [[register.field]]
    name = "RSTIOM"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "RSTPDR"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "RSTODT"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "25:10"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "CKDCC"
    bits = "9:6"
    type = "rw"
  [[register.field]]
    name = "ACPDRMODE"
    bits = "5:4"
    type = "rw"
  [[register.field]]
    name = "ACODTMODE"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ACRANKCLKSEL"
    bits = "0"
    type = "rw"
    shortdesc = '''Control delayed or non-delayed clock to CS_N/ODT/CKE AC slices.'''
    longdesc = '''This bit is used in LPDDR4 CBT. 1'b0: Non-delayed clock to CS_N/ODT/CKE AC slices. 1'b1: Delayed clock to CS_N/ODT/CKE AC slices.'''
[[register]]
  name = "ACIOCR1"
  type = "rw"
  width = 32
  description = "AC I/O Configuration Register 1"
  default = "0x00000000"
  offset = "0x00000504"
  [[register.field]]
    name = "AOEMODE"
    bits = "31:0"
    type = "rw"
    shortdesc = '''SDRAM Address OE Mode Selection.'''
    longdesc = '''Bits [1:0] for A[0], bits [3:2] for A[1].. bits [31:30] for A[15] Valid values are: 00: OE Dynamic 01: OE always ON 10: OE always OFF 11: RESERVED'''
[[register]]
  name = "ACIOCR2"
  type = "rw"
  width = 32
  description = "AC I/O Configuration Register 2"
  default = "0x00000000"
  offset = "0x00000508"
  [[register.field]]
    name = "CLKGENCLKGATE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "ACOECLKGATE0"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "ACPDRCLKGATE0"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "ACTECLKGATE0"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "CKNCLKGATE0"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "CKCLKGATE0"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "ACCLKGATE0"
    bits = "23:0"
    type = "rw"
[[register]]
  name = "ACIOCR3"
  type = "mixed"
  width = 32
  description = "AC I/O Configuration Register 3"
  default = "0x00000005"
  offset = "0x0000050C"
  [[register.field]]
    name = "PAROEMODE"
    bits = "31:30"
    type = "rw"
    shortdesc = '''SDRAM Parity Output Enable (OE) Mode Selection.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "BGOEMODE"
    bits = "29:26"
    type = "rw"
    shortdesc = '''SDRAM Bank Group Output Enable (OE) Mode Selection.'''
    longdesc = '''Bits [1:0] for BG[0], bits [3:2] for BG[1]. Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "BAOEMODE"
    bits = "25:22"
    type = "rw"
    shortdesc = '''SDRAM Bank Address Output Enable (OE) Mode Selection.'''
    longdesc = '''Bits [1:0] for BA[0], bits [3:2] for BA[1]. Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "A17OEMODE"
    bits = "21:20"
    type = "rw"
    shortdesc = '''SDRAM A[17] Output Enable (OE) Mode Selection.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "A16OEMODE"
    bits = "19:18"
    type = "rw"
    shortdesc = '''SDRAM A[16] / RAS_n Output Enable (OE) Mode Selection.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "ACTOEMODE"
    bits = "17:16"
    type = "rw"
    shortdesc = '''SDRAM ACT_n Output Enable (OE) Mode Selection (DDR4 only).'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "CKOEMODE_RSVD"
    bits = "7:4"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "CKOEMODE"
    bits = "3:0"
    type = "rw"
    shortdesc = '''SDRAM CK Output Enable (OE) Mode Selection.'''
    longdesc = '''Bits [1:0] for CK[0], bits [3:2] for CK[1] etc. Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
[[register]]
  name = "ACIOCR4"
  type = "rw"
  width = 32
  description = "AC I/O Configuration Register 4"
  default = "0x00000000"
  offset = "0x00000510"
  [[register.field]]
    name = "LBCLKGATE"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "ACOECLKGATE1"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "ACPDRCLKGATE1"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "ACTECLKGATE1"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "CKNCLKGATE1"
    bits = "27:26"
    type = "rw"
  [[register.field]]
    name = "CKCLKGATE1"
    bits = "25:24"
    type = "rw"
  [[register.field]]
    name = "ACCLKGATE1"
    bits = "23:0"
    type = "rw"
[[register]]
  name = "ACIOCR5"
  type = "mixed"
  width = 32
  description = "AC I/O Configuration Register 5"
  default = "0x00000000"
  offset = "0x00000514"
  [[register.field]]
    name = "RESERVED"
    bits = "31:28"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ACXIOM"
    bits = "24:22"
    type = "rw"
[[register]]
  name = "IOVCR0"
  type = "mixed"
  width = 32
  description = "IO VREF Control Register 0"
  default = "0x0F000000"
  offset = "0x00000520"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ACREFPEN"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "ACREFSEN"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "ACREFIEN"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "ACREFSSELRANGE"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "ACREFSSEL"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "ACVREFISELRANGE"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "ACVREFISEL"
    bits = "6:0"
    type = "rw"
[[register]]
  name = "IOVCR1"
  type = "ro"
  width = 32
  description = "IO VREF Control Register 1"
  default = "0x00000000"
  offset = "0x00000524"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "VTCR0"
  type = "mixed"
  width = 32
  description = "VREF Training Control Register 0"
  default = "0x70032019"
  offset = "0x00000528"
  [[register.field]]
    name = "TVREF"
    bits = "31:29"
    type = "rw"
    shortdesc = '''Number of ctl_clk required to meet vref step timing (short, middle, long) requirements.'''
    longdesc = '''Valid values are: 3b000 = No of ctl_clk = 32 3b001 = No of ctl_clk = 64 3b010 = No of ctl_clk = 96 3b011 = No of ctl_clk = 128 3b100 = No of ctl_clk = 160 3b101 = No of ctl_clk = 192 3b110 = No of ctl_clk = 224 3b111 = No of ctl_clk = 256'''
  [[register.field]]
    name = "DVEN"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "PDAEN"
    bits = "27"
    type = "rw"
    shortdesc = '''Per Device Addressability Enable: When Enabled, each device will receive VREF DQ values independently.'''
    longdesc = '''Note: This is applicable in DDR4 mode only'''
  [[register.field]]
    name = "RESERVED"
    bits = "26"
    type = "ro"
  [[register.field]]
    name = "VWCR"
    bits = "25:22"
    type = "rw"
  [[register.field]]
    name = "DVSS"
    bits = "21:18"
    type = "rw"
    shortdesc = '''DRAM DQ VREF step size used during DRAM VREF training.'''
    longdesc = '''The register value of N indicates step size of (N+1). The valid step sizes are 1 to 16.'''
  [[register.field]]
    name = "DVMAX"
    bits = "17:12"
    type = "rw"
  [[register.field]]
    name = "DVMIN"
    bits = "11:6"
    type = "rw"
  [[register.field]]
    name = "DVINIT"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "VTCR1"
  type = "mixed"
  width = 32
  description = "VREF Training Control Register 1"
  default = "0x07F00072"
  offset = "0x0000052C"
  [[register.field]]
    name = "HVSS"
    bits = "31:28"
    type = "rw"
    shortdesc = '''Host VREF step size used during VREF training.'''
    longdesc = '''The register value of N indicates step size of (N+1).The valid step sizes are 1 to 16.'''
  [[register.field]]
    name = "RESERVED"
    bits = "27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "HVMAX"
    bits = "26:20"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "19"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "HVMIN"
    bits = "18:12"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "11"
    type = "ro"
  [[register.field]]
    name = "SHRNK"
    bits = "10:9"
    type = "rw"
  [[register.field]]
    name = "SHREN"
    bits = "8"
    type = "rw"
    shortdesc = '''Static Host Vref Rank Enable: When Enabled, vref rank control for all DQ IO buffers will be static i.'''
    longdesc = '''e. SHRNK [1:0]. When Disabled, vref rank control for DQ IOs will be dynamically changing based on rank of read command.'''
  [[register.field]]
    name = "TVREFIO"
    bits = "7:5"
    type = "rw"
    shortdesc = '''Number of ctl_clk required to meet (> 200ns) VREF Settling timing requirements during Host IO VREF training.'''
    longdesc = '''The valid values are below: 3'b000: No of ctl_clk = 32 3'b001: No of ctl_clk = 64 3'b010: No of ctl_clk = 96 3'b011: No of ctl_clk = 128 3'b100: No of ctl_clk = 160 3'b101: No of ctl_clk = 192 3'b110: No of ctl_clk = 224 3'b111: No of ctl_clk = 256'''
  [[register.field]]
    name = "HVEN"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "HVIO"
    bits = "0"
    type = "rw"
    shortdesc = '''Host IO Type Control: Controls whether IO VREF value will be used per rank or common across all ranks.'''
    longdesc = '''0: IO VREF value will switch based on rank of read command. 1: IO VREF value will remain same for reads across all ranks. This field should be programmed based on IO requirement.'''
[[register]]
  name = "ACBDLR0"
  type = "mixed"
  width = 32
  description = "AC Bit Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000540"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "CK1BD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "CK0BD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "ACBDLR1"
  type = "mixed"
  width = 32
  description = "AC Bit Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000544"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "PARBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "A16BD"
    bits = "21:16"
    type = "rw"
    shortdesc = '''Delay select for the BDL on Address A[16].'''
    longdesc = '''In DDR3 mode this pin is connected to WE.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "A17BD"
    bits = "13:8"
    type = "rw"
    shortdesc = '''Delay select for the BDL on Address A[17].'''
    longdesc = '''When not in DDR4 mode this pin is connected to CAS.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "ACTBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "ACBDLR2"
  type = "mixed"
  width = 32
  description = "AC Bit Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000548"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "BG1BD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "BG0BD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "BA1BD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "BA0BD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "ACBDLR3"
  type = "mixed"
  width = 32
  description = "AC Bit Delay Line Register 3"
  default = "0x00000000"
  offset = "0x0000054C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "CS1BD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "CS0BD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "ACBDLR4"
  type = "mixed"
  width = 32
  description = "AC Bit Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000550"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ODT1BD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ODT0BD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "ACBDLR5"
  type = "mixed"
  width = 32
  description = "AC Bit Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000554"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "CKE1BD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "CKE0BD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "ACBDLR6"
  type = "mixed"
  width = 32
  description = "AC Bit Delay Line Register 6"
  default = "0x00000000"
  offset = "0x00000558"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A03BD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A02BD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A01BD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A00BD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "ACBDLR7"
  type = "mixed"
  width = 32
  description = "AC Bit Delay Line Register 7"
  default = "0x00000000"
  offset = "0x0000055C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A07BD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A06BD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A05BD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A04BD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "ACBDLR8"
  type = "mixed"
  width = 32
  description = "AC Bit Delay Line Register 8"
  default = "0x00000000"
  offset = "0x00000560"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A11BD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A10BD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A09BD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A08BD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "ACBDLR9"
  type = "mixed"
  width = 32
  description = "AC Bit Delay Line Register 9"
  default = "0x00000000"
  offset = "0x00000564"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A15BD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A14BD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A13BD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "A12BD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "ACBDLR15"
  type = "mixed"
  width = 32
  description = "AC Bit Delay Line Register 15"
  default = "0x00000000"
  offset = "0x0000057C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "OEBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TEBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "PDRBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "ACBDLR16"
  type = "mixed"
  width = 32
  description = "AC Bit Delay Line Register 16"
  default = "0x00000000"
  offset = "0x00000580"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "CKN1BD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "CKN0BD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "ACLCDLR"
  type = "mixed"
  width = 32
  description = "AC Local Calibrated Delay Line Register"
  default = "0x00000000"
  offset = "0x00000584"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ACD1"
    bits = "24:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ACD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "ACMDLR0"
  type = "mixed"
  width = 32
  description = "AC Master Delay Line Register 0"
  default = "0x00000000"
  offset = "0x000005A0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "TPRD"
    bits = "24:16"
    type = "rw"
    shortdesc = '''Target Period: Target period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "IPRD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Initial Period: Initial period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This value is used as the denominator when calculating the ratios of updates during VT compensation.'''
[[register]]
  name = "ACMDLR1"
  type = "mixed"
  width = 32
  description = "AC Master Delay Line Register 1"
  default = "0x00000000"
  offset = "0x000005A4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "MDLD1"
    bits = "24:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "MDLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "ZQCR"
  type = "mixed"
  width = 32
  description = "ZQ Impedance Control Register"
  default = "0x008A2858"
  offset = "0x00000680"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZQREFISELRANGE"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "PGWAIT_FRQB"
    bits = "24:19"
    type = "rw"
  [[register.field]]
    name = "PGWAIT_FRQA"
    bits = "18:13"
    type = "rw"
  [[register.field]]
    name = "ZQREFPEN"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "ZQREFIEN"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "ODT_MODE"
    bits = "10:9"
    type = "rw"
    shortdesc = '''Choice of termination mode.'''
    longdesc = '''This field controls how ZQnPR0.ZPROG_HOST_ODT field is used 2b00 - DDR3 style symmetric termination calibration - ZQnPR0.ZPROG_HOST_ODT applies to both pull-up and pulldown termination 2b01 - DDR4/LPDDR3 style pull-up only termination calibration - ZQnPR0.ZPROG_HOST_ODT applies only to pull-up termination 2b10 - LPDDR4 style pulldown only termination calibration - ZQnPR0.ZPROG_HOST_ODT applies only to pulldown termination 2b11 - termination off calibration. ZQnPR0.ZPROG_HOST_ODT is ignored and ZCTRL[39:20] will be driven to 0x0 in PVREF cell'''
  [[register.field]]
    name = "FORCE_ZCAL_VT_UPDATE"
    bits = "8"
    type = "rw"
    shortdesc = '''When set to 1b1, forces a ZCAL VT update to the impedance calibration FSM.'''
    longdesc = '''A write of 1b1 must be followed by a write of 1b0 to disable the request. This is a good alternative to the PHY and DFI update request signals.'''
  [[register.field]]
    name = "IODLMT"
    bits = "7:5"
    type = "rw"
    shortdesc = '''IO VT Drift Limit: Specifies the minimum change in the Impedance calibration VT code in one direction which should result in a DFI Control/PHY update request.'''
    longdesc = '''The limit is specified in terms of binary ZCTRL values. A value of 1b0 disables the assertion of the IO VT drift status signal.'''
  [[register.field]]
    name = "AVGEN"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "AVGMAX"
    bits = "3:2"
    type = "rw"
    shortdesc = '''Maximum number of averaging rounds to be used by averaging algorithm.'''
    longdesc = '''Valid values are: 2b00 = 2 rounds 2b01 = 4 rounds 2b10 = 8 rounds 2b11 = 16 rounds'''
  [[register.field]]
    name = "ZCALT"
    bits = "1"
    type = "rw"
    shortdesc = '''0' - calibration always ON in background.'''
    longdesc = '''To stop calibration program PIR.ZCALBYP.'1' - calibration controlled by DFI/PHY update. ZCAL FSM runs calibration for all segments once after the update is received. Note: This register field should always be programmed with a value of 1'b0. Value of 1'b1 is not supported.'''
  [[register.field]]
    name = "ZQPD"
    bits = "0"
    type = "rw"
[[register]]
  name = "ZQ0PR0"
  type = "rw"
  width = 32
  description = "ZQ 0 Impedance Control Program Register 0"
  default = "0x000077BB"
  offset = "0x00000684"
  [[register.field]]
    name = "PD_DRV_ZDEN"
    bits = "31"
    type = "rw"
    shortdesc = '''Pulldown Drive strength ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the drive strength bits of the impedance control using the data programmed in the ZQnOR.'''
    longdesc = '''ZDATA field. Otherwise, the ZCTRL is generated automatically by the impedance control logic.'''
  [[register.field]]
    name = "PU_DRV_ZDEN"
    bits = "30"
    type = "rw"
    shortdesc = '''Pullup Drive strength ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the drive strength bits of the impedance control using the data programmed in the ZQnOR.'''
    longdesc = '''ZDATA field. Otherwise, the ZCTRL is generated automatically by the impedance control logic.'''
  [[register.field]]
    name = "PD_ODT_ZDEN"
    bits = "29"
    type = "rw"
    shortdesc = '''Pulldown termination ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the termination bits of the impedance control using the data programmed in the ZQnOR.'''
    longdesc = '''ZDATA field. Otherwise, the ZCTRL is generated automatically by the impedance control logic.'''
  [[register.field]]
    name = "PU_ODT_ZDEN"
    bits = "28"
    type = "rw"
    shortdesc = '''Pullup Termination ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the termination bits of the impedance control using the data programmed in the ZQnOR.'''
    longdesc = '''ZDATA field. Otherwise, the ZCTRL is generated automatically by the impedance control logic.'''
  [[register.field]]
    name = "ZSEGBYP"
    bits = "27"
    type = "rw"
    shortdesc = '''Calibration segment bypass.'''
    longdesc = '''When set bypass the current calibration segment during automatic calibration'''
  [[register.field]]
    name = "ZLE_MODE"
    bits = "26:25"
    type = "rw"
    shortdesc = '''VREF latch mode controls the mode in which the ZLE pin of the PVREF cell is driven by the PUB.'''
    longdesc = '''The ZLE pin is responsible for latching the ZCTRL from the PUB ZQ onto the PVREF cell. 2b00 = Dynamic (PUB determines ZLE ON/OFF based on DFI/PHY update events. Recommended mode) 2b01 = ZLE always ON (ZCTRL codes may update to the PVREF cell in the midst of DRAM read/write traffic. Not recommended). 2b10 = ZLE always OFF (Turns off all ZCTRL updates to PVREF cell despite change in PVT conditions. Not recommended) 2b11 = Reserved'''
  [[register.field]]
    name = "ODT_ADJUST"
    bits = "24:22"
    type = "rw"
    shortdesc = '''Termination adjustment.'''
    longdesc = '''Valid values are: 3b000 = No adjustment 3b001 = Adjust calibrated termination by 2/8 to obtain 1.25x of original strength 3b010 = Adjust calibrated termination by 3/8 to obtain 1.375x of original strength 3b011 = Adjust calibrated termination by 4/8 to obtain 1.5x of original strength 3b100 = Adjust calibrated termination by 3/4 to obtain 0.75x of original strength 3b011 = Adjust calibrated termination by 2/3 to obtain 0.625x of original strength 3b011 = Adjust calibrated termination by 1/2 to obtain 0.5x of original strength 3b111 = Reserved'''
  [[register.field]]
    name = "PD_DRV_ADJUST"
    bits = "21:19"
    type = "rw"
    shortdesc = '''Pulldown drive strength adjustment.'''
    longdesc = '''Valid values are: 3b000 = No adjustment 3b001 = Adjust calibrated drive strength by 2/8 to obtain 1.25x of original strength 3b010 = Adjust calibrated drive strength by 3/8 to obtain 1.375x of original strength 3b011 = Adjust calibrated drive strength by 4/8 to obtain 1.5x of original strength 3b100 = Adjust calibrated drive strength by 3/4 to obtain 0.75x of original strength 3b011 = Adjust calibrated drive strength by 2/3 to obtain 0.625x of original strength 3b011 = Adjust calibrated drive strength by 1/2 to obtain 0.5x of original strength 3b111 = Reserved'''
  [[register.field]]
    name = "PU_DRV_ADJUST"
    bits = "18:16"
    type = "rw"
    shortdesc = '''Pullup drive strength adjustment.'''
    longdesc = '''Valid values are: 3b000 = No adjustment 3b001 = Adjust calibrated drive strength by 2/8 to obtain 1.25x of original strength 3b010 = Adjust calibrated drive strength by 3/8 to obtain 1.375x of original strength 3b011 = Adjust calibrated drive strength by 4/8 to obtain 1.5x of original strength 3b100 = Adjust calibrated drive strength by 3/4 to obtain 0.75x of original strength 3b011 = Adjust calibrated drive strength by 2/3 to obtain 0.625x of original strength 3b011 = Adjust calibrated drive strength by 1/2 to obtain 0.5x of original strength 3b111 = Reserved'''
  [[register.field]]
    name = "ZPROG_DRAM_ODT"
    bits = "15:12"
    type = "rw"
    shortdesc = '''Impedance Divide Ratio: Selects the external resistor divide ratio to be used for host side pullup drive calibration in LPDDR4 mode.'''
    longdesc = '''This field is used only for LPDDR4 calibration.'''
  [[register.field]]
    name = "ZPROG_HOST_ODT"
    bits = "11:8"
    type = "rw"
    shortdesc = '''Impedance Divide Ratio: Selects the external resistor divide ratio to be used for host-side termination calibration.'''
    longdesc = '''For DDR3 calibration, this field controls both PU and PD termination For DDR4 calibration, this field controls PU termination For LPDDR4 calibration, this field controls PD termination'''
  [[register.field]]
    name = "ZPROG_ASYM_DRV_PD"
    bits = "7:4"
    type = "rw"
    shortdesc = '''Impedance Divide Ratio: Select the external resistor divide ratio to be used for pulldown drive calibration during asymmetric drive strength calibration.'''
    longdesc = '''If symmetric drive strength calibration is desired, program this register field to the same value as ZPROG_ASYM_PU_DRV.'''
  [[register.field]]
    name = "ZPROG_ASYM_DRV_PU"
    bits = "3:0"
    type = "rw"
    shortdesc = '''Impedance Divide Ratio: Select the external resistor divide ratio to be used for pullup drive calibration during asymmetric drive strength calibration.'''
    longdesc = '''If symmetric drive strength calibration is desired, program this register field to the same value as ZPROG_ASYM_DRV_PD. This field is unused for LPDDR4 calibration.'''
[[register]]
  name = "ZQ0PR1"
  type = "mixed"
  width = 32
  description = "ZQ 0 Impedance Control Program Register 1"
  default = "0x00000B0B"
  offset = "0x00000688"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "PU_REFSEL"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "PD_REFSEL"
    bits = "6:0"
    type = "rw"
[[register]]
  name = "ZQ0DR0"
  type = "ro"
  width = 32
  description = "ZQ n Impedance Control Data Register 0"
  default = "0x00000000"
  offset = "0x0000068C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PU_DRV_RESULT"
    bits = "25:16"
    type = "ro"
    shortdesc = '''Pullup drive strength calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control.'''
    longdesc = '''The calibration result is updated either after the first calibration completes or when a VT drift related update is performed.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:10"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PD_DRV_RESULT"
    bits = "9:0"
    type = "ro"
    shortdesc = '''Pulldown drive strength calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control.'''
    longdesc = '''The calibration result is updated either after the first calibration completes or when a VT drift related update is performed.'''
[[register]]
  name = "ZQ0DR1"
  type = "ro"
  width = 32
  description = "ZQ n Impedance Control Data Register 1"
  default = "0x00000000"
  offset = "0x00000690"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PU_ODT_RESULT"
    bits = "25:16"
    type = "ro"
    shortdesc = '''Pullup termination calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control.'''
    longdesc = '''The calibration result is updated either after the first calibration completes or when a VT drift related update is performed.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:10"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PD_ODT_RESULT"
    bits = "9:0"
    type = "ro"
    shortdesc = '''Pulldown termination calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control.'''
    longdesc = '''The calibration result is updated either after the first calibration completes or when a VT drift related update is performed.'''
[[register]]
  name = "ZQ0OR0"
  type = "mixed"
  width = 32
  description = "ZQ 0 Impedance Control Override Data Register 0"
  default = "0x00000000"
  offset = "0x00000694"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PU_DRV_OVRD"
    bits = "25:16"
    type = "rw"
    shortdesc = '''Override value for the pull-up output impedance and is controlled by ZQ0PR0.'''
    longdesc = '''DRV_PU_ZDEN'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:10"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PD_DRV_OVRD"
    bits = "9:0"
    type = "rw"
    shortdesc = '''Override value for the pull-down output impedance and is controlled by ZQ0PR0.'''
    longdesc = '''DRV_PD_ZDEN'''
[[register]]
  name = "ZQ0OR1"
  type = "mixed"
  width = 32
  description = "ZQ 0 Impedance Control Override Data Register 1"
  default = "0x00000000"
  offset = "0x00000698"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PU_ODT_OVRD"
    bits = "25:16"
    type = "rw"
    shortdesc = '''Override value for the pull-up output impedance and is controlled by ZQ0PR0.'''
    longdesc = '''DRV_PU_ZDEN'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:10"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PD_ODT_OVRD"
    bits = "9:0"
    type = "rw"
    shortdesc = '''Override value for the pull-down output impedance and is controlled by ZQ0PR0.'''
    longdesc = '''DRV_PD_ZDEN'''
[[register]]
  name = "ZQ0SR"
  type = "ro"
  width = 32
  description = "ZQ 0 Impedance Control Status Register"
  default = "0x00000000"
  offset = "0x0000069C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:14"
    type = "ro"
  [[register.field]]
    name = "PD_ODT_SAT"
    bits = "13"
    type = "ro"
    shortdesc = '''Pulldown termination strength code saturated due to termination strength adjustment setting in ZQ0PR register.'''
    longdesc = '''Will be zero only in DDR3 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.'''
  [[register.field]]
    name = "PU_ODT_SAT"
    bits = "12"
    type = "ro"
    shortdesc = '''Pullup termination strength code saturated due to termination strength adjustment setting in ZQ0PR register.'''
    longdesc = '''Will be zero only in DDR3 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.'''
  [[register.field]]
    name = "PD_DRV_SAT"
    bits = "11"
    type = "ro"
    shortdesc = '''Pulldown drive strength code saturated due to drive strength adjustment setting in ZQ0PR register.'''
    longdesc = '''Will be non-zero only in DDR4 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.'''
  [[register.field]]
    name = "PU_DRV_SAT"
    bits = "10"
    type = "ro"
    shortdesc = '''Pullup drive strength code saturated due to drive strength adjustment setting in ZQ0PR register.'''
    longdesc = '''Will be non-zero only in DDR4 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.'''
  [[register.field]]
    name = "ZDONE"
    bits = "9"
    type = "ro"
    shortdesc = '''Impedance Calibration Done: Indicates that the first round of impedance calibration has completed.'''
    longdesc = '''Any time impedance calibration is restarted (after a ZCAL bypass exit or ZCAL configuration register write), this bit goes back to '0' till all segments are re-calibrated, following which this bit returns to '1'.'''
  [[register.field]]
    name = "ZERR"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "OPU"
    bits = "7:6"
    type = "ro"
    shortdesc = '''On-die termination (ODT) pull-up calibration status.'''
    longdesc = '''Valid status encodings are: 2b00 = Completed with no errors 2b01 = Overflow error 2b10 = Underflow error 2b11 = Calibration in progress'''
  [[register.field]]
    name = "OPD"
    bits = "5:4"
    type = "ro"
    shortdesc = '''On-die termination (ODT) pull-down calibration status.'''
    longdesc = '''Valid status encodings are: 2b00 = Completed with no errors 2b01 = Overflow error 2b10 = Underflow error 2b11 = Calibration in progress'''
  [[register.field]]
    name = "ZPU"
    bits = "3:2"
    type = "ro"
    shortdesc = '''Output impedance pull-up calibration status.'''
    longdesc = '''Valid status encodings are: 2b00 = Completed with no errors 2b01 = Overflow error 2b10 = Underflow error 2b11 = Calibration in progress'''
  [[register.field]]
    name = "ZPD"
    bits = "1:0"
    type = "ro"
    shortdesc = '''Output impedance pull-down calibration status.'''
    longdesc = '''Valid status encodings are: 2b00 = Completed with no errors 2b01 = Overflow error 2b10 = Underflow error 2b11 = Calibration in progress'''
[[register]]
  name = "ZQ1PR0"
  type = "rw"
  width = 32
  description = "ZQ 1 Impedance Control Program Register 0"
  default = "0x000077BB"
  offset = "0x000006A4"
  [[register.field]]
    name = "PD_DRV_ZDEN"
    bits = "31"
    type = "rw"
    shortdesc = '''Pulldown Drive strength ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the drive strength bits of the impedance control using the data programmed in the ZQ1OR.'''
    longdesc = '''ZDATA field. Otherwise, the ZCTRL is generated automatically by the impedance control logic.'''
  [[register.field]]
    name = "PU_DRV_ZDEN"
    bits = "30"
    type = "rw"
    shortdesc = '''Pullup Drive strength ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the drive strength bits of the impedance control using the data programmed in the ZQ1OR.'''
    longdesc = '''ZDATA field. Otherwise, the ZCTRL is generated automatically by the impedance control logic.'''
  [[register.field]]
    name = "PD_ODT_ZDEN"
    bits = "29"
    type = "rw"
    shortdesc = '''Pulldown termination ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the termination bits of the impedance control using the data programmed in the ZQ1OR.'''
    longdesc = '''ZDATA field. Otherwise, the ZCTRL is generated automatically by the impedance control logic.'''
  [[register.field]]
    name = "PU_ODT_ZDEN"
    bits = "28"
    type = "rw"
    shortdesc = '''Pullup Termination ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the termination bits of the impedance control using the data programmed in the ZQ1OR.'''
    longdesc = '''ZDATA field. Otherwise, the ZCTRL is generated automatically by the impedance control logic.'''
  [[register.field]]
    name = "ZSEGBYP"
    bits = "27"
    type = "rw"
    shortdesc = '''Calibration segment bypass.'''
    longdesc = '''When set bypass the current calibration segment during automatic calibration'''
  [[register.field]]
    name = "ZLE_MODE"
    bits = "26:25"
    type = "rw"
    shortdesc = '''VREF latch mode controls the mode in which the ZLE pin of the PVREF cell is driven by the PUB.'''
    longdesc = '''The ZLE pin is responsible for latching the ZCTRL from the PUB ZQ onto the PVREF cell. 2b00 = Dynamic (PUB determines ZLE ON/OFF based on DFI/PHY update events. Recommended mode) 2b01 = ZLE always ON (ZCTRL codes may update to the PVREF cell in the midst of DRAM read/write traffic. Not recommended). 2b10 = ZLE always OFF (Turns off all ZCTRL updates to PVREF cell despite change in PVT conditions. Not recommended) 2b11 = Reserved'''
  [[register.field]]
    name = "ODT_ADJUST"
    bits = "24:22"
    type = "rw"
    shortdesc = '''Termination adjustment.'''
    longdesc = '''Valid values are: 3b000 = No adjustment 3b001 = Adjust calibrated termination by 2/8 to obtain 1.25x of original strength 3b010 = Adjust calibrated termination by 3/8 to obtain 1.375x of original strength 3b011 = Adjust calibrated termination by 4/8 to obtain 1.5x of original strength 3b100 = Adjust calibrated termination by 3/4 to obtain 0.75x of original strength 3b011 = Adjust calibrated termination by 2/3 to obtain 0.625x of original strength 3b011 = Adjust calibrated termination by 1/2 to obtain 0.5x of original strength 3b111 = Reserved'''
  [[register.field]]
    name = "PD_DRV_ADJUST"
    bits = "21:19"
    type = "rw"
    shortdesc = '''Pulldown drive strength adjustment.'''
    longdesc = '''Valid values are: 3b000 = No adjustment 3b001 = Adjust calibrated drive strength by 2/8 to obtain 1.25x of original strength 3b010 = Adjust calibrated drive strength by 3/8 to obtain 1.375x of original strength 3b011 = Adjust calibrated drive strength by 4/8 to obtain 1.5x of original strength 3b100 = Adjust calibrated drive strength by 3/4 to obtain 0.75x of original strength 3b011 = Adjust calibrated drive strength by 2/3 to obtain 0.625x of original strength 3b011 = Adjust calibrated drive strength by 1/2 to obtain 0.5x of original strength 3b111 = Reserved'''
  [[register.field]]
    name = "PU_DRV_ADJUST"
    bits = "18:16"
    type = "rw"
    shortdesc = '''Pullup drive strength adjustment.'''
    longdesc = '''Valid values are: 3b000 = No adjustment 3b001 = Adjust calibrated drive strength by 2/8 to obtain 1.25x of original strength 3b010 = Adjust calibrated drive strength by 3/8 to obtain 1.375x of original strength 3b011 = Adjust calibrated drive strength by 4/8 to obtain 1.5x of original strength 3b100 = Adjust calibrated drive strength by 3/4 to obtain 0.75x of original strength 3b011 = Adjust calibrated drive strength by 2/3 to obtain 0.625x of original strength 3b011 = Adjust calibrated drive strength by 1/2 to obtain 0.5x of original strength 3b111 = Reserved'''
  [[register.field]]
    name = "ZPROG_DRAM_ODT"
    bits = "15:12"
    type = "rw"
    shortdesc = '''Impedance Divide Ratio: Selects the external resistor divide ratio to be used for host side pullup drive calibration in LPDDR4 mode.'''
    longdesc = '''This field is used only for LPDDR4 calibration.'''
  [[register.field]]
    name = "ZPROG_HOST_ODT"
    bits = "11:8"
    type = "rw"
    shortdesc = '''Impedance Divide Ratio: Selects the external resistor divide ratio to be used for host-side termination calibration.'''
    longdesc = '''For DDR3 calibration, this field controls both PU and PD termination For DDR4 calibration, this field controls PU termination For LPDDR4 calibration, this field controls PD termination'''
  [[register.field]]
    name = "ZPROG_ASYM_DRV_PD"
    bits = "7:4"
    type = "rw"
    shortdesc = '''Impedance Divide Ratio: Select the external resistor divide ratio to be used for pulldown drive calibration during asymmetric drive strength calibration.'''
    longdesc = '''If symmetric drive strength calibration is desired, program this register field to the same value as ZPROG_ASYM_PU_DRV. This field is unused for LPDDR4 calibration.'''
  [[register.field]]
    name = "ZPROG_ASYM_DRV_PU"
    bits = "3:0"
    type = "rw"
    shortdesc = '''Impedance Divide Ratio: Select the external resistor divide ratio to be used for pullup drive calibration during asymmetric drive strength calibration.'''
    longdesc = '''If symmetric drive strength calibration is desired, program this register field to the same value as ZPROG_ASYM_DRV_PD.'''
[[register]]
  name = "ZQ1PR1"
  type = "mixed"
  width = 32
  description = "ZQ 1 Impedance Control Program Register 1"
  default = "0x00000B0B"
  offset = "0x000006A8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "PU_REFSEL"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "PD_REFSEL"
    bits = "6:0"
    type = "rw"
[[register]]
  name = "ZQ1DR0"
  type = "ro"
  width = 32
  description = "ZQ 1 Impedance Control Data Register 0"
  default = "0x00000000"
  offset = "0x000006AC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PU_DRV_RESULT"
    bits = "25:16"
    type = "ro"
    shortdesc = '''Pullup drive strength calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control.'''
    longdesc = '''The calibration result is updated either after the first calibration completes or when a VT drift related update is performed.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:10"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PD_DRV_RESULT"
    bits = "9:0"
    type = "ro"
    shortdesc = '''Pulldown drive strength calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control.'''
    longdesc = '''The calibration result is updated either after the first calibration completes or when a VT drift related update is performed.'''
[[register]]
  name = "ZQ1DR1"
  type = "ro"
  width = 32
  description = "ZQ 1 Impedance Control Data Register 1"
  default = "0x00000000"
  offset = "0x000006B0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PU_ODT_RESULT"
    bits = "25:16"
    type = "ro"
    shortdesc = '''Pullup termination calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control.'''
    longdesc = '''The calibration result is updated either after the first calibration completes or when a VT drift related update is performed.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:10"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PD_ODT_RESULT"
    bits = "9:0"
    type = "ro"
    shortdesc = '''Pulldown termination calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control.'''
    longdesc = '''The calibration result is updated either after the first calibration completes or when a VT drift related update is performed.'''
[[register]]
  name = "ZQ1OR0"
  type = "mixed"
  width = 32
  description = "ZQ 1 Impedance Control Override Data Register 0"
  default = "0x00000000"
  offset = "0x000006B4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PU_DRV_OVRD"
    bits = "25:16"
    type = "rw"
    shortdesc = '''Override value for the pull-up output impedance and is controlled by ZQ1PR0.'''
    longdesc = '''DRV_PU_ZDEN'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:10"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PD_DRV_OVRD"
    bits = "9:0"
    type = "rw"
    shortdesc = '''Override value for the pull-down output impedance and is controlled by ZQ1PR0.'''
    longdesc = '''DRV_PD_ZDEN'''
[[register]]
  name = "ZQ1OR1"
  type = "mixed"
  width = 32
  description = "ZQ 1 Impedance Control Override Data Register 1"
  default = "0x00000000"
  offset = "0x000006B8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PU_ODT_OVRD"
    bits = "25:16"
    type = "rw"
    shortdesc = '''Override value for the pull-up output impedance and is controlled by ZQ1PR0.'''
    longdesc = '''DRV_PU_ZDEN'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:10"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeros on reads.'''
  [[register.field]]
    name = "ZDATA_PD_ODT_OVRD"
    bits = "9:0"
    type = "rw"
    shortdesc = '''Override value for the pull-down output impedance and is controlled by ZQ1PR0.'''
    longdesc = '''DRV_PD_ZDEN'''
[[register]]
  name = "ZQ1SR"
  type = "ro"
  width = 32
  description = "ZQ 1 Impedance Control Status Register"
  default = "0x00000000"
  offset = "0x000006BC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:14"
    type = "ro"
  [[register.field]]
    name = "PD_ODT_SAT"
    bits = "13"
    type = "ro"
    shortdesc = '''Pulldown termination strength code saturated due to termination strength adjustment setting in ZQ1PR register.'''
    longdesc = '''Will be zero only in DDR3 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.'''
  [[register.field]]
    name = "PU_ODT_SAT"
    bits = "12"
    type = "ro"
    shortdesc = '''Pullup termination strength code saturated due to termination strength adjustment setting in ZQ1PR register.'''
    longdesc = '''Will be zero only in DDR3 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.'''
  [[register.field]]
    name = "PD_DRV_SAT"
    bits = "11"
    type = "ro"
    shortdesc = '''Pulldown drive strength code saturated due to drive strength adjustment setting in ZQ1PR register.'''
    longdesc = '''Will be non-zero only in DDR4 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.'''
  [[register.field]]
    name = "PU_DRV_SAT"
    bits = "10"
    type = "ro"
    shortdesc = '''Pullup drive strength code saturated due to drive strength adjustment setting in ZQ1PR register.'''
    longdesc = '''Will be non-zero only in DDR4 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled.'''
  [[register.field]]
    name = "ZDONE"
    bits = "9"
    type = "ro"
    shortdesc = '''Impedance Calibration Done: Indicates that the first round of impedance calibration has completed.'''
    longdesc = '''Any time impedance calibration is restarted (after a ZCAL bypass exit or ZCAL configuration register write), this bit goes back to '0' till all segments are re-calibrated, following which this bit returns to '1'.'''
  [[register.field]]
    name = "ZERR"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "OPU"
    bits = "7:6"
    type = "ro"
    shortdesc = '''On-die termination (ODT) pull-up calibration status.'''
    longdesc = '''Valid status encodings are: 2b00 = Completed with no errors 2b01 = Overflow error 2b10 = Underflow error 2b11 = Calibration in progress'''
  [[register.field]]
    name = "OPD"
    bits = "5:4"
    type = "ro"
    shortdesc = '''On-die termination (ODT) pull-down calibration status.'''
    longdesc = '''Valid status encodings are: 2b00 = Completed with no errors 2b01 = Overflow error 2b10 = Underflow error 2b11 = Calibration in progress'''
  [[register.field]]
    name = "ZPU"
    bits = "3:2"
    type = "ro"
    shortdesc = '''Output impedance pull-up calibration status.'''
    longdesc = '''Valid status encodings are: 2b00 = Completed with no errors 2b01 = Overflow error 2b10 = Underflow error 2b11 = Calibration in progress'''
  [[register.field]]
    name = "ZPD"
    bits = "1:0"
    type = "ro"
    shortdesc = '''Output impedance pull-down calibration status.'''
    longdesc = '''Valid status encodings are: 2b00 = Completed with no errors 2b01 = Overflow error 2b10 = Underflow error 2b11 = Calibration in progress'''
[[register]]
  name = "DX0GCR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 0"
  default = "0x40200204"
  offset = "0x00000700"
  [[register.field]]
    name = "CALBYP"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MDLEN"
    bits = "30"
    type = "rw"
    shortdesc = '''Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered.'''
    longdesc = '''These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit.'''
  [[register.field]]
    name = "CODTSHFT"
    bits = "29:28"
    type = "rw"
    shortdesc = '''Configurable ODT(TE) phase shift applicable only when DXSL*DXCTL2.'''
    longdesc = '''CRDEN = 1`b1. 2`b00: no Phase shift on TE input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on TE input to DQSPAD'''
  [[register.field]]
    name = "RDDLY"
    bits = "23:20"
    type = "rw"
    shortdesc = '''Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective byte lane of the PHY.'''
    longdesc = '''Valid only when RDMODE is set as static response mode.'''
  [[register.field]]
    name = "RESERVED"
    bits = "19:14"
    type = "ro"
  [[register.field]]
    name = "DQSNSEPDR"
    bits = "13"
    type = "rw"
    shortdesc = '''DQSNSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQSN gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "DQSSEPDR"
    bits = "12"
    type = "rw"
    shortdesc = '''DQSSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "RTTOAL"
    bits = "11"
    type = "rw"
    shortdesc = '''RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles.'''
    longdesc = '''Valid values are: 0 = ODT control is set to DQSODT/DQODT almost two cycles before read data preamble 1 = ODT control is set to DQSODT/DQODT almost one cycle before read data preamble'''
  [[register.field]]
    name = "RTTOH"
    bits = "10:9"
    type = "rw"
    shortdesc = '''RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control.'''
    longdesc = '''ODT is disabled almost RTTOH clock cycles after the read postamble.'''
  [[register.field]]
    name = "CPDRSHFT"
    bits = "8:7"
    type = "rw"
    shortdesc = '''Configurable PDR phase shift.'''
    longdesc = '''applicable only when DXSL*DXCTL2.CRDEN = 1`b1. 2`b00: no Phase shift on PDR input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on PDR input to DQS PAD'''
  [[register.field]]
    name = "DQSRPD"
    bits = "6"
    type = "rw"
    shortdesc = '''DQSR Power Down: Powers down, if set, the PDQSR cell.'''
    longdesc = '''This bit is ORed with the common PDR configuration bit.'''
  [[register.field]]
    name = "DQSGPDR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "DQSGODT"
    bits = "3"
    type = "rw"
    shortdesc = '''DQSG On-Die Termination: Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate.'''
    longdesc = '''Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.'''
  [[register.field]]
    name = "DQSGOE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "DX0GCR1"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 1"
  default = "0x00007FFF"
  offset = "0x00000704"
  [[register.field]]
    name = "DXPDRMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "QSNSEL"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "QSSEL"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "OEEN"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "PDREN"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "TEEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "DSEN"
    bits = "9"
    type = "rw"
    shortdesc = '''Data Strobe, Data Strobe #, Read Data Valid, Read Data Strobe, Read Data Strobe Gate, Control Clock Gate and Clock Generator Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the corresponding block.'''
    longdesc = '''Read Data Strobe, Read Data Strobe#, Read Data Strobe gate Enable: Enables, when set to 1.'''
  [[register.field]]
    name = "DMEN"
    bits = "8"
    type = "rw"
    shortdesc = '''Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Mask Enable: Enables, if set to 1, the read data path.'''
  [[register.field]]
    name = "DQEN"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Enables DQ corresponding to each bit in a byte Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Enable: Enables, if set to 1, the read data path. Notes: 1. Byte #0 must always be enabled. 2. In LPDDR4 both the bytes of channel should be enabled or disabled together to support DQS2DQ training and CBT Training. 3. In LPDDR3, the lower 16 bits should be enabled or disabled together to support the CA training.'''
[[register]]
  name = "DX0GCR2"
  type = "rw"
  width = 32
  description = "DATX8 n General Configuration Register 2"
  default = "0x00000000"
  offset = "0x00000708"
  [[register.field]]
    name = "DXOEMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: OE Dynamic 01: OE always ON 10: OE always OFF 11: RESERVED'''
  [[register.field]]
    name = "DXTEMODE"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Enables the TE (ODT) mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: TE (ODT) Dynamic 01: TE (ODT) always ON 10: TE (ODT) always OFF 11: RESERVED'''
[[register]]
  name = "DX0GCR3"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 3"
  default = "0x3F000008"
  offset = "0x0000070C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RDBVT"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "WDBVT"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "RGLVT"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "RDLVT"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "WDLVT"
    bits = "25"
    type = "rw"
    shortdesc = '''Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL.'''
    longdesc = '''Note: WDLVT register must be set 0 when the INCWEYE bit is set 1 in the 'Data Training Configuration Register 0 (DTCR0)'.'''
  [[register.field]]
    name = "WLLVT"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSNOEMODE"
    bits = "21:20"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNTEMODE"
    bits = "19:18"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNPDRMODE"
    bits = "17:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMOEMODE"
    bits = "15:14"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMTEMODE"
    bits = "13:12"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMPDRMODE"
    bits = "11:10"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "9:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSOEMODE"
    bits = "7:6"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSTEMODE"
    bits = "5:4"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSPDRMODE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
[[register]]
  name = "DX0GCR4"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 4"
  default = "0x0E00003C"
  offset = "0x00000710"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFPEN"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "DXREFSEN"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "24"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFSSELRANGE"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "DXREFSSEL"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFIEN"
    bits = "5:2"
    type = "rw"
  [[register.field]]
    name = "DXREFIMON"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "DX0GCR5"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 5"
  default = "0x09090909"
  offset = "0x00000714"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR1"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR0"
    bits = "6:0"
    type = "rw"
[[register]]
  name = "DX0GCR6"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 6"
  default = "0x09090909"
  offset = "0x00000718"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR1"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR0"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX0BDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000740"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX0BDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000744"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX0BDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000748"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DSNWBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DSOEBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DSWBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DMWBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX0BDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 3"
  default = "0x00000000"
  offset = "0x00000750"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX0BDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000754"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX0BDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000758"
  [[register.field]]
    name = "RESERVED"
    bits = "31:6"
    type = "ro"
  [[register.field]]
    name = "DMRBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX0BDLR6"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 6"
  default = "0x00000000"
  offset = "0x00000760"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
  [[register.field]]
    name = "TERBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "PDRBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "DX0LCDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000780"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX0LCDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000784"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WDQD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Write Data Delay: Delay select for the write data (WDQ) LCDL for the byte.'''
    longdesc = '''The WDQ LCDL register is automatically updated after DDL Calibration (by Tck/4) and after Write leveling when write leveling is performed. Total delay should be written into this field. It overrides the delay set by hardware. Delay written in this field is converted to following two elements after 20 ctl_clk clock cycles: 1-Number of UI delays (pipelines) added to write dq path that can be read from DxnGTR0.WDQSL field 2-The remainder of the delay, which is number of LCDL tap delays (written delay - DxnGTR0.WDQSL * one UI period). It is smaller than 1 UI delay and will be available to read in this field. Reading this field returns the delay in item 2. This field should be programmed only after running calibration.'''
[[register]]
  name = "DX0LCDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000788"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX0LCDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 3"
  default = "0x00000000"
  offset = "0x0000078C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX0LCDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000790"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSND"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX0LCDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000794"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX0MDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 0"
  default = "0x00000000"
  offset = "0x000007A0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "TPRD"
    bits = "24:16"
    type = "rw"
    shortdesc = '''Target Period: Target period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "IPRD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Initial Period: Initial period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This value is used as the denominator when calculating the ratios of updates during VT compensation.'''
[[register]]
  name = "DX0MDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 1"
  default = "0x00000000"
  offset = "0x000007A4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "MDLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX0GTR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Timing Register 0"
  default = "0x00020000"
  offset = "0x000007C0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WDQSL"
    bits = "26:24"
    type = "rw"
    shortdesc = '''DQ write path latency pipeline: Write data is pipelined by (WLSL + WDQSL).'''
    longdesc = '''Total write data pipeline is: [Write leveling system latency] + WDQSL/2 DRAM clock periods. This value is adjusted by LPDDR4 tDQS2DQ training and write eye centering. Any update to DXnLCDLR1.WDQD updates this field after 20 ctl_clk clock cycles. Reading this field shows the number of pipelines (UI delays) written into DXnLCDLR1.WDQD field. Ensure this field is never overwritten by SW. Writing into this field changes (corrupts) the total write DQ delay written into DXnLCDLR1.WDQD field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:20"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "WLSL"
    bits = "19:16"
    type = "rw"
    shortdesc = '''Write Leveling System Latency: Used to adjust the write latency after write leveling.'''
    longdesc = '''This field is for the byte when in x8 mode Valid values: 0000 = Write latency = WL - 1 0001 = Write latency = WL - 0.5 0010 = Write latency = WL 0011 = Write latency = WL + 0.5 0100 = Write latency = WL + 1 0101 = Write latency = WL + 1.5 0110 = Write latency = WL + 2 0111 = Write latency = WL + 2.5 1000 = Write latency = WL + 3 1001 = Write latency = WL + 3.5 1010 = Write latency = WL + 4 1011 - 1111 = RESERVED'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "12:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DGSL"
    bits = "4:0"
    type = "rw"
    shortdesc = '''DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data.'''
    longdesc = '''This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode'''
[[register]]
  name = "DX0RSR1"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 1"
  default = "0x00000000"
  offset = "0x000007D4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RDLVLERR"
    bits = "15:0"
    type = "ro"
[[register]]
  name = "DX0RSR2"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 2"
  default = "0x00000000"
  offset = "0x000007D8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAWN"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment 'DQS off on some DQ lines' warning.'''
    longdesc = '''One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode'''
[[register]]
  name = "DX0RSR3"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 3"
  default = "0x00000000"
  offset = "0x000007DC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAERR"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment error: Indicates, for each of the system ranks, that an error occurred in the WLA algorithm.'''
    longdesc = '''This is for the byte in x8 mode'''
[[register]]
  name = "DX0GSR0"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 0"
  default = "0x00000000"
  offset = "0x000007E0"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "WLDQ"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "29:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "GDQSPRD"
    bits = "25:17"
    type = "ro"
    shortdesc = '''Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "DPLOCK"
    bits = "16"
    type = "ro"
    shortdesc = '''DATX8 PLL Lock: Indicates, if set, that that DATX8 PLL has locked.'''
    longdesc = '''This is a direct status of the DATX8 PLL lock pin.'''
  [[register.field]]
    name = "WLPRD"
    bits = "15:7"
    type = "ro"
    shortdesc = '''Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration.'''
    longdesc = '''The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.'''
  [[register.field]]
    name = "WLERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "WLDONE"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "WLCAL"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "GDQSCAL"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "RDQSNCAL"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDQSCAL"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "WDQCAL"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX0GSR1"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 1"
  default = "0x00000000"
  offset = "0x000007E4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "DLTCODE"
    bits = "24:1"
    type = "ro"
  [[register.field]]
    name = "DLTDONE"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX0GSR2"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 2"
  default = "0x00000000"
  offset = "0x000007E8"
  [[register.field]]
    name = "GSDQSPRD"
    bits = "31:23"
    type = "ro"
    shortdesc = '''Read DQS gating Status Period: Returns the DDR clock period measured by the read DQS gating status LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "GSDQSCAL"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DQS2DQERR"
    bits = "15:12"
    type = "ro"
    shortdesc = '''Write DQS2DQ training error: Indicates, if set, that the DATX8 has encountered an error during execution of the write DQS2DQ training Each 2 bits indicate error on one rank.'''
    longdesc = '''(e.g. bits [13:12] shows error on rank 0) Status encoding are: 2'b00: No Error 2'b01: Oscillator results are all 0s 2'b10: Oscillator results are all 1s 2'b11: Oscillator results read timeout'''
  [[register.field]]
    name = "ESTAT"
    bits = "11:8"
    type = "ro"
  [[register.field]]
    name = "WEWN"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "WEERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "REWN"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "REERR"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "WDWN"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "WDERR"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDWN"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "RDERR"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX0GSR3"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 3"
  default = "0x00000000"
  offset = "0x000007EC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ESTAT"
    bits = "26:24"
    type = "ro"
    shortdesc = '''VREF Training Error Status Code: Indicates which phase of error check failed.'''
    longdesc = '''Valid status encodings are: ESTAT[0] = Init vref check failed. ESTAT[1] = Final check for DRAM VREF failed ESTAT[2] = Final check for Host VREF failed. Note: ESTAT Register field is valid only when there is a bit set in DXnGSR3.DVERR or DXnGSR3.HVERR.'''
  [[register.field]]
    name = "DVERR"
    bits = "17:16"
    type = "ro"
    shortdesc = '''DRAM VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "HVERR"
    bits = "9:8"
    type = "ro"
    shortdesc = '''Host VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:2"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
[[register]]
  name = "DX1GCR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 0"
  default = "0x40200204"
  offset = "0x00000800"
  [[register.field]]
    name = "CALBYP"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MDLEN"
    bits = "30"
    type = "rw"
    shortdesc = '''Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered.'''
    longdesc = '''These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit.'''
  [[register.field]]
    name = "CODTSHFT"
    bits = "29:28"
    type = "rw"
    shortdesc = '''Configurable ODT(TE) phase shift applicable only when DXSL*DXCTL2.'''
    longdesc = '''CRDEN = 1`b1. 2`b00: no Phase shift on TE input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on TE input to DQSPAD'''
  [[register.field]]
    name = "RDDLY"
    bits = "23:20"
    type = "rw"
    shortdesc = '''Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective by t e lane of the PHY.'''
    longdesc = '''Valid only when RDMODE is set as static response mode.'''
  [[register.field]]
    name = "RESERVED"
    bits = "19:14"
    type = "ro"
  [[register.field]]
    name = "DQSNSEPDR"
    bits = "13"
    type = "rw"
    shortdesc = '''DQSNSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQSN gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "DQSSEPDR"
    bits = "12"
    type = "rw"
    shortdesc = '''DQSSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "RTTOAL"
    bits = "11"
    type = "rw"
    shortdesc = '''RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles.'''
    longdesc = '''Valid values are: 0 = ODT control is set to DQSODT/DQODT almost two cycles before read data preamble 1 = ODT control is set to DQSODT/DQODT almost one cycle before read data preamble'''
  [[register.field]]
    name = "RTTOH"
    bits = "10:9"
    type = "rw"
    shortdesc = '''RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control.'''
    longdesc = '''ODT is disabled almost RTTOH clock cycles after the read postamble.'''
  [[register.field]]
    name = "CPDRSHFT"
    bits = "8:7"
    type = "rw"
    shortdesc = '''Configurable PDR phase shift.'''
    longdesc = '''applicable only when DXSL*DXCTL2.CRDEN = 1`b1. 2`b00: no Phase shift on PDR input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on PDR input to DQS PAD'''
  [[register.field]]
    name = "DQSRPD"
    bits = "6"
    type = "rw"
    shortdesc = '''DQSR Power Down: Powers down, if set, the PDQSR cell.'''
    longdesc = '''This bit is ORed with the common PDR configuration bit.'''
  [[register.field]]
    name = "DQSGPDR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "DQSGODT"
    bits = "3"
    type = "rw"
    shortdesc = '''DQSG On-Die Termination: Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate.'''
    longdesc = '''Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.'''
  [[register.field]]
    name = "DQSGOE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "DX1GCR1"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 1"
  default = "0x00007FFF"
  offset = "0x00000804"
  [[register.field]]
    name = "DXPDRMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "QSNSEL"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "QSSEL"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "OEEN"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "PDREN"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "TEEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "DSEN"
    bits = "9"
    type = "rw"
    shortdesc = '''Data Strobe, Data Strobe #, Read Data Valid, Read Data Strobe, Read Data Strobe Gate, Control Clock Gate and Clock Generator Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the corresponding block.'''
    longdesc = '''Read Data Strobe, Read Data Strobe#, Read Data Strobe gate Enable: Enables, when set to 1.'''
  [[register.field]]
    name = "DMEN"
    bits = "8"
    type = "rw"
    shortdesc = '''Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Mask Enable: Enables, if set to 1, the read data path.'''
  [[register.field]]
    name = "DQEN"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Enables DQ corresponding to each bit in a byte Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Enable: Enables, if set to 1, the read data path. Notes: 1. Byte #0 must always be enabled. 2. In LPDDR4 both the bytes of channel should be enabled or disabled together to support DQS2DQ training and CBT Training. 3. In LPDDR3, the lower 16 bits should be enabled or disabled together to support the CA training.'''
[[register]]
  name = "DX1GCR2"
  type = "rw"
  width = 32
  description = "DATX8 n General Configuration Register 2"
  default = "0x00000000"
  offset = "0x00000808"
  [[register.field]]
    name = "DXOEMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: OE Dynamic 01: OE always ON 10: OE always OFF 11: RESERVED'''
  [[register.field]]
    name = "DXTEMODE"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Enables the TE (ODT) mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: TE (ODT) Dynamic 01: TE (ODT) always ON 10: TE (ODT) always OFF 11: RESERVED'''
[[register]]
  name = "DX1GCR3"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 3"
  default = "0x3F000008"
  offset = "0x0000080C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RDBVT"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "WDBVT"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "RGLVT"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "RDLVT"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "WDLVT"
    bits = "25"
    type = "rw"
    shortdesc = '''Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL.'''
    longdesc = '''Note: WDLVT register must be set 0 when the INCWEYE bit is set 1 in the 'Data Training Configuration Register 0 (DTCR0)'.'''
  [[register.field]]
    name = "WLLVT"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSNOEMODE"
    bits = "21:20"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNTEMODE"
    bits = "19:18"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNPDRMODE"
    bits = "17:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMOEMODE"
    bits = "15:14"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMTEMODE"
    bits = "13:12"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMPDRMODE"
    bits = "11:10"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "9:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSOEMODE"
    bits = "7:6"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSTEMODE"
    bits = "5:4"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSPDRMODE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
[[register]]
  name = "DX1GCR4"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 4"
  default = "0x0E00003C"
  offset = "0x00000810"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFPEN"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "DXREFSEN"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "24"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFSSELRANGE"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "DXREFSSEL"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFIEN"
    bits = "5:2"
    type = "rw"
  [[register.field]]
    name = "DXREFIMON"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "DX1GCR5"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 5"
  default = "0x09090909"
  offset = "0x00000814"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR1"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR0"
    bits = "6:0"
    type = "rw"
[[register]]
  name = "DX1GCR6"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 6"
  default = "0x09090909"
  offset = "0x00000818"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR1"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR0"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX1BDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000840"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX1BDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000844"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX1BDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000848"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DSNWBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DSOEBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DSWBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DMWBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX1BDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 3"
  default = "0x00000000"
  offset = "0x00000850"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX1BDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000854"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX1BDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000858"
  [[register.field]]
    name = "RESERVED"
    bits = "31:6"
    type = "ro"
  [[register.field]]
    name = "DMRBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX1BDLR6"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 6"
  default = "0x00000000"
  offset = "0x00000860"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
  [[register.field]]
    name = "TERBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "PDRBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "DX1LCDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000880"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX1LCDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000884"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WDQD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Write Data Delay: Delay select for the write data (WDQ) LCDL for the byte.'''
    longdesc = '''The WDQ LCDL register is automatically updated after DDL Calibration (by Tck/4) and after Write leveling when write leveling is performed. Total delay should be written into this field. It overrides the delay set by hardware. Delay written in this field is converted to following two elements after 20 ctl_clk clock cycles: 1-Number of UI delays (pipelines) added to write dq path that can be read from DxnGTR0.WDQSL field 2-The remainder of the delay, which is number of LCDL tap delays (written delay - DxnGTR0.WDQSL * one UI period). It is smaller than 1 UI delay and will be available to read in this field. Reading this field returns the delay in item 2. This field should be programmed only after running calibration.'''
[[register]]
  name = "DX1LCDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000888"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX1LCDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 3"
  default = "0x00000000"
  offset = "0x0000088C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX1LCDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000890"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSND"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX1LCDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000894"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX1MDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 0"
  default = "0x00000000"
  offset = "0x000008A0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "TPRD"
    bits = "24:16"
    type = "rw"
    shortdesc = '''Target Period: Target period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "IPRD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Initial Period: Initial period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This value is used as the denominator when calculating the ratios of updates during VT compensation.'''
[[register]]
  name = "DX1MDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 1"
  default = "0x00000000"
  offset = "0x000008A4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "MDLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX1GTR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Timing Register 0"
  default = "0x00020000"
  offset = "0x000008C0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WDQSL"
    bits = "26:24"
    type = "rw"
    shortdesc = '''DQ write path latency pipeline: Write data is pipelined by (WLSL + WDQSL).'''
    longdesc = '''Total write data pipeline is: [Write leveling system latency] + WDQSL/2 DRAM clock periods. This value is adjusted by LPDDR4 tDQS2DQ training and write eye centering. Any update to DXnLCDLR1.WDQD updates this field after 20 ctl_clk clock cycles. Reading this field shows the number of pipelines (UI delays) written into DXnLCDLR1.WDQD field. Ensure this field is never overwritten by SW. Writing into this field changes (corrupts) the total write DQ delay written into DXnLCDLR1.WDQD field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:20"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "WLSL"
    bits = "19:16"
    type = "rw"
    shortdesc = '''Write Leveling System Latency: Used to adjust the write latency after write leveling.'''
    longdesc = '''This field is for the byte when in x8 mode Valid values: 0000 = Write latency = WL - 1 0001 = Write latency = WL - 0.5 0010 = Write latency = WL 0011 = Write latency = WL + 0.5 0100 = Write latency = WL + 1 0101 = Write latency = WL + 1.5 0110 = Write latency = WL + 2 0111 = Write latency = WL + 2.5 1000 = Write latency = WL + 3 1001 = Write latency = WL + 3.5 1010 = Write latency = WL + 4 1011 - 1111 = RESERVED'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "12:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DGSL"
    bits = "4:0"
    type = "rw"
    shortdesc = '''DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data.'''
    longdesc = '''This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode'''
[[register]]
  name = "DX1RSR1"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 1"
  default = "0x00000000"
  offset = "0x000008D4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RDLVLERR"
    bits = "15:0"
    type = "ro"
[[register]]
  name = "DX1RSR2"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 2"
  default = "0x00000000"
  offset = "0x000008D8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAWN"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment 'DQS off on some DQ lines' warning.'''
    longdesc = '''One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode'''
[[register]]
  name = "DX1RSR3"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 3"
  default = "0x00000000"
  offset = "0x000008DC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAERR"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment error: Indicates, for each of the system ranks, that an error occurred in the WLA algorithm.'''
    longdesc = '''This is for the byte in x8 mode'''
[[register]]
  name = "DX1GSR0"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 0"
  default = "0x00000000"
  offset = "0x000008E0"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "WLDQ"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "29:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "GDQSPRD"
    bits = "25:17"
    type = "ro"
    shortdesc = '''Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "WLPRD"
    bits = "15:7"
    type = "ro"
    shortdesc = '''Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration.'''
    longdesc = '''The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.'''
  [[register.field]]
    name = "WLERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "WLDONE"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "WLCAL"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "GDQSCAL"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "RDQSNCAL"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDQSCAL"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "WDQCAL"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX1GSR1"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 1"
  default = "0x00000000"
  offset = "0x000008E4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "DLTCODE"
    bits = "24:1"
    type = "ro"
  [[register.field]]
    name = "DLTDONE"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX1GSR2"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 2"
  default = "0x00000000"
  offset = "0x000008E8"
  [[register.field]]
    name = "GSDQSPRD"
    bits = "31:23"
    type = "ro"
    shortdesc = '''Read DQS gating Status Period: Returns the DDR clock period measured by the read DQS gating status LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "GSDQSCAL"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DQS2DQERR"
    bits = "15:12"
    type = "ro"
    shortdesc = '''Write DQS2DQ training error: Indicates, if set, that the DATX8 has encountered an error during execution of the write DQS2DQ training Each 2 bits indicate error on one rank.'''
    longdesc = '''(e.g. bits [13:12] shows error on rank 0) Status encoding are: 2'b00: No Error 2'b01: Oscillator results are all 0s 2'b10: Oscillator results are all 1s 2'b11: Oscillator results read timeout'''
  [[register.field]]
    name = "ESTAT"
    bits = "11:8"
    type = "ro"
  [[register.field]]
    name = "WEWN"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "WEERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "REWN"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "REERR"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "WDWN"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "WDERR"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDWN"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "RDERR"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX1GSR3"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 3"
  default = "0x00000000"
  offset = "0x000008EC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ESTAT"
    bits = "26:24"
    type = "ro"
    shortdesc = '''VREF Training Error Status Code: Indicates which phase of error check failed.'''
    longdesc = '''Valid status encodings are: ESTAT[0] = Init vref check failed. ESTAT[1] = Final check for DRAM VREF failed ESTAT[2] = Final check for Host VREF failed. Note: ESTAT Register field is valid only when there is a bit set in DXnGSR3.DVERR or DXnGSR3.HVERR.'''
  [[register.field]]
    name = "DVERR"
    bits = "19:16"
    type = "ro"
    shortdesc = '''DRAM VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "HVERR"
    bits = "11:8"
    type = "ro"
    shortdesc = '''Host VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:2"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
[[register]]
  name = "DX2GCR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 0"
  default = "0x40200204"
  offset = "0x00000900"
  [[register.field]]
    name = "CALBYP"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MDLEN"
    bits = "30"
    type = "rw"
    shortdesc = '''Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered.'''
    longdesc = '''These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit.'''
  [[register.field]]
    name = "CODTSHFT"
    bits = "29:28"
    type = "rw"
    shortdesc = '''Configurable ODT(TE) phase shift applicable only when DXSL*DXCTL2.'''
    longdesc = '''CRDEN = 1`b1. 2`b00: no Phase shift on TE input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on TE input to DQSPAD'''
  [[register.field]]
    name = "RDDLY"
    bits = "23:20"
    type = "rw"
    shortdesc = '''Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective by t e lane of the PHY.'''
    longdesc = '''Valid only when RDMODE is set as static response mode.'''
  [[register.field]]
    name = "RESERVED"
    bits = "19:14"
    type = "ro"
  [[register.field]]
    name = "DQSNSEPDR"
    bits = "13"
    type = "rw"
    shortdesc = '''DQSNSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQSN gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "DQSSEPDR"
    bits = "12"
    type = "rw"
    shortdesc = '''DQSSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "RTTOAL"
    bits = "11"
    type = "rw"
    shortdesc = '''RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles.'''
    longdesc = '''Valid values are: 0 = ODT control is set to DQSODT/DQODT almost two cycles before read data preamble 1 = ODT control is set to DQSODT/DQODT almost one cycle before read data preamble'''
  [[register.field]]
    name = "RTTOH"
    bits = "10:9"
    type = "rw"
    shortdesc = '''RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control.'''
    longdesc = '''ODT is disabled almost RTTOH clock cycles after the read postamble.'''
  [[register.field]]
    name = "CPDRSHFT"
    bits = "8:7"
    type = "rw"
    shortdesc = '''Configurable PDR phase shift.'''
    longdesc = '''applicable only when DXSL*DXCTL2.CRDEN = 1`b1. 2`b00: no Phase shift on PDR input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on PDR input to DQS PAD'''
  [[register.field]]
    name = "DQSRPD"
    bits = "6"
    type = "rw"
    shortdesc = '''DQSR Power Down: Powers down, if set, the PDQSR cell.'''
    longdesc = '''This bit is ORed with the common PDR configuration bit.'''
  [[register.field]]
    name = "DQSGPDR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "DQSGODT"
    bits = "3"
    type = "rw"
    shortdesc = '''DQSG On-Die Termination: Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate.'''
    longdesc = '''Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.'''
  [[register.field]]
    name = "DQSGOE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "DX2GCR1"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 1"
  default = "0x00007FFF"
  offset = "0x00000904"
  [[register.field]]
    name = "DXPDRMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "QSNSEL"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "QSSEL"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "OEEN"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "PDREN"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "TEEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "DSEN"
    bits = "9"
    type = "rw"
    shortdesc = '''Data Strobe, Data Strobe #, Read Data Valid, Read Data Strobe, Read Data Strobe Gate, Control Clock Gate and Clock Generator Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the corresponding block.'''
    longdesc = '''Read Data Strobe, Read Data Strobe#, Read Data Strobe gate Enable: Enables, when set to 1.'''
  [[register.field]]
    name = "DMEN"
    bits = "8"
    type = "rw"
    shortdesc = '''Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Mask Enable: Enables, if set to 1, the read data path.'''
  [[register.field]]
    name = "DQEN"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Enables DQ corresponding to each bit in a byte Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Enable: Enables, if set to 1, the read data path. Notes: 1. Byte #0 must always be enabled. 2. In LPDDR4 both the bytes of channel should be enabled or disabled together to support DQS2DQ training and CBT Training. 3. In LPDDR3, the lower 16 bits should be enabled or disabled together to support the CA training.'''
[[register]]
  name = "DX2GCR2"
  type = "rw"
  width = 32
  description = "DATX8 n General Configuration Register 2"
  default = "0x00000000"
  offset = "0x00000908"
  [[register.field]]
    name = "DXOEMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: OE Dynamic 01: OE always ON 10: OE always OFF 11: RESERVED'''
  [[register.field]]
    name = "DXTEMODE"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Enables the TE (ODT) mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: TE (ODT) Dynamic 01: TE (ODT) always ON 10: TE (ODT) always OFF 11: RESERVED'''
[[register]]
  name = "DX2GCR3"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 3"
  default = "0x3F000008"
  offset = "0x0000090C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RDBVT"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "WDBVT"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "RGLVT"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "RDLVT"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "WDLVT"
    bits = "25"
    type = "rw"
    shortdesc = '''Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL.'''
    longdesc = '''Note: WDLVT register must be set 0 when the INCWEYE bit is set 1 in the 'Data Training Configuration Register 0 (DTCR0)'.'''
  [[register.field]]
    name = "WLLVT"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSNOEMODE"
    bits = "21:20"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNTEMODE"
    bits = "19:18"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNPDRMODE"
    bits = "17:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMOEMODE"
    bits = "15:14"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMTEMODE"
    bits = "13:12"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMPDRMODE"
    bits = "11:10"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "9:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSOEMODE"
    bits = "7:6"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSTEMODE"
    bits = "5:4"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSPDRMODE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
[[register]]
  name = "DX2GCR4"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 4"
  default = "0x0E00003C"
  offset = "0x00000910"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFPEN"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "DXREFSEN"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "24"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFSSELRANGE"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "DXREFSSEL"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFIEN"
    bits = "5:2"
    type = "rw"
  [[register.field]]
    name = "DXREFIMON"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "DX2GCR5"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 5"
  default = "0x09090909"
  offset = "0x00000914"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR1"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR0"
    bits = "6:0"
    type = "rw"
[[register]]
  name = "DX2GCR6"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 6"
  default = "0x09090909"
  offset = "0x00000918"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR1"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR0"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX2BDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000940"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX2BDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000944"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX2BDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000948"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DSNWBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DSOEBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DSWBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DMWBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX2BDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 3"
  default = "0x00000000"
  offset = "0x00000950"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX2BDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000954"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX2BDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000958"
  [[register.field]]
    name = "RESERVED"
    bits = "31:6"
    type = "ro"
  [[register.field]]
    name = "DMRBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX2BDLR6"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 6"
  default = "0x00000000"
  offset = "0x00000960"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
  [[register.field]]
    name = "TERBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "PDRBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "DX2LCDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000980"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX2LCDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000984"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WDQD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Write Data Delay: Delay select for the write data (WDQ) LCDL for the byte.'''
    longdesc = '''The WDQ LCDL register is automatically updated after DDL Calibration (by Tck/4) and after Write leveling when write leveling is performed. Total delay should be written into this field. It overrides the delay set by hardware. Delay written in this field is converted to following two elements after 20 ctl_clk clock cycles: 1-Number of UI delays (pipelines) added to write dq path that can be read from DxnGTR0.WDQSL field 2-The remainder of the delay, which is number of LCDL tap delays (written delay - DxnGTR0.WDQSL * one UI period). It is smaller than 1 UI delay and will be available to read in this field. Reading this field returns the delay in item 2. This field should be programmed only after running calibration.'''
[[register]]
  name = "DX2LCDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000988"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX2LCDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 3"
  default = "0x00000000"
  offset = "0x0000098C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX2LCDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000990"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSND"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX2LCDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000994"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX2MDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 0"
  default = "0x00000000"
  offset = "0x000009A0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "TPRD"
    bits = "24:16"
    type = "rw"
    shortdesc = '''Target Period: Target period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "IPRD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Initial Period: Initial period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This value is used as the denominator when calculating the ratios of updates during VT compensation.'''
[[register]]
  name = "DX2MDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 1"
  default = "0x00000000"
  offset = "0x000009A4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "MDLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX2GTR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Timing Register 0"
  default = "0x00020000"
  offset = "0x000009C0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WDQSL"
    bits = "26:24"
    type = "rw"
    shortdesc = '''DQ write path latency pipeline: Write data is pipelined by (WLSL + WDQSL).'''
    longdesc = '''Total write data pipeline is: [Write leveling system latency] + WDQSL/2 DRAM clock periods. This value is adjusted by LPDDR4 tDQS2DQ training and write eye centering. Any update to DXnLCDLR1.WDQD updates this field after 20 ctl_clk clock cycles. Reading this field shows the number of pipelines (UI delays) written into DXnLCDLR1.WDQD field. Ensure this field is never overwritten by SW. Writing into this field changes (corrupts) the total write DQ delay written into DXnLCDLR1.WDQD field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:20"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "WLSL"
    bits = "19:16"
    type = "rw"
    shortdesc = '''Write Leveling System Latency: Used to adjust the write latency after write leveling.'''
    longdesc = '''This field is for the byte when in x8 mode Valid values: 0000 = Write latency = WL - 1 0001 = Write latency = WL - 0.5 0010 = Write latency = WL 0011 = Write latency = WL + 0.5 0100 = Write latency = WL + 1 0101 = Write latency = WL + 1.5 0110 = Write latency = WL + 2 0111 = Write latency = WL + 2.5 1000 = Write latency = WL + 3 1001 = Write latency = WL + 3.5 1010 = Write latency = WL + 4 1011 - 1111 = RESERVED'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "12:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DGSL"
    bits = "4:0"
    type = "rw"
    shortdesc = '''DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data.'''
    longdesc = '''This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode'''
[[register]]
  name = "DX2RSR1"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 1"
  default = "0x00000000"
  offset = "0x000009D4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RDLVLERR"
    bits = "15:0"
    type = "ro"
[[register]]
  name = "DX2RSR2"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 2"
  default = "0x00000000"
  offset = "0x000009D8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAWN"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment 'DQS off on some DQ lines' warning.'''
    longdesc = '''One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode'''
[[register]]
  name = "DX2RSR3"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 3"
  default = "0x00000000"
  offset = "0x000009DC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAERR"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment error: Indicates, for each of the system ranks, that an error occurred in the WLA algorithm.'''
    longdesc = '''This is for the byte in x8 mode'''
[[register]]
  name = "DX2GSR0"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 0"
  default = "0x00000000"
  offset = "0x000009E0"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "WLDQ"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "29:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "GDQSPRD"
    bits = "25:17"
    type = "ro"
    shortdesc = '''Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "DPLOCK"
    bits = "16"
    type = "ro"
    shortdesc = '''DATX8 PLL Lock: Indicates, if set, that that DATX8 PLL has locked.'''
    longdesc = '''This is a direct status of the DATX8 PLL lock pin.'''
  [[register.field]]
    name = "WLPRD"
    bits = "15:7"
    type = "ro"
    shortdesc = '''Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration.'''
    longdesc = '''The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.'''
  [[register.field]]
    name = "WLERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "WLDONE"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "WLCAL"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "GDQSCAL"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "RDQSNCAL"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDQSCAL"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "WDQCAL"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX2GSR1"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 1"
  default = "0x00000000"
  offset = "0x000009E4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "DLTCODE"
    bits = "24:1"
    type = "ro"
  [[register.field]]
    name = "DLTDONE"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX2GSR2"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 2"
  default = "0x00000000"
  offset = "0x000009E8"
  [[register.field]]
    name = "GSDQSPRD"
    bits = "31:23"
    type = "ro"
    shortdesc = '''Read DQS gating Status Period: Returns the DDR clock period measured by the read DQS gating status LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "GSDQSCAL"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DQS2DQERR"
    bits = "15:12"
    type = "ro"
    shortdesc = '''Write DQS2DQ training error: Indicates, if set, that the DATX8 has encountered an error during execution of the write DQS2DQ training Each 2 bits indicate error on one rank.'''
    longdesc = '''(e.g. bits [13:12] shows error on rank 0) Status encoding are: 2'b00: No Error 2'b01: Oscillator results are all 0s 2'b10: Oscillator results are all 1s 2'b11: Oscillator results read timeout'''
  [[register.field]]
    name = "ESTAT"
    bits = "11:8"
    type = "ro"
  [[register.field]]
    name = "WEWN"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "WEERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "REWN"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "REERR"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "WDWN"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "WDERR"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDWN"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "RDERR"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX2GSR3"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 3"
  default = "0x00000000"
  offset = "0x000009EC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ESTAT"
    bits = "26:24"
    type = "ro"
    shortdesc = '''VREF Training Error Status Code: Indicates which phase of error check failed.'''
    longdesc = '''Valid status encodings are: ESTAT[0] = Init vref check failed. ESTAT[1] = Final check for DRAM VREF failed ESTAT[2] = Final check for Host VREF failed. Note: ESTAT Register field is valid only when there is a bit set in DXnGSR3.DVERR or DXnGSR3.HVERR.'''
  [[register.field]]
    name = "DVERR"
    bits = "19:16"
    type = "ro"
    shortdesc = '''DRAM VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "HVERR"
    bits = "11:8"
    type = "ro"
    shortdesc = '''Host VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:2"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
[[register]]
  name = "DX3GCR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 0"
  default = "0x40200204"
  offset = "0x00000A00"
  [[register.field]]
    name = "CALBYP"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MDLEN"
    bits = "30"
    type = "rw"
    shortdesc = '''Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered.'''
    longdesc = '''These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit.'''
  [[register.field]]
    name = "CODTSHFT"
    bits = "29:28"
    type = "rw"
    shortdesc = '''Configurable ODT(TE) phase shift applicable only when DXSL*DXCTL2.'''
    longdesc = '''CRDEN = 1`b1. 2`b00: no Phase shift on TE input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on TE input to DQSPAD'''
  [[register.field]]
    name = "RDDLY"
    bits = "23:20"
    type = "rw"
    shortdesc = '''Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective by t e lane of the PHY.'''
    longdesc = '''Valid only when RDMODE is set as static response mode.'''
  [[register.field]]
    name = "RESERVED"
    bits = "19:14"
    type = "ro"
  [[register.field]]
    name = "DQSNSEPDR"
    bits = "13"
    type = "rw"
    shortdesc = '''DQSNSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQSN gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "DQSSEPDR"
    bits = "12"
    type = "rw"
    shortdesc = '''DQSSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "RTTOAL"
    bits = "11"
    type = "rw"
    shortdesc = '''RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles.'''
    longdesc = '''Valid values are: 0 = ODT control is set to DQSODT/DQODT almost two cycles before read data preamble 1 = ODT control is set to DQSODT/DQODT almost one cycle before read data preamble'''
  [[register.field]]
    name = "RTTOH"
    bits = "10:9"
    type = "rw"
    shortdesc = '''RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control.'''
    longdesc = '''ODT is disabled almost RTTOH clock cycles after the read postamble.'''
  [[register.field]]
    name = "CPDRSHFT"
    bits = "8:7"
    type = "rw"
    shortdesc = '''Configurable PDR phase shift.'''
    longdesc = '''applicable only when DXSL*DXCTL2.CRDEN = 1`b1. 2`b00: no Phase shift on PDR input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on PDR input to DQS PAD'''
  [[register.field]]
    name = "DQSRPD"
    bits = "6"
    type = "rw"
    shortdesc = '''DQSR Power Down: Powers down, if set, the PDQSR cell.'''
    longdesc = '''This bit is ORed with the common PDR configuration bit.'''
  [[register.field]]
    name = "DQSGPDR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "DQSGODT"
    bits = "3"
    type = "rw"
    shortdesc = '''DQSG On-Die Termination: Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate.'''
    longdesc = '''Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.'''
  [[register.field]]
    name = "DQSGOE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "DX3GCR1"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 1"
  default = "0x00007FFF"
  offset = "0x00000A04"
  [[register.field]]
    name = "DXPDRMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "QSNSEL"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "QSSEL"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "OEEN"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "PDREN"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "TEEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "DSEN"
    bits = "9"
    type = "rw"
    shortdesc = '''Data Strobe, Data Strobe #, Read Data Valid, Read Data Strobe, Read Data Strobe Gate, Control Clock Gate and Clock Generator Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the corresponding block.'''
    longdesc = '''Read Data Strobe, Read Data Strobe#, Read Data Strobe gate Enable: Enables, when set to 1.'''
  [[register.field]]
    name = "DMEN"
    bits = "8"
    type = "rw"
    shortdesc = '''Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Mask Enable: Enables, if set to 1, the read data path.'''
  [[register.field]]
    name = "DQEN"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Enables DQ corresponding to each bit in a byte Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Enable: Enables, if set to 1, the read data path. Notes: 1. Byte #0 must always be enabled. 2. In LPDDR4 both the bytes of channel should be enabled or disabled together to support DQS2DQ training and CBT Training. 3. In LPDDR3, the lower 16 bits should be enabled or disabled together to support the CA training.'''
[[register]]
  name = "DX3GCR2"
  type = "rw"
  width = 32
  description = "DATX8 n General Configuration Register 2"
  default = "0x00000000"
  offset = "0x00000A08"
  [[register.field]]
    name = "DXOEMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: OE Dynamic 01: OE always ON 10: OE always OFF 11: RESERVED'''
  [[register.field]]
    name = "DXTEMODE"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Enables the TE (ODT) mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: TE (ODT) Dynamic 01: TE (ODT) always ON 10: TE (ODT) always OFF 11: RESERVED'''
[[register]]
  name = "DX3GCR3"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 3"
  default = "0x3F000008"
  offset = "0x00000A0C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RDBVT"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "WDBVT"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "RGLVT"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "RDLVT"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "WDLVT"
    bits = "25"
    type = "rw"
    shortdesc = '''Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL.'''
    longdesc = '''Note: WDLVT register must be set 0 when the INCWEYE bit is set 1 in the 'Data Training Configuration Register 0 (DTCR0)'.'''
  [[register.field]]
    name = "WLLVT"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSNOEMODE"
    bits = "21:20"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNTEMODE"
    bits = "19:18"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNPDRMODE"
    bits = "17:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMOEMODE"
    bits = "15:14"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMTEMODE"
    bits = "13:12"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMPDRMODE"
    bits = "11:10"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "9:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSOEMODE"
    bits = "7:6"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSTEMODE"
    bits = "5:4"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSPDRMODE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
[[register]]
  name = "DX3GCR4"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 4"
  default = "0x0E00003C"
  offset = "0x00000A10"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFPEN"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "DXREFSEN"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "24"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFSSELRANGE"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "DXREFSSEL"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFIEN"
    bits = "5:2"
    type = "rw"
  [[register.field]]
    name = "DXREFIMON"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "DX3GCR5"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 5"
  default = "0x09090909"
  offset = "0x00000A14"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR1"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR0"
    bits = "6:0"
    type = "rw"
[[register]]
  name = "DX3GCR6"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 6"
  default = "0x09090909"
  offset = "0x00000A18"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR1"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR0"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX3BDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000A40"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX3BDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000A44"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX3BDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000A48"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DSNWBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DSOEBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DSWBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DMWBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX3BDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 3"
  default = "0x00000000"
  offset = "0x00000A50"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX3BDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000A54"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX3BDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000A58"
  [[register.field]]
    name = "RESERVED"
    bits = "31:6"
    type = "ro"
  [[register.field]]
    name = "DMRBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX3BDLR6"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 6"
  default = "0x00000000"
  offset = "0x00000A60"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
  [[register.field]]
    name = "TERBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "PDRBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "DX3LCDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000A80"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX3LCDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000A84"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WDQD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Write Data Delay: Delay select for the write data (WDQ) LCDL for the byte.'''
    longdesc = '''The WDQ LCDL register is automatically updated after DDL Calibration (by Tck/4) and after Write leveling when write leveling is performed. Total delay should be written into this field. It overrides the delay set by hardware. Delay written in this field is converted to following two elements after 20 ctl_clk clock cycles: 1-Number of UI delays (pipelines) added to write dq path that can be read from DxnGTR0.WDQSL field 2-The remainder of the delay, which is number of LCDL tap delays (written delay - DxnGTR0.WDQSL * one UI period). It is smaller than 1 UI delay and will be available to read in this field. Reading this field returns the delay in item 2. This field should be programmed only after running calibration.'''
[[register]]
  name = "DX3LCDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000A88"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX3LCDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 3"
  default = "0x00000000"
  offset = "0x00000A8C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX3LCDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000A90"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSND"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX3LCDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000A94"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX3MDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000AA0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "TPRD"
    bits = "24:16"
    type = "rw"
    shortdesc = '''Target Period: Target period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "IPRD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Initial Period: Initial period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This value is used as the denominator when calculating the ratios of updates during VT compensation.'''
[[register]]
  name = "DX3MDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000AA4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "MDLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX3GTR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Timing Register 0"
  default = "0x00020000"
  offset = "0x00000AC0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WDQSL"
    bits = "26:24"
    type = "rw"
    shortdesc = '''DQ write path latency pipeline: Write data is pipelined by (WLSL + WDQSL).'''
    longdesc = '''Total write data pipeline is: [Write leveling system latency] + WDQSL/2 DRAM clock periods. This value is adjusted by LPDDR4 tDQS2DQ training and write eye centering. Any update to DXnLCDLR1.WDQD updates this field after 20 ctl_clk clock cycles. Reading this field shows the number of pipelines (UI delays) written into DXnLCDLR1.WDQD field. Ensure this field is never overwritten by SW. Writing into this field changes (corrupts) the total write DQ delay written into DXnLCDLR1.WDQD field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:20"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "WLSL"
    bits = "19:16"
    type = "rw"
    shortdesc = '''Write Leveling System Latency: Used to adjust the write latency after write leveling.'''
    longdesc = '''This field is for the byte when in x8 mode Valid values: 0000 = Write latency = WL - 1 0001 = Write latency = WL - 0.5 0010 = Write latency = WL 0011 = Write latency = WL + 0.5 0100 = Write latency = WL + 1 0101 = Write latency = WL + 1.5 0110 = Write latency = WL + 2 0111 = Write latency = WL + 2.5 1000 = Write latency = WL + 3 1001 = Write latency = WL + 3.5 1010 = Write latency = WL + 4 1011 - 1111 = RESERVED'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "12:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DGSL"
    bits = "4:0"
    type = "rw"
    shortdesc = '''DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data.'''
    longdesc = '''This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode'''
[[register]]
  name = "DX3RSR1"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 1"
  default = "0x00000000"
  offset = "0x00000AD4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RDLVLERR"
    bits = "15:0"
    type = "ro"
[[register]]
  name = "DX3RSR2"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 2"
  default = "0x00000000"
  offset = "0x00000AD8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAWN"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment 'DQS off on some DQ lines' warning.'''
    longdesc = '''One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode'''
[[register]]
  name = "DX3RSR3"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 3"
  default = "0x00000000"
  offset = "0x00000ADC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAERR"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment error: Indicates, for each of the system ranks, that an error occurred in the WLA algorithm.'''
    longdesc = '''This is for the byte in x8 mode'''
[[register]]
  name = "DX3GSR0"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 0"
  default = "0x00000000"
  offset = "0x00000AE0"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "WLDQ"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "29:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "GDQSPRD"
    bits = "25:17"
    type = "ro"
    shortdesc = '''Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "WLPRD"
    bits = "15:7"
    type = "ro"
    shortdesc = '''Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration.'''
    longdesc = '''The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.'''
  [[register.field]]
    name = "WLERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "WLDONE"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "WLCAL"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "GDQSCAL"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "RDQSNCAL"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDQSCAL"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "WDQCAL"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX3GSR1"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 1"
  default = "0x00000000"
  offset = "0x00000AE4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "DLTCODE"
    bits = "24:1"
    type = "ro"
  [[register.field]]
    name = "DLTDONE"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX3GSR2"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 2"
  default = "0x00000000"
  offset = "0x00000AE8"
  [[register.field]]
    name = "GSDQSPRD"
    bits = "31:23"
    type = "ro"
    shortdesc = '''Read DQS gating Status Period: Returns the DDR clock period measured by the read DQS gating status LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "GSDQSCAL"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DQS2DQERR"
    bits = "15:12"
    type = "ro"
    shortdesc = '''Write DQS2DQ training error: Indicates, if set, that the DATX8 has encountered an error during execution of the write DQS2DQ training Each 2 bits indicate error on one rank.'''
    longdesc = '''(e.g. bits [13:12] shows error on rank 0) Status encoding are: 2'b00: No Error 2'b01: Oscillator results are all 0s 2'b10: Oscillator results are all 1s 2'b11: Oscillator results read timeout'''
  [[register.field]]
    name = "ESTAT"
    bits = "11:8"
    type = "ro"
  [[register.field]]
    name = "WEWN"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "WEERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "REWN"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "REERR"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "WDWN"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "WDERR"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDWN"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "RDERR"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX3GSR3"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 3"
  default = "0x00000000"
  offset = "0x00000AEC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ESTAT"
    bits = "26:24"
    type = "ro"
    shortdesc = '''VREF Training Error Status Code: Indicates which phase of error check failed.'''
    longdesc = '''Valid status encodings are: ESTAT[0] = Init vref check failed. ESTAT[1] = Final check for DRAM VREF failed ESTAT[2] = Final check for Host VREF failed. Note: ESTAT Register field is valid only when there is a bit set in DXnGSR3.DVERR or DXnGSR3.HVERR.'''
  [[register.field]]
    name = "DVERR"
    bits = "19:16"
    type = "ro"
    shortdesc = '''DRAM VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "HVERR"
    bits = "11:8"
    type = "ro"
    shortdesc = '''Host VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:2"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
[[register]]
  name = "DX4GCR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 0"
  default = "0x40200204"
  offset = "0x00000B00"
  [[register.field]]
    name = "CALBYP"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MDLEN"
    bits = "30"
    type = "rw"
    shortdesc = '''Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered.'''
    longdesc = '''These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit.'''
  [[register.field]]
    name = "CODTSHFT"
    bits = "29:28"
    type = "rw"
    shortdesc = '''Configurable ODT(TE) phase shift applicable only when DXSL*DXCTL2.'''
    longdesc = '''CRDEN = 1`b1. 2`b00: no Phase shift on TE input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on TE input to DQSPAD'''
  [[register.field]]
    name = "RDDLY"
    bits = "23:20"
    type = "rw"
    shortdesc = '''Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective by t e lane of the PHY.'''
    longdesc = '''Valid only when RDMODE is set as static response mode.'''
  [[register.field]]
    name = "RESERVED"
    bits = "19:14"
    type = "ro"
  [[register.field]]
    name = "DQSNSEPDR"
    bits = "13"
    type = "rw"
    shortdesc = '''DQSNSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQSN gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "DQSSEPDR"
    bits = "12"
    type = "rw"
    shortdesc = '''DQSSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "RTTOAL"
    bits = "11"
    type = "rw"
    shortdesc = '''RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles.'''
    longdesc = '''Valid values are: 0 = ODT control is set to DQSODT/DQODT almost two cycles before read data preamble 1 = ODT control is set to DQSODT/DQODT almost one cycle before read data preamble'''
  [[register.field]]
    name = "RTTOH"
    bits = "10:9"
    type = "rw"
    shortdesc = '''RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control.'''
    longdesc = '''ODT is disabled almost RTTOH clock cycles after the read postamble.'''
  [[register.field]]
    name = "CPDRSHFT"
    bits = "8:7"
    type = "rw"
    shortdesc = '''Configurable PDR phase shift.'''
    longdesc = '''applicable only when DXSL*DXCTL2.CRDEN = 1`b1. 2`b00: no Phase shift on PDR input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on PDR input to DQS PAD'''
  [[register.field]]
    name = "DQSRPD"
    bits = "6"
    type = "rw"
    shortdesc = '''DQSR Power Down: Powers down, if set, the PDQSR cell.'''
    longdesc = '''This bit is ORed with the common PDR configuration bit.'''
  [[register.field]]
    name = "DQSGPDR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "DQSGODT"
    bits = "3"
    type = "rw"
    shortdesc = '''DQSG On-Die Termination: Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate.'''
    longdesc = '''Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.'''
  [[register.field]]
    name = "DQSGOE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "DX4GCR1"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 1"
  default = "0x00007FFF"
  offset = "0x00000B04"
  [[register.field]]
    name = "DXPDRMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "QSNSEL"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "QSSEL"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "OEEN"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "PDREN"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "TEEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "DSEN"
    bits = "9"
    type = "rw"
    shortdesc = '''Data Strobe, Data Strobe #, Read Data Valid, Read Data Strobe, Read Data Strobe Gate, Control Clock Gate and Clock Generator Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the corresponding block.'''
    longdesc = '''Read Data Strobe, Read Data Strobe#, Read Data Strobe gate Enable: Enables, when set to 1.'''
  [[register.field]]
    name = "DMEN"
    bits = "8"
    type = "rw"
    shortdesc = '''Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Mask Enable: Enables, if set to 1, the read data path.'''
  [[register.field]]
    name = "DQEN"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Enables DQ corresponding to each bit in a byte Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Enable: Enables, if set to 1, the read data path. Notes: 1. Byte #0 must always be enabled. 2. In LPDDR4 both the bytes of channel should be enabled or disabled together to support DQS2DQ training and CBT Training. 3. In LPDDR3, the lower 16 bits should be enabled or disabled together to support the CA training.'''
[[register]]
  name = "DX4GCR2"
  type = "rw"
  width = 32
  description = "DATX8 n General Configuration Register 2"
  default = "0x00000000"
  offset = "0x00000B08"
  [[register.field]]
    name = "DXOEMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: OE Dynamic 01: OE always ON 10: OE always OFF 11: RESERVED'''
  [[register.field]]
    name = "DXTEMODE"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Enables the TE (ODT) mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: TE (ODT) Dynamic 01: TE (ODT) always ON 10: TE (ODT) always OFF 11: RESERVED'''
[[register]]
  name = "DX4GCR3"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 3"
  default = "0x3F000008"
  offset = "0x00000B0C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RDBVT"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "WDBVT"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "RGLVT"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "RDLVT"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "WDLVT"
    bits = "25"
    type = "rw"
    shortdesc = '''Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL.'''
    longdesc = '''Note: WDLVT register must be set 0 when the INCWEYE bit is set 1 in the 'Data Training Configuration Register 0 (DTCR0)'.'''
  [[register.field]]
    name = "WLLVT"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSNOEMODE"
    bits = "21:20"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNTEMODE"
    bits = "19:18"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNPDRMODE"
    bits = "17:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMOEMODE"
    bits = "15:14"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMTEMODE"
    bits = "13:12"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMPDRMODE"
    bits = "11:10"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "9:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSOEMODE"
    bits = "7:6"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSTEMODE"
    bits = "5:4"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSPDRMODE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
[[register]]
  name = "DX4GCR4"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 4"
  default = "0x0E00003C"
  offset = "0x00000B10"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFPEN"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "DXREFSEN"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "24"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFSSELRANGE"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "DXREFSSEL"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFIEN"
    bits = "5:2"
    type = "rw"
  [[register.field]]
    name = "DXREFIMON"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "DX4GCR5"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 5"
  default = "0x09090909"
  offset = "0x00000B14"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR1"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR0"
    bits = "6:0"
    type = "rw"
[[register]]
  name = "DX4GCR6"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 6"
  default = "0x09090909"
  offset = "0x00000B18"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR1"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR0"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX4BDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000B40"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX4BDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000B44"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX4BDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000B48"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DSNWBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DSOEBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DSWBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DMWBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX4BDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 3"
  default = "0x00000000"
  offset = "0x00000B50"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX4BDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000B54"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX4BDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000B58"
  [[register.field]]
    name = "RESERVED"
    bits = "31:6"
    type = "ro"
  [[register.field]]
    name = "DMRBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX4BDLR6"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 6"
  default = "0x00000000"
  offset = "0x00000B60"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
  [[register.field]]
    name = "TERBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "PDRBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "DX4LCDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000B80"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX4LCDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000B84"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WDQD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Write Data Delay: Delay select for the write data (WDQ) LCDL for the byte.'''
    longdesc = '''The WDQ LCDL register is automatically updated after DDL Calibration (by Tck/4) and after Write leveling when write leveling is performed. Total delay should be written into this field. It overrides the delay set by hardware. Delay written in this field is converted to following two elements after 20 ctl_clk clock cycles: 1-Number of UI delays (pipelines) added to write dq path that can be read from DxnGTR0.WDQSL field 2-The remainder of the delay, which is number of LCDL tap delays (written delay - DxnGTR0.WDQSL * one UI period). It is smaller than 1 UI delay and will be available to read in this field. Reading this field returns the delay in item 2. This field should be programmed only after running calibration.'''
[[register]]
  name = "DX4LCDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000B88"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX4LCDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 3"
  default = "0x00000000"
  offset = "0x00000B8C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX4LCDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000B90"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSND"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX4LCDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000B94"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX4MDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000BA0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "TPRD"
    bits = "24:16"
    type = "rw"
    shortdesc = '''Target Period: Target period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "IPRD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Initial Period: Initial period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This value is used as the denominator when calculating the ratios of updates during VT compensation.'''
[[register]]
  name = "DX4MDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000BA4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "MDLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX4GTR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Timing Register 0"
  default = "0x00020000"
  offset = "0x00000BC0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WDQSL"
    bits = "26:24"
    type = "rw"
    shortdesc = '''DQ write path latency pipeline: Write data is pipelined by (WLSL + WDQSL).'''
    longdesc = '''Total write data pipeline is: [Write leveling system latency] + WDQSL/2 DRAM clock periods. This value is adjusted by LPDDR4 tDQS2DQ training and write eye centering. Any update to DXnLCDLR1.WDQD updates this field after 20 ctl_clk clock cycles. Reading this field shows the number of pipelines (UI delays) written into DXnLCDLR1.WDQD field. Ensure this field is never overwritten by SW. Writing into this field changes (corrupts) the total write DQ delay written into DXnLCDLR1.WDQD field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:20"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "WLSL"
    bits = "19:16"
    type = "rw"
    shortdesc = '''Write Leveling System Latency: Used to adjust the write latency after write leveling.'''
    longdesc = '''This field is for the byte when in x8 mode Valid values: 0000 = Write latency = WL - 1 0001 = Write latency = WL - 0.5 0010 = Write latency = WL 0011 = Write latency = WL + 0.5 0100 = Write latency = WL + 1 0101 = Write latency = WL + 1.5 0110 = Write latency = WL + 2 0111 = Write latency = WL + 2.5 1000 = Write latency = WL + 3 1001 = Write latency = WL + 3.5 1010 = Write latency = WL + 4 1011 - 1111 = RESERVED'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "12:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DGSL"
    bits = "4:0"
    type = "rw"
    shortdesc = '''DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data.'''
    longdesc = '''This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode'''
[[register]]
  name = "DX4RSR1"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 1"
  default = "0x00000000"
  offset = "0x00000BD4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RDLVLERR"
    bits = "15:0"
    type = "ro"
[[register]]
  name = "DX4RSR2"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 2"
  default = "0x00000000"
  offset = "0x00000BD8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAWN"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment 'DQS off on some DQ lines' warning.'''
    longdesc = '''One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode'''
[[register]]
  name = "DX4RSR3"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 3"
  default = "0x00000000"
  offset = "0x00000BDC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAERR"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment error: Indicates, for each of the system ranks, that an error occurred in the WLA algorithm.'''
    longdesc = '''This is for the byte in x8 mode'''
[[register]]
  name = "DX4GSR0"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 0"
  default = "0x00000000"
  offset = "0x00000BE0"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "WLDQ"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "29:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "GDQSPRD"
    bits = "25:17"
    type = "ro"
    shortdesc = '''Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "DPLOCK"
    bits = "16"
    type = "ro"
    shortdesc = '''DATX8 PLL Lock: Indicates, if set, that that DATX8 PLL has locked.'''
    longdesc = '''This is a direct status of the DATX8 PLL lock pin.'''
  [[register.field]]
    name = "WLPRD"
    bits = "15:7"
    type = "ro"
    shortdesc = '''Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration.'''
    longdesc = '''The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.'''
  [[register.field]]
    name = "WLERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "WLDONE"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "WLCAL"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "GDQSCAL"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "RDQSNCAL"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDQSCAL"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "WDQCAL"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX4GSR1"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 1"
  default = "0x00000000"
  offset = "0x00000BE4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "DLTCODE"
    bits = "24:1"
    type = "ro"
  [[register.field]]
    name = "DLTDONE"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX4GSR2"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 2"
  default = "0x00000000"
  offset = "0x00000BE8"
  [[register.field]]
    name = "GSDQSPRD"
    bits = "31:23"
    type = "ro"
    shortdesc = '''Read DQS gating Status Period: Returns the DDR clock period measured by the read DQS gating status LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "GSDQSCAL"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ESTAT"
    bits = "11:8"
    type = "ro"
  [[register.field]]
    name = "WEWN"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "WEERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "REWN"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "REERR"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "WDWN"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "WDERR"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDWN"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "RDERR"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX4GSR3"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 3"
  default = "0x00000000"
  offset = "0x00000BEC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ESTAT"
    bits = "26:24"
    type = "ro"
    shortdesc = '''VREF Training Error Status Code: Indicates which phase of error check failed.'''
    longdesc = '''Valid status encodings are: ESTAT[0] = Init vref check failed. ESTAT[1] = Final check for DRAM VREF failed ESTAT[2] = Final check for Host VREF failed. Note: ESTAT Register field is valid only when there is a bit set in DXnGSR3.DVERR or DXnGSR3.HVERR.'''
  [[register.field]]
    name = "DVERR"
    bits = "19:16"
    type = "ro"
    shortdesc = '''DRAM VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "HVERR"
    bits = "11:8"
    type = "ro"
    shortdesc = '''Host VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:2"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
[[register]]
  name = "DX5GCR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 0"
  default = "0x40200204"
  offset = "0x00000C00"
  [[register.field]]
    name = "CALBYP"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MDLEN"
    bits = "30"
    type = "rw"
    shortdesc = '''Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered.'''
    longdesc = '''These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit.'''
  [[register.field]]
    name = "CODTSHFT"
    bits = "29:28"
    type = "rw"
    shortdesc = '''Configurable ODT(TE) phase shift applicable only when DXSL*DXCTL2.'''
    longdesc = '''CRDEN = 1`b1. 2`b00: no Phase shift on TE input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on TE input to DQSPAD'''
  [[register.field]]
    name = "RDDLY"
    bits = "23:20"
    type = "rw"
    shortdesc = '''Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective by t e lane of the PHY.'''
    longdesc = '''Valid only when RDMODE is set as static response mode.'''
  [[register.field]]
    name = "RESERVED"
    bits = "19:14"
    type = "ro"
  [[register.field]]
    name = "DQSNSEPDR"
    bits = "13"
    type = "rw"
    shortdesc = '''DQSNSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQSN gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "DQSSEPDR"
    bits = "12"
    type = "rw"
    shortdesc = '''DQSSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "RTTOAL"
    bits = "11"
    type = "rw"
    shortdesc = '''RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles.'''
    longdesc = '''Valid values are: 0 = ODT control is set to DQSODT/DQODT almost two cycles before read data preamble 1 = ODT control is set to DQSODT/DQODT almost one cycle before read data preamble'''
  [[register.field]]
    name = "RTTOH"
    bits = "10:9"
    type = "rw"
    shortdesc = '''RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control.'''
    longdesc = '''ODT is disabled almost RTTOH clock cycles after the read postamble.'''
  [[register.field]]
    name = "CPDRSHFT"
    bits = "8:7"
    type = "rw"
    shortdesc = '''Configurable PDR phase shift.'''
    longdesc = '''applicable only when DXSL*DXCTL2.CRDEN = 1`b1. 2`b00: no Phase shift on PDR input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on PDR input to DQS PAD'''
  [[register.field]]
    name = "DQSRPD"
    bits = "6"
    type = "rw"
    shortdesc = '''DQSR Power Down: Powers down, if set, the PDQSR cell.'''
    longdesc = '''This bit is ORed with the common PDR configuration bit.'''
  [[register.field]]
    name = "DQSGPDR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "DQSGODT"
    bits = "3"
    type = "rw"
    shortdesc = '''DQSG On-Die Termination: Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate.'''
    longdesc = '''Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.'''
  [[register.field]]
    name = "DQSGOE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "DX5GCR1"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 1"
  default = "0x00007FFF"
  offset = "0x00000C04"
  [[register.field]]
    name = "DXPDRMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "QSNSEL"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "QSSEL"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "OEEN"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "PDREN"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "TEEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "DSEN"
    bits = "9"
    type = "rw"
    shortdesc = '''Data Strobe, Data Strobe #, Read Data Valid, Read Data Strobe, Read Data Strobe Gate, Control Clock Gate and Clock Generator Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the corresponding block.'''
    longdesc = '''Read Data Strobe, Read Data Strobe#, Read Data Strobe gate Enable: Enables, when set to 1.'''
  [[register.field]]
    name = "DMEN"
    bits = "8"
    type = "rw"
    shortdesc = '''Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Mask Enable: Enables, if set to 1, the read data path.'''
  [[register.field]]
    name = "DQEN"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Enables DQ corresponding to each bit in a byte Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Enable: Enables, if set to 1, the read data path. Notes: 1. Byte #0 must always be enabled. 2. In LPDDR4 both the bytes of channel should be enabled or disabled together to support DQS2DQ training and CBT Training. 3. In LPDDR3, the lower 16 bits should be enabled or disabled together to support the CA training.'''
[[register]]
  name = "DX5GCR2"
  type = "rw"
  width = 32
  description = "DATX8 n General Configuration Register 2"
  default = "0x00000000"
  offset = "0x00000C08"
  [[register.field]]
    name = "DXOEMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: OE Dynamic 01: OE always ON 10: OE always OFF 11: RESERVED'''
  [[register.field]]
    name = "DXTEMODE"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Enables the TE (ODT) mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: TE (ODT) Dynamic 01: TE (ODT) always ON 10: TE (ODT) always OFF 11: RESERVED'''
[[register]]
  name = "DX5GCR3"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 3"
  default = "0x3F000008"
  offset = "0x00000C0C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RDBVT"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "WDBVT"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "RGLVT"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "RDLVT"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "WDLVT"
    bits = "25"
    type = "rw"
    shortdesc = '''Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL.'''
    longdesc = '''Note: WDLVT register must be set 0 when the INCWEYE bit is set 1 in the 'Data Training Configuration Register 0 (DTCR0)'.'''
  [[register.field]]
    name = "WLLVT"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSNOEMODE"
    bits = "21:20"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNTEMODE"
    bits = "19:18"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNPDRMODE"
    bits = "17:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMOEMODE"
    bits = "15:14"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMTEMODE"
    bits = "13:12"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMPDRMODE"
    bits = "11:10"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "9:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSOEMODE"
    bits = "7:6"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSTEMODE"
    bits = "5:4"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSPDRMODE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
[[register]]
  name = "DX5GCR4"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 4"
  default = "0x0E00003C"
  offset = "0x00000C10"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFPEN"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "DXREFSEN"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "24"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFSSELRANGE"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "DXREFSSEL"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFIEN"
    bits = "5:2"
    type = "rw"
  [[register.field]]
    name = "DXREFIMON"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "DX5GCR5"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 5"
  default = "0x09090909"
  offset = "0x00000C14"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR1"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR0"
    bits = "6:0"
    type = "rw"
[[register]]
  name = "DX5GCR6"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 6"
  default = "0x09090909"
  offset = "0x00000C18"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR1"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR0"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX5BDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000C40"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX5BDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000C44"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX5BDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000C48"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DSNWBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DSOEBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DSWBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DMWBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX5BDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 3"
  default = "0x00000000"
  offset = "0x00000C50"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX5BDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000C54"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX5BDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000C58"
  [[register.field]]
    name = "RESERVED"
    bits = "31:6"
    type = "ro"
  [[register.field]]
    name = "DMRBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX5BDLR6"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 6"
  default = "0x00000000"
  offset = "0x00000C60"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
  [[register.field]]
    name = "TERBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "PDRBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "DX5LCDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000C80"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX5LCDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000C84"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WDQD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Write Data Delay: Delay select for the write data (WDQ) LCDL for the byte.'''
    longdesc = '''The WDQ LCDL register is automatically updated after DDL Calibration (by Tck/4) and after Write leveling when write leveling is performed. Total delay should be written into this field. It overrides the delay set by hardware. Delay written in this field is converted to following two elements after 20 ctl_clk clock cycles: 1-Number of UI delays (pipelines) added to write dq path that can be read from DxnGTR0.WDQSL field 2-The remainder of the delay, which is number of LCDL tap delays (written delay - DxnGTR0.WDQSL * one UI period). It is smaller than 1 UI delay and will be available to read in this field. Reading this field returns the delay in item 2. This field should be programmed only after running calibration.'''
[[register]]
  name = "DX5LCDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000C88"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX5LCDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 3"
  default = "0x00000000"
  offset = "0x00000C8C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX5LCDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000C90"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSND"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX5LCDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000C94"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX5MDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000CA0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "TPRD"
    bits = "24:16"
    type = "rw"
    shortdesc = '''Target Period: Target period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "IPRD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Initial Period: Initial period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This value is used as the denominator when calculating the ratios of updates during VT compensation.'''
[[register]]
  name = "DX5MDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000CA4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "MDLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX5GTR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Timing Register 0"
  default = "0x00020000"
  offset = "0x00000CC0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WDQSL"
    bits = "26:24"
    type = "rw"
    shortdesc = '''DQ write path latency pipeline: Write data is pipelined by (WLSL + WDQSL).'''
    longdesc = '''Total write data pipeline is: [Write leveling system latency] + WDQSL/2 DRAM clock periods. This value is adjusted by LPDDR4 tDQS2DQ training and write eye centering. Any update to DXnLCDLR1.WDQD updates this field after 20 ctl_clk clock cycles. Reading this field shows the number of pipelines (UI delays) written into DXnLCDLR1.WDQD field. Ensure this field is never overwritten by SW. Writing into this field changes (corrupts) the total write DQ delay written into DXnLCDLR1.WDQD field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:20"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "WLSL"
    bits = "19:16"
    type = "rw"
    shortdesc = '''Write Leveling System Latency: Used to adjust the write latency after write leveling.'''
    longdesc = '''This field is for the byte when in x8 mode Valid values: 0000 = Write latency = WL - 1 0001 = Write latency = WL - 0.5 0010 = Write latency = WL 0011 = Write latency = WL + 0.5 0100 = Write latency = WL + 1 0101 = Write latency = WL + 1.5 0110 = Write latency = WL + 2 0111 = Write latency = WL + 2.5 1000 = Write latency = WL + 3 1001 = Write latency = WL + 3.5 1010 = Write latency = WL + 4 1011 - 1111 = RESERVED'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "12:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DGSL"
    bits = "4:0"
    type = "rw"
    shortdesc = '''DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data.'''
    longdesc = '''This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode'''
[[register]]
  name = "DX5RSR1"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 1"
  default = "0x00000000"
  offset = "0x00000CD4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RDLVLERR"
    bits = "15:0"
    type = "ro"
[[register]]
  name = "DX5RSR2"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 2"
  default = "0x00000000"
  offset = "0x00000CD8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAWN"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment 'DQS off on some DQ lines' warning.'''
    longdesc = '''One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode'''
[[register]]
  name = "DX5RSR3"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 3"
  default = "0x00000000"
  offset = "0x00000CDC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAERR"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment error: Indicates, for each of the system ranks, that an error occurred in the WLA algorithm.'''
    longdesc = '''This is for the byte in x8 mode'''
[[register]]
  name = "DX5GSR0"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 0"
  default = "0x00000000"
  offset = "0x00000CE0"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "WLDQ"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "29:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "GDQSPRD"
    bits = "25:17"
    type = "ro"
    shortdesc = '''Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "WLPRD"
    bits = "15:7"
    type = "ro"
    shortdesc = '''Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration.'''
    longdesc = '''The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.'''
  [[register.field]]
    name = "WLERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "WLDONE"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "WLCAL"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "GDQSCAL"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "RDQSNCAL"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDQSCAL"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "WDQCAL"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX5GSR1"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 1"
  default = "0x00000000"
  offset = "0x00000CE4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "DLTCODE"
    bits = "24:1"
    type = "ro"
  [[register.field]]
    name = "DLTDONE"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX5GSR2"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 2"
  default = "0x00000000"
  offset = "0x00000CE8"
  [[register.field]]
    name = "GSDQSPRD"
    bits = "31:23"
    type = "ro"
    shortdesc = '''Read DQS gating Status Period: Returns the DDR clock period measured by the read DQS gating status LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "GSDQSCAL"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ESTAT"
    bits = "11:8"
    type = "ro"
  [[register.field]]
    name = "WEWN"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "WEERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "REWN"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "REERR"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "WDWN"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "WDERR"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDWN"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "RDERR"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX5GSR3"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 3"
  default = "0x00000000"
  offset = "0x00000CEC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ESTAT"
    bits = "26:24"
    type = "ro"
    shortdesc = '''VREF Training Error Status Code: Indicates which phase of error check failed.'''
    longdesc = '''Valid status encodings are: ESTAT[0] = Init vref check failed. ESTAT[1] = Final check for DRAM VREF failed ESTAT[2] = Final check for Host VREF failed. Note: ESTAT Register field is valid only when there is a bit set in DXnGSR3.DVERR or DXnGSR3.HVERR.'''
  [[register.field]]
    name = "DVERR"
    bits = "19:16"
    type = "ro"
    shortdesc = '''DRAM VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "HVERR"
    bits = "11:8"
    type = "ro"
    shortdesc = '''Host VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:2"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
[[register]]
  name = "DX6GCR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 0"
  default = "0x40200204"
  offset = "0x00000D00"
  [[register.field]]
    name = "CALBYP"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MDLEN"
    bits = "30"
    type = "rw"
    shortdesc = '''Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered.'''
    longdesc = '''These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit.'''
  [[register.field]]
    name = "CODTSHFT"
    bits = "29:28"
    type = "rw"
    shortdesc = '''Configurable ODT(TE) phase shift applicable only when DXSL*DXCTL2.'''
    longdesc = '''CRDEN = 1`b1. 2`b00: no Phase shift on TE input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on TE input to DQSPAD'''
  [[register.field]]
    name = "RDDLY"
    bits = "23:20"
    type = "rw"
    shortdesc = '''Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective by t e lane of the PHY.'''
    longdesc = '''Valid only when RDMODE is set as static response mode.'''
  [[register.field]]
    name = "RESERVED"
    bits = "19:14"
    type = "ro"
  [[register.field]]
    name = "DQSNSEPDR"
    bits = "13"
    type = "rw"
    shortdesc = '''DQSNSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQSN gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "DQSSEPDR"
    bits = "12"
    type = "rw"
    shortdesc = '''DQSSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "RTTOAL"
    bits = "11"
    type = "rw"
    shortdesc = '''RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles.'''
    longdesc = '''Valid values are: 0 = ODT control is set to DQSODT/DQODT almost two cycles before read data preamble 1 = ODT control is set to DQSODT/DQODT almost one cycle before read data preamble'''
  [[register.field]]
    name = "RTTOH"
    bits = "10:9"
    type = "rw"
    shortdesc = '''RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control.'''
    longdesc = '''ODT is disabled almost RTTOH clock cycles after the read postamble.'''
  [[register.field]]
    name = "CPDRSHFT"
    bits = "8:7"
    type = "rw"
    shortdesc = '''Configurable PDR phase shift.'''
    longdesc = '''applicable only when DXSL*DXCTL2.CRDEN = 1`b1. 2`b00: no Phase shift on PDR input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on PDR input to DQS PAD'''
  [[register.field]]
    name = "DQSRPD"
    bits = "6"
    type = "rw"
    shortdesc = '''DQSR Power Down: Powers down, if set, the PDQSR cell.'''
    longdesc = '''This bit is ORed with the common PDR configuration bit.'''
  [[register.field]]
    name = "DQSGPDR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "DQSGODT"
    bits = "3"
    type = "rw"
    shortdesc = '''DQSG On-Die Termination: Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate.'''
    longdesc = '''Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.'''
  [[register.field]]
    name = "DQSGOE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "DX6GCR1"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 1"
  default = "0x00007FFF"
  offset = "0x00000D04"
  [[register.field]]
    name = "DXPDRMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "QSNSEL"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "QSSEL"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "OEEN"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "PDREN"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "TEEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "DSEN"
    bits = "9"
    type = "rw"
    shortdesc = '''Data Strobe, Data Strobe #, Read Data Valid, Read Data Strobe, Read Data Strobe Gate, Control Clock Gate and Clock Generator Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the corresponding block.'''
    longdesc = '''Read Data Strobe, Read Data Strobe#, Read Data Strobe gate Enable: Enables, when set to 1.'''
  [[register.field]]
    name = "DMEN"
    bits = "8"
    type = "rw"
    shortdesc = '''Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Mask Enable: Enables, if set to 1, the read data path.'''
  [[register.field]]
    name = "DQEN"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Enables DQ corresponding to each bit in a byte Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Enable: Enables, if set to 1, the read data path. Notes: 1. Byte #0 must always be enabled. 2. In LPDDR4 both the bytes of channel should be enabled or disabled together to support DQS2DQ training and CBT Training. 3. In LPDDR3, the lower 16 bits should be enabled or disabled together to support the CA training.'''
[[register]]
  name = "DX6GCR2"
  type = "rw"
  width = 32
  description = "DATX8 n General Configuration Register 2"
  default = "0x00000000"
  offset = "0x00000D08"
  [[register.field]]
    name = "DXOEMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: OE Dynamic 01: OE always ON 10: OE always OFF 11: RESERVED'''
  [[register.field]]
    name = "DXTEMODE"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Enables the TE (ODT) mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: TE (ODT) Dynamic 01: TE (ODT) always ON 10: TE (ODT) always OFF 11: RESERVED'''
[[register]]
  name = "DX6GCR3"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 3"
  default = "0x3F000008"
  offset = "0x00000D0C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RDBVT"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "WDBVT"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "RGLVT"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "RDLVT"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "WDLVT"
    bits = "25"
    type = "rw"
    shortdesc = '''Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL.'''
    longdesc = '''Note: WDLVT register must be set 0 when the INCWEYE bit is set 1 in the 'Data Training Configuration Register 0 (DTCR0)'.'''
  [[register.field]]
    name = "WLLVT"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSNOEMODE"
    bits = "21:20"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNTEMODE"
    bits = "19:18"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNPDRMODE"
    bits = "17:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMOEMODE"
    bits = "15:14"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMTEMODE"
    bits = "13:12"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMPDRMODE"
    bits = "11:10"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "9:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSOEMODE"
    bits = "7:6"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSTEMODE"
    bits = "5:4"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSPDRMODE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
[[register]]
  name = "DX6GCR4"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 4"
  default = "0x0E00003C"
  offset = "0x00000D10"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFPEN"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "DXREFSEN"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "24"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFSSELRANGE"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "DXREFSSEL"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFIEN"
    bits = "5:2"
    type = "rw"
  [[register.field]]
    name = "DXREFIMON"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "DX6GCR5"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 5"
  default = "0x09090909"
  offset = "0x00000D14"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR1"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR0"
    bits = "6:0"
    type = "rw"
[[register]]
  name = "DX6GCR6"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 6"
  default = "0x09090909"
  offset = "0x00000D18"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR1"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR0"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX6BDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000D40"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX6BDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000D44"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX6BDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000D48"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DSNWBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DSOEBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DSWBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DMWBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX6BDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 3"
  default = "0x00000000"
  offset = "0x00000D50"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX6BDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000D54"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX6BDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000D58"
  [[register.field]]
    name = "RESERVED"
    bits = "31:6"
    type = "ro"
  [[register.field]]
    name = "DMRBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX6BDLR6"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 6"
  default = "0x00000000"
  offset = "0x00000D60"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
  [[register.field]]
    name = "TERBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "PDRBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "DX6LCDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000D80"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX6LCDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000D84"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WDQD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Write Data Delay: Delay select for the write data (WDQ) LCDL for the byte.'''
    longdesc = '''The WDQ LCDL register is automatically updated after DDL Calibration (by Tck/4) and after Write leveling when write leveling is performed. Total delay should be written into this field. It overrides the delay set by hardware. Delay written in this field is converted to following two elements after 20 ctl_clk clock cycles: 1-Number of UI delays (pipelines) added to write dq path that can be read from DxnGTR0.WDQSL field 2-The remainder of the delay, which is number of LCDL tap delays (written delay - DxnGTR0.WDQSL * one UI period). It is smaller than 1 UI delay and will be available to read in this field. Reading this field returns the delay in item 2. This field should be programmed only after running calibration.'''
[[register]]
  name = "DX6LCDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000D88"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX6LCDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 3"
  default = "0x00000000"
  offset = "0x00000D8C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX6LCDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000D90"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSND"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX6LCDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000D94"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX6MDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000DA0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "TPRD"
    bits = "24:16"
    type = "rw"
    shortdesc = '''Target Period: Target period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "IPRD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Initial Period: Initial period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This value is used as the denominator when calculating the ratios of updates during VT compensation.'''
[[register]]
  name = "DX6MDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000DA4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "MDLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX6GTR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Timing Register 0"
  default = "0x00020000"
  offset = "0x00000DC0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WDQSL"
    bits = "26:24"
    type = "rw"
    shortdesc = '''DQ write path latency pipeline: Write data is pipelined by (WLSL + WDQSL).'''
    longdesc = '''Total write data pipeline is: [Write leveling system latency] + WDQSL/2 DRAM clock periods. This value is adjusted by LPDDR4 tDQS2DQ training and write eye centering. Any update to DXnLCDLR1.WDQD updates this field after 20 ctl_clk clock cycles. Reading this field shows the number of pipelines (UI delays) written into DXnLCDLR1.WDQD field. Ensure this field is never overwritten by SW. Writing into this field changes (corrupts) the total write DQ delay written into DXnLCDLR1.WDQD field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:20"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "WLSL"
    bits = "19:16"
    type = "rw"
    shortdesc = '''Write Leveling System Latency: Used to adjust the write latency after write leveling.'''
    longdesc = '''This field is for the byte when in x8 mode Valid values: 0000 = Write latency = WL - 1 0001 = Write latency = WL - 0.5 0010 = Write latency = WL 0011 = Write latency = WL + 0.5 0100 = Write latency = WL + 1 0101 = Write latency = WL + 1.5 0110 = Write latency = WL + 2 0111 = Write latency = WL + 2.5 1000 = Write latency = WL + 3 1001 = Write latency = WL + 3.5 1010 = Write latency = WL + 4 1011 - 1111 = RESERVED'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "12:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DGSL"
    bits = "4:0"
    type = "rw"
    shortdesc = '''DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data.'''
    longdesc = '''This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode'''
[[register]]
  name = "DX6RSR1"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 1"
  default = "0x00000000"
  offset = "0x00000DD4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RDLVLERR"
    bits = "15:0"
    type = "ro"
[[register]]
  name = "DX6RSR2"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 2"
  default = "0x00000000"
  offset = "0x00000DD8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAWN"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment 'DQS off on some DQ lines' warning.'''
    longdesc = '''One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode'''
[[register]]
  name = "DX6RSR3"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 3"
  default = "0x00000000"
  offset = "0x00000DDC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAERR"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment error: Indicates, for each of the system ranks, that an error occurred in the WLA algorithm.'''
    longdesc = '''This is for the byte in x8 mode'''
[[register]]
  name = "DX6GSR0"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 0"
  default = "0x00000000"
  offset = "0x00000DE0"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "WLDQ"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "29:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "GDQSPRD"
    bits = "25:17"
    type = "ro"
    shortdesc = '''Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "DPLOCK"
    bits = "16"
    type = "ro"
    shortdesc = '''DATX8 PLL Lock: Indicates, if set, that that DATX8 PLL has locked.'''
    longdesc = '''This is a direct status of the DATX8 PLL lock pin.'''
  [[register.field]]
    name = "WLPRD"
    bits = "15:7"
    type = "ro"
    shortdesc = '''Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration.'''
    longdesc = '''The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.'''
  [[register.field]]
    name = "WLERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "WLDONE"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "WLCAL"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "GDQSCAL"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "RDQSNCAL"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDQSCAL"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "WDQCAL"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX6GSR1"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 1"
  default = "0x00000000"
  offset = "0x00000DE4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "DLTCODE"
    bits = "24:1"
    type = "ro"
  [[register.field]]
    name = "DLTDONE"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX6GSR2"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 2"
  default = "0x00000000"
  offset = "0x00000DE8"
  [[register.field]]
    name = "GSDQSPRD"
    bits = "31:23"
    type = "ro"
    shortdesc = '''Read DQS gating Status Period: Returns the DDR clock period measured by the read DQS gating status LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "GSDQSCAL"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ESTAT"
    bits = "11:8"
    type = "ro"
  [[register.field]]
    name = "WEWN"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "WEERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "REWN"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "REERR"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "WDWN"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "WDERR"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDWN"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "RDERR"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX6GSR3"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 3"
  default = "0x00000000"
  offset = "0x00000DEC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ESTAT"
    bits = "26:24"
    type = "ro"
    shortdesc = '''VREF Training Error Status Code: Indicates which phase of error check failed.'''
    longdesc = '''Valid status encodings are: ESTAT[0] = Init vref check failed. ESTAT[1] = Final check for DRAM VREF failed ESTAT[2] = Final check for Host VREF failed. Note: ESTAT Register field is valid only when there is a bit set in DXnGSR3.DVERR or DXnGSR3.HVERR.'''
  [[register.field]]
    name = "DVERR"
    bits = "19:16"
    type = "ro"
    shortdesc = '''DRAM VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "HVERR"
    bits = "11:8"
    type = "ro"
    shortdesc = '''Host VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:2"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
[[register]]
  name = "DX7GCR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 0"
  default = "0x40200204"
  offset = "0x00000E00"
  [[register.field]]
    name = "CALBYP"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MDLEN"
    bits = "30"
    type = "rw"
    shortdesc = '''Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered.'''
    longdesc = '''These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit.'''
  [[register.field]]
    name = "CODTSHFT"
    bits = "29:28"
    type = "rw"
    shortdesc = '''Configurable ODT(TE) phase shift applicable only when DXSL*DXCTL2.'''
    longdesc = '''CRDEN = 1`b1. 2`b00: no Phase shift on TE input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on TE input to DQSPAD'''
  [[register.field]]
    name = "RDDLY"
    bits = "23:20"
    type = "rw"
    shortdesc = '''Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective by t e lane of the PHY.'''
    longdesc = '''Valid only when RDMODE is set as static response mode.'''
  [[register.field]]
    name = "RESERVED"
    bits = "19:14"
    type = "ro"
  [[register.field]]
    name = "DQSNSEPDR"
    bits = "13"
    type = "rw"
    shortdesc = '''DQSNSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQSN gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "DQSSEPDR"
    bits = "12"
    type = "rw"
    shortdesc = '''DQSSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "RTTOAL"
    bits = "11"
    type = "rw"
    shortdesc = '''RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles.'''
    longdesc = '''Valid values are: 0 = ODT control is set to DQSODT/DQODT almost two cycles before read data preamble 1 = ODT control is set to DQSODT/DQODT almost one cycle before read data preamble'''
  [[register.field]]
    name = "RTTOH"
    bits = "10:9"
    type = "rw"
    shortdesc = '''RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control.'''
    longdesc = '''ODT is disabled almost RTTOH clock cycles after the read postamble.'''
  [[register.field]]
    name = "CPDRSHFT"
    bits = "8:7"
    type = "rw"
    shortdesc = '''Configurable PDR phase shift.'''
    longdesc = '''applicable only when DXSL*DXCTL2.CRDEN = 1`b1. 2`b00: no Phase shift on PDR input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on PDR input to DQS PAD'''
  [[register.field]]
    name = "DQSRPD"
    bits = "6"
    type = "rw"
    shortdesc = '''DQSR Power Down: Powers down, if set, the PDQSR cell.'''
    longdesc = '''This bit is ORed with the common PDR configuration bit.'''
  [[register.field]]
    name = "DQSGPDR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "DQSGODT"
    bits = "3"
    type = "rw"
    shortdesc = '''DQSG On-Die Termination: Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate.'''
    longdesc = '''Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.'''
  [[register.field]]
    name = "DQSGOE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "DX7GCR1"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 1"
  default = "0x00007FFF"
  offset = "0x00000E04"
  [[register.field]]
    name = "DXPDRMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "QSNSEL"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "QSSEL"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "OEEN"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "PDREN"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "TEEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "DSEN"
    bits = "9"
    type = "rw"
    shortdesc = '''Data Strobe, Data Strobe #, Read Data Valid, Read Data Strobe, Read Data Strobe Gate, Control Clock Gate and Clock Generator Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the corresponding block.'''
    longdesc = '''Read Data Strobe, Read Data Strobe#, Read Data Strobe gate Enable: Enables, when set to 1.'''
  [[register.field]]
    name = "DMEN"
    bits = "8"
    type = "rw"
    shortdesc = '''Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Mask Enable: Enables, if set to 1, the read data path.'''
  [[register.field]]
    name = "DQEN"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Enables DQ corresponding to each bit in a byte Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Enable: Enables, if set to 1, the read data path. Notes: 1. Byte #0 must always be enabled. 2. In LPDDR4 both the bytes of channel should be enabled or disabled together to support DQS2DQ training and CBT Training. 3. In LPDDR3, the lower 16 bits should be enabled or disabled together to support the CA training.'''
[[register]]
  name = "DX7GCR2"
  type = "rw"
  width = 32
  description = "DATX8 n General Configuration Register 2"
  default = "0x00000000"
  offset = "0x00000E08"
  [[register.field]]
    name = "DXOEMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: OE Dynamic 01: OE always ON 10: OE always OFF 11: RESERVED'''
  [[register.field]]
    name = "DXTEMODE"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Enables the TE (ODT) mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: TE (ODT) Dynamic 01: TE (ODT) always ON 10: TE (ODT) always OFF 11: RESERVED'''
[[register]]
  name = "DX7GCR3"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 3"
  default = "0x3F000008"
  offset = "0x00000E0C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RDBVT"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "WDBVT"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "RGLVT"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "RDLVT"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "WDLVT"
    bits = "25"
    type = "rw"
    shortdesc = '''Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL.'''
    longdesc = '''Note: WDLVT register must be set 0 when the INCWEYE bit is set 1 in the 'Data Training Configuration Register 0 (DTCR0)'.'''
  [[register.field]]
    name = "WLLVT"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSNOEMODE"
    bits = "21:20"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNTEMODE"
    bits = "19:18"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNPDRMODE"
    bits = "17:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMOEMODE"
    bits = "15:14"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMTEMODE"
    bits = "13:12"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMPDRMODE"
    bits = "11:10"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "9:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSOEMODE"
    bits = "7:6"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSTEMODE"
    bits = "5:4"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSPDRMODE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
[[register]]
  name = "DX7GCR4"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 4"
  default = "0x0E00003C"
  offset = "0x00000E10"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFPEN"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "DXREFSEN"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "24"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFSSELRANGE"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "DXREFSSEL"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFIEN"
    bits = "5:2"
    type = "rw"
  [[register.field]]
    name = "DXREFIMON"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "DX7GCR5"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 5"
  default = "0x09090909"
  offset = "0x00000E14"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR1"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR0"
    bits = "6:0"
    type = "rw"
[[register]]
  name = "DX7GCR6"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 6"
  default = "0x09090909"
  offset = "0x00000E18"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR1"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR0"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX7BDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000E40"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX7BDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000E44"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX7BDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000E48"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DSNWBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DSOEBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DSWBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DMWBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX7BDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 3"
  default = "0x00000000"
  offset = "0x00000E50"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX7BDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000E54"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX7BDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000E58"
  [[register.field]]
    name = "RESERVED"
    bits = "31:6"
    type = "ro"
  [[register.field]]
    name = "DMRBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX7BDLR6"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 6"
  default = "0x00000000"
  offset = "0x00000E60"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
  [[register.field]]
    name = "TERBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "PDRBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "DX7LCDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000E80"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX7LCDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000E84"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WDQD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Write Data Delay: Delay select for the write data (WDQ) LCDL for the byte.'''
    longdesc = '''The WDQ LCDL register is automatically updated after DDL Calibration (by Tck/4) and after Write leveling when write leveling is performed. Total delay should be written into this field. It overrides the delay set by hardware. Delay written in this field is converted to following two elements after 20 ctl_clk clock cycles: 1-Number of UI delays (pipelines) added to write dq path that can be read from DxnGTR0.WDQSL field 2-The remainder of the delay, which is number of LCDL tap delays (written delay - DxnGTR0.WDQSL * one UI period). It is smaller than 1 UI delay and will be available to read in this field. Reading this field returns the delay in item 2. This field should be programmed only after running calibration.'''
[[register]]
  name = "DX7LCDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000E88"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX7LCDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 3"
  default = "0x00000000"
  offset = "0x00000E8C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX7LCDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000E90"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSND"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX7LCDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000E94"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX7MDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000EA0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "TPRD"
    bits = "24:16"
    type = "rw"
    shortdesc = '''Target Period: Target period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "IPRD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Initial Period: Initial period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This value is used as the denominator when calculating the ratios of updates during VT compensation.'''
[[register]]
  name = "DX7MDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000EA4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "MDLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX7GTR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Timing Register 0"
  default = "0x00020000"
  offset = "0x00000EC0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WDQSL"
    bits = "26:24"
    type = "rw"
    shortdesc = '''DQ write path latency pipeline: Write data is pipelined by (WLSL + WDQSL).'''
    longdesc = '''Total write data pipeline is: [Write leveling system latency] + WDQSL/2 DRAM clock periods. This value is adjusted by LPDDR4 tDQS2DQ training and write eye centering. Any update to DXnLCDLR1.WDQD updates this field after 20 ctl_clk clock cycles. Reading this field shows the number of pipelines (UI delays) written into DXnLCDLR1.WDQD field. Ensure this field is never overwritten by SW. Writing into this field changes (corrupts) the total write DQ delay written into DXnLCDLR1.WDQD field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:20"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "WLSL"
    bits = "19:16"
    type = "rw"
    shortdesc = '''Write Leveling System Latency: Used to adjust the write latency after write leveling.'''
    longdesc = '''This field is for the byte when in x8 mode Valid values: 0000 = Write latency = WL - 1 0001 = Write latency = WL - 0.5 0010 = Write latency = WL 0011 = Write latency = WL + 0.5 0100 = Write latency = WL + 1 0101 = Write latency = WL + 1.5 0110 = Write latency = WL + 2 0111 = Write latency = WL + 2.5 1000 = Write latency = WL + 3 1001 = Write latency = WL + 3.5 1010 = Write latency = WL + 4 1011 - 1111 = RESERVED'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "12:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DGSL"
    bits = "4:0"
    type = "rw"
    shortdesc = '''DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data.'''
    longdesc = '''This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode'''
[[register]]
  name = "DX7RSR1"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 1"
  default = "0x00000000"
  offset = "0x00000ED4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RDLVLERR"
    bits = "15:0"
    type = "ro"
[[register]]
  name = "DX7RSR2"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 2"
  default = "0x00000000"
  offset = "0x00000ED8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAWN"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment 'DQS off on some DQ lines' warning.'''
    longdesc = '''One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode'''
[[register]]
  name = "DX7RSR3"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 3"
  default = "0x00000000"
  offset = "0x00000EDC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAERR"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment error: Indicates, for each of the system ranks, that an error occurred in the WLA algorithm.'''
    longdesc = '''This is for the byte in x8 mode'''
[[register]]
  name = "DX7GSR0"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 0"
  default = "0x00000000"
  offset = "0x00000EE0"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "WLDQ"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "29:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "GDQSPRD"
    bits = "25:17"
    type = "ro"
    shortdesc = '''Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "WLPRD"
    bits = "15:7"
    type = "ro"
    shortdesc = '''Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration.'''
    longdesc = '''The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.'''
  [[register.field]]
    name = "WLERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "WLDONE"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "WLCAL"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "GDQSCAL"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "RDQSNCAL"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDQSCAL"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "WDQCAL"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX7GSR1"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 1"
  default = "0x00000000"
  offset = "0x00000EE4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "DLTCODE"
    bits = "24:1"
    type = "ro"
  [[register.field]]
    name = "DLTDONE"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX7GSR2"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 2"
  default = "0x00000000"
  offset = "0x00000EE8"
  [[register.field]]
    name = "GSDQSPRD"
    bits = "31:23"
    type = "ro"
    shortdesc = '''Read DQS gating Status Period: Returns the DDR clock period measured by the read DQS gating status LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "GSDQSCAL"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ESTAT"
    bits = "11:8"
    type = "ro"
  [[register.field]]
    name = "WEWN"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "WEERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "REWN"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "REERR"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "WDWN"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "WDERR"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDWN"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "RDERR"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX7GSR3"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 3"
  default = "0x00000000"
  offset = "0x00000EEC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ESTAT"
    bits = "26:24"
    type = "ro"
    shortdesc = '''VREF Training Error Status Code: Indicates which phase of error check failed.'''
    longdesc = '''Valid status encodings are: ESTAT[0] = Init vref check failed. ESTAT[1] = Final check for DRAM VREF failed ESTAT[2] = Final check for Host VREF failed. Note: ESTAT Register field is valid only when there is a bit set in DXnGSR3.DVERR or DXnGSR3.HVERR.'''
  [[register.field]]
    name = "DVERR"
    bits = "19:16"
    type = "ro"
    shortdesc = '''DRAM VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "HVERR"
    bits = "11:8"
    type = "ro"
    shortdesc = '''Host VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:2"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
[[register]]
  name = "DX8GCR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 0"
  default = "0x40200204"
  offset = "0x00000F00"
  [[register.field]]
    name = "CALBYP"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "MDLEN"
    bits = "30"
    type = "rw"
    shortdesc = '''Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered.'''
    longdesc = '''These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit.'''
  [[register.field]]
    name = "CODTSHFT"
    bits = "29:28"
    type = "rw"
    shortdesc = '''Configurable ODT(TE) phase shift applicable only when DXSL*DXCTL2.'''
    longdesc = '''CRDEN = 1`b1. 2`b00: no Phase shift on TE input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1 SDR clock Phase shift on TE input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on TE input to DQSPAD'''
  [[register.field]]
    name = "RDDLY"
    bits = "23:20"
    type = "rw"
    shortdesc = '''Number of Cycles ( in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective by t e lane of the PHY.'''
    longdesc = '''Valid only when RDMODE is set as static response mode.'''
  [[register.field]]
    name = "RESERVED"
    bits = "19:14"
    type = "ro"
  [[register.field]]
    name = "DQSNSEPDR"
    bits = "13"
    type = "rw"
    shortdesc = '''DQSNSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQSN gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "DQSSEPDR"
    bits = "12"
    type = "rw"
    shortdesc = '''DQSSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate.'''
    longdesc = '''This bit controls the PDRSE pin on the PDIFF cell.'''
  [[register.field]]
    name = "RTTOAL"
    bits = "11"
    type = "rw"
    shortdesc = '''RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles.'''
    longdesc = '''Valid values are: 0 = ODT control is set to DQSODT/DQODT almost two cycles before read data preamble 1 = ODT control is set to DQSODT/DQODT almost one cycle before read data preamble'''
  [[register.field]]
    name = "RTTOH"
    bits = "10:9"
    type = "rw"
    shortdesc = '''RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to '0') when using dynamic ODT control.'''
    longdesc = '''ODT is disabled almost RTTOH clock cycles after the read postamble.'''
  [[register.field]]
    name = "CPDRSHFT"
    bits = "8:7"
    type = "rw"
    shortdesc = '''Configurable PDR phase shift.'''
    longdesc = '''applicable only when DXSL*DXCTL2.CRDEN = 1`b1. 2`b00: no Phase shift on PDR input to DQS PAD 2`b01: 0.5 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1 SDR clock Phase shift on PDR input to DQS PAD 2`b00: 1.5 SDR clock Phase shift on PDR input to DQS PAD'''
  [[register.field]]
    name = "DQSRPD"
    bits = "6"
    type = "rw"
    shortdesc = '''DQSR Power Down: Powers down, if set, the PDQSR cell.'''
    longdesc = '''This bit is ORed with the common PDR configuration bit.'''
  [[register.field]]
    name = "DQSGPDR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "DQSGODT"
    bits = "3"
    type = "rw"
    shortdesc = '''DQSG On-Die Termination: Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate.'''
    longdesc = '''Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless.'''
  [[register.field]]
    name = "DQSGOE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "DX8GCR1"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 1"
  default = "0x00007FFF"
  offset = "0x00000F04"
  [[register.field]]
    name = "DXPDRMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "QSNSEL"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "QSSEL"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "OEEN"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "PDREN"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "TEEN"
    bits = "10"
    type = "rw"
  [[register.field]]
    name = "DSEN"
    bits = "9"
    type = "rw"
    shortdesc = '''Data Strobe, Data Strobe #, Read Data Valid, Read Data Strobe, Read Data Strobe Gate, Control Clock Gate and Clock Generator Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the corresponding block.'''
    longdesc = '''Read Data Strobe, Read Data Strobe#, Read Data Strobe gate Enable: Enables, when set to 1.'''
  [[register.field]]
    name = "DMEN"
    bits = "8"
    type = "rw"
    shortdesc = '''Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Mask Enable: Enables, if set to 1, the read data path.'''
  [[register.field]]
    name = "DQEN"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Enables DQ corresponding to each bit in a byte Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice.'''
    longdesc = '''Read Data Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Enable: Enables, if set to 1, the read data path. Notes: 1. Byte #0 must always be enabled. 2. In LPDDR4 both the bytes of channel should be enabled or disabled together to support DQS2DQ training and CBT Training. 3. In LPDDR3, the lower 16 bits should be enabled or disabled together to support the CA training.'''
[[register]]
  name = "DX8GCR2"
  type = "rw"
  width = 32
  description = "DATX8 n General Configuration Register 2"
  default = "0x00000000"
  offset = "0x00000F08"
  [[register.field]]
    name = "DXOEMODE"
    bits = "31:16"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: OE Dynamic 01: OE always ON 10: OE always OFF 11: RESERVED'''
  [[register.field]]
    name = "DXTEMODE"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Enables the TE (ODT) mode values for DQ[7:0].'''
    longdesc = '''The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are: 00: TE (ODT) Dynamic 01: TE (ODT) always ON 10: TE (ODT) always OFF 11: RESERVED'''
[[register]]
  name = "DX8GCR3"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 3"
  default = "0x3F000008"
  offset = "0x00000F0C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RDBVT"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "WDBVT"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "RGLVT"
    bits = "27"
    type = "rw"
  [[register.field]]
    name = "RDLVT"
    bits = "26"
    type = "rw"
  [[register.field]]
    name = "WDLVT"
    bits = "25"
    type = "rw"
    shortdesc = '''Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL.'''
    longdesc = '''Note: WDLVT register must be set 0 when the INCWEYE bit is set 1 in the 'Data Training Configuration Register 0 (DTCR0)'.'''
  [[register.field]]
    name = "WLLVT"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSNOEMODE"
    bits = "21:20"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNTEMODE"
    bits = "19:18"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSNPDRMODE"
    bits = "17:16"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMOEMODE"
    bits = "15:14"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMTEMODE"
    bits = "13:12"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DMPDRMODE"
    bits = "11:10"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DM.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "9:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DSOEMODE"
    bits = "7:6"
    type = "rw"
    shortdesc = '''Enables the OE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = OE Dynamic 2b01 = OE always ON 2b10 = OE always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSTEMODE"
    bits = "5:4"
    type = "rw"
    shortdesc = '''Enables the TE mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = TE (ODT) Dynamic 2b01 = TE (ODT) always ON 2b10 = TE (ODT) always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "DSPDRMODE"
    bits = "3:2"
    type = "rw"
    shortdesc = '''Enables the PDR mode values for DQS.'''
    longdesc = '''Valid values are: 2b00 = PDR Dynamic 2b01 = PDR always ON 2b10 = PDR always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "RESERVED"
    bits = "1:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
[[register]]
  name = "DX8GCR4"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 4"
  default = "0x0E00003C"
  offset = "0x00000F10"
  [[register.field]]
    name = "RESERVED"
    bits = "31:29"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFPEN"
    bits = "28"
    type = "rw"
  [[register.field]]
    name = "DXREFSEN"
    bits = "25"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "24"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFSSELRANGE"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "DXREFSSEL"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFIEN"
    bits = "5:2"
    type = "rw"
  [[register.field]]
    name = "DXREFIMON"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "DX8GCR5"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 5"
  default = "0x09090909"
  offset = "0x00000F14"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR1"
    bits = "14:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXREFISELR0"
    bits = "6:0"
    type = "rw"
[[register]]
  name = "DX8GCR6"
  type = "mixed"
  width = 32
  description = "DATX8 n General Configuration Register 6"
  default = "0x09090909"
  offset = "0x00000F18"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR1"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeros on reads.'''
  [[register.field]]
    name = "DXDQVREFR0"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX8BDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000F40"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX8BDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000F44"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7WBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6WBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5WBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4WBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX8BDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000F48"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DSNWBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DSOEBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DSWBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DMWBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX8BDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 3"
  default = "0x00000000"
  offset = "0x00000F50"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ3RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ2RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ1RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ0RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX8BDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000F54"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "DQ7RBD"
    bits = "29:24"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "DQ6RBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "DQ5RBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "DQ4RBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX8BDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000F58"
  [[register.field]]
    name = "RESERVED"
    bits = "31:6"
    type = "ro"
  [[register.field]]
    name = "DMRBD"
    bits = "5:0"
    type = "rw"
[[register]]
  name = "DX8BDLR6"
  type = "mixed"
  width = 32
  description = "DATX8 n Bit Delay Line Register 6"
  default = "0x00000000"
  offset = "0x00000F60"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
  [[register.field]]
    name = "TERBD"
    bits = "21:16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "PDRBD"
    bits = "13:8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "DX8LCDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000F80"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX8LCDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000F84"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "WDQD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Write Data Delay: Delay select for the write data (WDQ) LCDL for the byte.'''
    longdesc = '''The WDQ LCDL register is automatically updated after DDL Calibration (by Tck/4) and after Write leveling when write leveling is performed. Total delay should be written into this field. It overrides the delay set by hardware. Delay written in this field is converted to following two elements after 20 ctl_clk clock cycles: 1-Number of UI delays (pipelines) added to write dq path that can be read from DxnGTR0.WDQSL field 2-The remainder of the delay, which is number of LCDL tap delays (written delay - DxnGTR0.WDQSL * one UI period). It is smaller than 1 UI delay and will be available to read in this field. Reading this field returns the delay in item 2. This field should be programmed only after running calibration.'''
[[register]]
  name = "DX8LCDLR2"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 2"
  default = "0x00000000"
  offset = "0x00000F88"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX8LCDLR3"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 3"
  default = "0x00000000"
  offset = "0x00000F8C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX8LCDLR4"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 4"
  default = "0x00000000"
  offset = "0x00000F90"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RDQSND"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX8LCDLR5"
  type = "mixed"
  width = 32
  description = "DATX8 n Local Calibrated Delay Line Register 5"
  default = "0x00000000"
  offset = "0x00000F94"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "24:16"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "DQSGSD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX8MDLR0"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 0"
  default = "0x00000000"
  offset = "0x00000FA0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "TPRD"
    bits = "24:16"
    type = "rw"
    shortdesc = '''Target Period: Target period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This is the current measured value of the period and is continuously updated if the MDL is enabled to do so.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "IPRD"
    bits = "8:0"
    type = "rw"
    shortdesc = '''Initial Period: Initial period measured by the master delay line calibration for VT drift compensation.'''
    longdesc = '''This value is used as the denominator when calculating the ratios of updates during VT compensation.'''
[[register]]
  name = "DX8MDLR1"
  type = "mixed"
  width = 32
  description = "DATX8 n Master Delay Line Register 1"
  default = "0x00000000"
  offset = "0x00000FA4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "MDLD"
    bits = "8:0"
    type = "rw"
[[register]]
  name = "DX8GTR0"
  type = "mixed"
  width = 32
  description = "DATX8 n General Timing Register 0"
  default = "0x00020000"
  offset = "0x00000FC0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WDQSL"
    bits = "26:24"
    type = "rw"
    shortdesc = '''DQ write path latency pipeline: Write data is pipelined by (WLSL + WDQSL).'''
    longdesc = '''Total write data pipeline is: [Write leveling system latency] + WDQSL/2 DRAM clock periods. This value is adjusted by LPDDR4 tDQS2DQ training and write eye centering. Any update to DXnLCDLR1.WDQD updates this field after 20 ctl_clk clock cycles. Reading this field shows the number of pipelines (UI delays) written into DXnLCDLR1.WDQD field. Ensure this field is never overwritten by SW. Writing into this field changes (corrupts) the total write DQ delay written into DXnLCDLR1.WDQD field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:20"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "WLSL"
    bits = "19:16"
    type = "rw"
    shortdesc = '''Write Leveling System Latency: Used to adjust the write latency after write leveling.'''
    longdesc = '''This field is for the byte when in x8 mode Valid values: 0000 = Write latency = WL - 1 0001 = Write latency = WL - 0.5 0010 = Write latency = WL 0011 = Write latency = WL + 0.5 0100 = Write latency = WL + 1 0101 = Write latency = WL + 1.5 0110 = Write latency = WL + 2 0111 = Write latency = WL + 2.5 1000 = Write latency = WL + 3 1001 = Write latency = WL + 3.5 1010 = Write latency = WL + 4 1011 - 1111 = RESERVED'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:13"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RESERVED"
    bits = "12:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:5"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DGSL"
    bits = "4:0"
    type = "rw"
    shortdesc = '''DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data.'''
    longdesc = '''This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period. Note: This field is for the byte when in x8 mode'''
[[register]]
  name = "DX8RSR1"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 1"
  default = "0x00000000"
  offset = "0x00000FD4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RDLVLERR"
    bits = "15:0"
    type = "ro"
[[register]]
  name = "DX8RSR2"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 2"
  default = "0x00000000"
  offset = "0x00000FD8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAWN"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment 'DQS off on some DQ lines' warning.'''
    longdesc = '''One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode'''
[[register]]
  name = "DX8RSR3"
  type = "ro"
  width = 32
  description = "DATX8 n Rank Status Register 3"
  default = "0x00000000"
  offset = "0x00000FDC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WLAERR"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Write Latency Adjustment error: Indicates, for each of the system ranks, that an error occurred in the WLA algorithm.'''
    longdesc = '''This is for the byte in x8 mode'''
[[register]]
  name = "DX8GSR0"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 0"
  default = "0x00000000"
  offset = "0x00000FE0"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "WLDQ"
    bits = "30"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "29:26"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "GDQSPRD"
    bits = "25:17"
    type = "ro"
    shortdesc = '''Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "DPLOCK"
    bits = "16"
    type = "ro"
    shortdesc = '''DATX8 PLL Lock: Indicates, if set, that that DATX8 PLL has locked.'''
    longdesc = '''This is a direct status of the DATX8 PLL lock pin.'''
  [[register.field]]
    name = "WLPRD"
    bits = "15:7"
    type = "ro"
    shortdesc = '''Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration.'''
    longdesc = '''The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated.'''
  [[register.field]]
    name = "WLERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "WLDONE"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "WLCAL"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "GDQSCAL"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "RDQSNCAL"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDQSCAL"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "WDQCAL"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX8GSR1"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 1"
  default = "0x00000000"
  offset = "0x00000FE4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Returns zeroes on reads.'''
  [[register.field]]
    name = "DLTCODE"
    bits = "24:1"
    type = "ro"
  [[register.field]]
    name = "DLTDONE"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX8GSR2"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 2"
  default = "0x00000000"
  offset = "0x00000FE8"
  [[register.field]]
    name = "GSDQSPRD"
    bits = "31:23"
    type = "ro"
    shortdesc = '''Read DQS gating Status Period: Returns the DDR clock period measured by the read DQS gating status LCDL during calibration.'''
    longdesc = '''This value is PVT compensated.'''
  [[register.field]]
    name = "GSDQSCAL"
    bits = "22"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "21"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DQS2DQERR"
    bits = "15:12"
    type = "ro"
    shortdesc = '''Write DQS2DQ training error: Indicates, if set, that the DATX8 has encountered an error during execution of the write DQS2DQ training Each 2 bits indicate error on one rank.'''
    longdesc = '''(e.g. bits [13:12] shows error on rank 0) Status encoding are: 2'b00: No Error 2'b01: Oscillator results are all 0s 2'b10: Oscillator results are all 1s 2'b11: Oscillator results read timeout'''
  [[register.field]]
    name = "ESTAT"
    bits = "11:8"
    type = "ro"
  [[register.field]]
    name = "WEWN"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "WEERR"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "REWN"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "REERR"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "WDWN"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "WDERR"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RDWN"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "RDERR"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX8GSR3"
  type = "ro"
  width = 32
  description = "DATX8 n General Status Register 3"
  default = "0x00000000"
  offset = "0x00000FEC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "ESTAT"
    bits = "26:24"
    type = "ro"
    shortdesc = '''VREF Training Error Status Code: Indicates which phase of error check failed.'''
    longdesc = '''Valid status encodings are: ESTAT[0] = Init vref check failed. ESTAT[1] = Final check for DRAM VREF failed ESTAT[2] = Final check for Host VREF failed. Note: ESTAT Register field is valid only when there is a bit set in DXnGSR3.DVERR or DXnGSR3.HVERR.'''
  [[register.field]]
    name = "DVERR"
    bits = "19:16"
    type = "ro"
    shortdesc = '''DRAM VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "HVERR"
    bits = "11:8"
    type = "ro"
    shortdesc = '''Host VREF Training Error: Indicates if set that there was an error in VREF Training.'''
    longdesc = '''Each bit indicates an error for one rank.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:2"
    type = "ro"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
[[register]]
  name = "DX8SL0OSC"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register"
  default = "0x00019FFE"
  offset = "0x00001400"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "GATEDXRDCLK"
    bits = "29:28"
    type = "rw"
    shortdesc = '''Enable Clock Gating for DX ddr_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "GATEDXDDRCLK"
    bits = "27:26"
    type = "rw"
    shortdesc = '''Enable Clock Gating for DX ctl_rd_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "GATEDXCTLCLK"
    bits = "25:24"
    type = "rw"
    shortdesc = '''Enable Clock Gating for DX ctl_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "CLKLEVEL"
    bits = "23:22"
    type = "rw"
    shortdesc = '''Selects the level to which clocks will be stalled when clock gating is enabled in PHY.'''
    longdesc = '''Valid values are: 2b00 = Clocks will stall to static level 0 2b01 = Clocks will stall to static level 1 2b10 - 2b11= Clocks will toggle at slow speed.'''
  [[register.field]]
    name = "LBMODE"
    bits = "21"
    type = "rw"
    shortdesc = '''Loopback Mode: Indicates, if set, that the PHY/PUB is in loopback mode.'''
    longdesc = '''Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "LBGSDQS"
    bits = "20"
    type = "wtc"
    shortdesc = '''Load GSDQS LCDL with 2x the calibrated GSDQSPRD value (equivalent to one CK period).'''
    longdesc = '''This bit must only be used when initializing the GSDQS 180 degree offset for IO assisted gating mode. This bit is self clearing. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "LBGDQS"
    bits = "19:18"
    type = "rw"
    shortdesc = '''Loopback DQS Gating: Selects the DQS gating mode that should be used when the PHY is in loopback mode, including BIST loopback mode.'''
    longdesc = '''Valid values are: 2b00 = DQS gate is always on 2b01 = DQS gate training will be triggered by the PUB 2b10 = DQS gate is set manually using software 2b11 = Reserved Note: Value programmed should be same across all the Slices During mission mode, this field must be at its default setting During BIST AC and DX simultaneous loopback, this field should be set to 2`b00 to get overlapping AC and DX traffic.'''
  [[register.field]]
    name = "LBDQSS"
    bits = "17"
    type = "rw"
    shortdesc = '''Loopback DQS Shift: Selects how the read DQS is shifted during loopback to ensure that the read DQS is centered into the read data eye.'''
    longdesc = '''Valid values are: 1b0 = PUB sets the read DQS LCDL to 0; DQS is already shifted 90 degrees by write path 1b1 = The read DQS shift is set manually through software Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PHYHRST"
    bits = "16"
    type = "rw"
    shortdesc = '''PHY High-Speed Reset: A write of 1b0 to this bit resets the AC and DATX8 macros without resetting PUB RTL logic.'''
    longdesc = '''This bit is not self- clearing and a 1b1 must be written to de-assert the reset.'''
  [[register.field]]
    name = "PHYFRST"
    bits = "15"
    type = "rw"
    shortdesc = '''PHY FIFO Reset: A write of 1b0 to this bit resets the AC and DATX8 FIFOs without resetting PUB RTL logic.'''
    longdesc = '''This bit is not self- clearing and a 1b1 must be written to de-assert the reset.'''
  [[register.field]]
    name = "DLTST"
    bits = "14"
    type = "rw"
    shortdesc = '''Delay Line Test Start: A write of 1b1 to this bit will trigger delay line oscillator mode period measurement.'''
    longdesc = '''This bit is not self clearing and needs to be reset to 1b0 before the measurement can be re- retriggered. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DLTMODE"
    bits = "13"
    type = "rw"
    shortdesc = '''Delay Line Test Mode: Selects, if set, the delay line oscillator test mode.'''
    longdesc = '''Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "12:11"
    type = "rw"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "OSCWDDL"
    bits = "10:9"
    type = "rw"
    shortdesc = '''Oscillator Mode Write-Data Delay Line Select: Selects which of the two write data (WDQ) LCDLs is active.'''
    longdesc = '''The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: 2b00 = No WDQ LCDL is active 2b01 = DDR WDQ LCDL is active 2b10 = CTL WDQ LCDL is active 2b11 = Both LCDLs are active'''
  [[register.field]]
    name = "RESERVED"
    bits = "8:7"
    type = "rw"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "OSCWDL"
    bits = "6:5"
    type = "rw"
    shortdesc = '''Oscillator Mode Write-Leveling Delay Line Select: Selects which of the two write leveling LCDLs is active.'''
    longdesc = '''The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: 2b00 = No WL LCDL is active 2b01 = DDR WL LCDL is active 2b10 = CTL WL LCDL is active 2b11 = Both LCDLs are active'''
  [[register.field]]
    name = "OSCDIV"
    bits = "4:1"
    type = "rw"
    shortdesc = '''Oscillator Mode Division: Specifies the factor by which the delay line oscillator mode output is divided down before it is output on the delay line digital test output pin dl_dto.'''
    longdesc = '''Valid values are: 4b0000 = Divide by 1 4b0001 = Divide by 4 4b0010 = Divide by 8 4b0011 = Divide by 16 4b0100 = Divide by 32 4b0101 = Divide by 64 4b0110 = Divide by 128 4b0111 = Divide by 256 4b1000 = Divide by 512 4b1001 = Divide by 1024 4b1010 = Divide by 2048 4b1011 = Divide by 4096 4b1100 = Divide by 8192 4b1101 = Divide by 16384 4b1110 = Divide by 32768 4b 1111 = Divide by 65536'''
  [[register.field]]
    name = "OSCEN"
    bits = "0"
    type = "rw"
[[register]]
  name = "DX8SL0PLLCR0"
  type = "mixed"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 0"
  default = "0x001C0000"
  offset = "0x00001404"
  [[register.field]]
    name = "PLLRST"
    bits = "30"
    type = "rw"
    shortdesc = '''PLL Rest: Resets the PLLs by driving the PLL reset pin.'''
    longdesc = '''This bit is not self- clearing and a 1b0 must be written to de-assert the reset.'''
  [[register.field]]
    name = "PLLPD"
    bits = "29"
    type = "rw"
    shortdesc = '''PLL Power Down: Puts the PLLs in power down mode by driving the PLL power down pin.'''
    longdesc = '''This bit is not self-clearing and a 1b0 must be written to de-assert the power-down.'''
  [[register.field]]
    name = "RSTOPM"
    bits = "28"
    type = "rw"
    shortdesc = '''Reference Stop Mode.'''
    longdesc = '''Connects to pin REF_STOP_MODE. Valid values are: 1b0 = Default, normal mode 1b1 = Reference stop mode is enabled'''
  [[register.field]]
    name = "FRQSEL"
    bits = "27:24"
    type = "rw"
    shortdesc = '''PLL Frequency Select: Selects the operating range of the PLL.'''
    longdesc = '''Valid values for PHYs that support up 2400 Mbps are: 4b0000:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz 4b0001:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz 4b0010:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz 4b0011:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz 4b0100:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz 4b0101:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz 4b0110:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 4b0111:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz 4b1000 - 4b1111:RESERVED'''
  [[register.field]]
    name = "RLOCKM"
    bits = "23"
    type = "rw"
    shortdesc = '''Relock Mode: Enables, if set, rapid relocking mode.'''
    longdesc = '''Connects to pin RELOCK_MODE on the PLL.'''
  [[register.field]]
    name = "CPPC"
    bits = "22:17"
    type = "rw"
    shortdesc = '''Charge Pump Proportional Current Control.'''
    longdesc = '''Connects to pin CPPROP_CNTRL on the PLL. Valid values for PHYs that support up 2400 Mbps are: 6b000111:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz 6b001000:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz 6b001001:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz 6b001010:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz 6b000110:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz 6b001000:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz 6b001001:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 6b001010:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz All other settings: RESERVED'''
  [[register.field]]
    name = "CPIC"
    bits = "16:13"
    type = "rw"
    shortdesc = '''Charge Pump Integrating Current Control.'''
    longdesc = '''Connects to pin CP_INT_CTRL on the PLL. Valid values for PHYs that support up 2400 Mbps are: 4b0000:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 600MHz 4b0001:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 332MHz 4b0010:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 4b0011:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz 4b0100 - 4b1111:RESERVED'''
  [[register.field]]
    name = "GSHIFT"
    bits = "12"
    type = "rw"
    shortdesc = '''Gear Shift: Enables, if set, rapid locking mode.'''
    longdesc = '''Connects to pin GEAR_SHIFT on the PLL.'''
  [[register.field]]
    name = "RESERVED"
    bits = "11:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads'''
[[register]]
  name = "DX8SL0PLLCR1"
  type = "mixed"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 1 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001408"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads'''
  [[register.field]]
    name = "PLLPROG"
    bits = "21:6"
    type = "rw"
    shortdesc = '''Connects to the PLL PLL_PROG bus.'''
    longdesc = '''Reserved. Set to 0x0000.'''
  [[register.field]]
    name = "BYPVREGCP"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "BYPVREGDIG"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "BYPVDD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "LOCKPS"
    bits = "2"
    type = "rw"
    shortdesc = '''Lock Detector Phase Select.'''
    longdesc = '''Connects to pin LOCK_PHASE_SEL on the PLL.'''
  [[register.field]]
    name = "LOCKCS"
    bits = "1"
    type = "rw"
    shortdesc = '''Lock Detector Counter Select.'''
    longdesc = '''Connects to pin LOCK_COUNT_SEL on the PLL.'''
  [[register.field]]
    name = "LOCKDS"
    bits = "0"
    type = "rw"
    shortdesc = '''Lock Detector Select.'''
    longdesc = '''Connects to pin LOCK_DET_SEL on the PLL on the PLL.'''
[[register]]
  name = "DX8SL0PLLCR2"
  type = "rw"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 2 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x0000140C"
  [[register.field]]
    name = "PLLCTRL_31_0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DX8SL0PLLCR3"
  type = "rw"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 3 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001410"
  [[register.field]]
    name = "PLLCTRL_63_32"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DX8SL0PLLCR4"
  type = "rw"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 4 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001414"
  [[register.field]]
    name = "PLLCTRL_95_64"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DX8SL0PLLCR5"
  type = "mixed"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 5 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001418"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "PLLCTRL_103_96"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "DX8SL0DQSCTL"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DQS Control Register"
  default = "0x01264000"
  offset = "0x0000141C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RRRMODE"
    bits = "24"
    type = "rw"
    shortdesc = '''Read Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the read path.'''
    longdesc = '''Otherwise if not set the PHY mission mode for the read path is running in rise-to-fall mode. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "WRRMODE"
    bits = "21"
    type = "rw"
    shortdesc = '''Write Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the write path.'''
    longdesc = '''Otherwise if not set the PHY mission mode for the write path is running in rise-to-fall mode.'''
  [[register.field]]
    name = "DQSGX"
    bits = "20:19"
    type = "rw"
    shortdesc = '''DQS Gate Extension: Specifies if set that the read DQS gate will be extended.'''
    longdesc = '''This should be set ONLY when used with DQS pulldown and DQSn pullup. Valid values are: 2b00 = Do not extend the gate 2b01 = Extend the gate by 1/2 tCK in both directions (but never earlier than zero read latency) 2b10 = Extend the gate earlier by 1/2 tCK and later by 2 * tCK (to facilitate LPDDR3 usage without training for systems supporting up to 800Mbps) 2b11 = Extend the gate earlier by 1/2 tCK and later by 3 * tCK (to facilitate LPDDR3 usage without training for systems supporting up to 1600Mbps) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "LPPLLPD"
    bits = "18"
    type = "rw"
    shortdesc = '''Low Power PLL Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the PLL of the byte if the wakeup time request satisfies the LPWAKEUP_THRSH.'''
    longdesc = '''LPWAKEUP_THRSH is the Minimum threshold value of tlp_wakeup required to make phy go into low power mode by powering down PLL. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_data_req&dfi_lp_ctrl_req signal is de-asserted sets the tlp_wakeup time. The value is in terms of number clock cycles. Refer Table 11 description of LPWAKEUP_THRSH for decoding details'''
  [[register.field]]
    name = "LPIOPD"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "16:15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "QSCNTEN"
    bits = "14"
    type = "rw"
    shortdesc = '''QS Counter Enable.'''
    longdesc = '''Enables, if set, the counting of DQS edges for automatic shut-off of DQS gate. If turned off, the gate is closed using the gate signal from the PUB. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "UDQIOM"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "12:10"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXSR"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "DQSNRES"
    bits = "7:4"
    type = "rw"
    shortdesc = '''DQS# Resistor: DQS_c glitch suppression resistor controls 0000 = Off 0001 = 2.'''
    longdesc = '''5kOhm PD 0010 = 1.25kOhm PD 0011 = 830Ohm PD 0100 = 620Ohm PD 0101 = 500Ohm PD 0110 = 415Ohm PD 0111 = 355Ohm PD 1000 = Off 1001 = 2.5kOhm PU 1010 = 1.25kOhm PU 1011 = 830Ohm PU 1100 = 620Ohm PU 1101 = 500Ohm PU 1110 = 415Ohm PU 1111 = 355Ohm PU Pull-up/-down strength is independent of the ODT value selected by ZIOH[83:42]. The glitch suppression resistors are controlled by DQSR_c[3:0], OE, and TE. To use glitch suppression with unterminated DDR4, set TE=1 during read operations, but set ZIOH[83:42] to zero.'''
  [[register.field]]
    name = "DQSRES"
    bits = "3:0"
    type = "rw"
    shortdesc = '''DQS Resistor: DQS_t glitch suppression resistor controls 0000 = Off 0001 = 2.'''
    longdesc = '''5kOhm PD 0010 = 1.25kOhm PD 0011 = 830Ohm PD 0100 = 620Ohm PD 0101 = 500Ohm PD 0110 = 415Ohm PD 0111 = 355Ohm PD 1000 = Off 1001 = 2.5kOhm PU 1010 = 1.25kOhm PU 1011 = 830Ohm PU 1100 = 620Ohm PU 1101 = 500Ohm PU 1110 = 415Ohm PU 1111 = 355Ohm PU Pull-up/-down strength is independent of the ODT value selected by ZIOH[83:42]. The glitch suppression resistors are controlled by DQSR_t[3:0], OE, and TE. To use glitch suppression with unterminated DDR4, set TE=1 during read operations, but set ZIOH[83:42] to zero.'''
[[register]]
  name = "DX8SL0TRNCTL"
  type = "ro"
  width = 32
  description = "DATX8 0-1 Training Control Register"
  default = "0x00000000"
  offset = "0x00001420"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "DX8SL0DDLCTL"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DDL Control Register"
  default = "0x00000002"
  offset = "0x00001424"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DLYLDTM"
    bits = "26"
    type = "rw"
    shortdesc = '''Delay Load Timing: Specifies the timing of the signal that is used to load the new delay select values into the LCDL when switching between ranks that have different delays.'''
    longdesc = '''Valid values are: 1b0 = Assert the delay load signal on the first DDR clock cycle that has no activity (e.g. the first clock when the DQS gate signal is inactive). 1b1 = Assert the delay load signal one clock later than the first DDR clock cycle that has no activity (e.g. one clock later than the first clock when the DQS gate signal is inactive).'''
  [[register.field]]
    name = "DXDDLLDT"
    bits = "25"
    type = "rw"
    shortdesc = '''DX DDL Load Type: Specifies how a new delay select value is applied to the delay line.'''
    longdesc = '''This is only applicable to DDLs that have their delay select signals pipelined, such write leveling LCDL and read DQS gating LCDL. Valid values are: 1b0 = Apply the new delay select value to the delay line only when the delay select load signal is active and by first loading the delay select into the pipeline register 1b1 = Apply the delay select signal to the delay line directly, bypassing any pipeline registers and ignoring the delay select load signal'''
  [[register.field]]
    name = "RESERVED"
    bits = "24:23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDDLLD"
    bits = "22:18"
    type = "rw"
    shortdesc = '''DATX8 DDL Delay Select Dynamic Load: Specifies whether the registers inside the DATX8 that hold the delay select signal of DATX8 DDL should be dynamically loaded only when the delay select changes or should be continuously (always) loaded.'''
    longdesc = '''Valid values are: 1b0 = Delay select signal registers should be dynamically loaded only when the delay select signal has change and the delay load signal is high 1b1 = Delay select signal should be continuously (always) loaded on every clock cycle Different bits control different DATX DDLs as follows: DXDDLLD[0] = Write leveling delay load from controller DXDDLLD[1] = Read DQS gating delay load from controller DXDDLLD[2] = Write data delay load from PUB DXDDLLD[3] = Read path data strobe delay load from PUB DXDDLLD[4] = Read path data strobe # delay load from PUB'''
  [[register.field]]
    name = "DXDDLBYP"
    bits = "17:2"
    type = "rw"
    shortdesc = '''DATX8 DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed.'''
    longdesc = '''Otherwise the DDL bypass is turned off. Different bits control different DATX8 DDLs as follows: * DXDDLYBYP[0] = Write path BDL delay bypass * DXDDLYBYP[1] = Read path BDL delay bypass * DXDDLYBYP[2] = Write path data strobe BDL delay bypass * DXDDLYBYP[3] = Write path data strobe # BDL delay bypass * DXDDLYBYP[4] = Unused * DXDDLYBYP[5] = Unused * DXDDLYBYP[6] = Power down receiver BDL delay bypass * DXDDLYBYP[7] = On-die termination enable BDL delay bypass * DXDDLYBYP[8] = DQ/DM output enable BDL delay bypass * DXDDLYBYP[9] = Write data LCDL delay bypass * DXDDLYBYP[10] = Read path data strobe LCDL delay bypass * DXDDLYBYP[11] = Read path data strobe # LCDL delay bypass * DXDDLYBYP[12] = Master delay LCDL delay bypass * DXDDLYBYP[13] = Write leveling LCDL delay bypass * DXDDLYBYP[14] = Read DQS gating LCDL delay bypass * DXDDLYBYP[15] = Read DQS gating status LCDL delay bypass'''
  [[register.field]]
    name = "DDLBYPMODE"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Controls DDL Bypass Modes.'''
    longdesc = '''Valid values are: 2b00 = Normal dynamic control 2b01 = All DDLs bypassed 2b10 = No DDLs bypassed 2b11 = Reserved'''
[[register]]
  name = "DX8SL0DXCTL1"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DX Control Register 1"
  default = "0x00040000"
  offset = "0x00001428"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXCALCLK"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "DXRCLKMD"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDTOSEL"
    bits = "21:20"
    type = "rw"
    shortdesc = '''DATX8 Digital Test Output Select: This is used to select the DATX8 internal signals that should be driven on the two DATX8 digital test outputs (phy_status[3:2]) signals.'''
    longdesc = '''Valid values for DATX8 digital test output bit 0 (phy_status[2]) are: 2b00 = DQS gate status bit 0 2b01 = DQS gate enable output (after gate output LCDL) 2b10 = DQS clock (qs_clk) 2b11 = CTL delayed clock (ctl_dly_clk) Valid values for digital test out bit 1[1] (phy_status[3]) are: 2b00 = DQS gate status bit 1 2b01 = DQS gate enable input (after gate status (input) LCDL) 2b10 = DQS delayed clock (qs_n_dly_clk) 2b11 = DDR delayed clock (ddr_dly_clk)'''
  [[register.field]]
    name = "DXGSMD"
    bits = "19"
    type = "rw"
    shortdesc = '''Read DQS gating status mode: Indicates if set that the read DQS gating status that is stored in the DQS read FIFO is the gate input.'''
    longdesc = '''Otherwise, if not set, the registered DQS gate status is stored in the FIFO Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXQSDBYP"
    bits = "18"
    type = "rw"
    shortdesc = '''Read DQS/DQS# delay load bypass mode.'''
    longdesc = '''Valid values are: 1b0 = Automatically bypass the read DQS/DQS# LCDLs when its delay select signal is being dynamically changed (i.e. drive the LCDL bypass signal to the same value as the delay select load signal) 1b1 = Don't automatically bypass the read DQS/DQS# LCDLs when its delay select signal is being dynamically changed (i.e. don't drive the LCDL bypass signal to the same value as the delay select load signal) NOTE: This feature (no auto-bypassmode) is automatically disabled when using delay select direct control mode (DXPHYMODE[3]) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXGDBYP"
    bits = "17"
    type = "rw"
    shortdesc = '''Read DQS gate delay load bypass mode.'''
    longdesc = '''Valid values are: 1b0 = Automatically bypass the read DQS gate LCDL when its delay select signal is being dynamically changed (i.e. drive the LCDL bypass signal to the same value as the delay select load signal) 1b1 = Don't automatically bypass the read gate DQS LCDL when its delay select signal is being dynamically changed (i.e. don't drive the LCDL bypass signal to the same value as the delay select load signal) NOTE: This feature (no auto-bypassmode) is automatically disabled when using delay select direct control mode (DXPHYMODE[3]) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXTMODE"
    bits = "16"
    type = "rw"
    shortdesc = '''DATX8 Test Mode: This is used to enable special test mode in the DATX8 macro.'''
    longdesc = '''Valid values are: 1b0 = Normal mode 1b1 = Test mode Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "DX8SL0DXCTL2"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DX Control Register 2"
  default = "0x00141800"
  offset = "0x0000142C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "CRDEN"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "POSOEX"
    bits = "22:20"
    type = "rw"
    shortdesc = '''OE extension during post-amble 3'b000: OE is on for 0.'''
    longdesc = '''5 dram clock during DQS post-amble. 3'b001: OE is on for 1.0 dram clock during DQS post-amble. 3'b010: OE is on for 1.5 dram clock during DQS post-amble. 3'b011: OE is on for 2.0 dram clock during DQS post-amble. 3'b100: OE is on for 2.5 dram clock during DQS post-amble. 3'b101: OE is on for 3.0 dram clock during DQS post-amble. 3'b110: OE is on for 3.5 dram clock during DQS post-amble. 3'b111: OE is on for 4.0 dram clock during DQS post-amble. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PREOEX"
    bits = "19:18"
    type = "rw"
    shortdesc = '''OE extension during pre-amble 2'b00: OE is on for 1.'''
    longdesc = '''0 dram clock during DQS preamble. 2'b01: OE is on for 1.5 dram clock during DQS preamble. 2'b10: OE is on for 2.0 dram clock during DQS preamble. 2'b11: OE is on for 2.5 dram clock during DQS preamble. Note: Value programmed should be same across all the Slices The value programmed should correspond to the Write Preamble WR-PRE setting in MR1 register for LPDDR4 mode or MR4.WRP for DDR4 mode. For example if MR1.WR-PRE bit is set to \'5cq1\'5cq for 2 * tCK Write Preamble, then PREOEX must be programmed to 2`b10.'''
  [[register.field]]
    name = "RESERVED"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "IOAG"
    bits = "16"
    type = "rw"
    shortdesc = '''I/O assisted Gate Select 1'b0: IO assisted gating not selected 1'b1: IO assisted gating selected Note: IO assisted gating is applicable only for static read response mode which is enabled only when DXSL8DXCTL.'''
    longdesc = '''RDMODE == 2'b11 Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "IOLB"
    bits = "15"
    type = "rw"
    shortdesc = '''I/O Loop-Back Select: Selects where inside the I/O the loop-back of signals happens.'''
    longdesc = '''Valid values are: 1b0 = Loopback is after output buffer; output enable must be asserted 1b1 = Loopback is before output buffer; output enable is don't care'''
  [[register.field]]
    name = "RESERVED"
    bits = "14:13"
    type = "ro"
  [[register.field]]
    name = "LPWAKEUP_THRSH"
    bits = "12:9"
    type = "rw"
    shortdesc = '''Low Power Wakeup Threshold: If dfi_lp_wakeup is greater than this threshold value, PLLs will be powered down when entering DFI low power mode.'''
    longdesc = '''The value of the dfi_lp_wakeup signal at the time that the dfi_lp_ctrl_req or dfi_lp_data_req signal is asserted sets the tlp_wakeup time. Valid values in terms of number clock cycles are: 4b0000 = 16 cycles 4b0001 = 32 cycles 4b0010 = 64 cycles 4b0011 = 128 cycles 4b0100 = 256 cycles 4b0101 = 512 cycles 4b0110 = 1024 cycles 4b0111 = 2048 cycles 4b1000 = 4096 cycles 4b1001 = 8192 cycles 4b1010 = 16384 cycles 4b1011 = 32768 cycles 4b1100 = 65536 cycles 4b1101 = 131072 cycles 4b1110 = 262144 cycles 4b1111 = Unlimited cycles LPWAKEUP_THRSH calculation: MINIMUM LPWAKEUP CYCLES = pll_lock_time / ctl_clk_period + MDL calibration cycles where, MDL calibration cycles = N * DDL calibration cycles N is Decoded value of PGCR1.FDEPTH. Example, With tCK= 938 ps; ctl_clk = 1876 ps; and PGCR1.FDEPTH = 2b10: From the PGCR1 register description, FDEPTH=2b10 decodes to a depth of 8. Pll_lock_time from PLL spec is 25us. So LPWAKEUP_THRSH = 25 ns / 1876 ps + 8 * (800 cycles) = 13326 + 6400 = 19726 cycles Setting LPWAKEUP_THRSH to 4b1010 would trigger PLL power down for tlp_wakeup value of 32768 cycles and above; which meets the calculations for MINIMUM LPWAKEUP CYCLES of 19726 cycles Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RDBI"
    bits = "8"
    type = "rw"
    shortdesc = '''Read Data Bus Inversion Enable: when set to 1b1 (and MR5[12] is set to 1b1 in DDR4 mode and MR3[6] is set to 1`b1 in LPDDR4 mode).'''
    longdesc = '''PUB performs data bus inversion on the DRAM read data; when set to 1b0, the read data and DM_n/DBI_n signal are passed on to the controller as is. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "WDBI"
    bits = "7"
    type = "rw"
    shortdesc = '''Write Data Bus Inversion Enable: when set to 1b1 (and MR5[11:10] is set to 2b10 in DDR4 and MR3[7] is set to 1`b1 in LPDDR4 mode), PUB generates the write DBI on the DM_n/DBI_n signal.'''
    longdesc = '''Not supported with write CRC. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PRFBYP"
    bits = "6"
    type = "rw"
    shortdesc = '''Pub Read FIFO Bypass: When set to 1b1, the read capture FIFO inside PUB is bypassed.'''
    longdesc = '''Valid values are: 1b0 = FIFO used to capture read data from PHY 1b1 = No FIFO used to capture read data from PHY. This mode is ONLY valid when static response mode is enabled. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RDMODE"
    bits = "5:4"
    type = "rw"
    shortdesc = '''DATX8 Receive FIFO Read Mode.'''
    longdesc = '''Valid values are: 2b00 = 2 stage synchronizer async FIFO 2b01 = 3 stage synchronizer async FIFO 2b10 = 4 stage synchronizer async FIFO 2b11 = static read response (To be used for pull-up terminated LPDDR3 and DDR4 interfaces only.) Note: The static response mode should be selected only when system is in IDLE. The static response mode must be OFF when Initialization and Training operation is performed. Only Static read response mode is supported (2`b11) during DCU and BIST tests Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DISRST"
    bits = "3"
    type = "rw"
    shortdesc = '''Disables the Read FIFO reset: When set, read receive FIFO can't be reset from ctl_dx_rdfifo_rstn input.'''
    longdesc = '''Valid values are: 1b0 = RX Read FIFO is reset when ctl_dx_rxfifo_rstn is LOW. 1b1 = RX Read FIFO can't be reset by ctl_dx_rxfifo_rstn Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DQSGLB"
    bits = "2:1"
    type = "rw"
    shortdesc = '''Read DQS Gate I/O Loopback: Controls the loopback signal (LB) on the I/O that is used to drive the read DQS gate.'''
    longdesc = '''This also selects the type of gating used since it controls the signal driven on the DI output of this PDQSG I/O. Valid values are: 2b00 = Pad-sided loopback of gate signal from PUB is used for gating 2b01 = Core-sided loopback of gate signal from PUB is used for gating 2b10 = DQS# SE signal from PDIFF I/O is is used for gating 2b11 = DQS SE signal from PDIFF I/O is used for gating Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX8SL0IOCR"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 I/O Configuration Register"
  default = "0x00000000"
  offset = "0x00001430"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDACRANGE"
    bits = "30:28"
    type = "rw"
  [[register.field]]
    name = "DXIOM"
    bits = "24:22"
    type = "rw"
[[register]]
  name = "DX8SL1OSC"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register"
  default = "0x00019FFE"
  offset = "0x00001440"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "GATEDXRDCLK"
    bits = "29:28"
    type = "rw"
    shortdesc = '''Enable Clock Gating for DX ddr_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "GATEDXDDRCLK"
    bits = "27:26"
    type = "rw"
    shortdesc = '''Enable Clock Gating for DX ctl_rd_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "GATEDXCTLCLK"
    bits = "25:24"
    type = "rw"
    shortdesc = '''Enable Clock Gating for DX ctl_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "CLKLEVEL"
    bits = "23:22"
    type = "rw"
    shortdesc = '''Selects the level to which clocks will be stalled when clock gating is enabled in PHY.'''
    longdesc = '''Valid values are: 2b00 = Clocks will stall to static level 0 2b01 = Clocks will stall to static level 1 2b10 - 2b11= Clocks will toggle at slow speed.'''
  [[register.field]]
    name = "LBMODE"
    bits = "21"
    type = "rw"
    shortdesc = '''Loopback Mode: Indicates, if set, that the PHY/PUB is in loopback mode.'''
    longdesc = '''Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "LBGSDQS"
    bits = "20"
    type = "wtc"
    shortdesc = '''Load GSDQS LCDL with 2x the calibrated GSDQSPRD value (equivalent to one CK period).'''
    longdesc = '''This bit must only be used when initializing the GSDQS 180 degree offset for IO assisted gating mode. This bit is self clearing. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "LBGDQS"
    bits = "19:18"
    type = "rw"
    shortdesc = '''Loopback DQS Gating: Selects the DQS gating mode that should be used when the PHY is in loopback mode, including BIST loopback mode.'''
    longdesc = '''Valid values are: 2b00 = DQS gate is always on 2b01 = DQS gate training will be triggered by the PUB 2b10 = DQS gate is set manually using software 2b11 = Reserved Note: Value programmed should be same across all the Slices During mission mode, this field must be at its default setting During BIST AC and DX simultaneous loopback, this field should be set to 2`b00 to get overlapping AC and DX traffic.'''
  [[register.field]]
    name = "LBDQSS"
    bits = "17"
    type = "rw"
    shortdesc = '''Loopback DQS Shift: Selects how the read DQS is shifted during loopback to ensure that the read DQS is centered into the read data eye.'''
    longdesc = '''Valid values are: 1b0 = PUB sets the read DQS LCDL to 0; DQS is already shifted 90 degrees by write path 1b1 = The read DQS shift is set manually through software Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PHYHRST"
    bits = "16"
    type = "rw"
    shortdesc = '''PHY High-Speed Reset: A write of 1b0 to this bit resets the AC and DATX8 macros without resetting PUB RTL logic.'''
    longdesc = '''This bit is not self- clearing and a 1b1 must be written to de-assert the reset.'''
  [[register.field]]
    name = "PHYFRST"
    bits = "15"
    type = "rw"
    shortdesc = '''PHY FIFO Reset: A write of 1b0 to this bit resets the AC and DATX8 FIFOs without resetting PUB RTL logic.'''
    longdesc = '''This bit is not self- clearing and a 1b1 must be written to de-assert the reset.'''
  [[register.field]]
    name = "DLTST"
    bits = "14"
    type = "rw"
    shortdesc = '''Delay Line Test Start: A write of 1b1 to this bit will trigger delay line oscillator mode period measurement.'''
    longdesc = '''This bit is not self clearing and needs to be reset to 1b0 before the measurement can be re- retriggered. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DLTMODE"
    bits = "13"
    type = "rw"
    shortdesc = '''Delay Line Test Mode: Selects, if set, the delay line oscillator test mode.'''
    longdesc = '''Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "12:11"
    type = "rw"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "OSCWDDL"
    bits = "10:9"
    type = "rw"
    shortdesc = '''Oscillator Mode Write-Data Delay Line Select: Selects which of the two write data (WDQ) LCDLs is active.'''
    longdesc = '''The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: 2b00 = No WDQ LCDL is active 2b01 = DDR WDQ LCDL is active 2b10 = CTL WDQ LCDL is active 2b11 = Both LCDLs are active'''
  [[register.field]]
    name = "RESERVED"
    bits = "8:7"
    type = "rw"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "OSCWDL"
    bits = "6:5"
    type = "rw"
    shortdesc = '''Oscillator Mode Write-Leveling Delay Line Select: Selects which of the two write leveling LCDLs is active.'''
    longdesc = '''The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: 2b00 = No WL LCDL is active 2b01 = DDR WL LCDL is active 2b10 = CTL WL LCDL is active 2b11 = Both LCDLs are active'''
  [[register.field]]
    name = "OSCDIV"
    bits = "4:1"
    type = "rw"
    shortdesc = '''Oscillator Mode Division: Specifies the factor by which the delay line oscillator mode output is divided down before it is output on the delay line digital test output pin dl_dto.'''
    longdesc = '''Valid values are: 4b0000 = Divide by 1 4b0001 = Divide by 4 4b0010 = Divide by 8 4b0011 = Divide by 16 4b0100 = Divide by 32 4b0101 = Divide by 64 4b0110 = Divide by 128 4b0111 = Divide by 256 4b1000 = Divide by 512 4b1001 = Divide by 1024 4b1010 = Divide by 2048 4b1011 = Divide by 4096 4b1100 = Divide by 8192 4b1101 = Divide by 16384 4b1110 = Divide by 32768 4b 1111 = Divide by 65536'''
  [[register.field]]
    name = "OSCEN"
    bits = "0"
    type = "rw"
[[register]]
  name = "DX8SL1PLLCR0"
  type = "mixed"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 0"
  default = "0x001C0000"
  offset = "0x00001444"
  [[register.field]]
    name = "PLLRST"
    bits = "30"
    type = "rw"
    shortdesc = '''PLL Rest: Resets the PLLs by driving the PLL reset pin.'''
    longdesc = '''This bit is not self- clearing and a 1b0 must be written to de-assert the reset.'''
  [[register.field]]
    name = "PLLPD"
    bits = "29"
    type = "rw"
    shortdesc = '''PLL Power Down: Puts the PLLs in power down mode by driving the PLL power down pin.'''
    longdesc = '''This bit is not self-clearing and a 1b0 must be written to de-assert the power-down.'''
  [[register.field]]
    name = "RSTOPM"
    bits = "28"
    type = "rw"
    shortdesc = '''Reference Stop Mode.'''
    longdesc = '''Connects to pin REF_STOP_MODE. Valid values are: 1b0 = Default, normal mode 1b1 = Reference stop mode is enabled'''
  [[register.field]]
    name = "FRQSEL"
    bits = "27:24"
    type = "rw"
    shortdesc = '''PLL Frequency Select: Selects the operating range of the PLL.'''
    longdesc = '''Valid values for PHYs that support up 2400 Mbps are: 4b0000:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz 4b0001:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz 4b0010:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz 4b0011:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz 4b0100:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz 4b0101:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz 4b0110:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 4b0111:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz 4b1000 - 4b1111:RESERVED'''
  [[register.field]]
    name = "RLOCKM"
    bits = "23"
    type = "rw"
    shortdesc = '''Relock Mode: Enables, if set, rapid relocking mode.'''
    longdesc = '''Connects to pin RELOCK_MODE on the PLL.'''
  [[register.field]]
    name = "CPPC"
    bits = "22:17"
    type = "rw"
    shortdesc = '''Charge Pump Proportional Current Control.'''
    longdesc = '''Connects to pin CPPROP_CNTRL on the PLL. Valid values for PHYs that support up 2400 Mbps are: 6b000111:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz 6b001000:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz 6b001001:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz 6b001010:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz 6b000110:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz 6b001000:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz 6b001001:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 6b001010:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz All other settings: RESERVED'''
  [[register.field]]
    name = "CPIC"
    bits = "16:13"
    type = "rw"
    shortdesc = '''Charge Pump Integrating Current Control.'''
    longdesc = '''Connects to pin CP_INT_CTRL on the PLL. Valid values for PHYs that support up 2400 Mbps are: 4b0000:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 600MHz 4b0001:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 332MHz 4b0010:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 4b0011:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz 4b0100 - 4b1111:RESERVED'''
  [[register.field]]
    name = "GSHIFT"
    bits = "12"
    type = "rw"
    shortdesc = '''Gear Shift: Enables, if set, rapid locking mode.'''
    longdesc = '''Connects to pin GEAR_SHIFT on the PLL.'''
  [[register.field]]
    name = "RESERVED"
    bits = "11:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads'''
[[register]]
  name = "DX8SL1PLLCR1"
  type = "mixed"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 1 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001448"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads'''
  [[register.field]]
    name = "PLLPROG"
    bits = "21:6"
    type = "rw"
    shortdesc = '''Connects to the PLL PLL_PROG bus.'''
    longdesc = '''Reserved. Set to 0x0000.'''
  [[register.field]]
    name = "BYPVREGCP"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "BYPVREGDIG"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "BYPVDD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "LOCKPS"
    bits = "2"
    type = "rw"
    shortdesc = '''Lock Detector Phase Select.'''
    longdesc = '''Connects to pin LOCK_PHASE_SEL on the PLL.'''
  [[register.field]]
    name = "LOCKCS"
    bits = "1"
    type = "rw"
    shortdesc = '''Lock Detector Counter Select.'''
    longdesc = '''Connects to pin LOCK_COUNT_SEL on the PLL.'''
  [[register.field]]
    name = "LOCKDS"
    bits = "0"
    type = "rw"
    shortdesc = '''Lock Detector Select.'''
    longdesc = '''Connects to pin LOCK_DET_SEL on the PLL on the PLL.'''
[[register]]
  name = "DX8SL1PLLCR2"
  type = "rw"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 2 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x0000144C"
  [[register.field]]
    name = "PLLCTRL_31_0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DX8SL1PLLCR3"
  type = "rw"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 3 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001450"
  [[register.field]]
    name = "PLLCTRL_63_32"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DX8SL1PLLCR4"
  type = "rw"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 4 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001454"
  [[register.field]]
    name = "PLLCTRL_95_64"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DX8SL1PLLCR5"
  type = "mixed"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 5 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001458"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "PLLCTRL_103_96"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "DX8SL1DQSCTL"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DQS Control Register"
  default = "0x01264000"
  offset = "0x0000145C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RRRMODE"
    bits = "24"
    type = "rw"
    shortdesc = '''Read Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the read path.'''
    longdesc = '''Otherwise if not set the PHY mission mode for the read path is running in rise-to-fall mode. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "WRRMODE"
    bits = "21"
    type = "rw"
    shortdesc = '''Write Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the write path.'''
    longdesc = '''Otherwise if not set the PHY mission mode for the write path is running in rise-to-fall mode.'''
  [[register.field]]
    name = "DQSGX"
    bits = "20:19"
    type = "rw"
    shortdesc = '''DQS Gate Extension: Specifies if set that the read DQS gate will be extended.'''
    longdesc = '''This should be set ONLY when used with DQS pulldown and DQSn pullup. Valid values are: 2b00 = Do not extend the gate 2b01 = Extend the gate by 1/2 tCK in both directions (but never earlier than zero read latency) 2b10 = Extend the gate earlier by 1/2 tCK and later by 2 * tCK (to facilitate LPDDR3 usage without training for systems supporting up to 800Mbps) 2b11 = Extend the gate earlier by 1/2 tCK and later by 3 * tCK (to facilitate LPDDR3 usage without training for systems supporting up to 1600Mbps) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "LPPLLPD"
    bits = "18"
    type = "rw"
    shortdesc = '''Low Power PLL Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the PLL of the byte if the wakeup time request satisfies the LPWAKEUP_THRSH.'''
    longdesc = '''LPWAKEUP_THRSH is the Minimum threshold value of tlp_wakeup required to make phy go into low power mode by powering down PLL. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_data_req&dfi_lp_ctrl_req signal is de-asserted sets the tlp_wakeup time. The value is in terms of number clock cycles. Refer Table 11 description of LPWAKEUP_THRSH for decoding details'''
  [[register.field]]
    name = "LPIOPD"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "16:15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "QSCNTEN"
    bits = "14"
    type = "rw"
    shortdesc = '''QS Counter Enable.'''
    longdesc = '''Enables, if set, the counting of DQS edges for automatic shut-off of DQS gate. If turned off, the gate is closed using the gate signal from the PUB. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "UDQIOM"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "12:10"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXSR"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "DQSNRES"
    bits = "7:4"
    type = "rw"
    shortdesc = '''DQS# Resistor: DQS_c glitch suppression resistor controls 0000 = Off 0001 = 2.'''
    longdesc = '''5kOhm PD 0010 = 1.25kOhm PD 0011 = 830Ohm PD 0100 = 620Ohm PD 0101 = 500Ohm PD 0110 = 415Ohm PD 0111 = 355Ohm PD 1000 = Off 1001 = 2.5kOhm PU 1010 = 1.25kOhm PU 1011 = 830Ohm PU 1100 = 620Ohm PU 1101 = 500Ohm PU 1110 = 415Ohm PU 1111 = 355Ohm PU Pull-up/-down strength is independent of the ODT value selected by ZIOH[83:42]. The glitch suppression resistors are controlled by DQSR_c[3:0], OE, and TE. To use glitch suppression with unterminated DDR4, set TE=1 during read operations, but set ZIOH[83:42] to zero.'''
  [[register.field]]
    name = "DQSRES"
    bits = "3:0"
    type = "rw"
    shortdesc = '''DQS Resistor: DQS_t glitch suppression resistor controls 0000 = Off 0001 = 2.'''
    longdesc = '''5kOhm PD 0010 = 1.25kOhm PD 0011 = 830Ohm PD 0100 = 620Ohm PD 0101 = 500Ohm PD 0110 = 415Ohm PD 0111 = 355Ohm PD 1000 = Off 1001 = 2.5kOhm PU 1010 = 1.25kOhm PU 1011 = 830Ohm PU 1100 = 620Ohm PU 1101 = 500Ohm PU 1110 = 415Ohm PU 1111 = 355Ohm PU Pull-up/-down strength is independent of the ODT value selected by ZIOH[83:42]. The glitch suppression resistors are controlled by DQSR_t[3:0], OE, and TE. To use glitch suppression with unterminated DDR4, set TE=1 during read operations, but set ZIOH[83:42] to zero.'''
[[register]]
  name = "DX8SL1TRNCTL"
  type = "ro"
  width = 32
  description = "DATX8 0-1 Training Control Register"
  default = "0x00000000"
  offset = "0x00001460"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "DX8SL1DDLCTL"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DDL Control Register"
  default = "0x00000002"
  offset = "0x00001464"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DLYLDTM"
    bits = "26"
    type = "rw"
    shortdesc = '''Delay Load Timing: Specifies the timing of the signal that is used to load the new delay select values into the LCDL when switching between ranks that have different delays.'''
    longdesc = '''Valid values are: 1b0 = Assert the delay load signal on the first DDR clock cycle that has no activity (e.g. the first clock when the DQS gate signal is inactive). 1b1 = Assert the delay load signal one clock later than the first DDR clock cycle that has no activity (e.g. one clock later than the first clock when the DQS gate signal is inactive).'''
  [[register.field]]
    name = "DXDDLLDT"
    bits = "25"
    type = "rw"
    shortdesc = '''DX DDL Load Type: Specifies how a new delay select value is applied to the delay line.'''
    longdesc = '''This is only applicable to DDLs that have their delay select signals pipelined, such write leveling LCDL and read DQS gating LCDL. Valid values are: 1b0 = Apply the new delay select value to the delay line only when the delay select load signal is active and by first loading the delay select into the pipeline register 1b1 = Apply the delay select signal to the delay line directly, bypassing any pipeline registers and ignoring the delay select load signal'''
  [[register.field]]
    name = "RESERVED"
    bits = "24:23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDDLLD"
    bits = "22:18"
    type = "rw"
    shortdesc = '''DATX8 DDL Delay Select Dynamic Load: Specifies whether the registers inside the DATX8 that hold the delay select signal of DATX8 DDL should be dynamically loaded only when the delay select changes or should be continuously (always) loaded.'''
    longdesc = '''Valid values are: 1b0 = Delay select signal registers should be dynamically loaded only when the delay select signal has change and the delay load signal is high 1b1 = Delay select signal should be continuously (always) loaded on every clock cycle Different bits control different DATX DDLs as follows: DXDDLLD[0] = Write leveling delay load from controller DXDDLLD[1] = Read DQS gating delay load from controller DXDDLLD[2] = Write data delay load from PUB DXDDLLD[3] = Read path data strobe delay load from PUB DXDDLLD[4] = Read path data strobe # delay load from PUB'''
  [[register.field]]
    name = "DXDDLBYP"
    bits = "17:2"
    type = "rw"
    shortdesc = '''DATX8 DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed.'''
    longdesc = '''Otherwise the DDL bypass is turned off. Different bits control different DATX8 DDLs as follows: * DXDDLYBYP[0] = Write path BDL delay bypass * DXDDLYBYP[1] = Read path BDL delay bypass * DXDDLYBYP[2] = Write path data strobe BDL delay bypass * DXDDLYBYP[3] = Write path data strobe # BDL delay bypass * DXDDLYBYP[4] = Unused * DXDDLYBYP[5] = Unused * DXDDLYBYP[6] = Power down receiver BDL delay bypass * DXDDLYBYP[7] = On-die termination enable BDL delay bypass * DXDDLYBYP[8] = DQ/DM output enable BDL delay bypass * DXDDLYBYP[9] = Write data LCDL delay bypass * DXDDLYBYP[10] = Read path data strobe LCDL delay bypass * DXDDLYBYP[11] = Read path data strobe # LCDL delay bypass * DXDDLYBYP[12] = Master delay LCDL delay bypass * DXDDLYBYP[13] = Write leveling LCDL delay bypass * DXDDLYBYP[14] = Read DQS gating LCDL delay bypass * DXDDLYBYP[15] = Read DQS gating status LCDL delay bypass'''
  [[register.field]]
    name = "DDLBYPMODE"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Controls DDL Bypass Modes.'''
    longdesc = '''Valid values are: 2b00 = Normal dynamic control 2b01 = All DDLs bypassed 2b10 = No DDLs bypassed 2b11 = Reserved'''
[[register]]
  name = "DX8SL1DXCTL1"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DX Control Register 1"
  default = "0x00040000"
  offset = "0x00001468"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXCALCLK"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "DXRCLKMD"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDTOSEL"
    bits = "21:20"
    type = "rw"
    shortdesc = '''DATX8 Digital Test Output Select: This is used to select the DATX8 internal signals that should be driven on the two DATX8 digital test outputs (phy_status[3:2]) signals.'''
    longdesc = '''Valid values for DATX8 digital test output bit 0 (phy_status[2]) are: 2b00 = DQS gate status bit 0 2b01 = DQS gate enable output (after gate output LCDL) 2b10 = DQS clock (qs_clk) 2b11 = CTL delayed clock (ctl_dly_clk) Valid values for digital test out bit 1[1] (phy_status[3]) are: 2b00 = DQS gate status bit 1 2b01 = DQS gate enable input (after gate status (input) LCDL) 2b10 = DQS delayed clock (qs_n_dly_clk) 2b11 = DDR delayed clock (ddr_dly_clk)'''
  [[register.field]]
    name = "DXGSMD"
    bits = "19"
    type = "rw"
    shortdesc = '''Read DQS gating status mode: Indicates if set that the read DQS gating status that is stored in the DQS read FIFO is the gate input.'''
    longdesc = '''Otherwise, if not set, the registered DQS gate status is stored in the FIFO Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXQSDBYP"
    bits = "18"
    type = "rw"
    shortdesc = '''Read DQS/DQS# delay load bypass mode.'''
    longdesc = '''Valid values are: 1b0 = Automatically bypass the read DQS/DQS# LCDLs when its delay select signal is being dynamically changed (i.e. drive the LCDL bypass signal to the same value as the delay select load signal) 1b1 = Don't automatically bypass the read DQS/DQS# LCDLs when its delay select signal is being dynamically changed (i.e. don't drive the LCDL bypass signal to the same value as the delay select load signal) NOTE: This feature (no auto-bypassmode) is automatically disabled when using delay select direct control mode (DXPHYMODE[3]) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXGDBYP"
    bits = "17"
    type = "rw"
    shortdesc = '''Read DQS gate delay load bypass mode.'''
    longdesc = '''Valid values are: 1b0 = Automatically bypass the read DQS gate LCDL when its delay select signal is being dynamically changed (i.e. drive the LCDL bypass signal to the same value as the delay select load signal) 1b1 = Don't automatically bypass the read gate DQS LCDL when its delay select signal is being dynamically changed (i.e. don't drive the LCDL bypass signal to the same value as the delay select load signal) NOTE: This feature (no auto-bypassmode) is automatically disabled when using delay select direct control mode (DXPHYMODE[3]) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXTMODE"
    bits = "16"
    type = "rw"
    shortdesc = '''DATX8 Test Mode: This is used to enable special test mode in the DATX8 macro.'''
    longdesc = '''Valid values are: 1b0 = Normal mode 1b1 = Test mode Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "DX8SL1DXCTL2"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DX Control Register 2"
  default = "0x00141800"
  offset = "0x0000146C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "CRDEN"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "POSOEX"
    bits = "22:20"
    type = "rw"
    shortdesc = '''OE extension during post-amble 3'b000: OE is on for 0.'''
    longdesc = '''5 dram clock during DQS post-amble. 3'b001: OE is on for 1.0 dram clock during DQS post-amble. 3'b010: OE is on for 1.5 dram clock during DQS post-amble. 3'b011: OE is on for 2.0 dram clock during DQS post-amble. 3'b100: OE is on for 2.5 dram clock during DQS post-amble. 3'b101: OE is on for 3.0 dram clock during DQS post-amble. 3'b110: OE is on for 3.5 dram clock during DQS post-amble. 3'b111: OE is on for 4.0 dram clock during DQS post-amble. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PREOEX"
    bits = "19:18"
    type = "rw"
    shortdesc = '''OE extension during pre-amble 2'b00: OE is on for 1.'''
    longdesc = '''0 dram clock during DQS preamble. 2'b01: OE is on for 1.5 dram clock during DQS preamble. 2'b10: OE is on for 2.0 dram clock during DQS preamble. 2'b11: OE is on for 2.5 dram clock during DQS preamble. Note: Value programmed should be same across all the Slices The value programmed should correspond to the Write Preamble WR-PRE setting in MR1 register for LPDDR4 mode or MR4.WRP for DDR4 mode. For example if MR1.WR-PRE bit is set to \'5cq1\'5cq for 2 * tCK Write Preamble, then PREOEX must be programmed to 2`b10.'''
  [[register.field]]
    name = "RESERVED"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "IOAG"
    bits = "16"
    type = "rw"
    shortdesc = '''I/O assisted Gate Select 1'b0: IO assisted gating not selected 1'b1: IO assisted gating selected Note: IO assisted gating is applicable only for static read response mode which is enabled only when DXSL8DXCTL.'''
    longdesc = '''RDMODE == 2'b11 Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "IOLB"
    bits = "15"
    type = "rw"
    shortdesc = '''I/O Loop-Back Select: Selects where inside the I/O the loop-back of signals happens.'''
    longdesc = '''Valid values are: 1b0 = Loopback is after output buffer; output enable must be asserted 1b1 = Loopback is before output buffer; output enable is don't care'''
  [[register.field]]
    name = "RESERVED"
    bits = "14:13"
    type = "ro"
  [[register.field]]
    name = "LPWAKEUP_THRSH"
    bits = "12:9"
    type = "rw"
    shortdesc = '''Low Power Wakeup Threshold: If dfi_lp_wakeup is greater than this threshold value, PLLs will be powered down when entering DFI low power mode.'''
    longdesc = '''The value of the dfi_lp_wakeup signal at the time that the dfi_lp_ctrl_req or dfi_lp_data_req signal is asserted sets the tlp_wakeup time. Valid values in terms of number clock cycles are: 4b0000 = 16 cycles 4b0001 = 32 cycles 4b0010 = 64 cycles 4b0011 = 128 cycles 4b0100 = 256 cycles 4b0101 = 512 cycles 4b0110 = 1024 cycles 4b0111 = 2048 cycles 4b1000 = 4096 cycles 4b1001 = 8192 cycles 4b1010 = 16384 cycles 4b1011 = 32768 cycles 4b1100 = 65536 cycles 4b1101 = 131072 cycles 4b1110 = 262144 cycles 4b1111 = Unlimited cycles LPWAKEUP_THRSH calculation: MINIMUM LPWAKEUP CYCLES = pll_lock_time / ctl_clk_period + MDL calibration cycles where, MDL calibration cycles = N * DDL calibration cycles N is Decoded value of PGCR1.FDEPTH. Example, With tCK= 938 ps; ctl_clk = 1876 ps; and PGCR1.FDEPTH = 2b10: From the PGCR1 register description, FDEPTH=2b10 decodes to a depth of 8. Pll_lock_time from PLL spec is 25us. So LPWAKEUP_THRSH = 25 ns / 1876 ps + 8 * (800 cycles) = 13326 + 6400 = 19726 cycles Setting LPWAKEUP_THRSH to 4b1010 would trigger PLL power down for tlp_wakeup value of 32768 cycles and above; which meets the calculations for MINIMUM LPWAKEUP CYCLES of 19726 cycles Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RDBI"
    bits = "8"
    type = "rw"
    shortdesc = '''Read Data Bus Inversion Enable: when set to 1b1 (and MR5[12] is set to 1b1 in DDR4 mode and MR3[6] is set to 1`b1 in LPDDR4 mode).'''
    longdesc = '''PUB performs data bus inversion on the DRAM read data; when set to 1b0, the read data and DM_n/DBI_n signal are passed on to the controller as is. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "WDBI"
    bits = "7"
    type = "rw"
    shortdesc = '''Write Data Bus Inversion Enable: when set to 1b1 (and MR5[11:10] is set to 2b10 in DDR4 and MR3[7] is set to 1`b1 in LPDDR4 mode), PUB generates the write DBI on the DM_n/DBI_n signal.'''
    longdesc = '''Not supported with write CRC. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PRFBYP"
    bits = "6"
    type = "rw"
    shortdesc = '''Pub Read FIFO Bypass: When set to 1b1, the read capture FIFO inside PUB is bypassed.'''
    longdesc = '''Valid values are: 1b0 = FIFO used to capture read data from PHY 1b1 = No FIFO used to capture read data from PHY. This mode is ONLY valid when static response mode is enabled. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RDMODE"
    bits = "5:4"
    type = "rw"
    shortdesc = '''DATX8 Receive FIFO Read Mode.'''
    longdesc = '''Valid values are: 2b00 = 2 stage synchronizer async FIFO 2b01 = 3 stage synchronizer async FIFO 2b10 = 4 stage synchronizer async FIFO 2b11 = static read response (To be used for pull-up terminated LPDDR3 and DDR4 interfaces only.) Note: The static response mode should be selected only when system is in IDLE. The static response mode must be OFF when Initialization and Training operation is performed. Only Static read response mode is supported (2`b11) during DCU and BIST tests Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DISRST"
    bits = "3"
    type = "rw"
    shortdesc = '''Disables the Read FIFO reset: When set, read receive FIFO can't be reset from ctl_dx_rdfifo_rstn input.'''
    longdesc = '''Valid values are: 1b0 = RX Read FIFO is reset when ctl_dx_rxfifo_rstn is LOW. 1b1 = RX Read FIFO can't be reset by ctl_dx_rxfifo_rstn Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DQSGLB"
    bits = "2:1"
    type = "rw"
    shortdesc = '''Read DQS Gate I/O Loopback: Controls the loopback signal (LB) on the I/O that is used to drive the read DQS gate.'''
    longdesc = '''This also selects the type of gating used since it controls the signal driven on the DI output of this PDQSG I/O. Valid values are: 2b00 = Pad-sided loopback of gate signal from PUB is used for gating 2b01 = Core-sided loopback of gate signal from PUB is used for gating 2b10 = DQS# SE signal from PDIFF I/O is is used for gating 2b11 = DQS SE signal from PDIFF I/O is used for gating Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX8SL1IOCR"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 I/O Configuration Register"
  default = "0x00000000"
  offset = "0x00001470"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDACRANGE"
    bits = "30:28"
    type = "rw"
  [[register.field]]
    name = "DXIOM"
    bits = "24:22"
    type = "rw"
[[register]]
  name = "DX8SL2OSC"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register"
  default = "0x00019FFE"
  offset = "0x00001480"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "GATEDXRDCLK"
    bits = "29:28"
    type = "rw"
    shortdesc = '''Enable Clock Gating for DX ddr_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "GATEDXDDRCLK"
    bits = "27:26"
    type = "rw"
    shortdesc = '''Enable Clock Gating for DX ctl_rd_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "GATEDXCTLCLK"
    bits = "25:24"
    type = "rw"
    shortdesc = '''Enable Clock Gating for DX ctl_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "CLKLEVEL"
    bits = "23:22"
    type = "rw"
    shortdesc = '''Selects the level to which clocks will be stalled when clock gating is enabled in PHY.'''
    longdesc = '''Valid values are: 2b00 = Clocks will stall to static level 0 2b01 = Clocks will stall to static level 1 2b10 - 2b11= Clocks will toggle at slow speed.'''
  [[register.field]]
    name = "LBMODE"
    bits = "21"
    type = "rw"
    shortdesc = '''Loopback Mode: Indicates, if set, that the PHY/PUB is in loopback mode.'''
    longdesc = '''Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "LBGSDQS"
    bits = "20"
    type = "wtc"
    shortdesc = '''Load GSDQS LCDL with 2x the calibrated GSDQSPRD value (equivalent to one CK period).'''
    longdesc = '''This bit must only be used when initializing the GSDQS 180 degree offset for IO assisted gating mode. This bit is self clearing. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "LBGDQS"
    bits = "19:18"
    type = "rw"
    shortdesc = '''Loopback DQS Gating: Selects the DQS gating mode that should be used when the PHY is in loopback mode, including BIST loopback mode.'''
    longdesc = '''Valid values are: 2b00 = DQS gate is always on 2b01 = DQS gate training will be triggered by the PUB 2b10 = DQS gate is set manually using software 2b11 = Reserved Note: Value programmed should be same across all the Slices During mission mode, this field must be at its default setting During BIST AC and DX simultaneous loopback, this field should be set to 2`b00 to get overlapping AC and DX traffic.'''
  [[register.field]]
    name = "LBDQSS"
    bits = "17"
    type = "rw"
    shortdesc = '''Loopback DQS Shift: Selects how the read DQS is shifted during loopback to ensure that the read DQS is centered into the read data eye.'''
    longdesc = '''Valid values are: 1b0 = PUB sets the read DQS LCDL to 0; DQS is already shifted 90 degrees by write path 1b1 = The read DQS shift is set manually through software Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PHYHRST"
    bits = "16"
    type = "rw"
    shortdesc = '''PHY High-Speed Reset: A write of 1b0 to this bit resets the AC and DATX8 macros without resetting PUB RTL logic.'''
    longdesc = '''This bit is not self- clearing and a 1b1 must be written to de-assert the reset.'''
  [[register.field]]
    name = "PHYFRST"
    bits = "15"
    type = "rw"
    shortdesc = '''PHY FIFO Reset: A write of 1b0 to this bit resets the AC and DATX8 FIFOs without resetting PUB RTL logic.'''
    longdesc = '''This bit is not self- clearing and a 1b1 must be written to de-assert the reset.'''
  [[register.field]]
    name = "DLTST"
    bits = "14"
    type = "rw"
    shortdesc = '''Delay Line Test Start: A write of 1b1 to this bit will trigger delay line oscillator mode period measurement.'''
    longdesc = '''This bit is not self clearing and needs to be reset to 1b0 before the measurement can be re- retriggered. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DLTMODE"
    bits = "13"
    type = "rw"
    shortdesc = '''Delay Line Test Mode: Selects, if set, the delay line oscillator test mode.'''
    longdesc = '''Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "12:11"
    type = "rw"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "OSCWDDL"
    bits = "10:9"
    type = "rw"
    shortdesc = '''Oscillator Mode Write-Data Delay Line Select: Selects which of the two write data (WDQ) LCDLs is active.'''
    longdesc = '''The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: 2b00 = No WDQ LCDL is active 2b01 = DDR WDQ LCDL is active 2b10 = CTL WDQ LCDL is active 2b11 = Both LCDLs are active'''
  [[register.field]]
    name = "RESERVED"
    bits = "8:7"
    type = "rw"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "OSCWDL"
    bits = "6:5"
    type = "rw"
    shortdesc = '''Oscillator Mode Write-Leveling Delay Line Select: Selects which of the two write leveling LCDLs is active.'''
    longdesc = '''The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: 2b00 = No WL LCDL is active 2b01 = DDR WL LCDL is active 2b10 = CTL WL LCDL is active 2b11 = Both LCDLs are active'''
  [[register.field]]
    name = "OSCDIV"
    bits = "4:1"
    type = "rw"
    shortdesc = '''Oscillator Mode Division: Specifies the factor by which the delay line oscillator mode output is divided down before it is output on the delay line digital test output pin dl_dto.'''
    longdesc = '''Valid values are: 4b0000 = Divide by 1 4b0001 = Divide by 4 4b0010 = Divide by 8 4b0011 = Divide by 16 4b0100 = Divide by 32 4b0101 = Divide by 64 4b0110 = Divide by 128 4b0111 = Divide by 256 4b1000 = Divide by 512 4b1001 = Divide by 1024 4b1010 = Divide by 2048 4b1011 = Divide by 4096 4b1100 = Divide by 8192 4b1101 = Divide by 16384 4b1110 = Divide by 32768 4b 1111 = Divide by 65536'''
  [[register.field]]
    name = "OSCEN"
    bits = "0"
    type = "rw"
[[register]]
  name = "DX8SL2PLLCR0"
  type = "mixed"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 0"
  default = "0x001C0000"
  offset = "0x00001484"
  [[register.field]]
    name = "PLLRST"
    bits = "30"
    type = "rw"
    shortdesc = '''PLL Rest: Resets the PLLs by driving the PLL reset pin.'''
    longdesc = '''This bit is not self- clearing and a 1b0 must be written to de-assert the reset.'''
  [[register.field]]
    name = "PLLPD"
    bits = "29"
    type = "rw"
    shortdesc = '''PLL Power Down: Puts the PLLs in power down mode by driving the PLL power down pin.'''
    longdesc = '''This bit is not self-clearing and a 1b0 must be written to de-assert the power-down.'''
  [[register.field]]
    name = "RSTOPM"
    bits = "28"
    type = "rw"
    shortdesc = '''Reference Stop Mode.'''
    longdesc = '''Connects to pin REF_STOP_MODE. Valid values are: 1b0 = Default, normal mode 1b1 = Reference stop mode is enabled'''
  [[register.field]]
    name = "FRQSEL"
    bits = "27:24"
    type = "rw"
    shortdesc = '''PLL Frequency Select: Selects the operating range of the PLL.'''
    longdesc = '''Valid values for PHYs that support up 2400 Mbps are: 4b0000:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz 4b0001:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz 4b0010:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz 4b0011:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz 4b0100:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz 4b0101:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz 4b0110:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 4b0111:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz 4b1000 - 4b1111:RESERVED'''
  [[register.field]]
    name = "RLOCKM"
    bits = "23"
    type = "rw"
    shortdesc = '''Relock Mode: Enables, if set, rapid relocking mode.'''
    longdesc = '''Connects to pin RELOCK_MODE on the PLL.'''
  [[register.field]]
    name = "CPPC"
    bits = "22:17"
    type = "rw"
    shortdesc = '''Charge Pump Proportional Current Control.'''
    longdesc = '''Connects to pin CPPROP_CNTRL on the PLL. Valid values for PHYs that support up 2400 Mbps are: 6b000111:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz 6b001000:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz 6b001001:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz 6b001010:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz 6b000110:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz 6b001000:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz 6b001001:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 6b001010:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz All other settings: RESERVED'''
  [[register.field]]
    name = "CPIC"
    bits = "16:13"
    type = "rw"
    shortdesc = '''Charge Pump Integrating Current Control.'''
    longdesc = '''Connects to pin CP_INT_CTRL on the PLL. Valid values for PHYs that support up 2400 Mbps are: 4b0000:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 600MHz 4b0001:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 332MHz 4b0010:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 4b0011:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz 4b0100 - 4b1111:RESERVED'''
  [[register.field]]
    name = "GSHIFT"
    bits = "12"
    type = "rw"
    shortdesc = '''Gear Shift: Enables, if set, rapid locking mode.'''
    longdesc = '''Connects to pin GEAR_SHIFT on the PLL.'''
  [[register.field]]
    name = "RESERVED"
    bits = "11:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads'''
[[register]]
  name = "DX8SL2PLLCR1"
  type = "mixed"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 1 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001488"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads'''
  [[register.field]]
    name = "PLLPROG"
    bits = "21:6"
    type = "rw"
    shortdesc = '''Connects to the PLL PLL_PROG bus.'''
    longdesc = '''Reserved. Set to 0x0000.'''
  [[register.field]]
    name = "BYPVREGCP"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "BYPVREGDIG"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "BYPVDD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "LOCKPS"
    bits = "2"
    type = "rw"
    shortdesc = '''Lock Detector Phase Select.'''
    longdesc = '''Connects to pin LOCK_PHASE_SEL on the PLL.'''
  [[register.field]]
    name = "LOCKCS"
    bits = "1"
    type = "rw"
    shortdesc = '''Lock Detector Counter Select.'''
    longdesc = '''Connects to pin LOCK_COUNT_SEL on the PLL.'''
  [[register.field]]
    name = "LOCKDS"
    bits = "0"
    type = "rw"
    shortdesc = '''Lock Detector Select.'''
    longdesc = '''Connects to pin LOCK_DET_SEL on the PLL on the PLL.'''
[[register]]
  name = "DX8SL2PLLCR2"
  type = "rw"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 2 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x0000148C"
  [[register.field]]
    name = "PLLCTRL_31_0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DX8SL2PLLCR3"
  type = "rw"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 3 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001490"
  [[register.field]]
    name = "PLLCTRL_63_32"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DX8SL2PLLCR4"
  type = "rw"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 4 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001494"
  [[register.field]]
    name = "PLLCTRL_95_64"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DX8SL2PLLCR5"
  type = "mixed"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 5 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001498"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "PLLCTRL_103_96"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "DX8SL2DQSCTL"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DQS Control Register"
  default = "0x01264000"
  offset = "0x0000149C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RRRMODE"
    bits = "24"
    type = "rw"
    shortdesc = '''Read Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the read path.'''
    longdesc = '''Otherwise if not set the PHY mission mode for the read path is running in rise-to-fall mode. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "WRRMODE"
    bits = "21"
    type = "rw"
    shortdesc = '''Write Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the write path.'''
    longdesc = '''Otherwise if not set the PHY mission mode for the write path is running in rise-to-fall mode.'''
  [[register.field]]
    name = "DQSGX"
    bits = "20:19"
    type = "rw"
    shortdesc = '''DQS Gate Extension: Specifies if set that the read DQS gate will be extended.'''
    longdesc = '''This should be set ONLY when used with DQS pulldown and DQSn pullup. Valid values are: 2b00 = Do not extend the gate 2b01 = Extend the gate by 1/2 tCK in both directions (but never earlier than zero read latency) 2b10 = Extend the gate earlier by 1/2 tCK and later by 2 * tCK (to facilitate LPDDR3 usage without training for systems supporting up to 800Mbps) 2b11 = Extend the gate earlier by 1/2 tCK and later by 3 * tCK (to facilitate LPDDR3 usage without training for systems supporting up to 1600Mbps) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "LPPLLPD"
    bits = "18"
    type = "rw"
    shortdesc = '''Low Power PLL Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the PLL of the byte if the wakeup time request satisfies the LPWAKEUP_THRSH.'''
    longdesc = '''LPWAKEUP_THRSH is the Minimum threshold value of tlp_wakeup required to make phy go into low power mode by powering down PLL. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_data_req&dfi_lp_ctrl_req signal is de-asserted sets the tlp_wakeup time. The value is in terms of number clock cycles. Refer Table 11 description of LPWAKEUP_THRSH for decoding details'''
  [[register.field]]
    name = "LPIOPD"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "16:15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "QSCNTEN"
    bits = "14"
    type = "rw"
    shortdesc = '''QS Counter Enable.'''
    longdesc = '''Enables, if set, the counting of DQS edges for automatic shut-off of DQS gate. If turned off, the gate is closed using the gate signal from the PUB. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "UDQIOM"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "12:10"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXSR"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "DQSNRES"
    bits = "7:4"
    type = "rw"
    shortdesc = '''DQS# Resistor: DQS_c glitch suppression resistor controls 0000 = Off 0001 = 2.'''
    longdesc = '''5kOhm PD 0010 = 1.25kOhm PD 0011 = 830Ohm PD 0100 = 620Ohm PD 0101 = 500Ohm PD 0110 = 415Ohm PD 0111 = 355Ohm PD 1000 = Off 1001 = 2.5kOhm PU 1010 = 1.25kOhm PU 1011 = 830Ohm PU 1100 = 620Ohm PU 1101 = 500Ohm PU 1110 = 415Ohm PU 1111 = 355Ohm PU Pull-up/-down strength is independent of the ODT value selected by ZIOH[83:42]. The glitch suppression resistors are controlled by DQSR_c[3:0], OE, and TE. To use glitch suppression with unterminated DDR4, set TE=1 during read operations, but set ZIOH[83:42] to zero.'''
  [[register.field]]
    name = "DQSRES"
    bits = "3:0"
    type = "rw"
    shortdesc = '''DQS Resistor: DQS_t glitch suppression resistor controls 0000 = Off 0001 = 2.'''
    longdesc = '''5kOhm PD 0010 = 1.25kOhm PD 0011 = 830Ohm PD 0100 = 620Ohm PD 0101 = 500Ohm PD 0110 = 415Ohm PD 0111 = 355Ohm PD 1000 = Off 1001 = 2.5kOhm PU 1010 = 1.25kOhm PU 1011 = 830Ohm PU 1100 = 620Ohm PU 1101 = 500Ohm PU 1110 = 415Ohm PU 1111 = 355Ohm PU Pull-up/-down strength is independent of the ODT value selected by ZIOH[83:42]. The glitch suppression resistors are controlled by DQSR_t[3:0], OE, and TE. To use glitch suppression with unterminated DDR4, set TE=1 during read operations, but set ZIOH[83:42] to zero.'''
[[register]]
  name = "DX8SL2TRNCTL"
  type = "ro"
  width = 32
  description = "DATX8 0-1 Training Control Register"
  default = "0x00000000"
  offset = "0x000014A0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "DX8SL2DDLCTL"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DDL Control Register"
  default = "0x00000002"
  offset = "0x000014A4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DLYLDTM"
    bits = "26"
    type = "rw"
    shortdesc = '''Delay Load Timing: Specifies the timing of the signal that is used to load the new delay select values into the LCDL when switching between ranks that have different delays.'''
    longdesc = '''Valid values are: 1b0 = Assert the delay load signal on the first DDR clock cycle that has no activity (e.g. the first clock when the DQS gate signal is inactive). 1b1 = Assert the delay load signal one clock later than the first DDR clock cycle that has no activity (e.g. one clock later than the first clock when the DQS gate signal is inactive).'''
  [[register.field]]
    name = "DXDDLLDT"
    bits = "25"
    type = "rw"
    shortdesc = '''DX DDL Load Type: Specifies how a new delay select value is applied to the delay line.'''
    longdesc = '''This is only applicable to DDLs that have their delay select signals pipelined, such write leveling LCDL and read DQS gating LCDL. Valid values are: 1b0 = Apply the new delay select value to the delay line only when the delay select load signal is active and by first loading the delay select into the pipeline register 1b1 = Apply the delay select signal to the delay line directly, bypassing any pipeline registers and ignoring the delay select load signal'''
  [[register.field]]
    name = "RESERVED"
    bits = "24:23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDDLLD"
    bits = "22:18"
    type = "rw"
    shortdesc = '''DATX8 DDL Delay Select Dynamic Load: Specifies whether the registers inside the DATX8 that hold the delay select signal of DATX8 DDL should be dynamically loaded only when the delay select changes or should be continuously (always) loaded.'''
    longdesc = '''Valid values are: 1b0 = Delay select signal registers should be dynamically loaded only when the delay select signal has change and the delay load signal is high 1b1 = Delay select signal should be continuously (always) loaded on every clock cycle Different bits control different DATX DDLs as follows: DXDDLLD[0] = Write leveling delay load from controller DXDDLLD[1] = Read DQS gating delay load from controller DXDDLLD[2] = Write data delay load from PUB DXDDLLD[3] = Read path data strobe delay load from PUB DXDDLLD[4] = Read path data strobe # delay load from PUB'''
  [[register.field]]
    name = "DXDDLBYP"
    bits = "17:2"
    type = "rw"
    shortdesc = '''DATX8 DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed.'''
    longdesc = '''Otherwise the DDL bypass is turned off. Different bits control different DATX8 DDLs as follows: * DXDDLYBYP[0] = Write path BDL delay bypass * DXDDLYBYP[1] = Read path BDL delay bypass * DXDDLYBYP[2] = Write path data strobe BDL delay bypass * DXDDLYBYP[3] = Write path data strobe # BDL delay bypass * DXDDLYBYP[4] = Unused * DXDDLYBYP[5] = Unused * DXDDLYBYP[6] = Power down receiver BDL delay bypass * DXDDLYBYP[7] = On-die termination enable BDL delay bypass * DXDDLYBYP[8] = DQ/DM output enable BDL delay bypass * DXDDLYBYP[9] = Write data LCDL delay bypass * DXDDLYBYP[10] = Read path data strobe LCDL delay bypass * DXDDLYBYP[11] = Read path data strobe # LCDL delay bypass * DXDDLYBYP[12] = Master delay LCDL delay bypass * DXDDLYBYP[13] = Write leveling LCDL delay bypass * DXDDLYBYP[14] = Read DQS gating LCDL delay bypass * DXDDLYBYP[15] = Read DQS gating status LCDL delay bypass'''
  [[register.field]]
    name = "DDLBYPMODE"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Controls DDL Bypass Modes.'''
    longdesc = '''Valid values are: 2b00 = Normal dynamic control 2b01 = All DDLs bypassed 2b10 = No DDLs bypassed 2b11 = Reserved'''
[[register]]
  name = "DX8SL2DXCTL1"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DX Control Register 1"
  default = "0x00040000"
  offset = "0x000014A8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXCALCLK"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "DXRCLKMD"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDTOSEL"
    bits = "21:20"
    type = "rw"
    shortdesc = '''DATX8 Digital Test Output Select: This is used to select the DATX8 internal signals that should be driven on the two DATX8 digital test outputs (phy_status[3:2]) signals.'''
    longdesc = '''Valid values for DATX8 digital test output bit 0 (phy_status[2]) are: 2b00 = DQS gate status bit 0 2b01 = DQS gate enable output (after gate output LCDL) 2b10 = DQS clock (qs_clk) 2b11 = CTL delayed clock (ctl_dly_clk) Valid values for digital test out bit 1[1] (phy_status[3]) are: 2b00 = DQS gate status bit 1 2b01 = DQS gate enable input (after gate status (input) LCDL) 2b10 = DQS delayed clock (qs_n_dly_clk) 2b11 = DDR delayed clock (ddr_dly_clk)'''
  [[register.field]]
    name = "DXGSMD"
    bits = "19"
    type = "rw"
    shortdesc = '''Read DQS gating status mode: Indicates if set that the read DQS gating status that is stored in the DQS read FIFO is the gate input.'''
    longdesc = '''Otherwise, if not set, the registered DQS gate status is stored in the FIFO Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXQSDBYP"
    bits = "18"
    type = "rw"
    shortdesc = '''Read DQS/DQS# delay load bypass mode.'''
    longdesc = '''Valid values are: 1b0 = Automatically bypass the read DQS/DQS# LCDLs when its delay select signal is being dynamically changed (i.e. drive the LCDL bypass signal to the same value as the delay select load signal) 1b1 = Don't automatically bypass the read DQS/DQS# LCDLs when its delay select signal is being dynamically changed (i.e. don't drive the LCDL bypass signal to the same value as the delay select load signal) NOTE: This feature (no auto-bypassmode) is automatically disabled when using delay select direct control mode (DXPHYMODE[3]) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXGDBYP"
    bits = "17"
    type = "rw"
    shortdesc = '''Read DQS gate delay load bypass mode.'''
    longdesc = '''Valid values are: 1b0 = Automatically bypass the read DQS gate LCDL when its delay select signal is being dynamically changed (i.e. drive the LCDL bypass signal to the same value as the delay select load signal) 1b1 = Don't automatically bypass the read gate DQS LCDL when its delay select signal is being dynamically changed (i.e. don't drive the LCDL bypass signal to the same value as the delay select load signal) NOTE: This feature (no auto-bypassmode) is automatically disabled when using delay select direct control mode (DXPHYMODE[3]) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXTMODE"
    bits = "16"
    type = "rw"
    shortdesc = '''DATX8 Test Mode: This is used to enable special test mode in the DATX8 macro.'''
    longdesc = '''Valid values are: 1b0 = Normal mode 1b1 = Test mode Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "DX8SL2DXCTL2"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DX Control Register 2"
  default = "0x00141800"
  offset = "0x000014AC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "CRDEN"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "POSOEX"
    bits = "22:20"
    type = "rw"
    shortdesc = '''OE extension during post-amble 3'b000: OE is on for 0.'''
    longdesc = '''5 dram clock during DQS post-amble. 3'b001: OE is on for 1.0 dram clock during DQS post-amble. 3'b010: OE is on for 1.5 dram clock during DQS post-amble. 3'b011: OE is on for 2.0 dram clock during DQS post-amble. 3'b100: OE is on for 2.5 dram clock during DQS post-amble. 3'b101: OE is on for 3.0 dram clock during DQS post-amble. 3'b110: OE is on for 3.5 dram clock during DQS post-amble. 3'b111: OE is on for 4.0 dram clock during DQS post-amble. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PREOEX"
    bits = "19:18"
    type = "rw"
    shortdesc = '''OE extension during pre-amble 2'b00: OE is on for 1.'''
    longdesc = '''0 dram clock during DQS preamble. 2'b01: OE is on for 1.5 dram clock during DQS preamble. 2'b10: OE is on for 2.0 dram clock during DQS preamble. 2'b11: OE is on for 2.5 dram clock during DQS preamble. Note: Value programmed should be same across all the Slices The value programmed should correspond to the Write Preamble WR-PRE setting in MR1 register for LPDDR4 mode or MR4.WRP for DDR4 mode. For example if MR1.WR-PRE bit is set to \'5cq1\'5cq for 2 * tCK Write Preamble, then PREOEX must be programmed to 2`b10.'''
  [[register.field]]
    name = "RESERVED"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "IOAG"
    bits = "16"
    type = "rw"
    shortdesc = '''I/O assisted Gate Select 1'b0: IO assisted gating not selected 1'b1: IO assisted gating selected Note: IO assisted gating is applicable only for static read response mode which is enabled only when DXSL8DXCTL.'''
    longdesc = '''RDMODE == 2'b11 Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "IOLB"
    bits = "15"
    type = "rw"
    shortdesc = '''I/O Loop-Back Select: Selects where inside the I/O the loop-back of signals happens.'''
    longdesc = '''Valid values are: 1b0 = Loopback is after output buffer; output enable must be asserted 1b1 = Loopback is before output buffer; output enable is don't care'''
  [[register.field]]
    name = "RESERVED"
    bits = "14:13"
    type = "ro"
  [[register.field]]
    name = "LPWAKEUP_THRSH"
    bits = "12:9"
    type = "rw"
    shortdesc = '''Low Power Wakeup Threshold: If dfi_lp_wakeup is greater than this threshold value, PLLs will be powered down when entering DFI low power mode.'''
    longdesc = '''The value of the dfi_lp_wakeup signal at the time that the dfi_lp_ctrl_req or dfi_lp_data_req signal is asserted sets the tlp_wakeup time. Valid values in terms of number clock cycles are: 4b0000 = 16 cycles 4b0001 = 32 cycles 4b0010 = 64 cycles 4b0011 = 128 cycles 4b0100 = 256 cycles 4b0101 = 512 cycles 4b0110 = 1024 cycles 4b0111 = 2048 cycles 4b1000 = 4096 cycles 4b1001 = 8192 cycles 4b1010 = 16384 cycles 4b1011 = 32768 cycles 4b1100 = 65536 cycles 4b1101 = 131072 cycles 4b1110 = 262144 cycles 4b1111 = Unlimited cycles LPWAKEUP_THRSH calculation: MINIMUM LPWAKEUP CYCLES = pll_lock_time / ctl_clk_period + MDL calibration cycles where, MDL calibration cycles = N * DDL calibration cycles N is Decoded value of PGCR1.FDEPTH. Example, With tCK= 938 ps; ctl_clk = 1876 ps; and PGCR1.FDEPTH = 2b10: From the PGCR1 register description, FDEPTH=2b10 decodes to a depth of 8. Pll_lock_time from PLL spec is 25us. So LPWAKEUP_THRSH = 25 ns / 1876 ps + 8 * (800 cycles) = 13326 + 6400 = 19726 cycles Setting LPWAKEUP_THRSH to 4b1010 would trigger PLL power down for tlp_wakeup value of 32768 cycles and above; which meets the calculations for MINIMUM LPWAKEUP CYCLES of 19726 cycles Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RDBI"
    bits = "8"
    type = "rw"
    shortdesc = '''Read Data Bus Inversion Enable: when set to 1b1 (and MR5[12] is set to 1b1 in DDR4 mode and MR3[6] is set to 1`b1 in LPDDR4 mode).'''
    longdesc = '''PUB performs data bus inversion on the DRAM read data; when set to 1b0, the read data and DM_n/DBI_n signal are passed on to the controller as is. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "WDBI"
    bits = "7"
    type = "rw"
    shortdesc = '''Write Data Bus Inversion Enable: when set to 1b1 (and MR5[11:10] is set to 2b10 in DDR4 and MR3[7] is set to 1`b1 in LPDDR4 mode), PUB generates the write DBI on the DM_n/DBI_n signal.'''
    longdesc = '''Not supported with write CRC. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PRFBYP"
    bits = "6"
    type = "rw"
    shortdesc = '''Pub Read FIFO Bypass: When set to 1b1, the read capture FIFO inside PUB is bypassed.'''
    longdesc = '''Valid values are: 1b0 = FIFO used to capture read data from PHY 1b1 = No FIFO used to capture read data from PHY. This mode is ONLY valid when static response mode is enabled. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RDMODE"
    bits = "5:4"
    type = "rw"
    shortdesc = '''DATX8 Receive FIFO Read Mode.'''
    longdesc = '''Valid values are: 2b00 = 2 stage synchronizer async FIFO 2b01 = 3 stage synchronizer async FIFO 2b10 = 4 stage synchronizer async FIFO 2b11 = static read response (To be used for pull-up terminated LPDDR3 and DDR4 interfaces only.) Note: The static response mode should be selected only when system is in IDLE. The static response mode must be OFF when Initialization and Training operation is performed. Only Static read response mode is supported (2`b11) during DCU and BIST tests Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DISRST"
    bits = "3"
    type = "rw"
    shortdesc = '''Disables the Read FIFO reset: When set, read receive FIFO can't be reset from ctl_dx_rdfifo_rstn input.'''
    longdesc = '''Valid values are: 1b0 = RX Read FIFO is reset when ctl_dx_rxfifo_rstn is LOW. 1b1 = RX Read FIFO can't be reset by ctl_dx_rxfifo_rstn Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DQSGLB"
    bits = "2:1"
    type = "rw"
    shortdesc = '''Read DQS Gate I/O Loopback: Controls the loopback signal (LB) on the I/O that is used to drive the read DQS gate.'''
    longdesc = '''This also selects the type of gating used since it controls the signal driven on the DI output of this PDQSG I/O. Valid values are: 2b00 = Pad-sided loopback of gate signal from PUB is used for gating 2b01 = Core-sided loopback of gate signal from PUB is used for gating 2b10 = DQS# SE signal from PDIFF I/O is is used for gating 2b11 = DQS SE signal from PDIFF I/O is used for gating Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX8SL2IOCR"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 I/O Configuration Register"
  default = "0x00000000"
  offset = "0x000014B0"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDACRANGE"
    bits = "30:28"
    type = "rw"
  [[register.field]]
    name = "DXIOM"
    bits = "24:22"
    type = "rw"
[[register]]
  name = "DX8SL3OSC"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register"
  default = "0x00019FFE"
  offset = "0x000014C0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "GATEDXRDCLK"
    bits = "29:28"
    type = "rw"
    shortdesc = '''Enable Clock Gating for DX ddr_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "GATEDXDDRCLK"
    bits = "27:26"
    type = "rw"
    shortdesc = '''Enable Clock Gating for DX ctl_rd_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "GATEDXCTLCLK"
    bits = "25:24"
    type = "rw"
    shortdesc = '''Enable Clock Gating for DX ctl_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "CLKLEVEL"
    bits = "23:22"
    type = "rw"
    shortdesc = '''Selects the level to which clocks will be stalled when clock gating is enabled in PHY.'''
    longdesc = '''Valid values are: 2b00 = Clocks will stall to static level 0 2b01 = Clocks will stall to static level 1 2b10 - 2b11= Clocks will toggle at slow speed.'''
  [[register.field]]
    name = "LBMODE"
    bits = "21"
    type = "rw"
    shortdesc = '''Loopback Mode: Indicates, if set, that the PHY/PUB is in loopback mode.'''
    longdesc = '''Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "LBGSDQS"
    bits = "20"
    type = "wtc"
    shortdesc = '''Load GSDQS LCDL with 2x the calibrated GSDQSPRD value (equivalent to one CK period).'''
    longdesc = '''This bit must only be used when initializing the GSDQS 180 degree offset for IO assisted gating mode. This bit is self clearing. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "LBGDQS"
    bits = "19:18"
    type = "rw"
    shortdesc = '''Loopback DQS Gating: Selects the DQS gating mode that should be used when the PHY is in loopback mode, including BIST loopback mode.'''
    longdesc = '''Valid values are: 2b00 = DQS gate is always on 2b01 = DQS gate training will be triggered by the PUB 2b10 = DQS gate is set manually using software 2b11 = Reserved Note: Value programmed should be same across all the Slices During mission mode, this field must be at its default setting During BIST AC and DX simultaneous loopback, this field should be set to 2`b00 to get overlapping AC and DX traffic.'''
  [[register.field]]
    name = "LBDQSS"
    bits = "17"
    type = "rw"
    shortdesc = '''Loopback DQS Shift: Selects how the read DQS is shifted during loopback to ensure that the read DQS is centered into the read data eye.'''
    longdesc = '''Valid values are: 1b0 = PUB sets the read DQS LCDL to 0; DQS is already shifted 90 degrees by write path 1b1 = The read DQS shift is set manually through software Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PHYHRST"
    bits = "16"
    type = "rw"
    shortdesc = '''PHY High-Speed Reset: A write of 1b0 to this bit resets the AC and DATX8 macros without resetting PUB RTL logic.'''
    longdesc = '''This bit is not self- clearing and a 1b1 must be written to de-assert the reset.'''
  [[register.field]]
    name = "PHYFRST"
    bits = "15"
    type = "rw"
    shortdesc = '''PHY FIFO Reset: A write of 1b0 to this bit resets the AC and DATX8 FIFOs without resetting PUB RTL logic.'''
    longdesc = '''This bit is not self- clearing and a 1b1 must be written to de-assert the reset.'''
  [[register.field]]
    name = "DLTST"
    bits = "14"
    type = "rw"
    shortdesc = '''Delay Line Test Start: A write of 1b1 to this bit will trigger delay line oscillator mode period measurement.'''
    longdesc = '''This bit is not self clearing and needs to be reset to 1b0 before the measurement can be re- retriggered. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DLTMODE"
    bits = "13"
    type = "rw"
    shortdesc = '''Delay Line Test Mode: Selects, if set, the delay line oscillator test mode.'''
    longdesc = '''Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "12:11"
    type = "rw"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "OSCWDDL"
    bits = "10:9"
    type = "rw"
    shortdesc = '''Oscillator Mode Write-Data Delay Line Select: Selects which of the two write data (WDQ) LCDLs is active.'''
    longdesc = '''The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: 2b00 = No WDQ LCDL is active 2b01 = DDR WDQ LCDL is active 2b10 = CTL WDQ LCDL is active 2b11 = Both LCDLs are active'''
  [[register.field]]
    name = "RESERVED"
    bits = "8:7"
    type = "rw"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "OSCWDL"
    bits = "6:5"
    type = "rw"
    shortdesc = '''Oscillator Mode Write-Leveling Delay Line Select: Selects which of the two write leveling LCDLs is active.'''
    longdesc = '''The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: 2b00 = No WL LCDL is active 2b01 = DDR WL LCDL is active 2b10 = CTL WL LCDL is active 2b11 = Both LCDLs are active'''
  [[register.field]]
    name = "OSCDIV"
    bits = "4:1"
    type = "rw"
    shortdesc = '''Oscillator Mode Division: Specifies the factor by which the delay line oscillator mode output is divided down before it is output on the delay line digital test output pin dl_dto.'''
    longdesc = '''Valid values are: 4b0000 = Divide by 1 4b0001 = Divide by 4 4b0010 = Divide by 8 4b0011 = Divide by 16 4b0100 = Divide by 32 4b0101 = Divide by 64 4b0110 = Divide by 128 4b0111 = Divide by 256 4b1000 = Divide by 512 4b1001 = Divide by 1024 4b1010 = Divide by 2048 4b1011 = Divide by 4096 4b1100 = Divide by 8192 4b1101 = Divide by 16384 4b1110 = Divide by 32768 4b 1111 = Divide by 65536'''
  [[register.field]]
    name = "OSCEN"
    bits = "0"
    type = "rw"
[[register]]
  name = "DX8SL3PLLCR0"
  type = "mixed"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 0"
  default = "0x001C0000"
  offset = "0x000014C4"
  [[register.field]]
    name = "PLLRST"
    bits = "30"
    type = "rw"
    shortdesc = '''PLL Rest: Resets the PLLs by driving the PLL reset pin.'''
    longdesc = '''This bit is not self- clearing and a 1b0 must be written to de-assert the reset.'''
  [[register.field]]
    name = "PLLPD"
    bits = "29"
    type = "rw"
    shortdesc = '''PLL Power Down: Puts the PLLs in power down mode by driving the PLL power down pin.'''
    longdesc = '''This bit is not self-clearing and a 1b0 must be written to de-assert the power-down.'''
  [[register.field]]
    name = "RSTOPM"
    bits = "28"
    type = "rw"
    shortdesc = '''Reference Stop Mode.'''
    longdesc = '''Connects to pin REF_STOP_MODE. Valid values are: 1b0 = Default, normal mode 1b1 = Reference stop mode is enabled'''
  [[register.field]]
    name = "FRQSEL"
    bits = "27:24"
    type = "rw"
    shortdesc = '''PLL Frequency Select: Selects the operating range of the PLL.'''
    longdesc = '''Valid values for PHYs that support up 2400 Mbps are: 4b0000:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz 4b0001:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz 4b0010:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz 4b0011:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz 4b0100:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz 4b0101:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz 4b0110:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 4b0111:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz 4b1000 - 4b1111:RESERVED'''
  [[register.field]]
    name = "RLOCKM"
    bits = "23"
    type = "rw"
    shortdesc = '''Relock Mode: Enables, if set, rapid relocking mode.'''
    longdesc = '''Connects to pin RELOCK_MODE on the PLL.'''
  [[register.field]]
    name = "CPPC"
    bits = "22:17"
    type = "rw"
    shortdesc = '''Charge Pump Proportional Current Control.'''
    longdesc = '''Connects to pin CPPROP_CNTRL on the PLL. Valid values for PHYs that support up 2400 Mbps are: 6b000111:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz 6b001000:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz 6b001001:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz 6b001010:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz 6b000110:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz 6b001000:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz 6b001001:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 6b001010:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz All other settings: RESERVED'''
  [[register.field]]
    name = "CPIC"
    bits = "16:13"
    type = "rw"
    shortdesc = '''Charge Pump Integrating Current Control.'''
    longdesc = '''Connects to pin CP_INT_CTRL on the PLL. Valid values for PHYs that support up 2400 Mbps are: 4b0000:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 600MHz 4b0001:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 332MHz 4b0010:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 4b0011:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz 4b0100 - 4b1111:RESERVED'''
  [[register.field]]
    name = "GSHIFT"
    bits = "12"
    type = "rw"
    shortdesc = '''Gear Shift: Enables, if set, rapid locking mode.'''
    longdesc = '''Connects to pin GEAR_SHIFT on the PLL.'''
  [[register.field]]
    name = "RESERVED"
    bits = "11:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads'''
[[register]]
  name = "DX8SL3PLLCR1"
  type = "mixed"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 1 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x000014C8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads'''
  [[register.field]]
    name = "PLLPROG"
    bits = "21:6"
    type = "rw"
    shortdesc = '''Connects to the PLL PLL_PROG bus.'''
    longdesc = '''Reserved. Set to 0x0000.'''
  [[register.field]]
    name = "BYPVREGCP"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "BYPVREGDIG"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "BYPVDD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "LOCKPS"
    bits = "2"
    type = "rw"
    shortdesc = '''Lock Detector Phase Select.'''
    longdesc = '''Connects to pin LOCK_PHASE_SEL on the PLL.'''
  [[register.field]]
    name = "LOCKCS"
    bits = "1"
    type = "rw"
    shortdesc = '''Lock Detector Counter Select.'''
    longdesc = '''Connects to pin LOCK_COUNT_SEL on the PLL.'''
  [[register.field]]
    name = "LOCKDS"
    bits = "0"
    type = "rw"
    shortdesc = '''Lock Detector Select.'''
    longdesc = '''Connects to pin LOCK_DET_SEL on the PLL on the PLL.'''
[[register]]
  name = "DX8SL3PLLCR2"
  type = "rw"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 2 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x000014CC"
  [[register.field]]
    name = "PLLCTRL_31_0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DX8SL3PLLCR3"
  type = "rw"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 3 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x000014D0"
  [[register.field]]
    name = "PLLCTRL_63_32"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DX8SL3PLLCR4"
  type = "rw"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 4 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x000014D4"
  [[register.field]]
    name = "PLLCTRL_95_64"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DX8SL3PLLCR5"
  type = "mixed"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 5 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x000014D8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "PLLCTRL_103_96"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "DX8SL3DQSCTL"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DQS Control Register"
  default = "0x01264000"
  offset = "0x000014DC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RRRMODE"
    bits = "24"
    type = "rw"
    shortdesc = '''Read Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the read path.'''
    longdesc = '''Otherwise if not set the PHY mission mode for the read path is running in rise-to-fall mode. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "WRRMODE"
    bits = "21"
    type = "rw"
    shortdesc = '''Write Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the write path.'''
    longdesc = '''Otherwise if not set the PHY mission mode for the write path is running in rise-to-fall mode.'''
  [[register.field]]
    name = "DQSGX"
    bits = "20:19"
    type = "rw"
    shortdesc = '''DQS Gate Extension: Specifies if set that the read DQS gate will be extended.'''
    longdesc = '''This should be set ONLY when used with DQS pulldown and DQSn pullup. Valid values are: 2b00 = Do not extend the gate 2b01 = Extend the gate by 1/2 tCK in both directions (but never earlier than zero read latency) 2b10 = Extend the gate earlier by 1/2 tCK and later by 2 * tCK (to facilitate LPDDR3 usage without training for systems supporting up to 800Mbps) 2b11 = Extend the gate earlier by 1/2 tCK and later by 3 * tCK (to facilitate LPDDR3 usage without training for systems supporting up to 1600Mbps) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "LPPLLPD"
    bits = "18"
    type = "rw"
    shortdesc = '''Low Power PLL Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the PLL of the byte if the wakeup time request satisfies the LPWAKEUP_THRSH.'''
    longdesc = '''LPWAKEUP_THRSH is the Minimum threshold value of tlp_wakeup required to make phy go into low power mode by powering down PLL. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_data_req&dfi_lp_ctrl_req signal is de-asserted sets the tlp_wakeup time. The value is in terms of number clock cycles. Refer Table 11 description of LPWAKEUP_THRSH for decoding details'''
  [[register.field]]
    name = "LPIOPD"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "16:15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "QSCNTEN"
    bits = "14"
    type = "rw"
    shortdesc = '''QS Counter Enable.'''
    longdesc = '''Enables, if set, the counting of DQS edges for automatic shut-off of DQS gate. If turned off, the gate is closed using the gate signal from the PUB. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "UDQIOM"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "12:10"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXSR"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "DQSNRES"
    bits = "7:4"
    type = "rw"
    shortdesc = '''DQS# Resistor: DQS_c glitch suppression resistor controls 0000 = Off 0001 = 2.'''
    longdesc = '''5kOhm PD 0010 = 1.25kOhm PD 0011 = 830Ohm PD 0100 = 620Ohm PD 0101 = 500Ohm PD 0110 = 415Ohm PD 0111 = 355Ohm PD 1000 = Off 1001 = 2.5kOhm PU 1010 = 1.25kOhm PU 1011 = 830Ohm PU 1100 = 620Ohm PU 1101 = 500Ohm PU 1110 = 415Ohm PU 1111 = 355Ohm PU Pull-up/-down strength is independent of the ODT value selected by ZIOH[83:42]. The glitch suppression resistors are controlled by DQSR_c[3:0], OE, and TE. To use glitch suppression with unterminated DDR4, set TE=1 during read operations, but set ZIOH[83:42] to zero.'''
  [[register.field]]
    name = "DQSRES"
    bits = "3:0"
    type = "rw"
    shortdesc = '''DQS Resistor: DQS_t glitch suppression resistor controls 0000 = Off 0001 = 2.'''
    longdesc = '''5kOhm PD 0010 = 1.25kOhm PD 0011 = 830Ohm PD 0100 = 620Ohm PD 0101 = 500Ohm PD 0110 = 415Ohm PD 0111 = 355Ohm PD 1000 = Off 1001 = 2.5kOhm PU 1010 = 1.25kOhm PU 1011 = 830Ohm PU 1100 = 620Ohm PU 1101 = 500Ohm PU 1110 = 415Ohm PU 1111 = 355Ohm PU Pull-up/-down strength is independent of the ODT value selected by ZIOH[83:42]. The glitch suppression resistors are controlled by DQSR_t[3:0], OE, and TE. To use glitch suppression with unterminated DDR4, set TE=1 during read operations, but set ZIOH[83:42] to zero.'''
[[register]]
  name = "DX8SL3TRNCTL"
  type = "ro"
  width = 32
  description = "DATX8 0-1 Training Control Register"
  default = "0x00000000"
  offset = "0x000014E0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "DX8SL3DDLCTL"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DDL Control Register"
  default = "0x00000002"
  offset = "0x000014E4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DLYLDTM"
    bits = "26"
    type = "rw"
    shortdesc = '''Delay Load Timing: Specifies the timing of the signal that is used to load the new delay select values into the LCDL when switching between ranks that have different delays.'''
    longdesc = '''Valid values are: 1b0 = Assert the delay load signal on the first DDR clock cycle that has no activity (e.g. the first clock when the DQS gate signal is inactive). 1b1 = Assert the delay load signal one clock later than the first DDR clock cycle that has no activity (e.g. one clock later than the first clock when the DQS gate signal is inactive).'''
  [[register.field]]
    name = "DXDDLLDT"
    bits = "25"
    type = "rw"
    shortdesc = '''DX DDL Load Type: Specifies how a new delay select value is applied to the delay line.'''
    longdesc = '''This is only applicable to DDLs that have their delay select signals pipelined, such write leveling LCDL and read DQS gating LCDL. Valid values are: 1b0 = Apply the new delay select value to the delay line only when the delay select load signal is active and by first loading the delay select into the pipeline register 1b1 = Apply the delay select signal to the delay line directly, bypassing any pipeline registers and ignoring the delay select load signal'''
  [[register.field]]
    name = "RESERVED"
    bits = "24:23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDDLLD"
    bits = "22:18"
    type = "rw"
    shortdesc = '''DATX8 DDL Delay Select Dynamic Load: Specifies whether the registers inside the DATX8 that hold the delay select signal of DATX8 DDL should be dynamically loaded only when the delay select changes or should be continuously (always) loaded.'''
    longdesc = '''Valid values are: 1b0 = Delay select signal registers should be dynamically loaded only when the delay select signal has change and the delay load signal is high 1b1 = Delay select signal should be continuously (always) loaded on every clock cycle Different bits control different DATX DDLs as follows: DXDDLLD[0] = Write leveling delay load from controller DXDDLLD[1] = Read DQS gating delay load from controller DXDDLLD[2] = Write data delay load from PUB DXDDLLD[3] = Read path data strobe delay load from PUB DXDDLLD[4] = Read path data strobe # delay load from PUB'''
  [[register.field]]
    name = "DXDDLBYP"
    bits = "17:2"
    type = "rw"
    shortdesc = '''DATX8 DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed.'''
    longdesc = '''Otherwise the DDL bypass is turned off. Different bits control different DATX8 DDLs as follows: * DXDDLYBYP[0] = Write path BDL delay bypass * DXDDLYBYP[1] = Read path BDL delay bypass * DXDDLYBYP[2] = Write path data strobe BDL delay bypass * DXDDLYBYP[3] = Write path data strobe # BDL delay bypass * DXDDLYBYP[4] = Unused * DXDDLYBYP[5] = Unused * DXDDLYBYP[6] = Power down receiver BDL delay bypass * DXDDLYBYP[7] = On-die termination enable BDL delay bypass * DXDDLYBYP[8] = DQ/DM output enable BDL delay bypass * DXDDLYBYP[9] = Write data LCDL delay bypass * DXDDLYBYP[10] = Read path data strobe LCDL delay bypass * DXDDLYBYP[11] = Read path data strobe # LCDL delay bypass * DXDDLYBYP[12] = Master delay LCDL delay bypass * DXDDLYBYP[13] = Write leveling LCDL delay bypass * DXDDLYBYP[14] = Read DQS gating LCDL delay bypass * DXDDLYBYP[15] = Read DQS gating status LCDL delay bypass'''
  [[register.field]]
    name = "DDLBYPMODE"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Controls DDL Bypass Modes.'''
    longdesc = '''Valid values are: 2b00 = Normal dynamic control 2b01 = All DDLs bypassed 2b10 = No DDLs bypassed 2b11 = Reserved'''
[[register]]
  name = "DX8SL3DXCTL1"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DX Control Register 1"
  default = "0x00040000"
  offset = "0x000014E8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXCALCLK"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "DXRCLKMD"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDTOSEL"
    bits = "21:20"
    type = "rw"
    shortdesc = '''DATX8 Digital Test Output Select: This is used to select the DATX8 internal signals that should be driven on the two DATX8 digital test outputs (phy_status[3:2]) signals.'''
    longdesc = '''Valid values for DATX8 digital test output bit 0 (phy_status[2]) are: 2b00 = DQS gate status bit 0 2b01 = DQS gate enable output (after gate output LCDL) 2b10 = DQS clock (qs_clk) 2b11 = CTL delayed clock (ctl_dly_clk) Valid values for digital test out bit 1[1] (phy_status[3]) are: 2b00 = DQS gate status bit 1 2b01 = DQS gate enable input (after gate status (input) LCDL) 2b10 = DQS delayed clock (qs_n_dly_clk) 2b11 = DDR delayed clock (ddr_dly_clk)'''
  [[register.field]]
    name = "DXGSMD"
    bits = "19"
    type = "rw"
    shortdesc = '''Read DQS gating status mode: Indicates if set that the read DQS gating status that is stored in the DQS read FIFO is the gate input.'''
    longdesc = '''Otherwise, if not set, the registered DQS gate status is stored in the FIFO Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXQSDBYP"
    bits = "18"
    type = "rw"
    shortdesc = '''Read DQS/DQS# delay load bypass mode.'''
    longdesc = '''Valid values are: 1b0 = Automatically bypass the read DQS/DQS# LCDLs when its delay select signal is being dynamically changed (i.e. drive the LCDL bypass signal to the same value as the delay select load signal) 1b1 = Don't automatically bypass the read DQS/DQS# LCDLs when its delay select signal is being dynamically changed (i.e. don't drive the LCDL bypass signal to the same value as the delay select load signal) NOTE: This feature (no auto-bypassmode) is automatically disabled when using delay select direct control mode (DXPHYMODE[3]) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXGDBYP"
    bits = "17"
    type = "rw"
    shortdesc = '''Read DQS gate delay load bypass mode.'''
    longdesc = '''Valid values are: 1b0 = Automatically bypass the read DQS gate LCDL when its delay select signal is being dynamically changed (i.e. drive the LCDL bypass signal to the same value as the delay select load signal) 1b1 = Don't automatically bypass the read gate DQS LCDL when its delay select signal is being dynamically changed (i.e. don't drive the LCDL bypass signal to the same value as the delay select load signal) NOTE: This feature (no auto-bypassmode) is automatically disabled when using delay select direct control mode (DXPHYMODE[3]) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXTMODE"
    bits = "16"
    type = "rw"
    shortdesc = '''DATX8 Test Mode: This is used to enable special test mode in the DATX8 macro.'''
    longdesc = '''Valid values are: 1b0 = Normal mode 1b1 = Test mode Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "DX8SL3DXCTL2"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DX Control Register 2"
  default = "0x00141800"
  offset = "0x000014EC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "CRDEN"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "POSOEX"
    bits = "22:20"
    type = "rw"
    shortdesc = '''OE extension during post-amble 3'b000: OE is on for 0.'''
    longdesc = '''5 dram clock during DQS post-amble. 3'b001: OE is on for 1.0 dram clock during DQS post-amble. 3'b010: OE is on for 1.5 dram clock during DQS post-amble. 3'b011: OE is on for 2.0 dram clock during DQS post-amble. 3'b100: OE is on for 2.5 dram clock during DQS post-amble. 3'b101: OE is on for 3.0 dram clock during DQS post-amble. 3'b110: OE is on for 3.5 dram clock during DQS post-amble. 3'b111: OE is on for 4.0 dram clock during DQS post-amble. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PREOEX"
    bits = "19:18"
    type = "rw"
    shortdesc = '''OE extension during pre-amble 2'b00: OE is on for 1.'''
    longdesc = '''0 dram clock during DQS preamble. 2'b01: OE is on for 1.5 dram clock during DQS preamble. 2'b10: OE is on for 2.0 dram clock during DQS preamble. 2'b11: OE is on for 2.5 dram clock during DQS preamble. Note: Value programmed should be same across all the Slices The value programmed should correspond to the Write Preamble WR-PRE setting in MR1 register for LPDDR4 mode or MR4.WRP for DDR4 mode. For example if MR1.WR-PRE bit is set to \'5cq1\'5cq for 2 * tCK Write Preamble, then PREOEX must be programmed to 2`b10.'''
  [[register.field]]
    name = "RESERVED"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "IOAG"
    bits = "16"
    type = "rw"
    shortdesc = '''I/O assisted Gate Select 1'b0: IO assisted gating not selected 1'b1: IO assisted gating selected Note: IO assisted gating is applicable only for static read response mode which is enabled only when DXSL8DXCTL.'''
    longdesc = '''RDMODE == 2'b11 Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "IOLB"
    bits = "15"
    type = "rw"
    shortdesc = '''I/O Loop-Back Select: Selects where inside the I/O the loop-back of signals happens.'''
    longdesc = '''Valid values are: 1b0 = Loopback is after output buffer; output enable must be asserted 1b1 = Loopback is before output buffer; output enable is don't care'''
  [[register.field]]
    name = "RESERVED"
    bits = "14:13"
    type = "ro"
  [[register.field]]
    name = "LPWAKEUP_THRSH"
    bits = "12:9"
    type = "rw"
    shortdesc = '''Low Power Wakeup Threshold: If dfi_lp_wakeup is greater than this threshold value, PLLs will be powered down when entering DFI low power mode.'''
    longdesc = '''The value of the dfi_lp_wakeup signal at the time that the dfi_lp_ctrl_req or dfi_lp_data_req signal is asserted sets the tlp_wakeup time. Valid values in terms of number clock cycles are: 4b0000 = 16 cycles 4b0001 = 32 cycles 4b0010 = 64 cycles 4b0011 = 128 cycles 4b0100 = 256 cycles 4b0101 = 512 cycles 4b0110 = 1024 cycles 4b0111 = 2048 cycles 4b1000 = 4096 cycles 4b1001 = 8192 cycles 4b1010 = 16384 cycles 4b1011 = 32768 cycles 4b1100 = 65536 cycles 4b1101 = 131072 cycles 4b1110 = 262144 cycles 4b1111 = Unlimited cycles LPWAKEUP_THRSH calculation: MINIMUM LPWAKEUP CYCLES = pll_lock_time / ctl_clk_period + MDL calibration cycles where, MDL calibration cycles = N * DDL calibration cycles N is Decoded value of PGCR1.FDEPTH. Example, With tCK= 938 ps; ctl_clk = 1876 ps; and PGCR1.FDEPTH = 2b10: From the PGCR1 register description, FDEPTH=2b10 decodes to a depth of 8. Pll_lock_time from PLL spec is 25us. So LPWAKEUP_THRSH = 25 ns / 1876 ps + 8 * (800 cycles) = 13326 + 6400 = 19726 cycles Setting LPWAKEUP_THRSH to 4b1010 would trigger PLL power down for tlp_wakeup value of 32768 cycles and above; which meets the calculations for MINIMUM LPWAKEUP CYCLES of 19726 cycles Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RDBI"
    bits = "8"
    type = "rw"
    shortdesc = '''Read Data Bus Inversion Enable: when set to 1b1 (and MR5[12] is set to 1b1 in DDR4 mode and MR3[6] is set to 1`b1 in LPDDR4 mode).'''
    longdesc = '''PUB performs data bus inversion on the DRAM read data; when set to 1b0, the read data and DM_n/DBI_n signal are passed on to the controller as is. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "WDBI"
    bits = "7"
    type = "rw"
    shortdesc = '''Write Data Bus Inversion Enable: when set to 1b1 (and MR5[11:10] is set to 2b10 in DDR4 and MR3[7] is set to 1`b1 in LPDDR4 mode), PUB generates the write DBI on the DM_n/DBI_n signal.'''
    longdesc = '''Not supported with write CRC. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PRFBYP"
    bits = "6"
    type = "rw"
    shortdesc = '''Pub Read FIFO Bypass: When set to 1b1, the read capture FIFO inside PUB is bypassed.'''
    longdesc = '''Valid values are: 1b0 = FIFO used to capture read data from PHY 1b1 = No FIFO used to capture read data from PHY. This mode is ONLY valid when static response mode is enabled. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RDMODE"
    bits = "5:4"
    type = "rw"
    shortdesc = '''DATX8 Receive FIFO Read Mode.'''
    longdesc = '''Valid values are: 2b00 = 2 stage synchronizer async FIFO 2b01 = 3 stage synchronizer async FIFO 2b10 = 4 stage synchronizer async FIFO 2b11 = static read response (To be used for pull-up terminated LPDDR3 and DDR4 interfaces only.) Note: The static response mode should be selected only when system is in IDLE. The static response mode must be OFF when Initialization and Training operation is performed. Only Static read response mode is supported (2`b11) during DCU and BIST tests Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DISRST"
    bits = "3"
    type = "rw"
    shortdesc = '''Disables the Read FIFO reset: When set, read receive FIFO can't be reset from ctl_dx_rdfifo_rstn input.'''
    longdesc = '''Valid values are: 1b0 = RX Read FIFO is reset when ctl_dx_rxfifo_rstn is LOW. 1b1 = RX Read FIFO can't be reset by ctl_dx_rxfifo_rstn Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DQSGLB"
    bits = "2:1"
    type = "rw"
    shortdesc = '''Read DQS Gate I/O Loopback: Controls the loopback signal (LB) on the I/O that is used to drive the read DQS gate.'''
    longdesc = '''This also selects the type of gating used since it controls the signal driven on the DI output of this PDQSG I/O. Valid values are: 2b00 = Pad-sided loopback of gate signal from PUB is used for gating 2b01 = Core-sided loopback of gate signal from PUB is used for gating 2b10 = DQS# SE signal from PDIFF I/O is is used for gating 2b11 = DQS SE signal from PDIFF I/O is used for gating Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX8SL3IOCR"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 I/O Configuration Register"
  default = "0x00000000"
  offset = "0x000014F0"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDACRANGE"
    bits = "30:28"
    type = "rw"
  [[register.field]]
    name = "DXIOM"
    bits = "24:22"
    type = "rw"
[[register]]
  name = "DX8SL4OSC"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register"
  default = "0x00019FFE"
  offset = "0x00001500"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "GATEDXRDCLK"
    bits = "29:28"
    type = "rw"
    shortdesc = '''Enable Clock Gating for DX ddr_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "GATEDXDDRCLK"
    bits = "27:26"
    type = "rw"
    shortdesc = '''Enable Clock Gating for DX ctl_rd_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "GATEDXCTLCLK"
    bits = "25:24"
    type = "rw"
    shortdesc = '''Enable Clock Gating for DX ctl_clk: Enables, when set, clock gating for power saving.'''
    longdesc = '''Valid values are: 2b00 = Dynamic 2b01 = Always ON 2b10 = Always OFF 2b11 = Reserved'''
  [[register.field]]
    name = "CLKLEVEL"
    bits = "23:22"
    type = "rw"
    shortdesc = '''Selects the level to which clocks will be stalled when clock gating is enabled in PHY.'''
    longdesc = '''Valid values are: 2b00 = Clocks will stall to static level 0 2b01 = Clocks will stall to static level 1 2b10 - 2b11= Clocks will toggle at slow speed.'''
  [[register.field]]
    name = "LBMODE"
    bits = "21"
    type = "rw"
    shortdesc = '''Loopback Mode: Indicates, if set, that the PHY/PUB is in loopback mode.'''
    longdesc = '''Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "LBGSDQS"
    bits = "20"
    type = "wtc"
    shortdesc = '''Load GSDQS LCDL with 2x the calibrated GSDQSPRD value (equivalent to one CK period).'''
    longdesc = '''This bit must only be used when initializing the GSDQS 180 degree offset for IO assisted gating mode. This bit is self clearing. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "LBGDQS"
    bits = "19:18"
    type = "rw"
    shortdesc = '''Loopback DQS Gating: Selects the DQS gating mode that should be used when the PHY is in loopback mode, including BIST loopback mode.'''
    longdesc = '''Valid values are: 2b00 = DQS gate is always on 2b01 = DQS gate training will be triggered by the PUB 2b10 = DQS gate is set manually using software 2b11 = Reserved Note: Value programmed should be same across all the Slices During mission mode, this field must be at its default setting During BIST AC and DX simultaneous loopback, this field should be set to 2`b00 to get overlapping AC and DX traffic.'''
  [[register.field]]
    name = "LBDQSS"
    bits = "17"
    type = "rw"
    shortdesc = '''Loopback DQS Shift: Selects how the read DQS is shifted during loopback to ensure that the read DQS is centered into the read data eye.'''
    longdesc = '''Valid values are: 1b0 = PUB sets the read DQS LCDL to 0; DQS is already shifted 90 degrees by write path 1b1 = The read DQS shift is set manually through software Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PHYHRST"
    bits = "16"
    type = "rw"
    shortdesc = '''PHY High-Speed Reset: A write of 1b0 to this bit resets the AC and DATX8 macros without resetting PUB RTL logic.'''
    longdesc = '''This bit is not self- clearing and a 1b1 must be written to de-assert the reset.'''
  [[register.field]]
    name = "PHYFRST"
    bits = "15"
    type = "rw"
    shortdesc = '''PHY FIFO Reset: A write of 1b0 to this bit resets the AC and DATX8 FIFOs without resetting PUB RTL logic.'''
    longdesc = '''This bit is not self- clearing and a 1b1 must be written to de-assert the reset.'''
  [[register.field]]
    name = "DLTST"
    bits = "14"
    type = "rw"
    shortdesc = '''Delay Line Test Start: A write of 1b1 to this bit will trigger delay line oscillator mode period measurement.'''
    longdesc = '''This bit is not self clearing and needs to be reset to 1b0 before the measurement can be re- retriggered. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DLTMODE"
    bits = "13"
    type = "rw"
    shortdesc = '''Delay Line Test Mode: Selects, if set, the delay line oscillator test mode.'''
    longdesc = '''Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "12:11"
    type = "rw"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "OSCWDDL"
    bits = "10:9"
    type = "rw"
    shortdesc = '''Oscillator Mode Write-Data Delay Line Select: Selects which of the two write data (WDQ) LCDLs is active.'''
    longdesc = '''The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: 2b00 = No WDQ LCDL is active 2b01 = DDR WDQ LCDL is active 2b10 = CTL WDQ LCDL is active 2b11 = Both LCDLs are active'''
  [[register.field]]
    name = "RESERVED"
    bits = "8:7"
    type = "rw"
    shortdesc = '''Returns zeroes on reads.'''
    longdesc = '''Caution: Do not write to this register field.'''
  [[register.field]]
    name = "OSCWDL"
    bits = "6:5"
    type = "rw"
    shortdesc = '''Oscillator Mode Write-Leveling Delay Line Select: Selects which of the two write leveling LCDLs is active.'''
    longdesc = '''The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are: 2b00 = No WL LCDL is active 2b01 = DDR WL LCDL is active 2b10 = CTL WL LCDL is active 2b11 = Both LCDLs are active'''
  [[register.field]]
    name = "OSCDIV"
    bits = "4:1"
    type = "rw"
    shortdesc = '''Oscillator Mode Division: Specifies the factor by which the delay line oscillator mode output is divided down before it is output on the delay line digital test output pin dl_dto.'''
    longdesc = '''Valid values are: 4b0000 = Divide by 1 4b0001 = Divide by 4 4b0010 = Divide by 8 4b0011 = Divide by 16 4b0100 = Divide by 32 4b0101 = Divide by 64 4b0110 = Divide by 128 4b0111 = Divide by 256 4b1000 = Divide by 512 4b1001 = Divide by 1024 4b1010 = Divide by 2048 4b1011 = Divide by 4096 4b1100 = Divide by 8192 4b1101 = Divide by 16384 4b1110 = Divide by 32768 4b 1111 = Divide by 65536'''
  [[register.field]]
    name = "OSCEN"
    bits = "0"
    type = "rw"
[[register]]
  name = "DX8SL4PLLCR0"
  type = "mixed"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 0"
  default = "0x001C0000"
  offset = "0x00001504"
  [[register.field]]
    name = "PLLRST"
    bits = "30"
    type = "rw"
    shortdesc = '''PLL Rest: Resets the PLLs by driving the PLL reset pin.'''
    longdesc = '''This bit is not self- clearing and a 1b0 must be written to de-assert the reset.'''
  [[register.field]]
    name = "PLLPD"
    bits = "29"
    type = "rw"
    shortdesc = '''PLL Power Down: Puts the PLLs in power down mode by driving the PLL power down pin.'''
    longdesc = '''This bit is not self-clearing and a 1b0 must be written to de-assert the power-down.'''
  [[register.field]]
    name = "RSTOPM"
    bits = "28"
    type = "rw"
    shortdesc = '''Reference Stop Mode.'''
    longdesc = '''Connects to pin REF_STOP_MODE. Valid values are: 1b0 = Default, normal mode 1b1 = Reference stop mode is enabled'''
  [[register.field]]
    name = "FRQSEL"
    bits = "27:24"
    type = "rw"
    shortdesc = '''PLL Frequency Select: Selects the operating range of the PLL.'''
    longdesc = '''Valid values for PHYs that support up 2400 Mbps are: 4b0000:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz 4b0001:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz 4b0010:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz 4b0011:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz 4b0100:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz 4b0101:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz 4b0110:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 4b0111:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz 4b1000 - 4b1111:RESERVED'''
  [[register.field]]
    name = "RLOCKM"
    bits = "23"
    type = "rw"
    shortdesc = '''Relock Mode: Enables, if set, rapid relocking mode.'''
    longdesc = '''Connects to pin RELOCK_MODE on the PLL.'''
  [[register.field]]
    name = "CPPC"
    bits = "22:17"
    type = "rw"
    shortdesc = '''Charge Pump Proportional Current Control.'''
    longdesc = '''Connects to pin CPPROP_CNTRL on the PLL. Valid values for PHYs that support up 2400 Mbps are: 6b000111:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz 6b001000:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz 6b001001:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz 6b001010:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz 6b000110:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz 6b001000:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz 6b001001:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 6b001010:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz All other settings: RESERVED'''
  [[register.field]]
    name = "CPIC"
    bits = "16:13"
    type = "rw"
    shortdesc = '''Charge Pump Integrating Current Control.'''
    longdesc = '''Connects to pin CP_INT_CTRL on the PLL. Valid values for PHYs that support up 2400 Mbps are: 4b0000:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 600MHz 4b0001:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 332MHz 4b0010:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 4b0011:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz 4b0100 - 4b1111:RESERVED'''
  [[register.field]]
    name = "GSHIFT"
    bits = "12"
    type = "rw"
    shortdesc = '''Gear Shift: Enables, if set, rapid locking mode.'''
    longdesc = '''Connects to pin GEAR_SHIFT on the PLL.'''
  [[register.field]]
    name = "RESERVED"
    bits = "11:9"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads'''
[[register]]
  name = "DX8SL4PLLCR1"
  type = "mixed"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 1 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001508"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads'''
  [[register.field]]
    name = "PLLPROG"
    bits = "21:6"
    type = "rw"
    shortdesc = '''Connects to the PLL PLL_PROG bus.'''
    longdesc = '''Reserved. Set to 0x0000.'''
  [[register.field]]
    name = "BYPVREGCP"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "BYPVREGDIG"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "BYPVDD"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "LOCKPS"
    bits = "2"
    type = "rw"
    shortdesc = '''Lock Detector Phase Select.'''
    longdesc = '''Connects to pin LOCK_PHASE_SEL on the PLL.'''
  [[register.field]]
    name = "LOCKCS"
    bits = "1"
    type = "rw"
    shortdesc = '''Lock Detector Counter Select.'''
    longdesc = '''Connects to pin LOCK_COUNT_SEL on the PLL.'''
  [[register.field]]
    name = "LOCKDS"
    bits = "0"
    type = "rw"
    shortdesc = '''Lock Detector Select.'''
    longdesc = '''Connects to pin LOCK_DET_SEL on the PLL on the PLL.'''
[[register]]
  name = "DX8SL4PLLCR2"
  type = "rw"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 2 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x0000150C"
  [[register.field]]
    name = "PLLCTRL_31_0"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DX8SL4PLLCR3"
  type = "rw"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 3 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001510"
  [[register.field]]
    name = "PLLCTRL_63_32"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DX8SL4PLLCR4"
  type = "rw"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 4 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001514"
  [[register.field]]
    name = "PLLCTRL_95_64"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DX8SL4PLLCR5"
  type = "mixed"
  width = 32
  description = "DAXT8 0-1 PLL Control Register 5 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x00001518"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "PLLCTRL_103_96"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "DX8SL4DQSCTL"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DQS Control Register"
  default = "0x01264000"
  offset = "0x0000151C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "RRRMODE"
    bits = "24"
    type = "rw"
    shortdesc = '''Read Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the read path.'''
    longdesc = '''Otherwise if not set the PHY mission mode for the read path is running in rise-to-fall mode. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "ro"
  [[register.field]]
    name = "WRRMODE"
    bits = "21"
    type = "rw"
    shortdesc = '''Write Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the write path.'''
    longdesc = '''Otherwise if not set the PHY mission mode for the write path is running in rise-to-fall mode.'''
  [[register.field]]
    name = "DQSGX"
    bits = "20:19"
    type = "rw"
    shortdesc = '''DQS Gate Extension: Specifies if set that the read DQS gate will be extended.'''
    longdesc = '''This should be set ONLY when used with DQS pulldown and DQSn pullup. Valid values are: 2b00 = Do not extend the gate 2b01 = Extend the gate by 1/2 tCK in both directions (but never earlier than zero read latency) 2b10 = Extend the gate earlier by 1/2 tCK and later by 2 * tCK (to facilitate LPDDR3 usage without training for systems supporting up to 800Mbps) 2b11 = Extend the gate earlier by 1/2 tCK and later by 3 * tCK (to facilitate LPDDR3 usage without training for systems supporting up to 1600Mbps) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "LPPLLPD"
    bits = "18"
    type = "rw"
    shortdesc = '''Low Power PLL Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the PLL of the byte if the wakeup time request satisfies the LPWAKEUP_THRSH.'''
    longdesc = '''LPWAKEUP_THRSH is the Minimum threshold value of tlp_wakeup required to make phy go into low power mode by powering down PLL. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_data_req&dfi_lp_ctrl_req signal is de-asserted sets the tlp_wakeup time. The value is in terms of number clock cycles. Refer Table 11 description of LPWAKEUP_THRSH for decoding details'''
  [[register.field]]
    name = "LPIOPD"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "16:15"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "QSCNTEN"
    bits = "14"
    type = "rw"
    shortdesc = '''QS Counter Enable.'''
    longdesc = '''Enables, if set, the counting of DQS edges for automatic shut-off of DQS gate. If turned off, the gate is closed using the gate signal from the PUB. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "UDQIOM"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "12:10"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXSR"
    bits = "9:8"
    type = "rw"
  [[register.field]]
    name = "DQSNRES"
    bits = "7:4"
    type = "rw"
    shortdesc = '''DQS# Resistor: DQS_c glitch suppression resistor controls 0000 = Off 0001 = 2.'''
    longdesc = '''5kOhm PD 0010 = 1.25kOhm PD 0011 = 830Ohm PD 0100 = 620Ohm PD 0101 = 500Ohm PD 0110 = 415Ohm PD 0111 = 355Ohm PD 1000 = Off 1001 = 2.5kOhm PU 1010 = 1.25kOhm PU 1011 = 830Ohm PU 1100 = 620Ohm PU 1101 = 500Ohm PU 1110 = 415Ohm PU 1111 = 355Ohm PU Pull-up/-down strength is independent of the ODT value selected by ZIOH[83:42]. The glitch suppression resistors are controlled by DQSR_c[3:0], OE, and TE. To use glitch suppression with unterminated DDR4, set TE=1 during read operations, but set ZIOH[83:42] to zero.'''
  [[register.field]]
    name = "DQSRES"
    bits = "3:0"
    type = "rw"
    shortdesc = '''DQS Resistor: DQS_t glitch suppression resistor controls 0000 = Off 0001 = 2.'''
    longdesc = '''5kOhm PD 0010 = 1.25kOhm PD 0011 = 830Ohm PD 0100 = 620Ohm PD 0101 = 500Ohm PD 0110 = 415Ohm PD 0111 = 355Ohm PD 1000 = Off 1001 = 2.5kOhm PU 1010 = 1.25kOhm PU 1011 = 830Ohm PU 1100 = 620Ohm PU 1101 = 500Ohm PU 1110 = 415Ohm PU 1111 = 355Ohm PU Pull-up/-down strength is independent of the ODT value selected by ZIOH[83:42]. The glitch suppression resistors are controlled by DQSR_t[3:0], OE, and TE. To use glitch suppression with unterminated DDR4, set TE=1 during read operations, but set ZIOH[83:42] to zero.'''
[[register]]
  name = "DX8SL4TRNCTL"
  type = "ro"
  width = 32
  description = "DATX8 0-1 Training Control Register"
  default = "0x00000000"
  offset = "0x00001520"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "DX8SL4DDLCTL"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DDL Control Register"
  default = "0x00000002"
  offset = "0x00001524"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DLYLDTM"
    bits = "26"
    type = "rw"
    shortdesc = '''Delay Load Timing: Specifies the timing of the signal that is used to load the new delay select values into the LCDL when switching between ranks that have different delays.'''
    longdesc = '''Valid values are: 1b0 = Assert the delay load signal on the first DDR clock cycle that has no activity (e.g. the first clock when the DQS gate signal is inactive). 1b1 = Assert the delay load signal one clock later than the first DDR clock cycle that has no activity (e.g. one clock later than the first clock when the DQS gate signal is inactive).'''
  [[register.field]]
    name = "DXDDLLDT"
    bits = "25"
    type = "rw"
    shortdesc = '''DX DDL Load Type: Specifies how a new delay select value is applied to the delay line.'''
    longdesc = '''This is only applicable to DDLs that have their delay select signals pipelined, such write leveling LCDL and read DQS gating LCDL. Valid values are: 1b0 = Apply the new delay select value to the delay line only when the delay select load signal is active and by first loading the delay select into the pipeline register 1b1 = Apply the delay select signal to the delay line directly, bypassing any pipeline registers and ignoring the delay select load signal'''
  [[register.field]]
    name = "RESERVED"
    bits = "24:23"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDDLLD"
    bits = "22:18"
    type = "rw"
    shortdesc = '''DATX8 DDL Delay Select Dynamic Load: Specifies whether the registers inside the DATX8 that hold the delay select signal of DATX8 DDL should be dynamically loaded only when the delay select changes or should be continuously (always) loaded.'''
    longdesc = '''Valid values are: 1b0 = Delay select signal registers should be dynamically loaded only when the delay select signal has change and the delay load signal is high 1b1 = Delay select signal should be continuously (always) loaded on every clock cycle Different bits control different DATX DDLs as follows: DXDDLLD[0] = Write leveling delay load from controller DXDDLLD[1] = Read DQS gating delay load from controller DXDDLLD[2] = Write data delay load from PUB DXDDLLD[3] = Read path data strobe delay load from PUB DXDDLLD[4] = Read path data strobe # delay load from PUB'''
  [[register.field]]
    name = "DXDDLBYP"
    bits = "17:2"
    type = "rw"
    shortdesc = '''DATX8 DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed.'''
    longdesc = '''Otherwise the DDL bypass is turned off. Different bits control different DATX8 DDLs as follows: * DXDDLYBYP[0] = Write path BDL delay bypass * DXDDLYBYP[1] = Read path BDL delay bypass * DXDDLYBYP[2] = Write path data strobe BDL delay bypass * DXDDLYBYP[3] = Write path data strobe # BDL delay bypass * DXDDLYBYP[4] = Unused * DXDDLYBYP[5] = Unused * DXDDLYBYP[6] = Power down receiver BDL delay bypass * DXDDLYBYP[7] = On-die termination enable BDL delay bypass * DXDDLYBYP[8] = DQ/DM output enable BDL delay bypass * DXDDLYBYP[9] = Write data LCDL delay bypass * DXDDLYBYP[10] = Read path data strobe LCDL delay bypass * DXDDLYBYP[11] = Read path data strobe # LCDL delay bypass * DXDDLYBYP[12] = Master delay LCDL delay bypass * DXDDLYBYP[13] = Write leveling LCDL delay bypass * DXDDLYBYP[14] = Read DQS gating LCDL delay bypass * DXDDLYBYP[15] = Read DQS gating status LCDL delay bypass'''
  [[register.field]]
    name = "DDLBYPMODE"
    bits = "1:0"
    type = "rw"
    shortdesc = '''Controls DDL Bypass Modes.'''
    longdesc = '''Valid values are: 2b00 = Normal dynamic control 2b01 = All DDLs bypassed 2b10 = No DDLs bypassed 2b11 = Reserved'''
[[register]]
  name = "DX8SL4DXCTL1"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DX Control Register 1"
  default = "0x00040000"
  offset = "0x00001528"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXCALCLK"
    bits = "24"
    type = "rw"
  [[register.field]]
    name = "DXRCLKMD"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "22"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDTOSEL"
    bits = "21:20"
    type = "rw"
    shortdesc = '''DATX8 Digital Test Output Select: This is used to select the DATX8 internal signals that should be driven on the two DATX8 digital test outputs (phy_status[3:2]) signals.'''
    longdesc = '''Valid values for DATX8 digital test output bit 0 (phy_status[2]) are: 2b00 = DQS gate status bit 0 2b01 = DQS gate enable output (after gate output LCDL) 2b10 = DQS clock (qs_clk) 2b11 = CTL delayed clock (ctl_dly_clk) Valid values for digital test out bit 1[1] (phy_status[3]) are: 2b00 = DQS gate status bit 1 2b01 = DQS gate enable input (after gate status (input) LCDL) 2b10 = DQS delayed clock (qs_n_dly_clk) 2b11 = DDR delayed clock (ddr_dly_clk)'''
  [[register.field]]
    name = "DXGSMD"
    bits = "19"
    type = "rw"
    shortdesc = '''Read DQS gating status mode: Indicates if set that the read DQS gating status that is stored in the DQS read FIFO is the gate input.'''
    longdesc = '''Otherwise, if not set, the registered DQS gate status is stored in the FIFO Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXQSDBYP"
    bits = "18"
    type = "rw"
    shortdesc = '''Read DQS/DQS# delay load bypass mode.'''
    longdesc = '''Valid values are: 1b0 = Automatically bypass the read DQS/DQS# LCDLs when its delay select signal is being dynamically changed (i.e. drive the LCDL bypass signal to the same value as the delay select load signal) 1b1 = Don't automatically bypass the read DQS/DQS# LCDLs when its delay select signal is being dynamically changed (i.e. don't drive the LCDL bypass signal to the same value as the delay select load signal) NOTE: This feature (no auto-bypassmode) is automatically disabled when using delay select direct control mode (DXPHYMODE[3]) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXGDBYP"
    bits = "17"
    type = "rw"
    shortdesc = '''Read DQS gate delay load bypass mode.'''
    longdesc = '''Valid values are: 1b0 = Automatically bypass the read DQS gate LCDL when its delay select signal is being dynamically changed (i.e. drive the LCDL bypass signal to the same value as the delay select load signal) 1b1 = Don't automatically bypass the read gate DQS LCDL when its delay select signal is being dynamically changed (i.e. don't drive the LCDL bypass signal to the same value as the delay select load signal) NOTE: This feature (no auto-bypassmode) is automatically disabled when using delay select direct control mode (DXPHYMODE[3]) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXTMODE"
    bits = "16"
    type = "rw"
    shortdesc = '''DATX8 Test Mode: This is used to enable special test mode in the DATX8 macro.'''
    longdesc = '''Valid values are: 1b0 = Normal mode 1b1 = Test mode Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:0"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "DX8SL4DXCTL2"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 DX Control Register 2"
  default = "0x00141800"
  offset = "0x0000152C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "CRDEN"
    bits = "23"
    type = "rw"
  [[register.field]]
    name = "POSOEX"
    bits = "22:20"
    type = "rw"
    shortdesc = '''OE extension during post-amble 3'b000: OE is on for 0.'''
    longdesc = '''5 dram clock during DQS post-amble. 3'b001: OE is on for 1.0 dram clock during DQS post-amble. 3'b010: OE is on for 1.5 dram clock during DQS post-amble. 3'b011: OE is on for 2.0 dram clock during DQS post-amble. 3'b100: OE is on for 2.5 dram clock during DQS post-amble. 3'b101: OE is on for 3.0 dram clock during DQS post-amble. 3'b110: OE is on for 3.5 dram clock during DQS post-amble. 3'b111: OE is on for 4.0 dram clock during DQS post-amble. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PREOEX"
    bits = "19:18"
    type = "rw"
    shortdesc = '''OE extension during pre-amble 2'b00: OE is on for 1.'''
    longdesc = '''0 dram clock during DQS preamble. 2'b01: OE is on for 1.5 dram clock during DQS preamble. 2'b10: OE is on for 2.0 dram clock during DQS preamble. 2'b11: OE is on for 2.5 dram clock during DQS preamble. Note: Value programmed should be same across all the Slices The value programmed should correspond to the Write Preamble WR-PRE setting in MR1 register for LPDDR4 mode or MR4.WRP for DDR4 mode. For example if MR1.WR-PRE bit is set to \'5cq1\'5cq for 2 * tCK Write Preamble, then PREOEX must be programmed to 2`b10.'''
  [[register.field]]
    name = "RESERVED"
    bits = "17"
    type = "ro"
  [[register.field]]
    name = "IOAG"
    bits = "16"
    type = "rw"
    shortdesc = '''I/O assisted Gate Select 1'b0: IO assisted gating not selected 1'b1: IO assisted gating selected Note: IO assisted gating is applicable only for static read response mode which is enabled only when DXSL8DXCTL.'''
    longdesc = '''RDMODE == 2'b11 Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "IOLB"
    bits = "15"
    type = "rw"
    shortdesc = '''I/O Loop-Back Select: Selects where inside the I/O the loop-back of signals happens.'''
    longdesc = '''Valid values are: 1b0 = Loopback is after output buffer; output enable must be asserted 1b1 = Loopback is before output buffer; output enable is don't care'''
  [[register.field]]
    name = "RESERVED"
    bits = "14:13"
    type = "ro"
  [[register.field]]
    name = "LPWAKEUP_THRSH"
    bits = "12:9"
    type = "rw"
    shortdesc = '''Low Power Wakeup Threshold: If dfi_lp_wakeup is greater than this threshold value, PLLs will be powered down when entering DFI low power mode.'''
    longdesc = '''The value of the dfi_lp_wakeup signal at the time that the dfi_lp_ctrl_req or dfi_lp_data_req signal is asserted sets the tlp_wakeup time. Valid values in terms of number clock cycles are: 4b0000 = 16 cycles 4b0001 = 32 cycles 4b0010 = 64 cycles 4b0011 = 128 cycles 4b0100 = 256 cycles 4b0101 = 512 cycles 4b0110 = 1024 cycles 4b0111 = 2048 cycles 4b1000 = 4096 cycles 4b1001 = 8192 cycles 4b1010 = 16384 cycles 4b1011 = 32768 cycles 4b1100 = 65536 cycles 4b1101 = 131072 cycles 4b1110 = 262144 cycles 4b1111 = Unlimited cycles LPWAKEUP_THRSH calculation: MINIMUM LPWAKEUP CYCLES = pll_lock_time / ctl_clk_period + MDL calibration cycles where, MDL calibration cycles = N * DDL calibration cycles N is Decoded value of PGCR1.FDEPTH. Example, With tCK= 938 ps; ctl_clk = 1876 ps; and PGCR1.FDEPTH = 2b10: From the PGCR1 register description, FDEPTH=2b10 decodes to a depth of 8. Pll_lock_time from PLL spec is 25us. So LPWAKEUP_THRSH = 25 ns / 1876 ps + 8 * (800 cycles) = 13326 + 6400 = 19726 cycles Setting LPWAKEUP_THRSH to 4b1010 would trigger PLL power down for tlp_wakeup value of 32768 cycles and above; which meets the calculations for MINIMUM LPWAKEUP CYCLES of 19726 cycles Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RDBI"
    bits = "8"
    type = "rw"
    shortdesc = '''Read Data Bus Inversion Enable: when set to 1b1 (and MR5[12] is set to 1b1 in DDR4 mode and MR3[6] is set to 1`b1 in LPDDR4 mode).'''
    longdesc = '''PUB performs data bus inversion on the DRAM read data; when set to 1b0, the read data and DM_n/DBI_n signal are passed on to the controller as is. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "WDBI"
    bits = "7"
    type = "rw"
    shortdesc = '''Write Data Bus Inversion Enable: when set to 1b1 (and MR5[11:10] is set to 2b10 in DDR4 and MR3[7] is set to 1`b1 in LPDDR4 mode), PUB generates the write DBI on the DM_n/DBI_n signal.'''
    longdesc = '''Not supported with write CRC. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PRFBYP"
    bits = "6"
    type = "rw"
    shortdesc = '''Pub Read FIFO Bypass: When set to 1b1, the read capture FIFO inside PUB is bypassed.'''
    longdesc = '''Valid values are: 1b0 = FIFO used to capture read data from PHY 1b1 = No FIFO used to capture read data from PHY. This mode is ONLY valid when static response mode is enabled. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RDMODE"
    bits = "5:4"
    type = "rw"
    shortdesc = '''DATX8 Receive FIFO Read Mode.'''
    longdesc = '''Valid values are: 2b00 = 2 stage synchronizer async FIFO 2b01 = 3 stage synchronizer async FIFO 2b10 = 4 stage synchronizer async FIFO 2b11 = static read response (To be used for pull-up terminated LPDDR3 and DDR4 interfaces only.) Note: The static response mode should be selected only when system is in IDLE. The static response mode must be OFF when Initialization and Training operation is performed. Only Static read response mode is supported (2`b11) during DCU and BIST tests Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DISRST"
    bits = "3"
    type = "rw"
    shortdesc = '''Disables the Read FIFO reset: When set, read receive FIFO can't be reset from ctl_dx_rdfifo_rstn input.'''
    longdesc = '''Valid values are: 1b0 = RX Read FIFO is reset when ctl_dx_rxfifo_rstn is LOW. 1b1 = RX Read FIFO can't be reset by ctl_dx_rxfifo_rstn Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DQSGLB"
    bits = "2:1"
    type = "rw"
    shortdesc = '''Read DQS Gate I/O Loopback: Controls the loopback signal (LB) on the I/O that is used to drive the read DQS gate.'''
    longdesc = '''This also selects the type of gating used since it controls the signal driven on the DI output of this PDQSG I/O. Valid values are: 2b00 = Pad-sided loopback of gate signal from PUB is used for gating 2b01 = Core-sided loopback of gate signal from PUB is used for gating 2b10 = DQS# SE signal from PDIFF I/O is is used for gating 2b11 = DQS SE signal from PDIFF I/O is used for gating Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "ro"
[[register]]
  name = "DX8SL4IOCR"
  type = "mixed"
  width = 32
  description = "DATX8 0-1 I/O Configuration Register"
  default = "0x00000000"
  offset = "0x00001530"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "ro"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDACRANGE"
    bits = "30:28"
    type = "rw"
  [[register.field]]
    name = "DXIOM"
    bits = "24:22"
    type = "rw"
[[register]]
  name = "DX8SLBOSC"
  type = "wo"
  width = 32
  description = "DATX8 0-8 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register"
  default = "0x00000000"
  offset = "0x000017C0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:30"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "GATEDXRDCLK"
    bits = "29:28"
    type = "wo"
  [[register.field]]
    name = "GATEDXDDRCLK"
    bits = "27:26"
    type = "wo"
  [[register.field]]
    name = "GATEDXCTLCLK"
    bits = "25:24"
    type = "wo"
  [[register.field]]
    name = "CLKLEVEL"
    bits = "23:22"
    type = "wo"
  [[register.field]]
    name = "LBMODE"
    bits = "21"
    type = "wo"
  [[register.field]]
    name = "LBGSDQS"
    bits = "20"
    type = "wo"
  [[register.field]]
    name = "LBGDQS"
    bits = "19:18"
    type = "wo"
  [[register.field]]
    name = "LBDQSS"
    bits = "17"
    type = "wo"
  [[register.field]]
    name = "PHYHRST"
    bits = "16"
    type = "wo"
  [[register.field]]
    name = "PHYFRST"
    bits = "15"
    type = "wo"
  [[register.field]]
    name = "DLTST"
    bits = "14"
    type = "wo"
  [[register.field]]
    name = "DLTMODE"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "12:11"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "OSCWDDL"
    bits = "10:9"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "8:7"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Caution, do not write to this register field.'''
  [[register.field]]
    name = "OSCWDL"
    bits = "6:5"
    type = "wo"
  [[register.field]]
    name = "OSCDIV"
    bits = "4:1"
    type = "wo"
  [[register.field]]
    name = "OSCEN"
    bits = "0"
    type = "wo"
[[register]]
  name = "DX8SLBPLLCR0"
  type = "wo"
  width = 32
  description = "DAXT8 0-8 PLL Control Register 0"
  default = "0x00000000"
  offset = "0x000017C4"
  [[register.field]]
    name = "PLLRST"
    bits = "30"
    type = "wo"
    shortdesc = '''PLL Rest: Resets the PLLs by driving the PLL reset pin.'''
    longdesc = '''This bit is not self- clearing and a 1b0 must be written to de-assert the reset.'''
  [[register.field]]
    name = "PLLPD"
    bits = "29"
    type = "wo"
    shortdesc = '''PLL Power Down: Puts the PLLs in power down mode by driving the PLL power down pin.'''
    longdesc = '''This bit is not self-clearing and a 1b0 must be written to de-assert the power-down.'''
  [[register.field]]
    name = "RSTOPM"
    bits = "28"
    type = "wo"
    shortdesc = '''Reference Stop Mode.'''
    longdesc = '''Connects to pin REF_STOP_MODE. Valid values are: 1b0 = Default, normal mode 1b1 = Reference stop mode is enabled'''
  [[register.field]]
    name = "FRQSEL"
    bits = "27:24"
    type = "wo"
    shortdesc = '''PLL Frequency Select: Selects the operating range of the PLL.'''
    longdesc = '''Valid values for PHYs that support up 2400 Mbps are: 4b0000:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz 4b0001:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz 4b0010:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz 4b0011:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz 4b0100:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz 4b0101:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz 4b0110:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 4b0111:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz 4b1000 - 4b1111:RESERVED'''
  [[register.field]]
    name = "RLOCKM"
    bits = "23"
    type = "wo"
    shortdesc = '''Relock Mode: Enables, if set, rapid relocking mode.'''
    longdesc = '''Connects to pin RELOCK_MODE on the PLL.'''
  [[register.field]]
    name = "CPPC"
    bits = "22:17"
    type = "wo"
    shortdesc = '''Charge Pump Proportional Current Control.'''
    longdesc = '''Connects to pin CPPROP_CNTRL on the PLL. Valid values for PHYs that support up 2400 Mbps are: 6b000111:PLL reference clock (ctl_clk/REF_CLK) range 560MHz to 600MHz 6b001000:PLL reference clock (ctl_clk/REF_CLK) range 471MHz to 560MHz 6b001001:PLL reference clock (ctl_clk/REF_CLK) range 396MHz to 471MHz 6b001010:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 396MHz 6b000110:PLL reference clock (ctl_clk/REF_CLK) range 279MHz to 332MHz 6b001000:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 279MHz 6b001001:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 6b001010:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz All other settings: RESERVED'''
  [[register.field]]
    name = "CPIC"
    bits = "16:13"
    type = "wo"
    shortdesc = '''Charge Pump Integrating Current Control.'''
    longdesc = '''Connects to pin CP_INT_CTRL on the PLL. Valid values for PHYs that support up 2400 Mbps are: 4b0000:PLL reference clock (ctl_clk/REF_CLK) range 332MHz to 600MHz 4b0001:PLL reference clock (ctl_clk/REF_CLK) range 235MHz to 332MHz 4b0010:PLL reference clock (ctl_clk/REF_CLK) range 197MHz to 235MHz 4b0011:PLL reference clock (ctl_clk/REF_CLK) range 166MHz to 197MHz 4b0100 - 4b1111:RESERVED'''
  [[register.field]]
    name = "GSHIFT"
    bits = "12"
    type = "wo"
    shortdesc = '''Gear Shift: Enables, if set, rapid locking mode.'''
    longdesc = '''Connects to pin GEAR_SHIFT on the PLL.'''
  [[register.field]]
    name = "RESERVED"
    bits = "11:9"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads'''
[[register]]
  name = "DX8SLBPLLCR1"
  type = "wo"
  width = 32
  description = "DAXT8 0-8 PLL Control Register 1 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x000017C8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:22"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads'''
  [[register.field]]
    name = "PLLPROG"
    bits = "21:6"
    type = "wo"
    shortdesc = '''Connects to the PLL PLL_PROG bus.'''
    longdesc = '''Reserved. Set to 0x0000.'''
  [[register.field]]
    name = "BYPVREGCP"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "BYPVREGDIG"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "BYPVDD"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "LOCKPS"
    bits = "2"
    type = "wo"
    shortdesc = '''Lock Detector Phase Select.'''
    longdesc = '''Connects to pin LOCK_PHASE_SEL on the PLL.'''
  [[register.field]]
    name = "LOCKCS"
    bits = "1"
    type = "wo"
    shortdesc = '''Lock Detector Counter Select.'''
    longdesc = '''Connects to pin LOCK_COUNT_SEL on the PLL.'''
  [[register.field]]
    name = "LOCKDS"
    bits = "0"
    type = "wo"
    shortdesc = '''Lock Detector Select.'''
    longdesc = '''Connects to pin LOCK_DET_SEL on the PLL on the PLL.'''
[[register]]
  name = "DX8SLBPLLCR2"
  type = "wo"
  width = 32
  description = "DAXT8 0-8 PLL Control Register 2 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x000017CC"
  [[register.field]]
    name = "PLLCTRL_31_0"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "DX8SLBPLLCR3"
  type = "wo"
  width = 32
  description = "DAXT8 0-8 PLL Control Register 3 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x000017D0"
  [[register.field]]
    name = "PLLCTRL_63_32"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "DX8SLBPLLCR4"
  type = "wo"
  width = 32
  description = "DAXT8 0-8 PLL Control Register 4 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x000017D4"
  [[register.field]]
    name = "PLLCTRL_95_64"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "DX8SLBPLLCR5"
  type = "wo"
  width = 32
  description = "DAXT8 0-8 PLL Control Register 5 (Type B PLL Only)"
  default = "0x00000000"
  offset = "0x000017D8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "PLLCTRL_103_96"
    bits = "7:0"
    type = "wo"
[[register]]
  name = "DX8SLBDQSCTL"
  type = "wo"
  width = 32
  description = "DATX8 0-8 DQS Control Register"
  default = "0x00000000"
  offset = "0x000017DC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "RRRMODE"
    bits = "24"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "23:22"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "WRRMODE"
    bits = "21"
    type = "wo"
  [[register.field]]
    name = "DQSGX"
    bits = "20:19"
    type = "wo"
  [[register.field]]
    name = "LPPLLPD"
    bits = "18"
    type = "wo"
  [[register.field]]
    name = "LPIOPD"
    bits = "17"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "16:15"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "QSCNTEN"
    bits = "14"
    type = "wo"
  [[register.field]]
    name = "UDQIOM"
    bits = "13"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "12:10"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXSR"
    bits = "9:8"
    type = "wo"
  [[register.field]]
    name = "DQSNRES"
    bits = "7:4"
    type = "wo"
  [[register.field]]
    name = "DQSRES"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "DX8SLBTRNCTL"
  type = "wo"
  width = 32
  description = "DATX8 0-8 Training Control Register"
  default = "0x00000000"
  offset = "0x000017E0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "DX8SLBDDLCTL"
  type = "wo"
  width = 32
  description = "DATX8 0-8 DDL Control Register"
  default = "0x00000000"
  offset = "0x000017E4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:27"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DLYLDTM"
    bits = "26"
    type = "wo"
    shortdesc = '''Delay Load Timing: Specifies the timing of the signal that is used to load the new delay select values into the LCDL when switching between ranks that have different delays.'''
    longdesc = '''Valid values are: 1b0 = Assert the delay load signal on the first DDR clock cycle that has no activity (e.g. the first clock when the DQS gate signal is inactive). 1b1 = Assert the delay load signal one clock later than the first DDR clock cycle that has no activity (e.g. one clock later than the first clock when the DQS gate signal is inactive).'''
  [[register.field]]
    name = "DXDDLLDT"
    bits = "25"
    type = "wo"
    shortdesc = '''DX DDL Load Type: Specifies how a new delay select value is applied to the delay line.'''
    longdesc = '''This is only applicable to DDLs that have their delay select signals pipelined, such write leveling LCDL and read DQS gating LCDL. Valid values are: 1b0 = Apply the new delay select value to the delay line only when the delay select load signal is active and by first loading the delay select into the pipeline register 1b1 = Apply the delay select signal to the delay line directly, bypassing any pipeline registers and ignoring the delay select load signal'''
  [[register.field]]
    name = "RESERVED"
    bits = "24:23"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDDLLD"
    bits = "22:18"
    type = "wo"
    shortdesc = '''DATX8 DDL Delay Select Dynamic Load: Specifies whether the registers inside the DATX8 that hold the delay select signal of DATX8 DDL should be dynamically loaded only when the delay select changes or should be continuously (always) loaded.'''
    longdesc = '''Valid values are: 1b0 = Delay select signal registers should be dynamically loaded only when the delay select signal has change and the delay load signal is high 1b1 = Delay select signal should be continuously (always) loaded on every clock cycle Different bits control different DATX DDLs as follows: DXDDLLD[0] = Write leveling delay load from controller DXDDLLD[1] = Read DQS gating delay load from controller DXDDLLD[2] = Write data delay load from PUB DXDDLLD[3] = Read path data strobe delay load from PUB DXDDLLD[4] = Read path data strobe # delay load from PUB'''
  [[register.field]]
    name = "DXDDLBYP"
    bits = "17:2"
    type = "wo"
    shortdesc = '''DATX8 DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed.'''
    longdesc = '''Otherwise the DDL bypass is turned off. Different bits control different DATX8 DDLs as follows: * DXDDLYBYP[0] = Write path BDL delay bypass * DXDDLYBYP[1] = Read path BDL delay bypass * DXDDLYBYP[2] = Write path data strobe BDL delay bypass * DXDDLYBYP[3] = Write path data strobe # BDL delay bypass * DXDDLYBYP[4] = Unused * DXDDLYBYP[5] = Unused * DXDDLYBYP[6] = Power down receiver BDL delay bypass * DXDDLYBYP[7] = On-die termination enable BDL delay bypass * DXDDLYBYP[8] = DQ/DM output enable BDL delay bypass * DXDDLYBYP[9] = Write data LCDL delay bypass * DXDDLYBYP[10] = Read path data strobe LCDL delay bypass * DXDDLYBYP[11] = Read path data strobe # LCDL delay bypass * DXDDLYBYP[12] = Master delay LCDL delay bypass * DXDDLYBYP[13] = Write leveling LCDL delay bypass * DXDDLYBYP[14] = Read DQS gating LCDL delay bypass * DXDDLYBYP[15] = Read DQS gating status LCDL delay bypass'''
  [[register.field]]
    name = "DDLBYPMODE"
    bits = "1:0"
    type = "wo"
    shortdesc = '''Controls DDL Bypass Modes.'''
    longdesc = '''Valid values are: 2b00 = Normal dynamic control 2b01 = All DDLs bypassed 2b10 = No DDLs bypassed 2b11 = Reserved'''
[[register]]
  name = "DX8SLBDXCTL1"
  type = "wo"
  width = 32
  description = "DATX8 0-8 DX Control Register 1"
  default = "0x00000000"
  offset = "0x000017E8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXCALCLK"
    bits = "24"
    type = "wo"
  [[register.field]]
    name = "DXRCLKMD"
    bits = "23"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "22"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDTOSEL"
    bits = "21:20"
    type = "wo"
    shortdesc = '''DATX8 Digital Test Output Select: This is used to select the DATX8 internal signals that should be driven on the two DATX8 digital test outputs (phy_status[3:2]) signals.'''
    longdesc = '''Valid values for DATX8 digital test output bit 0 (phy_status[2]) are: 2b00 = DQS gate status bit 0 2b01 = DQS gate enable output (after gate output LCDL) 2b10 = DQS clock (qs_clk) 2b11 = CTL delayed clock (ctl_dly_clk) Valid values for digital test out bit 1[1] (phy_status[3]) are: 2b00 = DQS gate status bit 1 2b01 = DQS gate enable input (after gate status (input) LCDL) 2b10 = DQS delayed clock (qs_n_dly_clk) 2b11 = DDR delayed clock (ddr_dly_clk)'''
  [[register.field]]
    name = "DXGSMD"
    bits = "19"
    type = "wo"
    shortdesc = '''Read DQS gating status mode: Indicates if set that the read DQS gating status that is stored in the DQS read FIFO is the gate input.'''
    longdesc = '''Otherwise, if not set, the registered DQS gate status is stored in the FIFO Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXQSDBYP"
    bits = "18"
    type = "wo"
    shortdesc = '''Read DQS/DQS# delay load bypass mode.'''
    longdesc = '''Valid values are: 1b0 = Automatically bypass the read DQS/DQS# LCDLs when its delay select signal is being dynamically changed (i.e. drive the LCDL bypass signal to the same value as the delay select load signal) 1b1 = Don't automatically bypass the read DQS/DQS# LCDLs when its delay select signal is being dynamically changed (i.e. don't drive the LCDL bypass signal to the same value as the delay select load signal) NOTE: This feature (no auto-bypassmode) is automatically disabled when using delay select direct control mode (DXPHYMODE[3]) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXGDBYP"
    bits = "17"
    type = "wo"
    shortdesc = '''Read DQS gate delay load bypass mode.'''
    longdesc = '''Valid values are: 1b0 = Automatically bypass the read DQS gate LCDL when its delay select signal is being dynamically changed (i.e. drive the LCDL bypass signal to the same value as the delay select load signal) 1b1 = Don't automatically bypass the read gate DQS LCDL when its delay select signal is being dynamically changed (i.e. don't drive the LCDL bypass signal to the same value as the delay select load signal) NOTE: This feature (no auto-bypassmode) is automatically disabled when using delay select direct control mode (DXPHYMODE[3]) Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DXTMODE"
    bits = "16"
    type = "wo"
    shortdesc = '''DATX8 Test Mode: This is used to enable special test mode in the DATX8 macro.'''
    longdesc = '''Valid values are: 1b0 = Normal mode 1b1 = Test mode Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:0"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
[[register]]
  name = "DX8SLBDXCTL2"
  type = "wo"
  width = 32
  description = "DATX8 0-8 DX Control Register 2"
  default = "0x00000000"
  offset = "0x000017EC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "wo"
  [[register.field]]
    name = "CRDEN"
    bits = "23"
    type = "wo"
  [[register.field]]
    name = "POSOEX"
    bits = "22:20"
    type = "wo"
    shortdesc = '''OE extension during post-amble 3'b000: OE is on for 0.'''
    longdesc = '''5 dram clock during DQS post-amble. 3'b001: OE is on for 1.0 dram clock during DQS post-amble. 3'b010: OE is on for 1.5 dram clock during DQS post-amble. 3'b011: OE is on for 2.0 dram clock during DQS post-amble. 3'b100: OE is on for 2.5 dram clock during DQS post-amble. 3'b101: OE is on for 3.0 dram clock during DQS post-amble. 3'b110: OE is on for 3.5 dram clock during DQS post-amble. 3'b111: OE is on for 4.0 dram clock during DQS post-amble. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PREOEX"
    bits = "19:18"
    type = "wo"
    shortdesc = '''OE extension during pre-amble 2'b00: OE is on for 1.'''
    longdesc = '''0 dram clock during DQS preamble. 2'b01: OE is on for 1.5 dram clock during DQS preamble. 2'b10: OE is on for 2.0 dram clock during DQS preamble. 2'b11: OE is on for 2.5 dram clock during DQS preamble. Note: Value programmed should be same across all the Slices The value programmed should correspond to the Write Preamble WR-PRE setting in MR1 register for LPDDR4 mode or MR4.WRP for DDR4 mode. For example if MR1.WR-PRE bit is set to \'5cq1\'5cq for 2 * tCK Write Preamble, then PREOEX must be programmed to 2`b10.'''
  [[register.field]]
    name = "RESERVED"
    bits = "17"
    type = "wo"
  [[register.field]]
    name = "IOAG"
    bits = "16"
    type = "wo"
    shortdesc = '''I/O assisted Gate Select 1'b0: IO assisted gating not selected 1'b1: IO assisted gating selected Note: IO assisted gating is applicable only for static read response mode which is enabled only when DXSL8DXCTL.'''
    longdesc = '''RDMODE == 2'b11 Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "IOLB"
    bits = "15"
    type = "wo"
    shortdesc = '''I/O Loop-Back Select: Selects where inside the I/O the loop-back of signals happens.'''
    longdesc = '''Valid values are: 1b0 = Loopback is after output buffer; output enable must be asserted 1b1 = Loopback is before output buffer; output enable is don't care'''
  [[register.field]]
    name = "RESERVED"
    bits = "14:13"
    type = "wo"
  [[register.field]]
    name = "LPWAKEUP_THRSH"
    bits = "12:9"
    type = "wo"
    shortdesc = '''Low Power Wakeup Threshold: If dfi_lp_wakeup is greater than this threshold value, PLLs will be powered down when entering DFI low power mode.'''
    longdesc = '''The value of the dfi_lp_wakeup signal at the time that the dfi_lp_ctrl_req or dfi_lp_data_req signal is asserted sets the tlp_wakeup time. Valid values in terms of number clock cycles are: 4b0000 = 16 cycles 4b0001 = 32 cycles 4b0010 = 64 cycles 4b0011 = 128 cycles 4b0100 = 256 cycles 4b0101 = 512 cycles 4b0110 = 1024 cycles 4b0111 = 2048 cycles 4b1000 = 4096 cycles 4b1001 = 8192 cycles 4b1010 = 16384 cycles 4b1011 = 32768 cycles 4b1100 = 65536 cycles 4b1101 = 131072 cycles 4b1110 = 262144 cycles 4b1111 = Unlimited cycles LPWAKEUP_THRSH calculation: MINIMUM LPWAKEUP CYCLES = pll_lock_time / ctl_clk_period + MDL calibration cycles where, MDL calibration cycles = N * DDL calibration cycles N is Decoded value of PGCR1.FDEPTH. Example, With tCK= 938 ps; ctl_clk = 1876 ps; and PGCR1.FDEPTH = 2b10: From the PGCR1 register description, FDEPTH=2b10 decodes to a depth of 8. Pll_lock_time from PLL spec is 25us. So LPWAKEUP_THRSH = 25 ns / 1876 ps + 8 * (800 cycles) = 13326 + 6400 = 19726 cycles Setting LPWAKEUP_THRSH to 4b1010 would trigger PLL power down for tlp_wakeup value of 32768 cycles and above; which meets the calculations for MINIMUM LPWAKEUP CYCLES of 19726 cycles Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RDBI"
    bits = "8"
    type = "wo"
    shortdesc = '''Read Data Bus Inversion Enable: when set to 1b1 (and MR5[12] is set to 1b1 in DDR4 mode and MR3[6] is set to 1`b1 in LPDDR4 mode).'''
    longdesc = '''PUB performs data bus inversion on the DRAM read data; when set to 1b0, the read data and DM_n/DBI_n signal are passed on to the controller as is. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "WDBI"
    bits = "7"
    type = "wo"
    shortdesc = '''Write Data Bus Inversion Enable: when set to 1b1 (and MR5[11:10] is set to 2b10 in DDR4 and MR3[7] is set to 1`b1 in LPDDR4 mode), PUB generates the write DBI on the DM_n/DBI_n signal.'''
    longdesc = '''Not supported with write CRC. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "PRFBYP"
    bits = "6"
    type = "wo"
    shortdesc = '''Pub Read FIFO Bypass: When set to 1b1, the read capture FIFO inside PUB is bypassed.'''
    longdesc = '''Valid values are: 1b0 = FIFO used to capture read data from PHY 1b1 = No FIFO used to capture read data from PHY. This mode is ONLY valid when static response mode is enabled. Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RDMODE"
    bits = "5:4"
    type = "wo"
    shortdesc = '''DATX8 Receive FIFO Read Mode.'''
    longdesc = '''Valid values are: 2b00 = 2 stage synchronizer async FIFO 2b01 = 3 stage synchronizer async FIFO 2b10 = 4 stage synchronizer async FIFO 2b11 = static read response (To be used for pull-up terminated LPDDR3 and DDR4 interfaces only.) Note: The static response mode should be selected only when system is in IDLE. The static response mode must be OFF when Initialization and Training operation is performed. Only Static read response mode is supported (2`b11) during DCU and BIST tests Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DISRST"
    bits = "3"
    type = "wo"
    shortdesc = '''Disables the Read FIFO reset: When set, read receive FIFO can't be reset from ctl_dx_rdfifo_rstn input.'''
    longdesc = '''Valid values are: 1b0 = RX Read FIFO is reset when ctl_dx_rxfifo_rstn is LOW. 1b1 = RX Read FIFO can't be reset by ctl_dx_rxfifo_rstn Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "DQSGLB"
    bits = "2:1"
    type = "wo"
    shortdesc = '''Read DQS Gate I/O Loopback: Controls the loopback signal (LB) on the I/O that is used to drive the read DQS gate.'''
    longdesc = '''This also selects the type of gating used since it controls the signal driven on the DI output of this PDQSG I/O. Valid values are: 2b00 = Pad-sided loopback of gate signal from PUB is used for gating 2b01 = Core-sided loopback of gate signal from PUB is used for gating 2b10 = DQS# SE signal from PDIFF I/O is is used for gating 2b11 = DQS SE signal from PDIFF I/O is used for gating Note: Value programmed should be same across all the Slices'''
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "wo"
[[register]]
  name = "DX8SLBIOCR"
  type = "wo"
  width = 32
  description = "DATX8 0-8 I/O Configuration Register"
  default = "0x00000000"
  offset = "0x000017F0"
  [[register.field]]
    name = "RESERVED"
    bits = "31"
    type = "wo"
    shortdesc = '''Reserved.'''
    longdesc = '''Return zeroes on reads.'''
  [[register.field]]
    name = "DXDACRANGE"
    bits = "30:28"
    type = "wo"
  [[register.field]]
    name = "DXIOM"
    bits = "24:22"
    type = "wo"
