Running FasterCap version 6.0.7
Copyright 2019 FastFieldSolvers S.R.L. http://www.fastfieldsolvers.com, All Rights reserved
Starting capacitance extraction with the following parameters:
Input file: fasterCap_3v2.standard.20.0.0.OverUnder3/./TYP/OverUnder3/M6oM2uM7/W0.42_W0.42/S0.63_S0.63_L10/wires.lst
Auto calculation with max error: 0.01
Remark: Auto option overrides all other Manual settings

3D Solver Engine invoked
Solution scheme (-g): Galerkin, GMRES tolerance (-t): 0.005
Out-of-core free memory to link memory condition (-f): 1
Potential interaction coefficient to mesh refinement ratio (-d): 1
Mesh curvature (-mc): 3
Number of input panels to solver engine: 17236
***************************************
Iteration number #0 
***************************************
Refining the geometry.. 
Refinement completed
Mesh refinement (-m): 1e+32
***************************************
Computing the links.. 
Number of panels after refinement: 17236
Number of links to be computed: 39726
Done computing links
***************************************
Precond Type(s) (-p): Jacobi 
GMRES Iterations: 6 
GMRES Iterations: 9 
GMRES Iterations: 9 
GMRES Iterations: 9 
GMRES Iterations: 9 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  7.10713e-15 -2.00736e-15 -2.53037e-16 -1.69006e-16 -2.52828e-16 
g2_wire_M7_w7  -4.73173e-15 4.12759e-15 -2.55662e-16 -1.83319e-16 -2.81028e-16 
g3_wire_M6_w1  1.22967e-16 -1.65148e-16 9.42122e-16 -1.26636e-16 4.98648e-17 
g4_wire_M6_w2  2.05611e-16 -4.2385e-16 -4.09188e-16 1.13172e-15 -3.28672e-16 
g5_wire_M6_w3  -9.33814e-16 3.34988e-17 -1.04056e-16 -7.19054e-16 7.1824e-16 


Solve statistics:
Number of input panels: 228 of which 54 conductors and 174 dielectric
Number of input panels to solver engine: 17236
Number of panels after refinement: 17236
Number of potential estimates: 39313
Number of links: 56962 (uncompressed 297079696, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 18
Max Mesh relative refinement value: 0.0252424
Time for reading input file: 0.002387s
Time for building super hierarchy: 0.002553s
Time for discretization: 0.003291s
Time for building potential matrix: 0.063751s
Time for precond calculation: 0.000423s
Time for gmres solving: 0.121783s
Memory allocated for panel hierarchy: 6896836 bytes
Memory allocated for links structure: 1073879728 bytes
Memory allocated for conductor list: 364080 bytes
Memory allocated for Gmres: 3082088 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 0.194495s (0 days, 0 hours, 0 mins, 0 s)
Iteration allocated memory: 1058811 kilobytes
***************************************
Iteration number #1 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 17490, Links # 50240)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 17792, Links # 62208)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 18224, Links # 79240)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00626502
***************************************
Computing the links.. 
Number of panels after refinement: 19128
Number of links to be computed: 120654
Done computing links
***************************************
Precond Type(s) (-p): Two-levels, two-levels preconditioner dimension (-ps): 128 
GMRES Iterations: 27 
GMRES Iterations: 71 
GMRES Iterations: 59 
GMRES Iterations: 48 
GMRES Iterations: 66 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  5.22143e-15 -7.34884e-16 -1.48921e-16 -5.0394e-17 -1.99078e-16 
g2_wire_M7_w7  -2.71208e-15 2.03275e-15 -1.12196e-15 1.27288e-16 -1.80982e-16 
g3_wire_M6_w1  -5.58176e-16 1.8051e-16 1.24755e-15 -7.52014e-16 4.12785e-16 
g4_wire_M6_w2  -8.95603e-17 4.48775e-17 -5.26002e-16 1.51983e-15 -6.29792e-16 
g5_wire_M6_w3  -4.08245e-16 -3.13217e-16 4.0994e-16 -7.91877e-16 8.09418e-16 

Weighted Frobenius norm of the difference between capacitance (auto option): 0.594419

Solve statistics:
Number of input panels: 228 of which 54 conductors and 174 dielectric
Number of input panels to solver engine: 17236
Number of panels after refinement: 19128
Number of potential estimates: 120244
Number of links: 139782 (uncompressed 365880384, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 23
Max Mesh relative refinement value: 0.00626489
Time for reading input file: 0.001650s
Time for building super hierarchy: 0.001733s
Time for discretization: 0.018002s
Time for building potential matrix: 0.238380s
Time for precond calculation: 0.000842s
Time for gmres solving: 1.086495s
Memory allocated for panel hierarchy: 7655528 bytes
Memory allocated for links structure: 1073894864 bytes
Memory allocated for conductor list: 364080 bytes
Memory allocated for Gmres: 12923648 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 1.394380s (0 days, 0 hours, 0 mins, 1 s)
Iteration allocated memory: 1069177 kilobytes
***************************************
Iteration number #2 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 20627, Links # 189188)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00313225
***************************************
Computing the links.. 
Number of panels after refinement: 23220
Number of links to be computed: 323398
Done computing links
***************************************
Precond Type(s) (-p): Two-levels, two-levels preconditioner dimension (-ps): 128 
GMRES Iterations: 238 
GMRES Iterations: 368 
GMRES Iterations: 235 
GMRES Iterations: 202 
GMRES Iterations: 
Error: not converging after 1000 iterations, norm of the residual is 0.013, while targeting 0.005
999 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  5.28529e-15 -1.81203e-15 1.84058e-16 3.31621e-16 -5.9181e-16 
g2_wire_M7_w7  -3.22838e-15 2.92359e-15 -4.82388e-16 -6.79981e-16 3.00087e-17 
g3_wire_M6_w1  -1.13682e-16 -2.2781e-16 1.44744e-15 -8.88814e-16 -7.92628e-17 
g4_wire_M6_w2  -2.07921e-16 -1.7276e-16 -7.85875e-16 2.00519e-15 -7.67268e-16 
g5_wire_M6_w3  6.69829e-16 3.60645e-15 -5.15882e-16 -2.69981e-15 3.09041e-15 

Weighted Frobenius norm of the difference between capacitance (auto option): 0.586407

Solve statistics:
Number of input panels: 228 of which 54 conductors and 174 dielectric
Number of input panels to solver engine: 17236
Number of panels after refinement: 23220
Number of potential estimates: 325109
Number of links: 346618 (uncompressed 539168400, compression ratio is 99.9%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 27
Max Mesh relative refinement value: 0.00313224
Time for reading input file: 0.001842s
Time for building super hierarchy: 0.001926s
Time for discretization: 0.059372s
Time for building potential matrix: 0.643455s
Time for precond calculation: 0.035730s
Time for gmres solving: 24.444796s
Memory allocated for panel hierarchy: 9296420 bytes
Memory allocated for links structure: 1073927600 bytes
Memory allocated for conductor list: 364080 bytes
Memory allocated for Gmres: 192049152 bytes
Memory allocated for preconditioner: 268686752 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 25.235493s (0 days, 0 hours, 0 mins, 25 s)
Iteration allocated memory: 1508128 kilobytes
***************************************
Iteration number #3 
***************************************
Increasing the geometric refinement.. 
Refinement completed
Mesh refinement (-m): 0.00221483
***************************************
Computing the links.. 
Number of panels after refinement: 27733
Number of links to be computed: 604458
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Error: mutual-potential calculation failed.
       Remark: the precision of the result is affected.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during poten