#ifndef XPARAMETERS_H   /* prevent circular inclusions */
#define XPARAMETERS_H   /* by using protection macros */

#define XPAR_XIOMODULE_NUM_INSTANCES 1

/* Definitions for peripheral IOMODULE_0 */
#define XPAR_IOMODULE_0_COMPATIBLE "xlnx,iomodule-3.1"
#define XPAR_IOMODULE_0_BASEADDR 0x80000000
#define XPAR_IOMODULE_0_HIGHADDR 0x8000ffff
#define XPAR_IOMODULE_0_BASEADDR_1 0xc0000000
#define XPAR_IOMODULE_0_INTC_HAS_FAST 0x1
#define XPAR_IOMODULE_0_INTC_BASE_VECTORS_0 0
#define XPAR_IOMODULE_0_INTC_BASE_VECTORS_1 0
#define XPAR_IOMODULE_0_INTC_ADDR_WIDTH 0x11
#define XPAR_IOMODULE_0_INTC_LEVEL_EDGE 0x7fff
#define XPAR_IOMODULE_0_OPTIONS 0x1
#define XPAR_IOMODULE_0_CLOCK_FREQ 0x5f5e100
#define XPAR_IOMODULE_0_UART_BAUDRATE 0x2580
#define XPAR_IOMODULE_0_PIT_USED_0 0
#define XPAR_IOMODULE_0_PIT_USED_1 0
#define XPAR_IOMODULE_0_PIT_USED_2 0
#define XPAR_IOMODULE_0_PIT_USED_3 0
#define XPAR_IOMODULE_0_PIT_SIZE_0 32
#define XPAR_IOMODULE_0_PIT_SIZE_1 32
#define XPAR_IOMODULE_0_PIT_SIZE_2 32
#define XPAR_IOMODULE_0_PIT_SIZE_3 32
#define XPAR_IOMODULE_0_PIT_MASK_0 4294967295
#define XPAR_IOMODULE_0_PIT_MASK_1 4294967295
#define XPAR_IOMODULE_0_PIT_MASK_2 4294967295
#define XPAR_IOMODULE_0_PIT_MASK_3 4294967295
#define XPAR_IOMODULE_0_PIT_PRESCALER_0 0
#define XPAR_IOMODULE_0_PIT_PRESCALER_1 0
#define XPAR_IOMODULE_0_PIT_PRESCALER_2 0
#define XPAR_IOMODULE_0_PIT_PRESCALER_3 0
#define XPAR_IOMODULE_0_PIT_READABLE_0 1
#define XPAR_IOMODULE_0_PIT_READABLE_1 1
#define XPAR_IOMODULE_0_PIT_READABLE_2 1
#define XPAR_IOMODULE_0_PIT_READABLE_3 1
#define XPAR_IOMODULE_0_GPO_INIT_0 0
#define XPAR_IOMODULE_0_GPO_INIT_1 0
#define XPAR_IOMODULE_0_GPO_INIT_2 0
#define XPAR_IOMODULE_0_GPO_INIT_3 0
#define XPAR_IOMODULE_0_HANDLER_TABLE 0x0
#define XPAR_IOMODULE_0_MAX_INTR_SIZE 0x0

/* Canonical definitions for peripheral IOMODULE_0 */
#define XPAR_XIOMODULE_0_BASEADDR 0x80000000
#define XPAR_XIOMODULE_0_HIGHADDR 0x8000ffff
#define XPAR_XIOMODULE_0_HANDLER_TABLE 0x0
#define XPAR_XIOMODULE_0_COMPATIBLE "xlnx,iomodule-3.1"
#define XPAR_XIOMODULE_0_CLOCK_FREQ 0x5f5e100
#define XPAR_XIOMODULE_0_GPO_INIT_0 0
#define XPAR_XIOMODULE_0_GPO_INIT_1 0
#define XPAR_XIOMODULE_0_GPO_INIT_2 0
#define XPAR_XIOMODULE_0_GPO_INIT_3 0
#define XPAR_XIOMODULE_0_INTC_HAS_FAST 0x1
#define XPAR_XIOMODULE_0_INTC_BASE_VECTORS_0 0
#define XPAR_XIOMODULE_0_INTC_BASE_VECTORS_1 0
#define XPAR_XIOMODULE_0_INTC_ADDR_WIDTH 0x11
#define XPAR_XIOMODULE_0_INTC_LEVEL_EDGE 0x7fff
#define XPAR_XIOMODULE_0_MAX_INTR_SIZE 0x0
#define XPAR_XIOMODULE_0_OPTIONS 0x1
#define XPAR_XIOMODULE_0_PIT_USED_0 0
#define XPAR_XIOMODULE_0_PIT_USED_1 0
#define XPAR_XIOMODULE_0_PIT_USED_2 0
#define XPAR_XIOMODULE_0_PIT_USED_3 0
#define XPAR_XIOMODULE_0_PIT_SIZE_0 32
#define XPAR_XIOMODULE_0_PIT_SIZE_1 32
#define XPAR_XIOMODULE_0_PIT_SIZE_2 32
#define XPAR_XIOMODULE_0_PIT_SIZE_3 32
#define XPAR_XIOMODULE_0_PIT_MASK_0 4294967295
#define XPAR_XIOMODULE_0_PIT_MASK_1 4294967295
#define XPAR_XIOMODULE_0_PIT_MASK_2 4294967295
#define XPAR_XIOMODULE_0_PIT_MASK_3 4294967295
#define XPAR_XIOMODULE_0_PIT_PRESCALER_0 0
#define XPAR_XIOMODULE_0_PIT_PRESCALER_1 0
#define XPAR_XIOMODULE_0_PIT_PRESCALER_2 0
#define XPAR_XIOMODULE_0_PIT_PRESCALER_3 0
#define XPAR_XIOMODULE_0_PIT_READABLE_0 1
#define XPAR_XIOMODULE_0_PIT_READABLE_1 1
#define XPAR_XIOMODULE_0_PIT_READABLE_2 1
#define XPAR_XIOMODULE_0_PIT_READABLE_3 1
#define XPAR_XIOMODULE_0_UART_BAUDRATE 0x2580

#define XPAR_XUARTLITE_NUM_INSTANCES 1

/* Definitions for peripheral MDM_0 */
#define XPAR_MDM_0_COMPATIBLE "xlnx,mdm-3.2"
#define XPAR_MDM_0_BASEADDR 0x40000000
#define XPAR_MDM_0_HIGHADDR 0x4000ffff
#define XPAR_MDM_0_BAUDRATE 0x0
#define XPAR_MDM_0_USE_PARITY 0x0
#define XPAR_MDM_0_ODD_PARITY 0x0
#define XPAR_MDM_0_DATA_BITS 0x0

/* Canonical definitions for peripheral MDM_0 */
#define XPAR_XUARTLITE_0_BASEADDR 0x40000000
#define XPAR_XUARTLITE_0_HIGHADDR 0x4000ffff
#define XPAR_XUARTLITE_0_BAUDRATE 0x0
#define XPAR_XUARTLITE_0_COMPATIBLE "xlnx,mdm-3.2"
#define XPAR_XUARTLITE_0_DATA_BITS 0x0
#define XPAR_XUARTLITE_0_ODD_PARITY 0x0
#define XPAR_XUARTLITE_0_USE_PARITY 0x0

#define XPAR_LMB_BRAM_0_BASEADDRESS 0x0
#define XPAR_LMB_BRAM_0_HIGHADDRESS 0x1ffff
#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 100000000

#define XPAR_MICROBLAZE_ADDR_SIZE 32

#define STDOUT_BASEADDRESS 0x40000000
#define STDIN_BASEADDRESS 0x40000000

/* Device ID */
#define XPAR_DEVICE_ID "7a100t"

#endif  /* end of protection macro */