// Seed: 3876087421
module module_0;
  assign module_1.type_15 = 0;
  reg id_2;
  initial id_2 <= id_1;
endmodule
module module_0 (
    output wire id_0,
    output logic id_1,
    input logic id_2,
    output supply1 id_3,
    input tri id_4,
    input logic id_5,
    input logic id_6,
    output logic id_7,
    output supply0 module_1,
    output logic id_9,
    output tri0 id_10
);
  always begin : LABEL_0
    id_10 = id_6 - id_6;
    id_8  = 1'b0 == id_5;
    $display(1, 1'b0);
    id_9 = 1;
    {1, id_5} <= id_6 == id_5;
    id_1 <= !{id_2 < id_5, id_6 | 1};
    $display(id_2, 1);
    fork
      begin : LABEL_0
        id_9 <= 0;
        id_7 <= id_6;
      end
    join
  end
  module_0 modCall_1 ();
  wire id_12;
  always @(posedge 1 or 1) begin : LABEL_0
    id_1 <= id_2;
  end
endmodule
