{"name":"rasta-verilog","vers":"0.1.0","deps":[{"name":"escape-bytes","req":"^0.1.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"pest","req":"^2.7.11","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"pest_derive","req":"^2.7.11","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"rasta","req":"^0.1.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"86f066a00d4ca78e733cf157504516c355e28680727f51fb2cadcd0f25b72b19","features":{},"yanked":false}
