{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745694463448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745694463453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 03:07:42 2025 " "Processing started: Sun Apr 27 03:07:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745694463453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694463453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off any_wave -c any_wave " "Command: quartus_map --read_settings_files=on --write_settings_files=off any_wave -c any_wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694463453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745694463616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745694463616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_config/sin.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_config/sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_config/square.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_config/square.v" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_config/triangular.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_config/triangular.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangular " "Found entity 1: triangular" {  } { { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_config/sawtooth.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_config/sawtooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth " "Found entity 1: sawtooth" {  } { { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srv/any_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file srv/any_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 any_wave " "Found entity 1: any_wave" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srv/count.v 1 1 " "Found 1 design units, including 1 entities, in source file srv/count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "srv/count.v" "" { Text "D:/FPGAProject/any_wave/srv/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srv/ax_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file srv/ax_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "srv/ax_debounce.v" "" { Text "D:/FPGAProject/any_wave/srv/ax_debounce.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n any_wave.v(23) " "Verilog HDL Implicit Net warning at any_wave.v(23): created implicit net for \"rst_n\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button1_negedge any_wave.v(24) " "Verilog HDL Implicit Net warning at any_wave.v(24): created implicit net for \"button1_negedge\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button2_negedge any_wave.v(45) " "Verilog HDL Implicit Net warning at any_wave.v(45): created implicit net for \"button2_negedge\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button3_negedge any_wave.v(66) " "Verilog HDL Implicit Net warning at any_wave.v(66): created implicit net for \"button3_negedge\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "any_wave " "Elaborating entity \"any_wave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745694469486 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "any_wave.v(121) " "Verilog HDL Case Statement warning at any_wave.v(121): incomplete case statement has no default case item" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 121 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1745694469487 "|any_wave"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout_temp any_wave.v(119) " "Verilog HDL Always Construct warning at any_wave.v(119): inferring latch(es) for variable \"dout_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[0\] any_wave.v(119) " "Inferred latch for \"dout_temp\[0\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[1\] any_wave.v(119) " "Inferred latch for \"dout_temp\[1\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[2\] any_wave.v(119) " "Inferred latch for \"dout_temp\[2\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[3\] any_wave.v(119) " "Inferred latch for \"dout_temp\[3\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[4\] any_wave.v(119) " "Inferred latch for \"dout_temp\[4\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[5\] any_wave.v(119) " "Inferred latch for \"dout_temp\[5\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[6\] any_wave.v(119) " "Inferred latch for \"dout_temp\[6\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[7\] any_wave.v(119) " "Inferred latch for \"dout_temp\[7\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:count_m1 " "Elaborating entity \"count\" for hierarchy \"count:count_m1\"" {  } { { "srv/any_wave.v" "count_m1" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce ax_debounce:ax_debounce_m1 " "Elaborating entity \"ax_debounce\" for hierarchy \"ax_debounce:ax_debounce_m1\"" {  } { { "srv/any_wave.v" "ax_debounce_m1" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin sin:Rom_sin " "Elaborating entity \"sin\" for hierarchy \"sin:Rom_sin\"" {  } { { "srv/any_wave.v" "Rom_sin" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin:Rom_sin\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sin:Rom_sin\|altsyncram:altsyncram_component\"" {  } { { "ip_config/sin.v" "altsyncram_component" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:Rom_sin\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sin:Rom_sin\|altsyncram:altsyncram_component\"" {  } { { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:Rom_sin\|altsyncram:altsyncram_component " "Instantiated megafunction \"sin:Rom_sin\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/sin_wave.mif " "Parameter \"init_file\" = \"./mif/sin_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""}  } { { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745694469521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dha1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dha1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dha1 " "Found entity 1: altsyncram_dha1" {  } { { "db/altsyncram_dha1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dha1 sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated " "Elaborating entity \"altsyncram_dha1\" for hierarchy \"sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square square:Rom_square " "Elaborating entity \"square\" for hierarchy \"square:Rom_square\"" {  } { { "srv/any_wave.v" "Rom_square" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram square:Rom_square\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"square:Rom_square\|altsyncram:altsyncram_component\"" {  } { { "ip_config/square.v" "altsyncram_component" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "square:Rom_square\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"square:Rom_square\|altsyncram:altsyncram_component\"" {  } { { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "square:Rom_square\|altsyncram:altsyncram_component " "Instantiated megafunction \"square:Rom_square\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/square_wave.mif " "Parameter \"init_file\" = \"./mif/square_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""}  } { { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745694469560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kra1 " "Found entity 1: altsyncram_kra1" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kra1 square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated " "Elaborating entity \"altsyncram_kra1\" for hierarchy \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth sawtooth:Rom_sawtooth " "Elaborating entity \"sawtooth\" for hierarchy \"sawtooth:Rom_sawtooth\"" {  } { { "srv/any_wave.v" "Rom_sawtooth" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\"" {  } { { "ip_config/sawtooth.v" "altsyncram_component" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\"" {  } { { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component " "Instantiated megafunction \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/sawtooth_wave.mif " "Parameter \"init_file\" = \"./mif/sawtooth_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""}  } { { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745694469598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2b1 " "Found entity 1: altsyncram_s2b1" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2b1 sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated " "Elaborating entity \"altsyncram_s2b1\" for hierarchy \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular triangular:Rom_triangular " "Elaborating entity \"triangular\" for hierarchy \"triangular:Rom_triangular\"" {  } { { "srv/any_wave.v" "Rom_triangular" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triangular:Rom_triangular\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triangular:Rom_triangular\|altsyncram:altsyncram_component\"" {  } { { "ip_config/triangular.v" "altsyncram_component" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:Rom_triangular\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"triangular:Rom_triangular\|altsyncram:altsyncram_component\"" {  } { { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:Rom_triangular\|altsyncram:altsyncram_component " "Instantiated megafunction \"triangular:Rom_triangular\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/triangular_wave.mif " "Parameter \"init_file\" = \"./mif/triangular_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""}  } { { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745694469634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8b1 " "Found entity 1: altsyncram_s8b1" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8b1 triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated " "Elaborating entity \"altsyncram_s8b1\" for hierarchy \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469658 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[7\] " "Net \"address\[7\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[7\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[6\] " "Net \"address\[6\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[6\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[5\] " "Net \"address\[5\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[5\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[4\] " "Net \"address\[4\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[4\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[3\] " "Net \"address\[3\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[3\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[2\] " "Net \"address\[2\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[2\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[1\] " "Net \"address\[1\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[1\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[0\] " "Net \"address\[0\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[0\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745694469670 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[7\] " "Net \"address\[7\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[7\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[6\] " "Net \"address\[6\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[6\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[5\] " "Net \"address\[5\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[5\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[4\] " "Net \"address\[4\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[4\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[3\] " "Net \"address\[3\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[3\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[2\] " "Net \"address\[2\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[2\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[1\] " "Net \"address\[1\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[1\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[0\] " "Net \"address\[0\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[0\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745694469670 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[7\] " "Net \"address\[7\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[7\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[6\] " "Net \"address\[6\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[6\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[5\] " "Net \"address\[5\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[5\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[4\] " "Net \"address\[4\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[4\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[3\] " "Net \"address\[3\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[3\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[2\] " "Net \"address\[2\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[2\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[1\] " "Net \"address\[1\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[1\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[0\] " "Net \"address\[0\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[0\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745694469670 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[7\] " "Net \"address\[7\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[7\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[6\] " "Net \"address\[6\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[6\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[5\] " "Net \"address\[5\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[5\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[4\] " "Net \"address\[4\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[4\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[3\] " "Net \"address\[3\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[3\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[2\] " "Net \"address\[2\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[2\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[1\] " "Net \"address\[1\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[1\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[0\] " "Net \"address\[0\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[0\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745694469671 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[7\] " "Net \"address\[7\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[7\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[6\] " "Net \"address\[6\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[6\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[5\] " "Net \"address\[5\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[5\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[4\] " "Net \"address\[4\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[4\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[3\] " "Net \"address\[3\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[3\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[2\] " "Net \"address\[2\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[2\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[1\] " "Net \"address\[1\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[1\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[0\] " "Net \"address\[0\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[0\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745694469671 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[7\] " "Net \"address\[7\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[7\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[6\] " "Net \"address\[6\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[6\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[5\] " "Net \"address\[5\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[5\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[4\] " "Net \"address\[4\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[4\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[3\] " "Net \"address\[3\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[3\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[2\] " "Net \"address\[2\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[2\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[1\] " "Net \"address\[1\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[1\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[0\] " "Net \"address\[0\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[0\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745694469671 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "rst_n" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[7\] " "Net \"address\[7\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[7\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[6\] " "Net \"address\[6\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[6\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[5\] " "Net \"address\[5\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[5\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[4\] " "Net \"address\[4\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[4\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[3\] " "Net \"address\[3\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[3\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[2\] " "Net \"address\[2\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[2\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[1\] " "Net \"address\[1\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[1\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[0\] " "Net \"address\[0\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[0\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745694469671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[3\] " "LATCH primitive \"dout_temp\[3\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[4\] " "LATCH primitive \"dout_temp\[4\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[5\] " "LATCH primitive \"dout_temp\[5\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[6\] " "LATCH primitive \"dout_temp\[6\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[7\] " "LATCH primitive \"dout_temp\[7\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[1\] " "LATCH primitive \"dout_temp\[1\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[0\] " "LATCH primitive \"dout_temp\[0\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[2\] " "LATCH primitive \"dout_temp\[2\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[0\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[1\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[2\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[3\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[4\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[5\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[6\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[7\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[0\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[1\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[2\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[3\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[4\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[5\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[6\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[7\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[0\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[1\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[2\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[3\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[4\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[5\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[6\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[7\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1745694469701 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1745694469701 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745694469949 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_dha1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 86 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469953 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745694470046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694470046 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694470069 "|any_wave|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694470069 "|any_wave|key2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694470069 "|any_wave|key3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745694470069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745694470069 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745694470069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745694470069 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1745694470069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745694470069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745694470087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 03:07:50 2025 " "Processing ended: Sun Apr 27 03:07:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745694470087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745694470087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745694470087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694470087 ""}
