
*** Running vivado
    with args -log RegFile.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source RegFile.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source RegFile.tcl -notrace
Command: open_checkpoint Z:/Documents/git/CPE-233-Otter/HW3-RegFile/RegFile/RegFile.runs/impl_1/RegFile.dcp
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 884.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1480.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1.1 (64-bit) build 3900603
open_checkpoint: Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1480.418 ; gain = 1170.473
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1489.500 ; gain = 9.082

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 44164eff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1577.500 ; gain = 88.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 44164eff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1903.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 44164eff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1903.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 44164eff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1903.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 44164eff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.316 . Memory (MB): peak = 1903.449 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 44164eff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.333 . Memory (MB): peak = 1903.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 44164eff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1903.449 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1903.449 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 44164eff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.344 . Memory (MB): peak = 1903.449 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 44164eff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1903.449 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 44164eff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1903.449 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1903.449 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 44164eff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1903.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1903.449 ; gain = 423.031
INFO: [runtcl-4] Executing : report_drc -file RegFile_drc_opted.rpt -pb RegFile_drc_opted.pb -rpx RegFile_drc_opted.rpx
Command: report_drc -file RegFile_drc_opted.rpt -pb RegFile_drc_opted.pb -rpx RegFile_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file Z:/Documents/git/CPE-233-Otter/HW3-RegFile/RegFile/RegFile.runs/impl_1/RegFile_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1903.449 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/git/CPE-233-Otter/HW3-RegFile/RegFile/RegFile.runs/impl_1/RegFile_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1903.449 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 253950ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1903.449 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1903.449 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-415] IO Placement failed due to overutilization. This design contains 113 I/O ports
 while the target  device: 7a35ti package: cpg236, contains only 106 available user I/O. The target device has 106 usable I/O pins of which 0 are already occupied by user-locked I/Os.
 To rectify this issue:
 1. Ensure you are targeting the correct device and package.  Select a larger device or different package if necessary.
 2. Check the top-level ports of the design to ensure the correct number of ports are specified.
 3. Consider design changes to reduce the number of I/Os necessary.
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-68] Instance ADR1_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance ADR1_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance ADR1_IBUF[2]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance ADR1_IBUF[3]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance ADR1_IBUF[4]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance ADR2_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance ADR2_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance ADR2_IBUF[2]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance ADR2_IBUF[3]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance ADR2_IBUF[4]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance CLK_IBUF_BUFG_inst (BUFG) is not placed
ERROR: [Place 30-68] Instance CLK_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance ENABLE_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[10]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[11]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[12]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[13]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[14]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[15]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[16]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[17]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[18]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[19]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[20]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[21]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[22]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[23]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[24]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[25]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[26]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[27]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[28]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[29]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[30]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[31]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[4]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[5]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[6]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[7]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[8]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS1_OBUF[9]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[10]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[11]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[12]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[13]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[14]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[15]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[16]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[17]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[18]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[19]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[20]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[21]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[22]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[23]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[24]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[25]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[26]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[27]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[28]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[29]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[30]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[31]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[4]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[5]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[6]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[7]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[8]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance RS2_OBUF[9]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance WADR_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WADR_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WADR_IBUF[2]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WADR_IBUF[3]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WADR_IBUF[4]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[10]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[11]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[12]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[13]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[14]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[15]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[16]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[17]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[18]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[19]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[20]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[21]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[22]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[23]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[24]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance WDATA_IBUF[25]_inst (IBUF) is not placed
INFO: [Common 17-14] Message 'Place 30-68' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7d947fdd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.554 . Memory (MB): peak = 1903.449 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 7d947fdd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.555 . Memory (MB): peak = 1903.449 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 7d947fdd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.556 . Memory (MB): peak = 1903.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 103 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Tue Jan 30 14:51:01 2024...
