<module name="CSI_RX_IF0_RX_SHIM_VBUSP_MMR_CSI2RXIF" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CSI_RX_IF_SHIM_CSIRX_ID" acronym="CSI_RX_IF_SHIM_CSIRX_ID" offset="0x0" width="32" description="nothing">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x470" description="function" range="" rwaccess="R"/>
    <bitfield id="RTLVER" width="5" begin="15" end="11" resetval="0xC" description="rtl version" range="" rwaccess="R"/>
    <bitfield id="MAJREV" width="3" begin="10" end="8" resetval="0x1" description="major CSI_RX_IF_SHIM_REVISION" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="custom CSI_RX_IF_SHIM_REVISION" range="" rwaccess="R"/>
    <bitfield id="MINREV" width="6" begin="5" end="0" resetval="0x0" description="min CSI_RX_IF_SHIM_REVISION" range="" rwaccess="R"/>
  </register>
  <register id="CSI_RX_IF_SHIM_VP0" acronym="CSI_RX_IF_SHIM_VP0" offset="0x8" width="32" description="Video Port 0 configuration">
    <bitfield id="EN_CFG" width="1" begin="31" end="31" resetval="0x0" description="Video Port enable.Disable:drops pixel data Enable: start on VS, captures and sends frame data. Will force ih and iw size by zero pad or trunc. When 1 prevents writing rest of fields in this register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IH_CFG" width="13" begin="28" end="16" resetval="0x0" description="(U13) input height in units of lines.Only writable when vp0_en_cfg=0. writes blockes when vp0_en_cfg=1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IW_CFG" width="13" begin="12" end="0" resetval="0x0" description="(U13) input width in units of RAW data samples.Max usable value determined by populated line buffer RAM size. Only writable when vp0_en_cfg=0. writes blockes when vp0_en_cfg=1. You should read this value first and if set to 0 then you should write the height/width values." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_SHIM_VP1" acronym="CSI_RX_IF_SHIM_VP1" offset="0xC" width="32" description="Video Port 1 configuration">
    <bitfield id="EN_CFG" width="1" begin="31" end="31" resetval="0x0" description="Video Port enable.Disable:drops pixel data Enable: start on VS, captures and sends frame data. Will force ih and iw size by zero pad or trunc. When 1 prevents writing rest of fields in this register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IH_CFG" width="13" begin="28" end="16" resetval="0x0" description="(U13) input height in units of lines.Only writable when vp0_en_cfg=0. writes blovkes when vp1_en_cfg=1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IW_CFG" width="13" begin="12" end="0" resetval="0x0" description="(U13) input width in units of RAW data samples.Max usable value determined by populated line buffer RAM size. Only writable when vp1_en_cfg=0. writes blockes when vp1_en_cfg=1. You should read this value first and if set to 0 then you should write the height/width values." range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_SHIM_CNTL" acronym="CSI_RX_IF_SHIM_CNTL" offset="0x10" width="32" description="control register for csi rx wrapper">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="STREAM3_IDLE" width="1" begin="11" end="11" resetval="0x1" description="indicates if stream interface is idle(1) or not(0)" range="" rwaccess="R"/>
    <bitfield id="STREAM2_IDLE" width="1" begin="10" end="10" resetval="0x1" description="indicates if stream interface is idle(1) or not(0)" range="" rwaccess="R"/>
    <bitfield id="STREAM1_IDLE" width="1" begin="9" end="9" resetval="0x1" description="indicates if stream interface is idle(1) or not(0)" range="" rwaccess="R"/>
    <bitfield id="STREAM0_IDLE" width="1" begin="8" end="8" resetval="0x1" description="indicates if stream interface is idle(1) or not(0)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIXEL_RESET" width="1" begin="0" end="0" resetval="0x0" description="reset for the pixeal interface.0-reset, 1 not in reset. this shoud be asserted till after you program the csi controller configuration registers" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_SHIM_DMACNTX" acronym="CSI_RX_IF_SHIM_DMACNTX" offset="0x20" width="32" description="DMA Channel Context. Configuration for each of 32 possible channel contexts. Illegal to program 2 chanCntx with same extraction values.">
    <bitfield id="EN_CFG" width="1" begin="31" end="31" resetval="0x0" description="DMA context is enabled.Will extract channel if input matches dataType and VirtualChan" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RSV0" width="1" begin="29" end="29" resetval="0x0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="RSV1" width="1" begin="28" end="28" resetval="0x0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="YUV422_MODE_CFG" width="2" begin="27" end="26" resetval="0x3" description="yuv422 mode00:UYVY, 01:VYUY, 10:YUYV, 11:YVYU" range="" rwaccess="RW"/>
    <bitfield id="RSV2" width="1" begin="25" end="25" resetval="0x0" description="reserved" range="" rwaccess="RW"/>
    <bitfield id="DUAL_PCK_CFG" width="1" begin="24" end="24" resetval="0x0" description="dual packed format extraction for 8 bits or less" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SIZE_CFG" width="2" begin="21" end="20" resetval="0x0" description="data size shift when unpacking,00=8, 01=16, 10=32, 11=RSVD" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PCK12_CFG" width="1" begin="18" end="18" resetval="0x0" description="12-bit packing enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="17" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VIRTCH_CFG" width="4" begin="9" end="6" resetval="0x0" description="CSI virtual channel index.Supplied by MIPI CSI protocol to DPHY. For CSIver1.3 program 2MSb==0" range="" rwaccess="RW"/>
    <bitfield id="DATTYP_CFG" width="6" begin="5" end="0" resetval="0x0" description="CSI data type index.Supplied by MIPI CSI protocol to DPHY" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_SHIM_PSI_CFG0" acronym="CSI_RX_IF_SHIM_PSI_CFG0" offset="0x24" width="32" description="psi configuration register0">
    <bitfield id="DST_TAG" width="16" begin="31" end="16" resetval="0x0" description="psi dst tag" range="" rwaccess="RW"/>
    <bitfield id="SRC_TAG" width="16" begin="15" end="0" resetval="0x0" description="psi source tag" range="" rwaccess="RW"/>
  </register>
  <register id="CSI_RX_IF_SHIM_PSI_CFG1" acronym="CSI_RX_IF_SHIM_PSI_CFG1" offset="0x28" width="32" description="psi configuration register1">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PS_FLAGS" width="4" begin="11" end="8" resetval="0x0" description="ps flags" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PKT_TYPE" width="5" begin="4" end="0" resetval="0x0" description="psi packet type" range="" rwaccess="RW"/>
  </register>
</module>
