#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov  3 08:08:57 2023
# Process ID: 11228
# Current directory: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5_7digit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12392 D:\_Code\verilog\interface_lab\RVfpga_SoC_lab5_7digit\RVfpga_SoC.xpr
# Log file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5_7digit/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5_7digit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5_7digit/RVfpga_SoC.xpr
open_bd_design {D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5_7digit/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/M01_ACLK]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/M01_ARESETN]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {4 1613 -384} [get_bd_cells axi_gpio_0]
set_property location {4 1573 -386} [get_bd_cells axi_gpio_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_gpio_0/s_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_gpio_0/s_axi_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_0/gpio_io_i]
endgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_nets gpio_io_i_0_1] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {16} CONFIG.C_GPIO2_WIDTH {16} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_INPUTS_2 {1} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {0}] [get_bd_cells axi_gpio_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_gpio_0/s_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_gpio_0/s_axi_aresetn]
set_property location {4 1464 -405} [get_bd_cells axi_gpio_0]
set_property location {4 1468 -387} [get_bd_cells axi_gpio_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_0/gpio_io_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_0/gpio2_io_i]
endgroup
set_property location {2423 -198} [get_bd_ports o_led]
set_property location {2421 -280} [get_bd_ports o_led]
delete_bd_objs [get_bd_nets axi_gpio_0_gpio_io_o] [get_bd_ports gpio_io_o_0]
set_property location {2407 -364} [get_bd_ports o_led]
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_0/gpio_io_o]
endgroup
delete_bd_objs [get_bd_ports o_led]
set_property name o_led [get_bd_ports gpio_io_o_0]
delete_bd_objs [get_bd_ports i_sw]
set_property name i_sw [get_bd_intf_ports ram]
delete_bd_objs [get_bd_intf_nets axi2wb_intcon_wrapper_0_o_ram_axi4]
delete_bd_objs [get_bd_intf_ports i_sw]
set_property name i_sw [get_bd_ports gpio2_io_i_0]
delete_bd_objs [get_bd_ports gpio_io_i_0]
assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]
save_bd_design
set_property offset 0x80100000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_axi_gpio_0_Reg}]
save_bd_design
