# Half-Adder
# سورس کد نیم جمع کننده
----------------
Half Adder یا جمع گر ناقص ، نوعی مدار ترکیبی است که دو عدد تک بیتی A , B را دریافت میکند و رقم مجموع یعنی s و رقم نقلی یعنی c را تولید میکند و حاصل را در خروجی نشان میدهد.
------------------
The half adder adds two single binary digits A and B. It has two outputs, sum (S) and carry (C). The carry signal represents an overflow into the next digit of a multi-digit addition. The value of the sum is 2C + S. The simplest half-adder design, pictured on the right, incorporates an XOR gate for S and an AND gate for C. The Boolean logic for the sum (in this case S) will be A′B + AB′ whereas for the carry (C) will be AB. With the addition of an OR gate to combine their carry outputs, two half adders can be combined to make a full adder.[1] The half adder adds two input bits and generates a carry and sum, which are the two outputs of a half adder. The input variables of a half adder are called the augend and addend bits. The output variables are the sum and carry.
----------------
