{"Source Block": ["oh/elink/dv/elink_e16_model.v@3919:3929@HdlStmAssign", "\n   //# Read (second short word of the next transaction to dispatch)\n   assign traninfo1_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo1_tlc[FAD-1:0]];\n\n   //# Read (third short word of the next transaction to dispatch)\n   assign traninfo2_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo2_tlc[FAD-1:0]];\n\n   assign next_ctrlmode_tlc[3:0]   = traninfo0_tlc[LW-1:LW-4];\n\n   assign next_dstaddr_tlc[AW-1:0] = {traninfo0_tlc[3:0],\n                                      traninfo1_tlc[2*LW-1:0],\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3916:3926", "\n   //# Read (first short word of the next transaction to dispatch)\n   assign traninfo0_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo0_tlc[FAD-1:0]];\n\n   //# Read (second short word of the next transaction to dispatch)\n   assign traninfo1_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo1_tlc[FAD-1:0]];\n\n   //# Read (third short word of the next transaction to dispatch)\n   assign traninfo2_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo2_tlc[FAD-1:0]];\n\n   assign next_ctrlmode_tlc[3:0]   = traninfo0_tlc[LW-1:LW-4];\n"], ["oh/elink/dv/elink_e16_model.v@3923:3935", "   //# Read (third short word of the next transaction to dispatch)\n   assign traninfo2_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo2_tlc[FAD-1:0]];\n\n   assign next_ctrlmode_tlc[3:0]   = traninfo0_tlc[LW-1:LW-4];\n\n   assign next_dstaddr_tlc[AW-1:0] = {traninfo0_tlc[3:0],\n                                      traninfo1_tlc[2*LW-1:0],\n                                      traninfo2_tlc[2*LW-1:4]};\n\n   assign next_datamode_tlc[1:0] = traninfo2_tlc[3:2];\n\n   assign next_write_tlc  = traninfo2_tlc[1];\n   assign next_access_tlc = traninfo2_tlc[0];\n"], ["oh/elink/dv/elink_e16_model.v@3921:3931", "   assign traninfo1_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo1_tlc[FAD-1:0]];\n\n   //# Read (third short word of the next transaction to dispatch)\n   assign traninfo2_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo2_tlc[FAD-1:0]];\n\n   assign next_ctrlmode_tlc[3:0]   = traninfo0_tlc[LW-1:LW-4];\n\n   assign next_dstaddr_tlc[AW-1:0] = {traninfo0_tlc[3:0],\n                                      traninfo1_tlc[2*LW-1:0],\n                                      traninfo2_tlc[2*LW-1:4]};\n\n"]], "Diff Content": {"Delete": [[3924, "   assign traninfo2_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo2_tlc[FAD-1:0]];\n"]], "Add": [[3924, "endmodule // link_transmitter\n"], [3924, "module link_txo_arbiter(/*AUTOARG*/\n"], [3924, "   txo_launch_req_tlc, txo_rotate_dis_tlc, c0_txo_launch_ack_tlc,\n"], [3924, "   c1_txo_launch_ack_tlc, c2_txo_launch_ack_tlc,\n"], [3924, "   c3_txo_launch_ack_tlc,\n"], [3924, "   txo_lclk, reset, txo_wait, txo_wait_int, c0_txo_launch_req_tlc,\n"], [3924, "   c0_txo_rotate_dis, c1_txo_launch_req_tlc, c1_txo_rotate_dis,\n"], [3924, "   c2_txo_launch_req_tlc, c2_txo_rotate_dis, c3_txo_launch_req_tlc,\n"], [3924, "   c3_txo_rotate_dis\n"], [3924, "   );\n"]]}}